{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1435671700320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435671700320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 30 10:41:40 2015 " "Processing started: Tue Jun 30 10:41:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435671700320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1435671700320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1435671700320 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1435671701943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/shiftregister_32.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/shiftregister_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_32 " "Found entity 1: ShiftRegister_32" {  } { { "Principal/ShiftRegister_32.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister_32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/shiftregister32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/shiftregister32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister32 " "Found entity 1: ShiftRegister32" {  } { { "Principal/ShiftRegister32.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2_32 " "Found entity 1: MUX2_32" {  } { { "MUX2_32.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/MUX2_32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file leftshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LeftShifter " "Found entity 1: LeftShifter" {  } { { "LeftShifter.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/LeftShifter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroconstant_27.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroconstant_27.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroConstant_27 " "Found entity 1: ZeroConstant_27" {  } { { "ZeroConstant_27.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/ZeroConstant_27.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Shifter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registermux.v 1 1 " "Found 1 design units, including 1 entities, in source file registermux.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterMUX " "Found entity 1: RegisterMUX" {  } { { "RegisterMUX.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/RegisterMUX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramteste.v 1 1 " "Found 1 design units, including 1 entities, in source file ramteste.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamTeste " "Found entity 1: RamTeste" {  } { { "RamTeste.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/RamTeste.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux6_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX6_2 " "Found entity 1: MUX6_2" {  } { { "MUX6_2.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/MUX6_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41bus.v 1 1 " "Found 1 design units, including 1 entities, in source file mux41bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX41BUS " "Found entity 1: MUX41BUS" {  } { { "MUX41BUS.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/MUX41BUS.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult32.v 1 1 " "Found 1 design units, including 1 entities, in source file mult32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT32 " "Found entity 1: MULT32" {  } { { "MULT32.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/MULT32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderregister.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderRegister " "Found entity 1: DecoderRegister" {  } { { "DecoderRegister.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/DecoderRegister.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant4.v 2 2 " "Found 2 design units, including 2 entities, in source file constant4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Constant4_lpm_constant_v09 " "Found entity 1: Constant4_lpm_constant_v09" {  } { { "Constant4.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Constant4.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702567 ""} { "Info" "ISGN_ENTITY_NAME" "2 Constant4 " "Found entity 2: Constant4" {  } { { "Constant4.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Constant4.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/forwardaunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/forwardaunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardAUnit " "Found entity 1: ForwardAUnit" {  } { { "Principal/ForwardAUnit.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ForwardAUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/add1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/add1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add1 " "Found entity 1: Add1" {  } { { "Principal/Add1.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Add1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/signextensor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/signextensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtensor " "Found entity 1: SignExtensor" {  } { { "Principal/SignExtensor.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/SignExtensor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/ula1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/ula1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA1 " "Found entity 1: ULA1" {  } { { "Principal/ULA1.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ULA1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/fa_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/fa_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA_1bit " "Found entity 1: FA_1bit" {  } { { "Principal/FA_1bit.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/FA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/ula1_msb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/ula1_msb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA1_msb " "Found entity 1: ULA1_msb" {  } { { "Principal/ULA1_msb.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ULA1_msb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/ula32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/ula32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA32 " "Found entity 1: ULA32" {  } { { "Principal/ULA32.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ULA32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/teste_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/teste_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste_ula " "Found entity 1: teste_ula" {  } { { "Principal/teste_ula.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/teste_ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/mainula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/mainula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MainULA " "Found entity 1: MainULA" {  } { { "Principal/MainULA.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MainULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/testemuxbus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/testemuxbus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testeMUXBUS " "Found entity 1: testeMUXBUS" {  } { { "Principal/testeMUXBUS.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/testeMUXBUS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/testefiobus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/testefiobus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TesteFioBUS " "Found entity 1: TesteFioBUS" {  } { { "Principal/TesteFioBUS.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/TesteFioBUS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/testemainula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/testemainula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TesteMainULA " "Found entity 1: TesteMainULA" {  } { { "Principal/TesteMainULA.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/TesteMainULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Principal/Register.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/testeregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/testeregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TesteRegister " "Found entity 1: TesteRegister" {  } { { "Principal/TesteRegister.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/TesteRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/registerfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/registerfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Principal/RegisterFile.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/RegisterFile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/zeroextensor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/zeroextensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroExtensor " "Found entity 1: ZeroExtensor" {  } { { "Principal/ZeroExtensor.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ZeroExtensor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/transfer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/transfer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Transfer " "Found entity 1: Transfer" {  } { { "Principal/Transfer.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Transfer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/shift2bitsleft.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/shift2bitsleft.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shift2BitsLeft " "Found entity 1: Shift2BitsLeft" {  } { { "Principal/Shift2BitsLeft.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Shift2BitsLeft.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/testeshift2bitsleft.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/testeshift2bitsleft.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TesteShift2BitsLeft " "Found entity 1: TesteShift2BitsLeft" {  } { { "Principal/TesteShift2BitsLeft.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/TesteShift2BitsLeft.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/adder32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/adder32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder32 " "Found entity 1: Adder32" {  } { { "Principal/Adder32.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Adder32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/testeadder32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/testeadder32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TesteAdder32 " "Found entity 1: TesteAdder32" {  } { { "Principal/TesteAdder32.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/TesteAdder32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/testeadd4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/testeadd4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TesteAdd4 " "Found entity 1: TesteAdd4" {  } { { "Principal/TesteAdd4.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/TesteAdd4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/replicator16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/replicator16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Replicator16 " "Found entity 1: Replicator16" {  } { { "Principal/Replicator16.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Replicator16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/alucontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/alucontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "Principal/ALUControl.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ALUControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/func_or.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/func_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 FUNC_OR " "Found entity 1: FUNC_OR" {  } { { "Principal/FUNC_OR.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/FUNC_OR.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/controle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/controle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Principal/Controle.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Controle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671702988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671702988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/zeroconstant_16.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/zeroconstant_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroConstant_16 " "Found entity 1: ZeroConstant_16" {  } { { "Principal/ZeroConstant_16.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ZeroConstant_16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/loadupperimmediate.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/loadupperimmediate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LoadUpperImmediate " "Found entity 1: LoadUpperImmediate" {  } { { "Principal/LoadUpperImmediate.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/LoadUpperImmediate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/zeroextensor_shamt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/zeroextensor_shamt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroExtensor_Shamt " "Found entity 1: ZeroExtensor_Shamt" {  } { { "Principal/ZeroExtensor_Shamt.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ZeroExtensor_Shamt.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/zeroconstant_32.v 2 2 " "Found 2 design units, including 2 entities, in source file principal/zeroconstant_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroConstant_32_lpm_constant_r09 " "Found entity 1: ZeroConstant_32_lpm_constant_r09" {  } { { "Principal/ZeroConstant_32.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ZeroConstant_32.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703082 ""} { "Info" "ISGN_ENTITY_NAME" "2 ZeroConstant_32 " "Found entity 2: ZeroConstant_32" {  } { { "Principal/ZeroConstant_32.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ZeroConstant_32.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/constant1_32.v 2 2 " "Found 2 design units, including 2 entities, in source file principal/constant1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Constant1_32_lpm_constant_s09 " "Found entity 1: Constant1_32_lpm_constant_s09" {  } { { "Principal/Constant1_32.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Constant1_32.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703097 ""} { "Info" "ISGN_ENTITY_NAME" "2 Constant1_32 " "Found entity 2: Constant1_32" {  } { { "Principal/Constant1_32.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Constant1_32.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/processador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/processador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/register_5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/register_5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_5bits " "Found entity 1: Register_5bits" {  } { { "Principal/Register_5bits.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Register_5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/register_2bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/register_2bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_2bits " "Found entity 1: Register_2bits" {  } { { "Principal/Register_2bits.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Register_2bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/register_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/register_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_1bit " "Found entity 1: Register_1bit" {  } { { "Principal/Register_1bit.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Register_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/wb_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/wb_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Register " "Found entity 1: WB_Register" {  } { { "Principal/WB_Register.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/WB_Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/mem_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/mem_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Register " "Found entity 1: MEM_Register" {  } { { "Principal/MEM_Register.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MEM_Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/ex_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/ex_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Register " "Found entity 1: EX_Register" {  } { { "Principal/EX_Register.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/EX_Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/mux2_5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/mux2_5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2_5bits " "Found entity 1: MUX2_5bits" {  } { { "Principal/MUX2_5bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MUX2_5bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/shift26bitsto28bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/shift26bitsto28bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shift26BitsTo28Bits " "Found entity 1: Shift26BitsTo28Bits" {  } { { "Principal/Shift26BitsTo28Bits.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Shift26BitsTo28Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/mergejump.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/mergejump.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MergeJump " "Found entity 1: MergeJump" {  } { { "Principal/MergeJump.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MergeJump.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/compareregisters.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/compareregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 CompareRegisters " "Found entity 1: CompareRegisters" {  } { { "Principal/CompareRegisters.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/CompareRegisters.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/registernotzerocomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/registernotzerocomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterNotZeroComparator " "Found entity 1: RegisterNotZeroComparator" {  } { { "Principal/RegisterNotZeroComparator.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/RegisterNotZeroComparator.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/isbitvalid.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/isbitvalid.v" { { "Info" "ISGN_ENTITY_NAME" "1 IsBitValid " "Found entity 1: IsBitValid" {  } { { "Principal/IsBitValid.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/IsBitValid.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/mux2bits_2.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/mux2bits_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2bits_2 " "Found entity 1: MUX2bits_2" {  } { { "Principal/MUX2bits_2.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MUX2bits_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/forwardingunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/forwardingunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "Principal/ForwardingUnit.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ForwardingUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/forwardbunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/forwardbunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardBUnit " "Found entity 1: ForwardBUnit" {  } { { "Principal/ForwardBUnit.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ForwardBUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/mux32bits_3.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/mux32bits_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32bits_3 " "Found entity 1: MUX32bits_3" {  } { { "Principal/MUX32bits_3.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MUX32bits_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/shiftregister_5.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/shiftregister_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_5 " "Found entity 1: ShiftRegister_5" {  } { { "Principal/ShiftRegister_5.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister_5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/shiftregister5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/shiftregister5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister5 " "Found entity 1: ShiftRegister5" {  } { { "Principal/ShiftRegister5.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/shiftregister_1.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/shiftregister_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_1 " "Found entity 1: ShiftRegister_1" {  } { { "Principal/ShiftRegister_1.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/shiftregister1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/shiftregister1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister1 " "Found entity 1: ShiftRegister1" {  } { { "Principal/ShiftRegister1.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/shiftregister_2.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/shiftregister_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_2 " "Found entity 1: ShiftRegister_2" {  } { { "Principal/ShiftRegister_2.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/shiftregister2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/shiftregister2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister2 " "Found entity 1: ShiftRegister2" {  } { { "Principal/ShiftRegister2.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/hazarddetectionunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/hazarddetectionunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetectionUnit " "Found entity 1: HazardDetectionUnit" {  } { { "Principal/HazardDetectionUnit.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/HazardDetectionUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/controlenopsandstalls.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/controlenopsandstalls.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControleNopsAndStalls " "Found entity 1: ControleNopsAndStalls" {  } { { "Principal/ControleNopsAndStalls.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ControleNopsAndStalls.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/memorial1inst.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/memorial1inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaL1Inst " "Found entity 1: MemoriaL1Inst" {  } { { "Principal/MemoriaL1Inst.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaL1Inst.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/memoriainstrucoes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/memoriainstrucoes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaInstrucoes " "Found entity 1: MemoriaInstrucoes" {  } { { "Principal/MemoriaInstrucoes.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaInstrucoes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/memorial0.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/memorial0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaL0 " "Found entity 1: MemoriaL0" {  } { { "Principal/MemoriaL0.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaL0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/getaddrs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/getaddrs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GetAddrs " "Found entity 1: GetAddrs" {  } { { "Principal/GetAddrs.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/GetAddrs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/transfer10bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/transfer10bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Transfer10Bits " "Found entity 1: Transfer10Bits" {  } { { "Principal/Transfer10Bits.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Transfer10Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/countermem.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/countermem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CounterMem " "Found entity 1: CounterMem" {  } { { "Principal/CounterMem.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/CounterMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/testecounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/testecounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TesteCounter " "Found entity 1: TesteCounter" {  } { { "Principal/TesteCounter.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/TesteCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/isvalue0_3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/isvalue0_3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 IsValue0_3bits " "Found entity 1: IsValue0_3bits" {  } { { "Principal/IsValue0_3bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/IsValue0_3bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/isvalue1_3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/isvalue1_3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 IsValue1_3bits " "Found entity 1: IsValue1_3bits" {  } { { "Principal/IsValue1_3bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/IsValue1_3bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/isvalue2_3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/isvalue2_3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 IsValue2_3bits " "Found entity 1: IsValue2_3bits" {  } { { "Principal/IsValue2_3bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/IsValue2_3bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/isvalue3_3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/isvalue3_3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 IsValue3_3bits " "Found entity 1: IsValue3_3bits" {  } { { "Principal/IsValue3_3bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/IsValue3_3bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/isvalue4_3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/isvalue4_3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 IsValue4_3bits " "Found entity 1: IsValue4_3bits" {  } { { "Principal/IsValue4_3bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/IsValue4_3bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/isvalue5_3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/isvalue5_3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 IsValue5_3bits " "Found entity 1: IsValue5_3bits" {  } { { "Principal/IsValue5_3bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/IsValue5_3bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/memorycontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/memorycontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryControl " "Found entity 1: MemoryControl" {  } { { "Principal/MemoryControl.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoryControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/testememorycontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/testememorycontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TesteMemoryControl " "Found entity 1: TesteMemoryControl" {  } { { "Principal/TesteMemoryControl.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/TesteMemoryControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/shiftregister_3.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/shiftregister_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_3 " "Found entity 1: ShiftRegister_3" {  } { { "Principal/ShiftRegister_3.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/shiftregister3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/shiftregister3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister3 " "Found entity 1: ShiftRegister3" {  } { { "Principal/ShiftRegister3.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/testeinstructionmemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/testeinstructionmemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TesteInstructionMemory " "Found entity 1: TesteInstructionMemory" {  } { { "Principal/TesteInstructionMemory.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/TesteInstructionMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/memoriainstrucoesfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/memoriainstrucoesfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaInstrucoesFinal " "Found entity 1: MemoriaInstrucoesFinal" {  } { { "Principal/MemoriaInstrucoesFinal.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaInstrucoesFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/memorial1dados.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/memorial1dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaL1Dados " "Found entity 1: MemoriaL1Dados" {  } { { "Principal/MemoriaL1Dados.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaL1Dados.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/memoriadados.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/memoriadados.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaDados " "Found entity 1: MemoriaDados" {  } { { "Principal/MemoriaDados.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaDados.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/memoriadadosfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/memoriadadosfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaDadosFinal " "Found entity 1: MemoriaDadosFinal" {  } { { "Principal/MemoriaDadosFinal.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaDadosFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/testealtpll.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/testealtpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 TesteALTPLL " "Found entity 1: TesteALTPLL" {  } { { "Principal/TesteALTPLL.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/TesteALTPLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/contador4.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/contador4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador4 " "Found entity 1: Contador4" {  } { { "Principal/Contador4.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Contador4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/divisordefrequencia.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/divisordefrequencia.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorDeFrequencia " "Found entity 1: DivisorDeFrequencia" {  } { { "Principal/DivisorDeFrequencia.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/DivisorDeFrequencia.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/memorial0dados.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/memorial0dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaL0Dados " "Found entity 1: MemoriaL0Dados" {  } { { "Principal/MemoriaL0Dados.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaL0Dados.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671703986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671703986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/testememoriainst.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/testememoriainst.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TesteMemoriaInst " "Found entity 1: TesteMemoriaInst" {  } { { "Principal/TesteMemoriaInst.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/TesteMemoriaInst.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671704002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671704002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/newmemorycontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/newmemorycontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NewMemoryControl " "Found entity 1: NewMemoryControl" {  } { { "Principal/NewMemoryControl.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/NewMemoryControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671704018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671704018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/newdecoder32.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/newdecoder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 NewDecoder32 " "Found entity 1: NewDecoder32" {  } { { "Principal/NewDecoder32.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/NewDecoder32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671704033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671704033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/novobancoderegistradores.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/novobancoderegistradores.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NovoBancoDeRegistradores " "Found entity 1: NovoBancoDeRegistradores" {  } { { "Principal/NovoBancoDeRegistradores.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/NovoBancoDeRegistradores.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671704049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671704049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/mux32entries_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/mux32entries_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32entries_32bits " "Found entity 1: MUX32entries_32bits" {  } { { "Principal/MUX32entries_32bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MUX32entries_32bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671704080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671704080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file outputs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Outputs " "Found entity 1: Outputs" {  } { { "Outputs.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Outputs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671704096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671704096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/shiftright2.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/shiftright2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight2 " "Found entity 1: ShiftRight2" {  } { { "Principal/ShiftRight2.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRight2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671704127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671704127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/constant2_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/constant2_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Constant2_4bits " "Found entity 1: Constant2_4bits" {  } { { "Principal/Constant2_4bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Constant2_4bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671704142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671704142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/newdatamemory_l1.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/newdatamemory_l1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NewDataMemory_L1 " "Found entity 1: NewDataMemory_L1" {  } { { "Principal/NewDataMemory_L1.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/NewDataMemory_L1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671704158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671704158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/newdatamemory_l0.v 1 1 " "Found 1 design units, including 1 entities, in source file principal/newdatamemory_l0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NewDataMemory_L0 " "Found entity 1: NewDataMemory_L0" {  } { { "Principal/NewDataMemory_L0.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/NewDataMemory_L0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671704174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671704174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/newdatamemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/newdatamemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NewDataMemory " "Found entity 1: NewDataMemory" {  } { { "Principal/NewDataMemory.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/NewDataMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671704205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671704205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal/novamemoriadedados.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal/novamemoriadedados.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NovaMemoriaDeDados " "Found entity 1: NovaMemoriaDeDados" {  } { { "Principal/NovaMemoriaDeDados.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/NovaMemoriaDeDados.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671704220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671704220 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1435671704844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaInstrucoesFinal MemoriaInstrucoesFinal:inst3 " "Elaborating entity \"MemoriaInstrucoesFinal\" for hierarchy \"MemoriaInstrucoesFinal:inst3\"" {  } { { "Principal/Processador.bdf" "inst3" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 504 480 696 600 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671704938 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst1 " "Block or symbol \"VCC\" of instance \"inst1\" overlaps another block or symbol" {  } { { "Principal/MemoriaInstrucoesFinal.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaInstrucoesFinal.bdf" { { 192 144 160 224 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1435671704938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaInstrucoes MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst " "Elaborating entity \"MemoriaInstrucoes\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\"" {  } { { "Principal/MemoriaInstrucoesFinal.bdf" "inst" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaInstrucoesFinal.bdf" { { 144 360 608 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671705000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NewMemoryControl MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2 " "Elaborating entity \"NewMemoryControl\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\"" {  } { { "Principal/MemoriaInstrucoes.bdf" "inst2" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaInstrucoes.bdf" { { -344 -240 -8 -184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671705063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IsValue0_3bits MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue0_3bits:inst " "Elaborating entity \"IsValue0_3bits\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue0_3bits:inst\"" {  } { { "Principal/NewMemoryControl.bdf" "inst" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/NewMemoryControl.bdf" { { 376 208 336 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671705344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue0_3bits:inst\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue0_3bits:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Principal/IsValue0_3bits.v" "LPM_COMPARE_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/IsValue0_3bits.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671705390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue0_3bits:inst\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue0_3bits:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Principal/IsValue0_3bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/IsValue0_3bits.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671705422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue0_3bits:inst\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue0_3bits:inst\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671705484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671705484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671705484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671705484 ""}  } { { "Principal/IsValue0_3bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/IsValue0_3bits.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671705484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_imi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_imi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_imi " "Found entity 1: cmpr_imi" {  } { { "db/cmpr_imi.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/cmpr_imi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671705578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671705578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_imi MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue0_3bits:inst\|lpm_compare:LPM_COMPARE_component\|cmpr_imi:auto_generated " "Elaborating entity \"cmpr_imi\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue0_3bits:inst\|lpm_compare:LPM_COMPARE_component\|cmpr_imi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671705640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IsValue2_3bits MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue2_3bits:inst2 " "Elaborating entity \"IsValue2_3bits\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue2_3bits:inst2\"" {  } { { "Principal/NewMemoryControl.bdf" "inst2" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/NewMemoryControl.bdf" { { 584 208 336 680 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671705952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue2_3bits:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue2_3bits:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Principal/IsValue2_3bits.v" "LPM_COMPARE_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/IsValue2_3bits.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671705968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue2_3bits:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue2_3bits:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Principal/IsValue2_3bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/IsValue2_3bits.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671705968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue2_3bits:inst2\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue2_3bits:inst2\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671705968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671705968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671705968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671705968 ""}  } { { "Principal/IsValue2_3bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/IsValue2_3bits.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671705968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e7j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e7j " "Found entity 1: cmpr_e7j" {  } { { "db/cmpr_e7j.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/cmpr_e7j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671706046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671706046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e7j MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue2_3bits:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_e7j:auto_generated " "Elaborating entity \"cmpr_e7j\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue2_3bits:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_e7j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671706124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IsValue1_3bits MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue1_3bits:inst1 " "Elaborating entity \"IsValue1_3bits\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue1_3bits:inst1\"" {  } { { "Principal/NewMemoryControl.bdf" "inst1" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/NewMemoryControl.bdf" { { 480 208 336 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671706420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IsValue3_3bits MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue3_3bits:inst3 " "Elaborating entity \"IsValue3_3bits\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue3_3bits:inst3\"" {  } { { "Principal/NewMemoryControl.bdf" "inst3" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/NewMemoryControl.bdf" { { 688 208 336 784 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671706779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue3_3bits:inst3\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue3_3bits:inst3\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Principal/IsValue3_3bits.v" "LPM_COMPARE_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/IsValue3_3bits.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671706779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue3_3bits:inst3\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue3_3bits:inst3\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Principal/IsValue3_3bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/IsValue3_3bits.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671706794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue3_3bits:inst3\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|NewMemoryControl:inst2\|IsValue3_3bits:inst3\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671706794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671706794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671706794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671706794 ""}  } { { "Principal/IsValue3_3bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/IsValue3_3bits.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671706794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transfer MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|Transfer:inst15 " "Elaborating entity \"Transfer\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|Transfer:inst15\"" {  } { { "Principal/MemoriaInstrucoes.bdf" "inst15" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaInstrucoes.bdf" { { 24 96 192 120 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671706904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaL0 MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL0:inst1 " "Elaborating entity \"MemoriaL0\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL0:inst1\"" {  } { { "Principal/MemoriaInstrucoes.bdf" "inst1" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaInstrucoes.bdf" { { -80 -280 -24 104 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL0:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL0:inst1\|altsyncram:altsyncram_component\"" {  } { { "Principal/MemoriaL0.v" "altsyncram_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaL0.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL0:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL0:inst1\|altsyncram:altsyncram_component\"" {  } { { "Principal/MemoriaL0.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaL0.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL0:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL0:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707216 ""}  } { { "Principal/MemoriaL0.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaL0.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671707216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h192.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h192.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h192 " "Found entity 1: altsyncram_h192" {  } { { "db/altsyncram_h192.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/altsyncram_h192.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671707325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671707325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h192 MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL0:inst1\|altsyncram:altsyncram_component\|altsyncram_h192:auto_generated " "Elaborating entity \"altsyncram_h192\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL0:inst1\|altsyncram:altsyncram_component\|altsyncram_h192:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|21mux:inst17 " "Elaborating entity \"21mux\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|21mux:inst17\"" {  } { { "Principal/MemoriaInstrucoes.bdf" "inst17" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaInstrucoes.bdf" { { -264 -624 -504 -184 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|21mux:inst17 " "Elaborated megafunction instantiation \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|21mux:inst17\"" {  } { { "Principal/MemoriaInstrucoes.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaInstrucoes.bdf" { { -264 -624 -504 -184 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671707434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister32 MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister32:inst12 " "Elaborating entity \"ShiftRegister32\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister32:inst12\"" {  } { { "Principal/MemoriaInstrucoes.bdf" "inst12" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaInstrucoes.bdf" { { 144 736 896 272 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister_32 MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister32:inst12\|ShiftRegister_32:inst867786 " "Elaborating entity \"ShiftRegister_32\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister32:inst12\|ShiftRegister_32:inst867786\"" {  } { { "Principal/ShiftRegister32.bdf" "inst867786" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister32.bdf" { { 160 368 512 304 "inst867786" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister32:inst12\|ShiftRegister_32:inst867786\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister32:inst12\|ShiftRegister_32:inst867786\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "Principal/ShiftRegister_32.v" "LPM_SHIFTREG_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister_32.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister32:inst12\|ShiftRegister_32:inst867786\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister32:inst12\|ShiftRegister_32:inst867786\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "Principal/ShiftRegister_32.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister_32.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671707840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister32:inst12\|ShiftRegister_32:inst867786\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister32:inst12\|ShiftRegister_32:inst867786\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671707840 ""}  } { { "Principal/ShiftRegister_32.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister_32.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671707840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaL1Inst MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst " "Elaborating entity \"MemoriaL1Inst\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\"" {  } { { "Principal/MemoriaInstrucoes.bdf" "inst" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaInstrucoes.bdf" { { 312 -592 -376 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671709431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\"" {  } { { "Principal/MemoriaL1Inst.v" "altsyncram_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaL1Inst.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671709446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\"" {  } { { "Principal/MemoriaL1Inst.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaL1Inst.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671709446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671709446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671709446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../pipeline1-2015_code.mif " "Parameter \"init_file\" = \"../pipeline1-2015_code.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671709446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671709446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671709446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671709446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671709446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671709446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671709446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671709446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671709446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671709446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671709446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671709446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671709446 ""}  } { { "Principal/MemoriaL1Inst.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaL1Inst.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671709446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f1g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f1g1 " "Found entity 1: altsyncram_f1g1" {  } { { "db/altsyncram_f1g1.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/altsyncram_f1g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671709540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671709540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f1g1 MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated " "Elaborating entity \"altsyncram_f1g1\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671709634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Constant1_32 MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|Constant1_32:inst4 " "Elaborating entity \"Constant1_32\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|Constant1_32:inst4\"" {  } { { "Principal/MemoriaInstrucoes.bdf" "inst4" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaInstrucoes.bdf" { { 216 904 1016 264 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671709899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Constant1_32_lpm_constant_s09 MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|Constant1_32:inst4\|Constant1_32_lpm_constant_s09:Constant1_32_lpm_constant_s09_component " "Elaborating entity \"Constant1_32_lpm_constant_s09\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|Constant1_32:inst4\|Constant1_32_lpm_constant_s09:Constant1_32_lpm_constant_s09_component\"" {  } { { "Principal/Constant1_32.v" "Constant1_32_lpm_constant_s09_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Constant1_32.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671710008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterMem MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|CounterMem:inst6 " "Elaborating entity \"CounterMem\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|CounterMem:inst6\"" {  } { { "Principal/MemoriaInstrucoes.bdf" "inst6" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaInstrucoes.bdf" { { -72 440 584 24 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671710226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|CounterMem:inst6\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|CounterMem:inst6\|lpm_counter:LPM_COUNTER_component\"" {  } { { "Principal/CounterMem.v" "LPM_COUNTER_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/CounterMem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671710289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|CounterMem:inst6\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|CounterMem:inst6\|lpm_counter:LPM_COUNTER_component\"" {  } { { "Principal/CounterMem.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/CounterMem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671710289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|CounterMem:inst6\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|CounterMem:inst6\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671710289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 6 " "Parameter \"lpm_modulus\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671710289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671710289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671710289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671710289 ""}  } { { "Principal/CounterMem.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/CounterMem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671710289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ijj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ijj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ijj " "Found entity 1: cntr_ijj" {  } { { "db/cntr_ijj.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/cntr_ijj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671710382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671710382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ijj MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|CounterMem:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_ijj:auto_generated " "Elaborating entity \"cntr_ijj\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|CounterMem:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_ijj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671710476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7cc " "Found entity 1: cmpr_7cc" {  } { { "db/cmpr_7cc.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/cmpr_7cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671710570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671710570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7cc MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|CounterMem:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_ijj:auto_generated\|cmpr_7cc:cmpr3 " "Elaborating entity \"cmpr_7cc\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|CounterMem:inst6\|lpm_counter:LPM_COUNTER_component\|cntr_ijj:auto_generated\|cmpr_7cc:cmpr3\"" {  } { { "db/cntr_ijj.tdf" "cmpr3" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/cntr_ijj.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671710663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister2 MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister2:inst20 " "Elaborating entity \"ShiftRegister2\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister2:inst20\"" {  } { { "Principal/MemoriaInstrucoes.bdf" "inst20" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaInstrucoes.bdf" { { -296 104 248 -168 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671710757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister_2 MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister2:inst20\|ShiftRegister_2:inst " "Elaborating entity \"ShiftRegister_2\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister2:inst20\|ShiftRegister_2:inst\"" {  } { { "Principal/ShiftRegister2.bdf" "inst" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister2.bdf" { { 168 384 528 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671711053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister2:inst20\|ShiftRegister_2:inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister2:inst20\|ShiftRegister_2:inst\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "Principal/ShiftRegister_2.v" "LPM_SHIFTREG_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister_2.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671711053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister2:inst20\|ShiftRegister_2:inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister2:inst20\|ShiftRegister_2:inst\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "Principal/ShiftRegister_2.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister_2.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671711069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister2:inst20\|ShiftRegister_2:inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister2:inst20\|ShiftRegister_2:inst\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671711069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671711069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671711069 ""}  } { { "Principal/ShiftRegister_2.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister_2.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671711069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_1bit MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|Register_1bit:inst21 " "Elaborating entity \"Register_1bit\" for hierarchy \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|Register_1bit:inst21\"" {  } { { "Principal/MemoriaInstrucoes.bdf" "inst21" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaInstrucoes.bdf" { { -472 -600 -464 -376 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671711147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorDeFrequencia DivisorDeFrequencia:inst13 " "Elaborating entity \"DivisorDeFrequencia\" for hierarchy \"DivisorDeFrequencia:inst13\"" {  } { { "Principal/Processador.bdf" "inst13" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -880 424 520 -784 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671711209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleNopsAndStalls ControleNopsAndStalls:inst69 " "Elaborating entity \"ControleNopsAndStalls\" for hierarchy \"ControleNopsAndStalls:inst69\"" {  } { { "Principal/Processador.bdf" "inst69" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -952 1072 1312 -760 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671711490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetectionUnit HazardDetectionUnit:inst68 " "Elaborating entity \"HazardDetectionUnit\" for hierarchy \"HazardDetectionUnit:inst68\"" {  } { { "Principal/Processador.bdf" "inst68" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -352 1136 1376 -224 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671711552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IsBitValid HazardDetectionUnit:inst68\|IsBitValid:inst " "Elaborating entity \"IsBitValid\" for hierarchy \"HazardDetectionUnit:inst68\|IsBitValid:inst\"" {  } { { "Principal/HazardDetectionUnit.bdf" "inst" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/HazardDetectionUnit.bdf" { { 8 424 552 104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671711724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare HazardDetectionUnit:inst68\|IsBitValid:inst\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"HazardDetectionUnit:inst68\|IsBitValid:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Principal/IsBitValid.v" "LPM_COMPARE_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/IsBitValid.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671711740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HazardDetectionUnit:inst68\|IsBitValid:inst\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"HazardDetectionUnit:inst68\|IsBitValid:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Principal/IsBitValid.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/IsBitValid.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671711740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HazardDetectionUnit:inst68\|IsBitValid:inst\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"HazardDetectionUnit:inst68\|IsBitValid:inst\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671711740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671711740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671711740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671711740 ""}  } { { "Principal/IsBitValid.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/IsBitValid.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671711740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d7j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d7j " "Found entity 1: cmpr_d7j" {  } { { "db/cmpr_d7j.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/cmpr_d7j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671711818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671711818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d7j HazardDetectionUnit:inst68\|IsBitValid:inst\|lpm_compare:LPM_COMPARE_component\|cmpr_d7j:auto_generated " "Elaborating entity \"cmpr_d7j\" for hierarchy \"HazardDetectionUnit:inst68\|IsBitValid:inst\|lpm_compare:LPM_COMPARE_component\|cmpr_d7j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671711911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompareRegisters HazardDetectionUnit:inst68\|CompareRegisters:inst2 " "Elaborating entity \"CompareRegisters\" for hierarchy \"HazardDetectionUnit:inst68\|CompareRegisters:inst2\"" {  } { { "Principal/HazardDetectionUnit.bdf" "inst2" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/HazardDetectionUnit.bdf" { { 232 424 552 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671712083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare HazardDetectionUnit:inst68\|CompareRegisters:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"HazardDetectionUnit:inst68\|CompareRegisters:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Principal/CompareRegisters.v" "LPM_COMPARE_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/CompareRegisters.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671712098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HazardDetectionUnit:inst68\|CompareRegisters:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"HazardDetectionUnit:inst68\|CompareRegisters:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Principal/CompareRegisters.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/CompareRegisters.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671712098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HazardDetectionUnit:inst68\|CompareRegisters:inst2\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"HazardDetectionUnit:inst68\|CompareRegisters:inst2\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671712098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671712098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671712098 ""}  } { { "Principal/CompareRegisters.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/CompareRegisters.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671712098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ahg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ahg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ahg " "Found entity 1: cmpr_ahg" {  } { { "db/cmpr_ahg.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/cmpr_ahg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671712176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671712176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ahg HazardDetectionUnit:inst68\|CompareRegisters:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_ahg:auto_generated " "Elaborating entity \"cmpr_ahg\" for hierarchy \"HazardDetectionUnit:inst68\|CompareRegisters:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_ahg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671712254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Register MEM_Register:inst21 " "Elaborating entity \"MEM_Register\" for hierarchy \"MEM_Register:inst21\"" {  } { { "Principal/Processador.bdf" "inst21" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -328 1544 1816 -136 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671712582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister1 MEM_Register:inst21\|ShiftRegister1:inst3 " "Elaborating entity \"ShiftRegister1\" for hierarchy \"MEM_Register:inst21\|ShiftRegister1:inst3\"" {  } { { "Principal/MEM_Register.bdf" "inst3" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MEM_Register.bdf" { { 480 520 616 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671712754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister_1 MEM_Register:inst21\|ShiftRegister1:inst3\|ShiftRegister_1:inst " "Elaborating entity \"ShiftRegister_1\" for hierarchy \"MEM_Register:inst21\|ShiftRegister1:inst3\|ShiftRegister_1:inst\"" {  } { { "Principal/ShiftRegister1.bdf" "inst" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister1.bdf" { { 136 344 488 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671713346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg MEM_Register:inst21\|ShiftRegister1:inst3\|ShiftRegister_1:inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"MEM_Register:inst21\|ShiftRegister1:inst3\|ShiftRegister_1:inst\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "Principal/ShiftRegister_1.v" "LPM_SHIFTREG_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister_1.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671713362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM_Register:inst21\|ShiftRegister1:inst3\|ShiftRegister_1:inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"MEM_Register:inst21\|ShiftRegister1:inst3\|ShiftRegister_1:inst\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "Principal/ShiftRegister_1.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister_1.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671713362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM_Register:inst21\|ShiftRegister1:inst3\|ShiftRegister_1:inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"MEM_Register:inst21\|ShiftRegister1:inst3\|ShiftRegister_1:inst\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671713362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671713362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671713362 ""}  } { { "Principal/ShiftRegister_1.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister_1.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671713362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:inst10 " "Elaborating entity \"Controle\" for hierarchy \"Controle:inst10\"" {  } { { "Principal/Processador.bdf" "inst10" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -216 1104 1336 40 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671716576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister5 ShiftRegister5:inst62 " "Elaborating entity \"ShiftRegister5\" for hierarchy \"ShiftRegister5:inst62\"" {  } { { "Principal/Processador.bdf" "inst62" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 968 1616 1760 1096 "inst62" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671717356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister_5 ShiftRegister5:inst62\|ShiftRegister_5:inst " "Elaborating entity \"ShiftRegister_5\" for hierarchy \"ShiftRegister5:inst62\|ShiftRegister_5:inst\"" {  } { { "Principal/ShiftRegister5.bdf" "inst" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister5.bdf" { { 144 344 488 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671717824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg ShiftRegister5:inst62\|ShiftRegister_5:inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"ShiftRegister5:inst62\|ShiftRegister_5:inst\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "Principal/ShiftRegister_5.v" "LPM_SHIFTREG_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister_5.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671717839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ShiftRegister5:inst62\|ShiftRegister_5:inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"ShiftRegister5:inst62\|ShiftRegister_5:inst\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "Principal/ShiftRegister_5.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister_5.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671717855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ShiftRegister5:inst62\|ShiftRegister_5:inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"ShiftRegister5:inst62\|ShiftRegister_5:inst\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671717855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671717855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671717855 ""}  } { { "Principal/ShiftRegister_5.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRegister_5.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671717855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaDadosFinal MemoriaDadosFinal:inst12 " "Elaborating entity \"MemoriaDadosFinal\" for hierarchy \"MemoriaDadosFinal:inst12\"" {  } { { "Principal/Processador.bdf" "inst12" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 520 3248 3464 680 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671718011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaDados MemoriaDadosFinal:inst12\|MemoriaDados:inst " "Elaborating entity \"MemoriaDados\" for hierarchy \"MemoriaDadosFinal:inst12\|MemoriaDados:inst\"" {  } { { "Principal/MemoriaDadosFinal.bdf" "inst" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaDadosFinal.bdf" { { 152 392 640 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671718198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaL0Dados MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL0Dados:inst36 " "Elaborating entity \"MemoriaL0Dados\" for hierarchy \"MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL0Dados:inst36\"" {  } { { "Principal/MemoriaDados.bdf" "inst36" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaDados.bdf" { { -40 -920 -664 144 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL0Dados:inst36\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL0Dados:inst36\|altsyncram:altsyncram_component\"" {  } { { "Principal/MemoriaL0Dados.v" "altsyncram_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaL0Dados.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL0Dados:inst36\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL0Dados:inst36\|altsyncram:altsyncram_component\"" {  } { { "Principal/MemoriaL0Dados.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaL0Dados.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL0Dados:inst36\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL0Dados:inst36\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721474 ""}  } { { "Principal/MemoriaL0Dados.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaL0Dados.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671721474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p572 " "Found entity 1: altsyncram_p572" {  } { { "db/altsyncram_p572.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/altsyncram_p572.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671721568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671721568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p572 MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL0Dados:inst36\|altsyncram:altsyncram_component\|altsyncram_p572:auto_generated " "Elaborating entity \"altsyncram_p572\" for hierarchy \"MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL0Dados:inst36\|altsyncram:altsyncram_component\|altsyncram_p572:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671721677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaL1Dados MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL1Dados:inst38 " "Elaborating entity \"MemoriaL1Dados\" for hierarchy \"MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL1Dados:inst38\"" {  } { { "Principal/MemoriaDados.bdf" "inst38" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaDados.bdf" { { 352 -1232 -1016 480 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671723838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL1Dados:inst38\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL1Dados:inst38\|altsyncram:altsyncram_component\"" {  } { { "Principal/MemoriaL1Dados.v" "altsyncram_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaL1Dados.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671723853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL1Dados:inst38\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL1Dados:inst38\|altsyncram:altsyncram_component\"" {  } { { "Principal/MemoriaL1Dados.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaL1Dados.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671723859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL1Dados:inst38\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL1Dados:inst38\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671723859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671723859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../pipeline1-2015_data.mif " "Parameter \"init_file\" = \"../pipeline1-2015_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671723859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671723859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671723859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671723859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671723859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671723859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671723859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671723859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671723859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671723859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671723859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671723859 ""}  } { { "Principal/MemoriaL1Dados.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaL1Dados.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671723859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m5e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m5e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m5e1 " "Found entity 1: altsyncram_m5e1" {  } { { "db/altsyncram_m5e1.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/altsyncram_m5e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671723951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671723951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m5e1 MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL1Dados:inst38\|altsyncram:altsyncram_component\|altsyncram_m5e1:auto_generated " "Elaborating entity \"altsyncram_m5e1\" for hierarchy \"MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL1Dados:inst38\|altsyncram:altsyncram_component\|altsyncram_m5e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671724068 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2045 2048 0 1 1 " "2045 out of 2048 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "3 2047 " "Addresses ranging from 3 to 2047 are not initialized" {  } { { "X:/Labs_OAC/LAB3_final/Implementacao/pipeline1-2015_data.mif" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/pipeline1-2015_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1435671724139 ""}  } { { "X:/Labs_OAC/LAB3_final/Implementacao/pipeline1-2015_data.mif" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/pipeline1-2015_data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1435671724139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRight2 ShiftRight2:inst590 " "Elaborating entity \"ShiftRight2\" for hierarchy \"ShiftRight2:inst590\"" {  } { { "Principal/Processador.bdf" "inst590" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 440 2936 3112 520 "inst590" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671727280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ShiftRight2:inst590\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ShiftRight2:inst590\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Principal/ShiftRight2.v" "LPM_CLSHIFT_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRight2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671727311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ShiftRight2:inst590\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ShiftRight2:inst590\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Principal/ShiftRight2.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRight2.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671727311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ShiftRight2:inst590\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ShiftRight2:inst590\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671727311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671727311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671727311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671727311 ""}  } { { "Principal/ShiftRight2.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ShiftRight2.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671727311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vjc " "Found entity 1: lpm_clshift_vjc" {  } { { "db/lpm_clshift_vjc.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/lpm_clshift_vjc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671727358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671727358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vjc ShiftRight2:inst590\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated " "Elaborating entity \"lpm_clshift_vjc\" for hierarchy \"ShiftRight2:inst590\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671727483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainULA MainULA:inst27 " "Elaborating entity \"MainULA\" for hierarchy \"MainULA:inst27\"" {  } { { "Principal/Processador.bdf" "inst27" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 448 2128 2320 576 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671727811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX41 MainULA:inst27\|MUX41:inst9 " "Elaborating entity \"MUX41\" for hierarchy \"MainULA:inst27\|MUX41:inst9\"" {  } { { "Principal/MainULA.bdf" "inst9" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MainULA.bdf" { { -56 392 496 88 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671727842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MainULA:inst27\|MUX41:inst9 " "Elaborated megafunction instantiation \"MainULA:inst27\|MUX41:inst9\"" {  } { { "Principal/MainULA.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MainULA.bdf" { { -56 392 496 88 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671727842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA32 MainULA:inst27\|ULA32:inst1 " "Elaborating entity \"ULA32\" for hierarchy \"MainULA:inst27\|ULA32:inst1\"" {  } { { "Principal/MainULA.bdf" "inst1" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MainULA.bdf" { { -192 0 168 -48 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671727998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA1_msb MainULA:inst27\|ULA32:inst1\|ULA1_msb:inst32 " "Elaborating entity \"ULA1_msb\" for hierarchy \"MainULA:inst27\|ULA32:inst1\|ULA1_msb:inst32\"" {  } { { "Principal/ULA32.bdf" "inst32" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ULA32.bdf" { { 160 8072 8240 336 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671728169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_1bit MainULA:inst27\|ULA32:inst1\|ULA1_msb:inst32\|FA_1bit:inst10 " "Elaborating entity \"FA_1bit\" for hierarchy \"MainULA:inst27\|ULA32:inst1\|ULA1_msb:inst32\|FA_1bit:inst10\"" {  } { { "Principal/ULA1_msb.bdf" "inst10" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ULA1_msb.bdf" { { 360 752 848 456 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671728341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA1 MainULA:inst27\|ULA32:inst1\|ULA1:inst30 " "Elaborating entity \"ULA1\" for hierarchy \"MainULA:inst27\|ULA32:inst1\|ULA1:inst30\"" {  } { { "Principal/ULA32.bdf" "inst30" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ULA32.bdf" { { 160 7784 7952 336 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671728528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT32 MainULA:inst27\|MULT32:inst14 " "Elaborating entity \"MULT32\" for hierarchy \"MainULA:inst27\|MULT32:inst14\"" {  } { { "Principal/MainULA.bdf" "inst14" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MainULA.bdf" { { 32 0 168 128 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671737701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult MainULA:inst27\|MULT32:inst14\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"MainULA:inst27\|MULT32:inst14\|lpm_mult:lpm_mult_component\"" {  } { { "MULT32.v" "lpm_mult_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/MULT32.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671737763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MainULA:inst27\|MULT32:inst14\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"MainULA:inst27\|MULT32:inst14\|lpm_mult:lpm_mult_component\"" {  } { { "MULT32.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/MULT32.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671737763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MainULA:inst27\|MULT32:inst14\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"MainULA:inst27\|MULT32:inst14\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671737763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671737763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671737763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671737763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671737763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671737763 ""}  } { { "MULT32.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/MULT32.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671737763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_44n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_44n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_44n " "Found entity 1: mult_44n" {  } { { "db/mult_44n.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/mult_44n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671737888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671737888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_44n MainULA:inst27\|MULT32:inst14\|lpm_mult:lpm_mult_component\|mult_44n:auto_generated " "Elaborating entity \"mult_44n\" for hierarchy \"MainULA:inst27\|MULT32:inst14\|lpm_mult:lpm_mult_component\|mult_44n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671737966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX41BUS MainULA:inst27\|MUX41BUS:inst12 " "Elaborating entity \"MUX41BUS\" for hierarchy \"MainULA:inst27\|MUX41BUS:inst12\"" {  } { { "Principal/MainULA.bdf" "inst12" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MainULA.bdf" { { -248 416 560 -136 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671738169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MainULA:inst27\|MUX41BUS:inst12\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"MainULA:inst27\|MUX41BUS:inst12\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX41BUS.v" "LPM_MUX_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/MUX41BUS.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671738200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MainULA:inst27\|MUX41BUS:inst12\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"MainULA:inst27\|MUX41BUS:inst12\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX41BUS.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/MUX41BUS.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671738216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MainULA:inst27\|MUX41BUS:inst12\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"MainULA:inst27\|MUX41BUS:inst12\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671738216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671738216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671738216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671738216 ""}  } { { "MUX41BUS.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/MUX41BUS.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671738216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_coc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_coc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_coc " "Found entity 1: mux_coc" {  } { { "db/mux_coc.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/mux_coc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671738294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671738294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_coc MainULA:inst27\|MUX41BUS:inst12\|lpm_mux:LPM_MUX_component\|mux_coc:auto_generated " "Elaborating entity \"mux_coc\" for hierarchy \"MainULA:inst27\|MUX41BUS:inst12\|lpm_mux:LPM_MUX_component\|mux_coc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671738372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter MainULA:inst27\|Shifter:inst " "Elaborating entity \"Shifter\" for hierarchy \"MainULA:inst27\|Shifter:inst\"" {  } { { "Principal/MainULA.bdf" "inst" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MainULA.bdf" { { 256 0 176 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671738575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift MainULA:inst27\|Shifter:inst\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"MainULA:inst27\|Shifter:inst\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Shifter.v" "LPM_CLSHIFT_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Shifter.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671738575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MainULA:inst27\|Shifter:inst\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"MainULA:inst27\|Shifter:inst\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Shifter.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Shifter.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671738575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MainULA:inst27\|Shifter:inst\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"MainULA:inst27\|Shifter:inst\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ARITHMETIC " "Parameter \"lpm_shifttype\" = \"ARITHMETIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671738575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671738575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671738575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671738575 ""}  } { { "Shifter.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Shifter.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671738575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_euc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_euc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_euc " "Found entity 1: lpm_clshift_euc" {  } { { "db/lpm_clshift_euc.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/lpm_clshift_euc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671738606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671738606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_euc MainULA:inst27\|Shifter:inst\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_euc:auto_generated " "Elaborating entity \"lpm_clshift_euc\" for hierarchy \"MainULA:inst27\|Shifter:inst\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_euc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671738699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32bits_3 MUX32bits_3:inst4 " "Elaborating entity \"MUX32bits_3\" for hierarchy \"MUX32bits_3:inst4\"" {  } { { "Principal/Processador.bdf" "inst4" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 128 1888 2032 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671738840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MUX32bits_3:inst4\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"MUX32bits_3:inst4\|lpm_mux:LPM_MUX_component\"" {  } { { "Principal/MUX32bits_3.v" "LPM_MUX_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MUX32bits_3.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671738855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX32bits_3:inst4\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"MUX32bits_3:inst4\|lpm_mux:LPM_MUX_component\"" {  } { { "Principal/MUX32bits_3.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MUX32bits_3.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671738855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX32bits_3:inst4\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"MUX32bits_3:inst4\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 3 " "Parameter \"lpm_size\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671738855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671738855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671738855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671738855 ""}  } { { "Principal/MUX32bits_3.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MUX32bits_3.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671738855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_boc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_boc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_boc " "Found entity 1: mux_boc" {  } { { "db/mux_boc.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/mux_boc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671738933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671738933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_boc MUX32bits_3:inst4\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated " "Elaborating entity \"mux_boc\" for hierarchy \"MUX32bits_3:inst4\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671739043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_32 MUX2_32:inst734 " "Elaborating entity \"MUX2_32\" for hierarchy \"MUX2_32:inst734\"" {  } { { "Principal/Processador.bdf" "inst734" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 128 1224 1368 208 "inst734" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671739433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MUX2_32:inst734\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"MUX2_32:inst734\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX2_32.v" "LPM_MUX_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/MUX2_32.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671739433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX2_32:inst734\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"MUX2_32:inst734\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX2_32.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/MUX2_32.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671739433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX2_32:inst734\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"MUX2_32:inst734\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671739448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671739448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671739448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671739448 ""}  } { { "MUX2_32.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/MUX2_32.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671739448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671739511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671739511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9oc MUX2_32:inst734\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated " "Elaborating entity \"mux_9oc\" for hierarchy \"MUX2_32:inst734\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671739620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NovoBancoDeRegistradores NovoBancoDeRegistradores:inst16 " "Elaborating entity \"NovoBancoDeRegistradores\" for hierarchy \"NovoBancoDeRegistradores:inst16\"" {  } { { "Principal/Processador.bdf" "inst16" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 256 1128 1416 448 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671739698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32entries_32bits NovoBancoDeRegistradores:inst16\|MUX32entries_32bits:inst65 " "Elaborating entity \"MUX32entries_32bits\" for hierarchy \"NovoBancoDeRegistradores:inst16\|MUX32entries_32bits:inst65\"" {  } { { "Principal/NovoBancoDeRegistradores.bdf" "inst65" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/NovoBancoDeRegistradores.bdf" { { -176 1384 1528 384 "inst65" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671739885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux NovoBancoDeRegistradores:inst16\|MUX32entries_32bits:inst65\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"NovoBancoDeRegistradores:inst16\|MUX32entries_32bits:inst65\|lpm_mux:LPM_MUX_component\"" {  } { { "Principal/MUX32entries_32bits.v" "LPM_MUX_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MUX32entries_32bits.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671739901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NovoBancoDeRegistradores:inst16\|MUX32entries_32bits:inst65\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"NovoBancoDeRegistradores:inst16\|MUX32entries_32bits:inst65\|lpm_mux:LPM_MUX_component\"" {  } { { "Principal/MUX32entries_32bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MUX32entries_32bits.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671739901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NovoBancoDeRegistradores:inst16\|MUX32entries_32bits:inst65\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"NovoBancoDeRegistradores:inst16\|MUX32entries_32bits:inst65\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 32 " "Parameter \"lpm_size\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671739901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671739901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671739901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 5 " "Parameter \"lpm_widths\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671739901 ""}  } { { "Principal/MUX32entries_32bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MUX32entries_32bits.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671739901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0qc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0qc " "Found entity 1: mux_0qc" {  } { { "db/mux_0qc.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/mux_0qc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671740041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671740041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0qc NovoBancoDeRegistradores:inst16\|MUX32entries_32bits:inst65\|lpm_mux:LPM_MUX_component\|mux_0qc:auto_generated " "Elaborating entity \"mux_0qc\" for hierarchy \"NovoBancoDeRegistradores:inst16\|MUX32entries_32bits:inst65\|lpm_mux:LPM_MUX_component\|mux_0qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671740103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroConstant_32 NovoBancoDeRegistradores:inst16\|ZeroConstant_32:inst300 " "Elaborating entity \"ZeroConstant_32\" for hierarchy \"NovoBancoDeRegistradores:inst16\|ZeroConstant_32:inst300\"" {  } { { "Principal/NovoBancoDeRegistradores.bdf" "inst300" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/NovoBancoDeRegistradores.bdf" { { -1680 848 960 -1632 "inst300" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671740306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroConstant_32_lpm_constant_r09 NovoBancoDeRegistradores:inst16\|ZeroConstant_32:inst300\|ZeroConstant_32_lpm_constant_r09:ZeroConstant_32_lpm_constant_r09_component " "Elaborating entity \"ZeroConstant_32_lpm_constant_r09\" for hierarchy \"NovoBancoDeRegistradores:inst16\|ZeroConstant_32:inst300\|ZeroConstant_32_lpm_constant_r09:ZeroConstant_32_lpm_constant_r09_component\"" {  } { { "Principal/ZeroConstant_32.v" "ZeroConstant_32_lpm_constant_r09_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ZeroConstant_32.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671740415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NewDecoder32 NovoBancoDeRegistradores:inst16\|NewDecoder32:inst " "Elaborating entity \"NewDecoder32\" for hierarchy \"NovoBancoDeRegistradores:inst16\|NewDecoder32:inst\"" {  } { { "Principal/NovoBancoDeRegistradores.bdf" "inst" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/NovoBancoDeRegistradores.bdf" { { 128 144 272 688 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671740899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode NovoBancoDeRegistradores:inst16\|NewDecoder32:inst\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"NovoBancoDeRegistradores:inst16\|NewDecoder32:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "Principal/NewDecoder32.v" "LPM_DECODE_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/NewDecoder32.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671740930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NovoBancoDeRegistradores:inst16\|NewDecoder32:inst\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"NovoBancoDeRegistradores:inst16\|NewDecoder32:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "Principal/NewDecoder32.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/NewDecoder32.v" 184 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671740930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NovoBancoDeRegistradores:inst16\|NewDecoder32:inst\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"NovoBancoDeRegistradores:inst16\|NewDecoder32:inst\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671740930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671740930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671740930 ""}  } { { "Principal/NewDecoder32.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/NewDecoder32.v" 184 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671740930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_b8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b8f " "Found entity 1: decode_b8f" {  } { { "db/decode_b8f.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/decode_b8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671741024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671741024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_b8f NovoBancoDeRegistradores:inst16\|NewDecoder32:inst\|lpm_decode:LPM_DECODE_component\|decode_b8f:auto_generated " "Elaborating entity \"decode_b8f\" for hierarchy \"NovoBancoDeRegistradores:inst16\|NewDecoder32:inst\|lpm_decode:LPM_DECODE_component\|decode_b8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671741117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_Register WB_Register:inst47 " "Elaborating entity \"WB_Register\" for hierarchy \"WB_Register:inst47\"" {  } { { "Principal/Processador.bdf" "inst47" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -552 3728 3992 -424 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671755048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_5bits MUX2_5bits:inst24 " "Elaborating entity \"MUX2_5bits\" for hierarchy \"MUX2_5bits:inst24\"" {  } { { "Principal/Processador.bdf" "inst24" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 1016 1864 2008 1096 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671757404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MUX2_5bits:inst24\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"MUX2_5bits:inst24\|lpm_mux:LPM_MUX_component\"" {  } { { "Principal/MUX2_5bits.v" "LPM_MUX_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MUX2_5bits.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671757419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX2_5bits:inst24\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"MUX2_5bits:inst24\|lpm_mux:LPM_MUX_component\"" {  } { { "Principal/MUX2_5bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MUX2_5bits.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671757419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX2_5bits:inst24\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"MUX2_5bits:inst24\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671757419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671757419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671757419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671757419 ""}  } { { "Principal/MUX2_5bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MUX2_5bits.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671757419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pmc " "Found entity 1: mux_pmc" {  } { { "db/mux_pmc.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/mux_pmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671757497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671757497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pmc MUX2_5bits:inst24\|lpm_mux:LPM_MUX_component\|mux_pmc:auto_generated " "Elaborating entity \"mux_pmc\" for hierarchy \"MUX2_5bits:inst24\|lpm_mux:LPM_MUX_component\|mux_pmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671757622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Register EX_Register:inst22 " "Elaborating entity \"EX_Register\" for hierarchy \"EX_Register:inst22\"" {  } { { "Principal/Processador.bdf" "inst22" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -136 1536 1824 56 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671757763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadUpperImmediate LoadUpperImmediate:inst9 " "Elaborating entity \"LoadUpperImmediate\" for hierarchy \"LoadUpperImmediate:inst9\"" {  } { { "Principal/Processador.bdf" "inst9" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 856 1176 1432 952 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671761366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroConstant_16 LoadUpperImmediate:inst9\|ZeroConstant_16:inst " "Elaborating entity \"ZeroConstant_16\" for hierarchy \"LoadUpperImmediate:inst9\|ZeroConstant_16:inst\"" {  } { { "Principal/LoadUpperImmediate.bdf" "inst" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/LoadUpperImmediate.bdf" { { 136 192 304 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671761834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant LoadUpperImmediate:inst9\|ZeroConstant_16:inst\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"LoadUpperImmediate:inst9\|ZeroConstant_16:inst\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Principal/ZeroConstant_16.v" "LPM_CONSTANT_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ZeroConstant_16.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671761897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LoadUpperImmediate:inst9\|ZeroConstant_16:inst\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"LoadUpperImmediate:inst9\|ZeroConstant_16:inst\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Principal/ZeroConstant_16.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ZeroConstant_16.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671761912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LoadUpperImmediate:inst9\|ZeroConstant_16:inst\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"LoadUpperImmediate:inst9\|ZeroConstant_16:inst\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671761912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671761912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671761912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671761912 ""}  } { { "Principal/ZeroConstant_16.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ZeroConstant_16.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671761912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:inst2 " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:inst2\"" {  } { { "Principal/Processador.bdf" "inst2" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 1224 2064 2360 1384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671763207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardAUnit ForwardingUnit:inst2\|ForwardAUnit:inst " "Elaborating entity \"ForwardAUnit\" for hierarchy \"ForwardingUnit:inst2\|ForwardAUnit:inst\"" {  } { { "Principal/ForwardingUnit.bdf" "inst" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ForwardingUnit.bdf" { { 112 352 648 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671763379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterNotZeroComparator ForwardingUnit:inst2\|ForwardAUnit:inst\|RegisterNotZeroComparator:inst21 " "Elaborating entity \"RegisterNotZeroComparator\" for hierarchy \"ForwardingUnit:inst2\|ForwardAUnit:inst\|RegisterNotZeroComparator:inst21\"" {  } { { "Principal/ForwardAUnit.bdf" "inst21" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ForwardAUnit.bdf" { { 496 384 512 592 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671764751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ForwardingUnit:inst2\|ForwardAUnit:inst\|RegisterNotZeroComparator:inst21\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"ForwardingUnit:inst2\|ForwardAUnit:inst\|RegisterNotZeroComparator:inst21\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Principal/RegisterNotZeroComparator.v" "LPM_COMPARE_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/RegisterNotZeroComparator.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671764783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardingUnit:inst2\|ForwardAUnit:inst\|RegisterNotZeroComparator:inst21\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"ForwardingUnit:inst2\|ForwardAUnit:inst\|RegisterNotZeroComparator:inst21\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Principal/RegisterNotZeroComparator.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/RegisterNotZeroComparator.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671764783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardingUnit:inst2\|ForwardAUnit:inst\|RegisterNotZeroComparator:inst21\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"ForwardingUnit:inst2\|ForwardAUnit:inst\|RegisterNotZeroComparator:inst21\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671764783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671764783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671764783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671764783 ""}  } { { "Principal/RegisterNotZeroComparator.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/RegisterNotZeroComparator.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671764783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3qi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3qi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3qi " "Found entity 1: cmpr_3qi" {  } { { "db/cmpr_3qi.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/cmpr_3qi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671764985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671764985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3qi ForwardingUnit:inst2\|ForwardAUnit:inst\|RegisterNotZeroComparator:inst21\|lpm_compare:LPM_COMPARE_component\|cmpr_3qi:auto_generated " "Elaborating entity \"cmpr_3qi\" for hierarchy \"ForwardingUnit:inst2\|ForwardAUnit:inst\|RegisterNotZeroComparator:inst21\|lpm_compare:LPM_COMPARE_component\|cmpr_3qi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671765173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardBUnit ForwardingUnit:inst2\|ForwardBUnit:inst26 " "Elaborating entity \"ForwardBUnit\" for hierarchy \"ForwardingUnit:inst2\|ForwardBUnit:inst26\"" {  } { { "Principal/ForwardingUnit.bdf" "inst26" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ForwardingUnit.bdf" { { 256 352 640 384 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671768449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtensor SignExtensor:inst23 " "Elaborating entity \"SignExtensor\" for hierarchy \"SignExtensor:inst23\"" {  } { { "Principal/Processador.bdf" "inst23" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 472 1176 1432 568 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671771366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Replicator16 SignExtensor:inst23\|Replicator16:inst " "Elaborating entity \"Replicator16\" for hierarchy \"SignExtensor:inst23\|Replicator16:inst\"" {  } { { "Principal/SignExtensor.bdf" "inst" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/SignExtensor.bdf" { { 24 312 408 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671771459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroExtensor_Shamt ZeroExtensor_Shamt:inst7 " "Elaborating entity \"ZeroExtensor_Shamt\" for hierarchy \"ZeroExtensor_Shamt:inst7\"" {  } { { "Principal/Processador.bdf" "inst7" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 728 1176 1424 824 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671771865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroConstant_27 ZeroExtensor_Shamt:inst7\|ZeroConstant_27:inst " "Elaborating entity \"ZeroConstant_27\" for hierarchy \"ZeroExtensor_Shamt:inst7\|ZeroConstant_27:inst\"" {  } { { "Principal/ZeroExtensor_Shamt.bdf" "inst" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ZeroExtensor_Shamt.bdf" { { 152 224 336 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671772037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant ZeroExtensor_Shamt:inst7\|ZeroConstant_27:inst\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"ZeroExtensor_Shamt:inst7\|ZeroConstant_27:inst\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ZeroConstant_27.v" "LPM_CONSTANT_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/ZeroConstant_27.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671772052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ZeroExtensor_Shamt:inst7\|ZeroConstant_27:inst\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"ZeroExtensor_Shamt:inst7\|ZeroConstant_27:inst\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ZeroConstant_27.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/ZeroConstant_27.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671772052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ZeroExtensor_Shamt:inst7\|ZeroConstant_27:inst\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"ZeroExtensor_Shamt:inst7\|ZeroConstant_27:inst\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671772052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671772052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671772052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671772052 ""}  } { { "ZeroConstant_27.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/ZeroConstant_27.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671772052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroExtensor ZeroExtensor:inst6 " "Elaborating entity \"ZeroExtensor\" for hierarchy \"ZeroExtensor:inst6\"" {  } { { "Principal/Processador.bdf" "inst6" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 600 1176 1432 696 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671772364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:inst25 " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:inst25\"" {  } { { "Principal/Processador.bdf" "inst25" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 912 2120 2328 1008 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671772427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX6_2 ALUControl:inst25\|MUX6_2:inst15 " "Elaborating entity \"MUX6_2\" for hierarchy \"ALUControl:inst25\|MUX6_2:inst15\"" {  } { { "Principal/ALUControl.bdf" "inst15" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ALUControl.bdf" { { -136 176 320 -56 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671772598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALUControl:inst25\|MUX6_2:inst15\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"ALUControl:inst25\|MUX6_2:inst15\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX6_2.v" "LPM_MUX_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/MUX6_2.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671772614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALUControl:inst25\|MUX6_2:inst15\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"ALUControl:inst25\|MUX6_2:inst15\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX6_2.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/MUX6_2.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671772614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALUControl:inst25\|MUX6_2:inst15\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"ALUControl:inst25\|MUX6_2:inst15\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671772614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671772614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671772614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671772614 ""}  } { { "MUX6_2.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/MUX6_2.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671772614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qmc " "Found entity 1: mux_qmc" {  } { { "db/mux_qmc.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/mux_qmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671772692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671772692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qmc ALUControl:inst25\|MUX6_2:inst15\|lpm_mux:LPM_MUX_component\|mux_qmc:auto_generated " "Elaborating entity \"mux_qmc\" for hierarchy \"ALUControl:inst25\|MUX6_2:inst15\|lpm_mux:LPM_MUX_component\|mux_qmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671772801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FUNC_OR ALUControl:inst25\|FUNC_OR:inst23 " "Elaborating entity \"FUNC_OR\" for hierarchy \"ALUControl:inst25\|FUNC_OR:inst23\"" {  } { { "Principal/ALUControl.bdf" "inst23" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/ALUControl.bdf" { { -120 -72 40 -72 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671773035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant ALUControl:inst25\|FUNC_OR:inst23\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"ALUControl:inst25\|FUNC_OR:inst23\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Principal/FUNC_OR.v" "LPM_CONSTANT_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/FUNC_OR.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671773035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALUControl:inst25\|FUNC_OR:inst23\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"ALUControl:inst25\|FUNC_OR:inst23\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Principal/FUNC_OR.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/FUNC_OR.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671773051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALUControl:inst25\|FUNC_OR:inst23\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"ALUControl:inst25\|FUNC_OR:inst23\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 37 " "Parameter \"lpm_cvalue\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671773051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671773051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671773051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671773051 ""}  } { { "Principal/FUNC_OR.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/FUNC_OR.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671773051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Constant2_4bits Constant2_4bits:inst788 " "Elaborating entity \"Constant2_4bits\" for hierarchy \"Constant2_4bits:inst788\"" {  } { { "Principal/Processador.bdf" "inst788" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 544 2808 2920 592 "inst788" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671773160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Constant2_4bits:inst788\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Constant2_4bits:inst788\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Principal/Constant2_4bits.v" "LPM_CONSTANT_component" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Constant2_4bits.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671773175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Constant2_4bits:inst788\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Constant2_4bits:inst788\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Principal/Constant2_4bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Constant2_4bits.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671773175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Constant2_4bits:inst788\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Constant2_4bits:inst788\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 2 " "Parameter \"lpm_cvalue\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671773175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671773175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671773175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671773175 ""}  } { { "Principal/Constant2_4bits.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Constant2_4bits.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671773175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add1 Add1:inst1 " "Elaborating entity \"Add1\" for hierarchy \"Add1:inst1\"" {  } { { "Principal/Processador.bdf" "inst1" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 88 512 656 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671773862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32 Add1:inst1\|Adder32:inst " "Elaborating entity \"Adder32\" for hierarchy \"Add1:inst1\|Adder32:inst\"" {  } { { "Principal/Add1.bdf" "inst" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Add1.bdf" { { 152 368 512 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671773940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MergeJump MergeJump:inst31 " "Elaborating entity \"MergeJump\" for hierarchy \"MergeJump:inst31\"" {  } { { "Principal/Processador.bdf" "inst31" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -608 1344 1488 -512 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671783487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift26BitsTo28Bits Shift26BitsTo28Bits:inst30 " "Elaborating entity \"Shift26BitsTo28Bits\" for hierarchy \"Shift26BitsTo28Bits:inst30\"" {  } { { "Principal/Processador.bdf" "inst30" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -608 1080 1224 -512 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671783549 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "248 " "Ignored 248 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "248 " "Ignored 248 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1435671792145 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1435671792145 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister32:inst8\|ShiftRegister_32:inst867786\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister32:inst8\|ShiftRegister_32:inst867786\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435671797433 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435671797433 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435671797433 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671797433 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "MemoriaDadosFinal:inst12\|MemoriaDados:inst\|ShiftRegister32:inst13\|ShiftRegister_32:inst867786\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"MemoriaDadosFinal:inst12\|MemoriaDados:inst\|ShiftRegister32:inst13\|ShiftRegister_32:inst867786\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435671797433 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435671797433 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435671797433 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671797433 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1435671797433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister32:inst8\|ShiftRegister_32:inst867786\|lpm_shiftreg:LPM_SHIFTREG_component\|altshift_taps:dffs_rtl_0 " "Elaborated megafunction instantiation \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister32:inst8\|ShiftRegister_32:inst867786\|lpm_shiftreg:LPM_SHIFTREG_component\|altshift_taps:dffs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671797511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister32:inst8\|ShiftRegister_32:inst867786\|lpm_shiftreg:LPM_SHIFTREG_component\|altshift_taps:dffs_rtl_0 " "Instantiated megafunction \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|ShiftRegister32:inst8\|ShiftRegister_32:inst867786\|lpm_shiftreg:LPM_SHIFTREG_component\|altshift_taps:dffs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671797511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671797511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435671797511 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435671797511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_q1m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_q1m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_q1m " "Found entity 1: shift_taps_q1m" {  } { { "db/shift_taps_q1m.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/shift_taps_q1m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671797589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671797589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c981 " "Found entity 1: altsyncram_c981" {  } { { "db/altsyncram_c981.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/altsyncram_c981.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671797745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671797745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkf " "Found entity 1: cntr_kkf" {  } { { "db/cntr_kkf.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/cntr_kkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671797901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671797901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435671798042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435671798042 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_f1g1.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/altsyncram_f1g1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal/MemoriaL1Inst.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaL1Inst.v" 85 0 0 } } { "Principal/MemoriaInstrucoes.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaInstrucoes.bdf" { { 312 -592 -376 440 "inst" "" } } } } { "Principal/MemoriaInstrucoesFinal.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaInstrucoesFinal.bdf" { { 144 360 608 304 "inst" "" } } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 504 480 696 600 "inst3" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671813735 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL1Dados:inst38\|altsyncram:altsyncram_component\|altsyncram_m5e1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"MemoriaDadosFinal:inst12\|MemoriaDados:inst\|MemoriaL1Dados:inst38\|altsyncram:altsyncram_component\|altsyncram_m5e1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_m5e1.tdf" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/db/altsyncram_m5e1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal/MemoriaL1Dados.v" "" { Text "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaL1Dados.v" 85 0 0 } } { "Principal/MemoriaDados.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaDados.bdf" { { 352 -1232 -1016 480 "inst38" "" } } } } { "Principal/MemoriaDadosFinal.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/MemoriaDadosFinal.bdf" { { 152 392 640 312 "inst" "" } } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 520 3248 3464 680 "inst12" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671813735 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1435671866495 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435671866495 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4464 " "Implemented 4464 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1435671867150 ""} { "Info" "ICUT_CUT_TM_OPINS" "355 " "Implemented 355 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1435671867150 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3908 " "Implemented 3908 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1435671867150 ""} { "Info" "ICUT_CUT_TM_RAMS" "192 " "Implemented 192 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1435671867150 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1435671867150 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1435671867150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "545 " "Peak virtual memory: 545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435671867431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 30 10:44:27 2015 " "Processing ended: Tue Jun 30 10:44:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435671867431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:47 " "Elapsed time: 00:02:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435671867431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435671867431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435671867431 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1435671869225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435671869271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 30 10:44:28 2015 " "Processing started: Tue Jun 30 10:44:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435671869271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1435671869271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1435671869287 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1435671869365 ""}
{ "Info" "0" "" "Project  = Processador" {  } {  } 0 0 "Project  = Processador" 0 0 "Fitter" 0 0 1435671869365 ""}
{ "Info" "0" "" "Revision = Processador" {  } {  } 0 0 "Revision = Processador" 0 0 "Fitter" 0 0 1435671869365 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1435671869833 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processador EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Processador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1435671869911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1435671869958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1435671869958 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a0 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a31 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a30 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a29 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a28 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a27 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a26 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a25 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a24 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a23 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a22 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a21 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a20 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a19 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a18 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a17 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a16 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a15 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a14 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a13 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a12 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a11 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a10 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a9 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a8 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a7 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a6 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a5 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a4 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a3 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a2 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a1 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435671870020 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a1"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1435671870020 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1435671870161 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1435671870176 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1435671870831 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1435671870831 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1435671870831 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 10284 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1435671870878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 10285 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1435671870878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 10286 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1435671870878 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1435671870878 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1435671870941 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "356 356 " "No exact pin location assignment(s) for 356 pins of 356 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stall_A " "Pin Stall_A not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Stall_A } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1048 1160 1336 -1032 "Stall_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Stall_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stall_B " "Pin Stall_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Stall_B } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1024 1160 1336 -1008 "Stall_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Stall_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_n_input " "Pin Clk_n_input not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clk_n_input } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -856 560 736 -840 "Clk_n_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_n_input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[31\] " "Pin Hi_V\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 976 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[30\] " "Pin Hi_V\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 977 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[29\] " "Pin Hi_V\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 978 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[28\] " "Pin Hi_V\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 979 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[27\] " "Pin Hi_V\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 980 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[26\] " "Pin Hi_V\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 981 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[25\] " "Pin Hi_V\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 982 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[24\] " "Pin Hi_V\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 983 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[23\] " "Pin Hi_V\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 984 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[22\] " "Pin Hi_V\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 985 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[21\] " "Pin Hi_V\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 986 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[20\] " "Pin Hi_V\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 987 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[19\] " "Pin Hi_V\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 988 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[18\] " "Pin Hi_V\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 989 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[17\] " "Pin Hi_V\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 990 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[16\] " "Pin Hi_V\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 991 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[15\] " "Pin Hi_V\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 992 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[14\] " "Pin Hi_V\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 993 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[13\] " "Pin Hi_V\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 994 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[12\] " "Pin Hi_V\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 995 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[11\] " "Pin Hi_V\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 996 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[10\] " "Pin Hi_V\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 997 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[9\] " "Pin Hi_V\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 998 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[8\] " "Pin Hi_V\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 999 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[7\] " "Pin Hi_V\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1000 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[6\] " "Pin Hi_V\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1001 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[5\] " "Pin Hi_V\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1002 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[4\] " "Pin Hi_V\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1003 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[3\] " "Pin Hi_V\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1004 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[2\] " "Pin Hi_V\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1005 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[1\] " "Pin Hi_V\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1006 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[0\] " "Pin Hi_V\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1007 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[31\] " "Pin Lo_V\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1008 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[30\] " "Pin Lo_V\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1009 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[29\] " "Pin Lo_V\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1010 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[28\] " "Pin Lo_V\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1011 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[27\] " "Pin Lo_V\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1012 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[26\] " "Pin Lo_V\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1013 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[25\] " "Pin Lo_V\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1014 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[24\] " "Pin Lo_V\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1015 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[23\] " "Pin Lo_V\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1016 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[22\] " "Pin Lo_V\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1017 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[21\] " "Pin Lo_V\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1018 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[20\] " "Pin Lo_V\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1019 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[19\] " "Pin Lo_V\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1020 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[18\] " "Pin Lo_V\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1021 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[17\] " "Pin Lo_V\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1022 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[16\] " "Pin Lo_V\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1023 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[15\] " "Pin Lo_V\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1024 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[14\] " "Pin Lo_V\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1025 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[13\] " "Pin Lo_V\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1026 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[12\] " "Pin Lo_V\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1027 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[11\] " "Pin Lo_V\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1028 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[10\] " "Pin Lo_V\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1029 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[9\] " "Pin Lo_V\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1030 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[8\] " "Pin Lo_V\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1031 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[7\] " "Pin Lo_V\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1032 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[6\] " "Pin Lo_V\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1033 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[5\] " "Pin Lo_V\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1034 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[4\] " "Pin Lo_V\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1035 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[3\] " "Pin Lo_V\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1036 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[2\] " "Pin Lo_V\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1037 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[1\] " "Pin Lo_V\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1038 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[0\] " "Pin Lo_V\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1039 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[31\] " "Pin R10_V\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1040 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[30\] " "Pin R10_V\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1041 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[29\] " "Pin R10_V\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1042 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[28\] " "Pin R10_V\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1043 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[27\] " "Pin R10_V\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1044 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[26\] " "Pin R10_V\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1045 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[25\] " "Pin R10_V\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1046 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[24\] " "Pin R10_V\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1047 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[23\] " "Pin R10_V\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1048 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[22\] " "Pin R10_V\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1049 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[21\] " "Pin R10_V\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1050 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[20\] " "Pin R10_V\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1051 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[19\] " "Pin R10_V\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1052 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[18\] " "Pin R10_V\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1053 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[17\] " "Pin R10_V\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1054 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[16\] " "Pin R10_V\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1055 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[15\] " "Pin R10_V\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1056 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[14\] " "Pin R10_V\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1057 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[13\] " "Pin R10_V\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1058 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[12\] " "Pin R10_V\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1059 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[11\] " "Pin R10_V\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1060 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[10\] " "Pin R10_V\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1061 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[9\] " "Pin R10_V\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1062 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[8\] " "Pin R10_V\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1063 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[7\] " "Pin R10_V\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1064 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[6\] " "Pin R10_V\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1065 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[5\] " "Pin R10_V\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1066 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[4\] " "Pin R10_V\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1067 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[3\] " "Pin R10_V\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1068 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[2\] " "Pin R10_V\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1069 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[1\] " "Pin R10_V\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1070 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[0\] " "Pin R10_V\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1071 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[31\] " "Pin R11_V\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1072 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[30\] " "Pin R11_V\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1073 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[29\] " "Pin R11_V\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1074 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[28\] " "Pin R11_V\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1075 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[27\] " "Pin R11_V\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1076 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[26\] " "Pin R11_V\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1077 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[25\] " "Pin R11_V\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1078 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[24\] " "Pin R11_V\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1079 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[23\] " "Pin R11_V\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1080 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[22\] " "Pin R11_V\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1081 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[21\] " "Pin R11_V\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1082 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[20\] " "Pin R11_V\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1083 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[19\] " "Pin R11_V\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1084 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[18\] " "Pin R11_V\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1085 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[17\] " "Pin R11_V\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1086 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[16\] " "Pin R11_V\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1087 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[15\] " "Pin R11_V\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1088 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[14\] " "Pin R11_V\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1089 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[13\] " "Pin R11_V\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1090 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[12\] " "Pin R11_V\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1091 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[11\] " "Pin R11_V\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1092 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[10\] " "Pin R11_V\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1093 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[9\] " "Pin R11_V\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1094 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[8\] " "Pin R11_V\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1095 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[7\] " "Pin R11_V\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1096 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[6\] " "Pin R11_V\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1097 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[5\] " "Pin R11_V\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1098 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[4\] " "Pin R11_V\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1099 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[3\] " "Pin R11_V\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[2\] " "Pin R11_V\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[1\] " "Pin R11_V\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[0\] " "Pin R11_V\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[31\] " "Pin R12_V\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[30\] " "Pin R12_V\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[29\] " "Pin R12_V\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[28\] " "Pin R12_V\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[27\] " "Pin R12_V\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[26\] " "Pin R12_V\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[25\] " "Pin R12_V\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[24\] " "Pin R12_V\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[23\] " "Pin R12_V\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[22\] " "Pin R12_V\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[21\] " "Pin R12_V\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[20\] " "Pin R12_V\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[19\] " "Pin R12_V\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[18\] " "Pin R12_V\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[17\] " "Pin R12_V\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[16\] " "Pin R12_V\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[15\] " "Pin R12_V\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[14\] " "Pin R12_V\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[13\] " "Pin R12_V\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[12\] " "Pin R12_V\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[11\] " "Pin R12_V\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[10\] " "Pin R12_V\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[9\] " "Pin R12_V\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[8\] " "Pin R12_V\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[7\] " "Pin R12_V\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[6\] " "Pin R12_V\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[5\] " "Pin R12_V\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[4\] " "Pin R12_V\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[3\] " "Pin R12_V\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[2\] " "Pin R12_V\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[1\] " "Pin R12_V\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[0\] " "Pin R12_V\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[31\] " "Pin R13_V\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[30\] " "Pin R13_V\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[29\] " "Pin R13_V\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[28\] " "Pin R13_V\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[27\] " "Pin R13_V\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[26\] " "Pin R13_V\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[25\] " "Pin R13_V\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[24\] " "Pin R13_V\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[23\] " "Pin R13_V\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[22\] " "Pin R13_V\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[21\] " "Pin R13_V\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[20\] " "Pin R13_V\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[19\] " "Pin R13_V\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[18\] " "Pin R13_V\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[17\] " "Pin R13_V\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[16\] " "Pin R13_V\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[15\] " "Pin R13_V\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[14\] " "Pin R13_V\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[13\] " "Pin R13_V\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[12\] " "Pin R13_V\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[11\] " "Pin R13_V\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[10\] " "Pin R13_V\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[9\] " "Pin R13_V\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[8\] " "Pin R13_V\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[7\] " "Pin R13_V\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[6\] " "Pin R13_V\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[5\] " "Pin R13_V\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[4\] " "Pin R13_V\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[3\] " "Pin R13_V\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[2\] " "Pin R13_V\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[1\] " "Pin R13_V\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[0\] " "Pin R13_V\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[31\] " "Pin R8_V\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[30\] " "Pin R8_V\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[29\] " "Pin R8_V\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[28\] " "Pin R8_V\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[27\] " "Pin R8_V\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[26\] " "Pin R8_V\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[25\] " "Pin R8_V\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[24\] " "Pin R8_V\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[23\] " "Pin R8_V\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[22\] " "Pin R8_V\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[21\] " "Pin R8_V\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[20\] " "Pin R8_V\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[19\] " "Pin R8_V\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[18\] " "Pin R8_V\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[17\] " "Pin R8_V\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[16\] " "Pin R8_V\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[15\] " "Pin R8_V\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[14\] " "Pin R8_V\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[13\] " "Pin R8_V\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[12\] " "Pin R8_V\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[11\] " "Pin R8_V\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[10\] " "Pin R8_V\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[9\] " "Pin R8_V\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[8\] " "Pin R8_V\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[7\] " "Pin R8_V\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[6\] " "Pin R8_V\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[5\] " "Pin R8_V\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[4\] " "Pin R8_V\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[3\] " "Pin R8_V\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[2\] " "Pin R8_V\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[1\] " "Pin R8_V\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[0\] " "Pin R8_V\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[31\] " "Pin R9_V\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[30\] " "Pin R9_V\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[29\] " "Pin R9_V\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[28\] " "Pin R9_V\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[27\] " "Pin R9_V\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[26\] " "Pin R9_V\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[25\] " "Pin R9_V\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[24\] " "Pin R9_V\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[23\] " "Pin R9_V\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[22\] " "Pin R9_V\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[21\] " "Pin R9_V\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[20\] " "Pin R9_V\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[19\] " "Pin R9_V\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[18\] " "Pin R9_V\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[17\] " "Pin R9_V\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[16\] " "Pin R9_V\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[15\] " "Pin R9_V\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[14\] " "Pin R9_V\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[13\] " "Pin R9_V\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[12\] " "Pin R9_V\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[11\] " "Pin R9_V\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[10\] " "Pin R9_V\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[9\] " "Pin R9_V\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[8\] " "Pin R9_V\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[7\] " "Pin R9_V\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[6\] " "Pin R9_V\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[5\] " "Pin R9_V\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[4\] " "Pin R9_V\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[3\] " "Pin R9_V\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[2\] " "Pin R9_V\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[1\] " "Pin R9_V\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[0\] " "Pin R9_V\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[31\] " "Pin Valor_MemDados\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[30\] " "Pin Valor_MemDados\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[29\] " "Pin Valor_MemDados\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[28\] " "Pin Valor_MemDados\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[27\] " "Pin Valor_MemDados\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[26\] " "Pin Valor_MemDados\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[25\] " "Pin Valor_MemDados\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[24\] " "Pin Valor_MemDados\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[23\] " "Pin Valor_MemDados\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[22\] " "Pin Valor_MemDados\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[21\] " "Pin Valor_MemDados\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[20\] " "Pin Valor_MemDados\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[19\] " "Pin Valor_MemDados\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[18\] " "Pin Valor_MemDados\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[17\] " "Pin Valor_MemDados\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[16\] " "Pin Valor_MemDados\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[15\] " "Pin Valor_MemDados\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[14\] " "Pin Valor_MemDados\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[13\] " "Pin Valor_MemDados\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[12\] " "Pin Valor_MemDados\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[11\] " "Pin Valor_MemDados\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[10\] " "Pin Valor_MemDados\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[9\] " "Pin Valor_MemDados\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[8\] " "Pin Valor_MemDados\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[7\] " "Pin Valor_MemDados\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[6\] " "Pin Valor_MemDados\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[5\] " "Pin Valor_MemDados\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[4\] " "Pin Valor_MemDados\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[3\] " "Pin Valor_MemDados\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[2\] " "Pin Valor_MemDados\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[1\] " "Pin Valor_MemDados\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[0\] " "Pin Valor_MemDados\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[31\] " "Pin Valor_MemInst\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[30\] " "Pin Valor_MemInst\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[29\] " "Pin Valor_MemInst\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[28\] " "Pin Valor_MemInst\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[27\] " "Pin Valor_MemInst\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[26\] " "Pin Valor_MemInst\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[25\] " "Pin Valor_MemInst\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[24\] " "Pin Valor_MemInst\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[23\] " "Pin Valor_MemInst\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[22\] " "Pin Valor_MemInst\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[21\] " "Pin Valor_MemInst\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[20\] " "Pin Valor_MemInst\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[19\] " "Pin Valor_MemInst\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[18\] " "Pin Valor_MemInst\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[17\] " "Pin Valor_MemInst\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[16\] " "Pin Valor_MemInst\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[15\] " "Pin Valor_MemInst\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[14\] " "Pin Valor_MemInst\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[13\] " "Pin Valor_MemInst\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[12\] " "Pin Valor_MemInst\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[11\] " "Pin Valor_MemInst\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[10\] " "Pin Valor_MemInst\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[9\] " "Pin Valor_MemInst\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[8\] " "Pin Valor_MemInst\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[7\] " "Pin Valor_MemInst\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[6\] " "Pin Valor_MemInst\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[5\] " "Pin Valor_MemInst\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[4\] " "Pin Valor_MemInst\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[3\] " "Pin Valor_MemInst\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[2\] " "Pin Valor_MemInst\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[1\] " "Pin Valor_MemInst\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[0\] " "Pin Valor_MemInst\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[31\] " "Pin Valor_PC\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[30\] " "Pin Valor_PC\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[29\] " "Pin Valor_PC\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[28\] " "Pin Valor_PC\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[27\] " "Pin Valor_PC\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[26\] " "Pin Valor_PC\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[25\] " "Pin Valor_PC\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[24\] " "Pin Valor_PC\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[23\] " "Pin Valor_PC\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[22\] " "Pin Valor_PC\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[21\] " "Pin Valor_PC\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[20\] " "Pin Valor_PC\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[19\] " "Pin Valor_PC\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[18\] " "Pin Valor_PC\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[17\] " "Pin Valor_PC\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[16\] " "Pin Valor_PC\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[15\] " "Pin Valor_PC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[14\] " "Pin Valor_PC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[13\] " "Pin Valor_PC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[12\] " "Pin Valor_PC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[11\] " "Pin Valor_PC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[10\] " "Pin Valor_PC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[9\] " "Pin Valor_PC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[8\] " "Pin Valor_PC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[7\] " "Pin Valor_PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[6\] " "Pin Valor_PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[5\] " "Pin Valor_PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[4\] " "Pin Valor_PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[3\] " "Pin Valor_PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[2\] " "Pin Valor_PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[1\] " "Pin Valor_PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[0\] " "Pin Valor_PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_m_input " "Pin Clk_m_input not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clk_m_input } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -856 192 368 -840 "Clk_m_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_m_input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435671871221 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1435671871221 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador.sdc " "Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1435671871736 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1435671871752 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1435671871908 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_m_input (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Clk_m_input (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1435671872329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoriaDadosFinal:inst12\|MemoriaDados:inst\|21mux:inst35\|6 " "Destination node MemoriaDadosFinal:inst12\|MemoriaDados:inst\|21mux:inst35\|6" {  } { { "21mux.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/21mux.bdf" { { 88 280 344 128 "6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoriaDadosFinal:inst12|MemoriaDados:inst|21mux:inst35|6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 4048 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1435671872329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoriaDadosFinal:inst12\|MemoriaDados:inst\|21mux:inst25\|6 " "Destination node MemoriaDadosFinal:inst12\|MemoriaDados:inst\|21mux:inst25\|6" {  } { { "21mux.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/21mux.bdf" { { 88 280 344 128 "6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoriaDadosFinal:inst12|MemoriaDados:inst|21mux:inst25|6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 4049 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1435671872329 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1435671872329 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clk_m_input } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -856 192 368 -840 "Clk_m_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_m_input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1329 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1435671872329 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DivisorDeFrequencia:inst13\|inst43  " "Automatically promoted node DivisorDeFrequencia:inst13\|inst43 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1435671872329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEM_Register:inst33\|ShiftRegister1:inst3\|ShiftRegister_1:inst\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\] " "Destination node MEM_Register:inst33\|ShiftRegister1:inst3\|ShiftRegister_1:inst\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Register:inst33|ShiftRegister1:inst3|ShiftRegister_1:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 4032 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1435671872329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEM_Register:inst33\|ShiftRegister1:inst2\|ShiftRegister_1:inst\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\] " "Destination node MEM_Register:inst33\|ShiftRegister1:inst2\|ShiftRegister_1:inst\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Register:inst33|ShiftRegister1:inst2|ShiftRegister_1:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 4030 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1435671872329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DivisorDeFrequencia:inst13\|inst43~0 " "Destination node DivisorDeFrequencia:inst13\|inst43~0" {  } { { "Principal/DivisorDeFrequencia.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/DivisorDeFrequencia.bdf" { { 160 336 400 240 "inst43" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DivisorDeFrequencia:inst13|inst43~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 7141 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1435671872329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clk_n_input " "Destination node Clk_n_input" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clk_n_input } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -856 560 736 -840 "Clk_n_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_n_input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1331 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1435671872329 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1435671872329 ""}  } { { "Principal/DivisorDeFrequencia.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/DivisorDeFrequencia.bdf" { { 160 336 400 240 "inst43" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DivisorDeFrequencia:inst13|inst43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 2003 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1435671872329 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoriaDadosFinal:inst12\|MemoriaDados:inst\|21mux:inst25\|6  " "Automatically promoted node MemoriaDadosFinal:inst12\|MemoriaDados:inst\|21mux:inst25\|6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1435671872329 ""}  } { { "21mux.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/21mux.bdf" { { 88 280 344 128 "6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoriaDadosFinal:inst12|MemoriaDados:inst|21mux:inst25|6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 4049 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1435671872329 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoriaDadosFinal:inst12\|MemoriaDados:inst\|21mux:inst35\|6  " "Automatically promoted node MemoriaDadosFinal:inst12\|MemoriaDados:inst\|21mux:inst35\|6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1435671872329 ""}  } { { "21mux.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/21mux.bdf" { { 88 280 344 128 "6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoriaDadosFinal:inst12|MemoriaDados:inst|21mux:inst35|6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 4048 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1435671872329 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1435671872875 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1435671872906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1435671872922 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1435671872953 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1435671872984 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1435671873000 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1435671873265 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1435671873312 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1435671873312 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "355 unused 3.3V 0 355 0 " "Number of I/O pins in group: 355 (unused VREF, 3.3V VCCIO, 0 input, 355 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1435671873374 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1435671873374 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1435671873374 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1435671873421 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1435671873421 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1435671873421 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1435671873421 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1435671873421 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1435671873421 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1435671873421 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1435671873421 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1435671873421 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1435671873421 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1435671873764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1435671875823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1435671877836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1435671877898 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1435671892999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1435671893030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1435671893763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1435671898131 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1435671898131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1435671903030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1435671903077 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1435671903077 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.71 " "Total time spent on timing analysis during the Fitter is 4.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1435671903295 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1435671903326 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "355 " "Found 355 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stall_A 0 " "Pin \"Stall_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stall_B 0 " "Pin \"Stall_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Clk_n_input 0 " "Pin \"Clk_n_input\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[31\] 0 " "Pin \"Hi_V\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[30\] 0 " "Pin \"Hi_V\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[29\] 0 " "Pin \"Hi_V\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[28\] 0 " "Pin \"Hi_V\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[27\] 0 " "Pin \"Hi_V\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[26\] 0 " "Pin \"Hi_V\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[25\] 0 " "Pin \"Hi_V\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[24\] 0 " "Pin \"Hi_V\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[23\] 0 " "Pin \"Hi_V\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[22\] 0 " "Pin \"Hi_V\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[21\] 0 " "Pin \"Hi_V\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[20\] 0 " "Pin \"Hi_V\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[19\] 0 " "Pin \"Hi_V\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[18\] 0 " "Pin \"Hi_V\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[17\] 0 " "Pin \"Hi_V\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[16\] 0 " "Pin \"Hi_V\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[15\] 0 " "Pin \"Hi_V\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[14\] 0 " "Pin \"Hi_V\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[13\] 0 " "Pin \"Hi_V\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[12\] 0 " "Pin \"Hi_V\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[11\] 0 " "Pin \"Hi_V\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[10\] 0 " "Pin \"Hi_V\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[9\] 0 " "Pin \"Hi_V\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[8\] 0 " "Pin \"Hi_V\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[7\] 0 " "Pin \"Hi_V\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[6\] 0 " "Pin \"Hi_V\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[5\] 0 " "Pin \"Hi_V\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[4\] 0 " "Pin \"Hi_V\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[3\] 0 " "Pin \"Hi_V\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[2\] 0 " "Pin \"Hi_V\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[1\] 0 " "Pin \"Hi_V\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[0\] 0 " "Pin \"Hi_V\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[31\] 0 " "Pin \"Lo_V\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[30\] 0 " "Pin \"Lo_V\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[29\] 0 " "Pin \"Lo_V\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[28\] 0 " "Pin \"Lo_V\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[27\] 0 " "Pin \"Lo_V\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[26\] 0 " "Pin \"Lo_V\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[25\] 0 " "Pin \"Lo_V\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[24\] 0 " "Pin \"Lo_V\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[23\] 0 " "Pin \"Lo_V\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[22\] 0 " "Pin \"Lo_V\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[21\] 0 " "Pin \"Lo_V\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[20\] 0 " "Pin \"Lo_V\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[19\] 0 " "Pin \"Lo_V\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[18\] 0 " "Pin \"Lo_V\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[17\] 0 " "Pin \"Lo_V\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[16\] 0 " "Pin \"Lo_V\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[15\] 0 " "Pin \"Lo_V\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[14\] 0 " "Pin \"Lo_V\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[13\] 0 " "Pin \"Lo_V\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[12\] 0 " "Pin \"Lo_V\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[11\] 0 " "Pin \"Lo_V\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[10\] 0 " "Pin \"Lo_V\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[9\] 0 " "Pin \"Lo_V\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[8\] 0 " "Pin \"Lo_V\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[7\] 0 " "Pin \"Lo_V\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[6\] 0 " "Pin \"Lo_V\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[5\] 0 " "Pin \"Lo_V\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[4\] 0 " "Pin \"Lo_V\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[3\] 0 " "Pin \"Lo_V\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[2\] 0 " "Pin \"Lo_V\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[1\] 0 " "Pin \"Lo_V\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[0\] 0 " "Pin \"Lo_V\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[31\] 0 " "Pin \"R10_V\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[30\] 0 " "Pin \"R10_V\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[29\] 0 " "Pin \"R10_V\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[28\] 0 " "Pin \"R10_V\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[27\] 0 " "Pin \"R10_V\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[26\] 0 " "Pin \"R10_V\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[25\] 0 " "Pin \"R10_V\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[24\] 0 " "Pin \"R10_V\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[23\] 0 " "Pin \"R10_V\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[22\] 0 " "Pin \"R10_V\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[21\] 0 " "Pin \"R10_V\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[20\] 0 " "Pin \"R10_V\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[19\] 0 " "Pin \"R10_V\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[18\] 0 " "Pin \"R10_V\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[17\] 0 " "Pin \"R10_V\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[16\] 0 " "Pin \"R10_V\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[15\] 0 " "Pin \"R10_V\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[14\] 0 " "Pin \"R10_V\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[13\] 0 " "Pin \"R10_V\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[12\] 0 " "Pin \"R10_V\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[11\] 0 " "Pin \"R10_V\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[10\] 0 " "Pin \"R10_V\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[9\] 0 " "Pin \"R10_V\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[8\] 0 " "Pin \"R10_V\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[7\] 0 " "Pin \"R10_V\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[6\] 0 " "Pin \"R10_V\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[5\] 0 " "Pin \"R10_V\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[4\] 0 " "Pin \"R10_V\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[3\] 0 " "Pin \"R10_V\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[2\] 0 " "Pin \"R10_V\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[1\] 0 " "Pin \"R10_V\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[0\] 0 " "Pin \"R10_V\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[31\] 0 " "Pin \"R11_V\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[30\] 0 " "Pin \"R11_V\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[29\] 0 " "Pin \"R11_V\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[28\] 0 " "Pin \"R11_V\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[27\] 0 " "Pin \"R11_V\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[26\] 0 " "Pin \"R11_V\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[25\] 0 " "Pin \"R11_V\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[24\] 0 " "Pin \"R11_V\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[23\] 0 " "Pin \"R11_V\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[22\] 0 " "Pin \"R11_V\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[21\] 0 " "Pin \"R11_V\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[20\] 0 " "Pin \"R11_V\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[19\] 0 " "Pin \"R11_V\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[18\] 0 " "Pin \"R11_V\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[17\] 0 " "Pin \"R11_V\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[16\] 0 " "Pin \"R11_V\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[15\] 0 " "Pin \"R11_V\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[14\] 0 " "Pin \"R11_V\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[13\] 0 " "Pin \"R11_V\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[12\] 0 " "Pin \"R11_V\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[11\] 0 " "Pin \"R11_V\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[10\] 0 " "Pin \"R11_V\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[9\] 0 " "Pin \"R11_V\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[8\] 0 " "Pin \"R11_V\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[7\] 0 " "Pin \"R11_V\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[6\] 0 " "Pin \"R11_V\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[5\] 0 " "Pin \"R11_V\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[4\] 0 " "Pin \"R11_V\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[3\] 0 " "Pin \"R11_V\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[2\] 0 " "Pin \"R11_V\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[1\] 0 " "Pin \"R11_V\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[0\] 0 " "Pin \"R11_V\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[31\] 0 " "Pin \"R12_V\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[30\] 0 " "Pin \"R12_V\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[29\] 0 " "Pin \"R12_V\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[28\] 0 " "Pin \"R12_V\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[27\] 0 " "Pin \"R12_V\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[26\] 0 " "Pin \"R12_V\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[25\] 0 " "Pin \"R12_V\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[24\] 0 " "Pin \"R12_V\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[23\] 0 " "Pin \"R12_V\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[22\] 0 " "Pin \"R12_V\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[21\] 0 " "Pin \"R12_V\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[20\] 0 " "Pin \"R12_V\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[19\] 0 " "Pin \"R12_V\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[18\] 0 " "Pin \"R12_V\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[17\] 0 " "Pin \"R12_V\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[16\] 0 " "Pin \"R12_V\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[15\] 0 " "Pin \"R12_V\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[14\] 0 " "Pin \"R12_V\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[13\] 0 " "Pin \"R12_V\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[12\] 0 " "Pin \"R12_V\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[11\] 0 " "Pin \"R12_V\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[10\] 0 " "Pin \"R12_V\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[9\] 0 " "Pin \"R12_V\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[8\] 0 " "Pin \"R12_V\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[7\] 0 " "Pin \"R12_V\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[6\] 0 " "Pin \"R12_V\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[5\] 0 " "Pin \"R12_V\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[4\] 0 " "Pin \"R12_V\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[3\] 0 " "Pin \"R12_V\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[2\] 0 " "Pin \"R12_V\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[1\] 0 " "Pin \"R12_V\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[0\] 0 " "Pin \"R12_V\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[31\] 0 " "Pin \"R13_V\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[30\] 0 " "Pin \"R13_V\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[29\] 0 " "Pin \"R13_V\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[28\] 0 " "Pin \"R13_V\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[27\] 0 " "Pin \"R13_V\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[26\] 0 " "Pin \"R13_V\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[25\] 0 " "Pin \"R13_V\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[24\] 0 " "Pin \"R13_V\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[23\] 0 " "Pin \"R13_V\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[22\] 0 " "Pin \"R13_V\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[21\] 0 " "Pin \"R13_V\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[20\] 0 " "Pin \"R13_V\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[19\] 0 " "Pin \"R13_V\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[18\] 0 " "Pin \"R13_V\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[17\] 0 " "Pin \"R13_V\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[16\] 0 " "Pin \"R13_V\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[15\] 0 " "Pin \"R13_V\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[14\] 0 " "Pin \"R13_V\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[13\] 0 " "Pin \"R13_V\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[12\] 0 " "Pin \"R13_V\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[11\] 0 " "Pin \"R13_V\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[10\] 0 " "Pin \"R13_V\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[9\] 0 " "Pin \"R13_V\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[8\] 0 " "Pin \"R13_V\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[7\] 0 " "Pin \"R13_V\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[6\] 0 " "Pin \"R13_V\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[5\] 0 " "Pin \"R13_V\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[4\] 0 " "Pin \"R13_V\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[3\] 0 " "Pin \"R13_V\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[2\] 0 " "Pin \"R13_V\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[1\] 0 " "Pin \"R13_V\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[0\] 0 " "Pin \"R13_V\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[31\] 0 " "Pin \"R8_V\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[30\] 0 " "Pin \"R8_V\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[29\] 0 " "Pin \"R8_V\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[28\] 0 " "Pin \"R8_V\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[27\] 0 " "Pin \"R8_V\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[26\] 0 " "Pin \"R8_V\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[25\] 0 " "Pin \"R8_V\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[24\] 0 " "Pin \"R8_V\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[23\] 0 " "Pin \"R8_V\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[22\] 0 " "Pin \"R8_V\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[21\] 0 " "Pin \"R8_V\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[20\] 0 " "Pin \"R8_V\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[19\] 0 " "Pin \"R8_V\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[18\] 0 " "Pin \"R8_V\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[17\] 0 " "Pin \"R8_V\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[16\] 0 " "Pin \"R8_V\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[15\] 0 " "Pin \"R8_V\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[14\] 0 " "Pin \"R8_V\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[13\] 0 " "Pin \"R8_V\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[12\] 0 " "Pin \"R8_V\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[11\] 0 " "Pin \"R8_V\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[10\] 0 " "Pin \"R8_V\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[9\] 0 " "Pin \"R8_V\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[8\] 0 " "Pin \"R8_V\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[7\] 0 " "Pin \"R8_V\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[6\] 0 " "Pin \"R8_V\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[5\] 0 " "Pin \"R8_V\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[4\] 0 " "Pin \"R8_V\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[3\] 0 " "Pin \"R8_V\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[2\] 0 " "Pin \"R8_V\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[1\] 0 " "Pin \"R8_V\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[0\] 0 " "Pin \"R8_V\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[31\] 0 " "Pin \"R9_V\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[30\] 0 " "Pin \"R9_V\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[29\] 0 " "Pin \"R9_V\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[28\] 0 " "Pin \"R9_V\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[27\] 0 " "Pin \"R9_V\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[26\] 0 " "Pin \"R9_V\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[25\] 0 " "Pin \"R9_V\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[24\] 0 " "Pin \"R9_V\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[23\] 0 " "Pin \"R9_V\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[22\] 0 " "Pin \"R9_V\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[21\] 0 " "Pin \"R9_V\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[20\] 0 " "Pin \"R9_V\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[19\] 0 " "Pin \"R9_V\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[18\] 0 " "Pin \"R9_V\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[17\] 0 " "Pin \"R9_V\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[16\] 0 " "Pin \"R9_V\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[15\] 0 " "Pin \"R9_V\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[14\] 0 " "Pin \"R9_V\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[13\] 0 " "Pin \"R9_V\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[12\] 0 " "Pin \"R9_V\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[11\] 0 " "Pin \"R9_V\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[10\] 0 " "Pin \"R9_V\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[9\] 0 " "Pin \"R9_V\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[8\] 0 " "Pin \"R9_V\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[7\] 0 " "Pin \"R9_V\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[6\] 0 " "Pin \"R9_V\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[5\] 0 " "Pin \"R9_V\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[4\] 0 " "Pin \"R9_V\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[3\] 0 " "Pin \"R9_V\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[2\] 0 " "Pin \"R9_V\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[1\] 0 " "Pin \"R9_V\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[0\] 0 " "Pin \"R9_V\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[31\] 0 " "Pin \"Valor_MemDados\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[30\] 0 " "Pin \"Valor_MemDados\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[29\] 0 " "Pin \"Valor_MemDados\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[28\] 0 " "Pin \"Valor_MemDados\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[27\] 0 " "Pin \"Valor_MemDados\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[26\] 0 " "Pin \"Valor_MemDados\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[25\] 0 " "Pin \"Valor_MemDados\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[24\] 0 " "Pin \"Valor_MemDados\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[23\] 0 " "Pin \"Valor_MemDados\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[22\] 0 " "Pin \"Valor_MemDados\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[21\] 0 " "Pin \"Valor_MemDados\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[20\] 0 " "Pin \"Valor_MemDados\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[19\] 0 " "Pin \"Valor_MemDados\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[18\] 0 " "Pin \"Valor_MemDados\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[17\] 0 " "Pin \"Valor_MemDados\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[16\] 0 " "Pin \"Valor_MemDados\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[15\] 0 " "Pin \"Valor_MemDados\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[14\] 0 " "Pin \"Valor_MemDados\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[13\] 0 " "Pin \"Valor_MemDados\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[12\] 0 " "Pin \"Valor_MemDados\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[11\] 0 " "Pin \"Valor_MemDados\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[10\] 0 " "Pin \"Valor_MemDados\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[9\] 0 " "Pin \"Valor_MemDados\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[8\] 0 " "Pin \"Valor_MemDados\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[7\] 0 " "Pin \"Valor_MemDados\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[6\] 0 " "Pin \"Valor_MemDados\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[5\] 0 " "Pin \"Valor_MemDados\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[4\] 0 " "Pin \"Valor_MemDados\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[3\] 0 " "Pin \"Valor_MemDados\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[2\] 0 " "Pin \"Valor_MemDados\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[1\] 0 " "Pin \"Valor_MemDados\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[0\] 0 " "Pin \"Valor_MemDados\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[31\] 0 " "Pin \"Valor_MemInst\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[30\] 0 " "Pin \"Valor_MemInst\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[29\] 0 " "Pin \"Valor_MemInst\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[28\] 0 " "Pin \"Valor_MemInst\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[27\] 0 " "Pin \"Valor_MemInst\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[26\] 0 " "Pin \"Valor_MemInst\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[25\] 0 " "Pin \"Valor_MemInst\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[24\] 0 " "Pin \"Valor_MemInst\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[23\] 0 " "Pin \"Valor_MemInst\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[22\] 0 " "Pin \"Valor_MemInst\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[21\] 0 " "Pin \"Valor_MemInst\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[20\] 0 " "Pin \"Valor_MemInst\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[19\] 0 " "Pin \"Valor_MemInst\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[18\] 0 " "Pin \"Valor_MemInst\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[17\] 0 " "Pin \"Valor_MemInst\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[16\] 0 " "Pin \"Valor_MemInst\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[15\] 0 " "Pin \"Valor_MemInst\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[14\] 0 " "Pin \"Valor_MemInst\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[13\] 0 " "Pin \"Valor_MemInst\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[12\] 0 " "Pin \"Valor_MemInst\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[11\] 0 " "Pin \"Valor_MemInst\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[10\] 0 " "Pin \"Valor_MemInst\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[9\] 0 " "Pin \"Valor_MemInst\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[8\] 0 " "Pin \"Valor_MemInst\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[7\] 0 " "Pin \"Valor_MemInst\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[6\] 0 " "Pin \"Valor_MemInst\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[5\] 0 " "Pin \"Valor_MemInst\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[4\] 0 " "Pin \"Valor_MemInst\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[3\] 0 " "Pin \"Valor_MemInst\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[2\] 0 " "Pin \"Valor_MemInst\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[1\] 0 " "Pin \"Valor_MemInst\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[0\] 0 " "Pin \"Valor_MemInst\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[31\] 0 " "Pin \"Valor_PC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[30\] 0 " "Pin \"Valor_PC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[29\] 0 " "Pin \"Valor_PC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[28\] 0 " "Pin \"Valor_PC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[27\] 0 " "Pin \"Valor_PC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[26\] 0 " "Pin \"Valor_PC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[25\] 0 " "Pin \"Valor_PC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[24\] 0 " "Pin \"Valor_PC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[23\] 0 " "Pin \"Valor_PC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[22\] 0 " "Pin \"Valor_PC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[21\] 0 " "Pin \"Valor_PC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[20\] 0 " "Pin \"Valor_PC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[19\] 0 " "Pin \"Valor_PC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[18\] 0 " "Pin \"Valor_PC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[17\] 0 " "Pin \"Valor_PC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[16\] 0 " "Pin \"Valor_PC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[15\] 0 " "Pin \"Valor_PC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[14\] 0 " "Pin \"Valor_PC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[13\] 0 " "Pin \"Valor_PC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[12\] 0 " "Pin \"Valor_PC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[11\] 0 " "Pin \"Valor_PC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[10\] 0 " "Pin \"Valor_PC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[9\] 0 " "Pin \"Valor_PC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[8\] 0 " "Pin \"Valor_PC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[7\] 0 " "Pin \"Valor_PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[6\] 0 " "Pin \"Valor_PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[5\] 0 " "Pin \"Valor_PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[4\] 0 " "Pin \"Valor_PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[3\] 0 " "Pin \"Valor_PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[2\] 0 " "Pin \"Valor_PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[1\] 0 " "Pin \"Valor_PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[0\] 0 " "Pin \"Valor_PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435671903451 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1435671903451 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1435671904839 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1435671905167 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1435671906633 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1435671907226 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1435671907304 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1435671907647 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/Labs_OAC/LAB3_final/Implementacao/output_files/Processador.fit.smsg " "Generated suppressed messages file X:/Labs_OAC/LAB3_final/Implementacao/output_files/Processador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1435671908256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435671909925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 30 10:45:09 2015 " "Processing ended: Tue Jun 30 10:45:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435671909925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435671909925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435671909925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1435671909925 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1435671911235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435671911235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 30 10:45:11 2015 " "Processing started: Tue Jun 30 10:45:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435671911235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1435671911235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1435671911235 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1435671912936 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1435671913014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435671913763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 30 10:45:13 2015 " "Processing ended: Tue Jun 30 10:45:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435671913763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435671913763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435671913763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1435671913763 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1435671914449 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1435671915260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435671915323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 30 10:45:14 2015 " "Processing started: Tue Jun 30 10:45:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435671915323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1435671915323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processador -c Processador " "Command: quartus_sta Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1435671915338 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1435671915416 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1435671916118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1435671916181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1435671916181 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador.sdc " "Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1435671916633 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1435671916649 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk_m_input Clk_m_input " "create_clock -period 1.000 -name Clk_m_input Clk_m_input" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1435671916695 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorDeFrequencia:inst13\|inst43 DivisorDeFrequencia:inst13\|inst43 " "create_clock -period 1.000 -name DivisorDeFrequencia:inst13\|inst43 DivisorDeFrequencia:inst13\|inst43" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1435671916695 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1435671916695 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1435671916836 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1435671916883 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1435671916992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.732 " "Worst-case setup slack is -19.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.732     -9877.013 DivisorDeFrequencia:inst13\|inst43  " "  -19.732     -9877.013 DivisorDeFrequencia:inst13\|inst43 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.179     -1471.582 Clk_m_input  " "   -5.179     -1471.582 Clk_m_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1435671917054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.182 " "Worst-case hold slack is -4.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.182      -406.551 Clk_m_input  " "   -4.182      -406.551 Clk_m_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 DivisorDeFrequencia:inst13\|inst43  " "    0.391         0.000 DivisorDeFrequencia:inst13\|inst43 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1435671917085 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1435671917101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1435671917117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -5215.780 Clk_m_input  " "   -2.000     -5215.780 Clk_m_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -1847.400 DivisorDeFrequencia:inst13\|inst43  " "   -1.627     -1847.400 DivisorDeFrequencia:inst13\|inst43 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1435671917117 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1435671917553 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1435671917585 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1435671917772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.893 " "Worst-case setup slack is -7.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.893     -4027.870 DivisorDeFrequencia:inst13\|inst43  " "   -7.893     -4027.870 DivisorDeFrequencia:inst13\|inst43 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.399      -504.242 Clk_m_input  " "   -2.399      -504.242 Clk_m_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1435671917772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.354 " "Worst-case hold slack is -2.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.354      -234.691 Clk_m_input  " "   -2.354      -234.691 Clk_m_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029         0.000 DivisorDeFrequencia:inst13\|inst43  " "    0.029         0.000 DivisorDeFrequencia:inst13\|inst43 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1435671917803 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1435671917803 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1435671917819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -5215.780 Clk_m_input  " "   -2.000     -5215.780 Clk_m_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -1847.400 DivisorDeFrequencia:inst13\|inst43  " "   -1.627     -1847.400 DivisorDeFrequencia:inst13\|inst43 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435671917819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1435671917819 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1435671918193 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1435671918380 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1435671918396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435671918692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 30 10:45:18 2015 " "Processing ended: Tue Jun 30 10:45:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435671918692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435671918692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435671918692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435671918692 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1435671919956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435671919956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 30 10:45:19 2015 " "Processing started: Tue Jun 30 10:45:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435671919956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1435671919956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1435671919956 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processador.vo X:/Labs_OAC/LAB3_final/Implementacao/simulation/modelsim/ simulation " "Generated file Processador.vo in folder \"X:/Labs_OAC/LAB3_final/Implementacao/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1435671921797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435671921968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 30 10:45:21 2015 " "Processing ended: Tue Jun 30 10:45:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435671921968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435671921968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435671921968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435671921968 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435671922701 ""}
