Sure, here is a 100-bit wide, 2-to-1 multiplexer. When sel=0, choose a. When sel=1, choose b.

```
module top_module( 
    input [99:0] a, b,
    input sel,
    output [99:0] out );

    assign out = sel ? b : a;

endmodule
```