-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
-- Date        : Sun Mar 22 10:18:51 2020
-- Host        : DESKTOP-BBJD4E6 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/ECE532/ECE532_Group5/virtual_instruments/virtual_instruments.srcs/sources_1/bd/design_1/ip/design_1_audio_core_0_0/design_1_audio_core_0_0_sim_netlist.vhdl
-- Design      : design_1_audio_core_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_core_0_0_DeltaSigma is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk_enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Discrete_Time_Integrator_x_reg_reg[1]_i_25\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \Discrete_Time_Integrator_x_reg_reg[1]_i_24\ : in STD_LOGIC;
    \Product_mul_temp__0\ : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_core_0_0_DeltaSigma : entity is "DeltaSigma";
end design_1_audio_core_0_0_DeltaSigma;

architecture STRUCTURE of design_1_audio_core_0_0_DeltaSigma is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Discrete_Time_Integrator_x_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_17_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_18_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_19_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_27_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_28_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_29_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_31_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_32_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_33_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_34_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_36_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_37_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_38_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_39_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_40_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_41_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_42_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_43_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_45_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_46_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_47_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_48_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_49_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_50_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_51_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_52_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_54_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_55_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_56_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_57_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_58_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_59_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_60_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_61_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_63_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_64_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_65_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_66_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_67_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_68_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_69_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_70_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_71_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_72_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_73_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_74_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_75_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_76_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_77_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[9]_i_13_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[9]_i_14_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal Discrete_Time_Integrator_x_reg_reg : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[13]_i_2_n_1\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[13]_i_2_n_2\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_15_n_1\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_15_n_2\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_15_n_3\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_26_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_26_n_1\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_26_n_2\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_26_n_3\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_35_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_35_n_1\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_35_n_2\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_35_n_3\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_44_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_44_n_1\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_44_n_2\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_44_n_3\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_53_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_53_n_1\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_53_n_2\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_53_n_3\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_62_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_62_n_1\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_62_n_2\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_62_n_3\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal Product_out1_1 : STD_LOGIC_VECTOR ( 72 downto 59 );
  signal Subtract_out1 : STD_LOGIC_VECTOR ( 15 downto 11 );
  signal out_PDM_INST_0_i_10_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_10_n_1 : STD_LOGIC;
  signal out_PDM_INST_0_i_10_n_2 : STD_LOGIC;
  signal out_PDM_INST_0_i_10_n_3 : STD_LOGIC;
  signal out_PDM_INST_0_i_11_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_12_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_13_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_14_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_15_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_16_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_17_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_18_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_19_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_1_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_1_n_1 : STD_LOGIC;
  signal out_PDM_INST_0_i_1_n_2 : STD_LOGIC;
  signal out_PDM_INST_0_i_1_n_3 : STD_LOGIC;
  signal out_PDM_INST_0_i_20_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_21_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_22_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_23_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_24_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_25_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_2_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_3_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_4_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_5_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_6_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_7_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_8_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_i_9_n_0 : STD_LOGIC;
  signal out_PDM_INST_0_n_1 : STD_LOGIC;
  signal out_PDM_INST_0_n_2 : STD_LOGIC;
  signal out_PDM_INST_0_n_3 : STD_LOGIC;
  signal \NLW_Discrete_Time_Integrator_x_reg_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Discrete_Time_Integrator_x_reg_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_53_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_62_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Discrete_Time_Integrator_x_reg_reg[21]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Discrete_Time_Integrator_x_reg_reg[21]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_out_PDM_INST_0_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_out_PDM_INST_0_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_out_PDM_INST_0_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
\Discrete_Time_Integrator_x_reg[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Subtract_out1(14),
      I1 => Discrete_Time_Integrator_x_reg_reg(16),
      O => \Discrete_Time_Integrator_x_reg[13]_i_3_n_0\
    );
\Discrete_Time_Integrator_x_reg[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Subtract_out1(13),
      I1 => Discrete_Time_Integrator_x_reg_reg(15),
      O => \Discrete_Time_Integrator_x_reg[13]_i_4_n_0\
    );
\Discrete_Time_Integrator_x_reg[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Subtract_out1(12),
      I1 => Discrete_Time_Integrator_x_reg_reg(14),
      O => \Discrete_Time_Integrator_x_reg[13]_i_5_n_0\
    );
\Discrete_Time_Integrator_x_reg[13]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Subtract_out1(11),
      I1 => Discrete_Time_Integrator_x_reg_reg(13),
      O => \Discrete_Time_Integrator_x_reg[13]_i_6_n_0\
    );
\Discrete_Time_Integrator_x_reg[13]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => O(0),
      O => \Discrete_Time_Integrator_x_reg[13]_i_7_n_0\
    );
\Discrete_Time_Integrator_x_reg[13]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product_out1_1(72),
      I1 => \^di\(1),
      O => \Discrete_Time_Integrator_x_reg[13]_i_8_n_0\
    );
\Discrete_Time_Integrator_x_reg[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Subtract_out1(15),
      I1 => Discrete_Time_Integrator_x_reg_reg(20),
      O => \Discrete_Time_Integrator_x_reg[17]_i_3_n_0\
    );
\Discrete_Time_Integrator_x_reg[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Subtract_out1(15),
      I1 => Discrete_Time_Integrator_x_reg_reg(19),
      O => \Discrete_Time_Integrator_x_reg[17]_i_4_n_0\
    );
\Discrete_Time_Integrator_x_reg[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Subtract_out1(15),
      I1 => Discrete_Time_Integrator_x_reg_reg(18),
      O => \Discrete_Time_Integrator_x_reg[17]_i_5_n_0\
    );
\Discrete_Time_Integrator_x_reg[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Subtract_out1(15),
      I1 => Discrete_Time_Integrator_x_reg_reg(17),
      O => \Discrete_Time_Integrator_x_reg[17]_i_6_n_0\
    );
\Discrete_Time_Integrator_x_reg[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => O(0),
      O => \Discrete_Time_Integrator_x_reg[17]_i_7_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(28),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_10_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I1 => \Product_mul_temp__0\(13),
      I2 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I3 => P(31),
      O => \Discrete_Time_Integrator_x_reg[1]_i_11_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(30),
      I2 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I3 => \Product_mul_temp__0\(12),
      O => \Discrete_Time_Integrator_x_reg[1]_i_12_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(29),
      I2 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I3 => \Product_mul_temp__0\(11),
      O => \Discrete_Time_Integrator_x_reg[1]_i_13_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(28),
      I2 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I3 => \Product_mul_temp__0\(10),
      O => \Discrete_Time_Integrator_x_reg[1]_i_14_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(27),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_16_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(26),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_17_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(25),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_18_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(24),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_19_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(27),
      I2 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I3 => \Product_mul_temp__0\(9),
      O => \Discrete_Time_Integrator_x_reg[1]_i_20_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(26),
      I2 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I3 => \Product_mul_temp__0\(8),
      O => \Discrete_Time_Integrator_x_reg[1]_i_21_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(25),
      I2 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I3 => \Product_mul_temp__0\(7),
      O => \Discrete_Time_Integrator_x_reg[1]_i_22_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(24),
      I2 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I3 => \Product_mul_temp__0\(6),
      O => \Discrete_Time_Integrator_x_reg[1]_i_23_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(23),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_27_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(22),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_28_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(21),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_29_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(20),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_30_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(23),
      I2 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I3 => \Product_mul_temp__0\(5),
      O => \Discrete_Time_Integrator_x_reg[1]_i_31_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(22),
      I2 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I3 => \Product_mul_temp__0\(4),
      O => \Discrete_Time_Integrator_x_reg[1]_i_32_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(21),
      I2 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I3 => \Product_mul_temp__0\(3),
      O => \Discrete_Time_Integrator_x_reg[1]_i_33_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(20),
      I2 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I3 => \Product_mul_temp__0\(2),
      O => \Discrete_Time_Integrator_x_reg[1]_i_34_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(19),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_36_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(18),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_37_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(17),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_38_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(16),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_39_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product_out1_1(61),
      I1 => Discrete_Time_Integrator_x_reg_reg(4),
      O => \Discrete_Time_Integrator_x_reg[1]_i_4_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(19),
      I2 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I3 => \Product_mul_temp__0\(1),
      O => \Discrete_Time_Integrator_x_reg[1]_i_40_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(18),
      I2 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I3 => \Product_mul_temp__0\(0),
      O => \Discrete_Time_Integrator_x_reg[1]_i_41_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(17),
      I2 => Q(16),
      O => \Discrete_Time_Integrator_x_reg[1]_i_42_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(16),
      I2 => Q(15),
      O => \Discrete_Time_Integrator_x_reg[1]_i_43_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(15),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_45_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(14),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_46_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(13),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_47_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(12),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_48_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(15),
      I2 => Q(14),
      O => \Discrete_Time_Integrator_x_reg[1]_i_49_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product_out1_1(60),
      I1 => Discrete_Time_Integrator_x_reg_reg(3),
      O => \Discrete_Time_Integrator_x_reg[1]_i_5_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(14),
      I2 => Q(13),
      O => \Discrete_Time_Integrator_x_reg[1]_i_50_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(13),
      I2 => Q(12),
      O => \Discrete_Time_Integrator_x_reg[1]_i_51_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(12),
      I2 => Q(11),
      O => \Discrete_Time_Integrator_x_reg[1]_i_52_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(11),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_54_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(10),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_55_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(9),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_56_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(8),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_57_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(11),
      I2 => Q(10),
      O => \Discrete_Time_Integrator_x_reg[1]_i_58_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(10),
      I2 => Q(9),
      O => \Discrete_Time_Integrator_x_reg[1]_i_59_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product_out1_1(59),
      I1 => Discrete_Time_Integrator_x_reg_reg(2),
      O => \Discrete_Time_Integrator_x_reg[1]_i_6_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(9),
      I2 => Q(8),
      O => \Discrete_Time_Integrator_x_reg[1]_i_60_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(8),
      I2 => Q(7),
      O => \Discrete_Time_Integrator_x_reg[1]_i_61_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(7),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_63_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(6),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_64_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(5),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_65_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(4),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_66_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(7),
      I2 => Q(6),
      O => \Discrete_Time_Integrator_x_reg[1]_i_67_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(6),
      I2 => Q(5),
      O => \Discrete_Time_Integrator_x_reg[1]_i_68_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(5),
      I2 => Q(4),
      O => \Discrete_Time_Integrator_x_reg[1]_i_69_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I1 => \Product_mul_temp__0\(13),
      O => \Discrete_Time_Integrator_x_reg[1]_i_7_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(4),
      I2 => Q(3),
      O => \Discrete_Time_Integrator_x_reg[1]_i_70_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(3),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_71_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(2),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_72_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(1),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_73_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(3),
      I2 => Q(2),
      O => \Discrete_Time_Integrator_x_reg[1]_i_74_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(2),
      I2 => Q(1),
      O => \Discrete_Time_Integrator_x_reg[1]_i_75_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      I1 => P(1),
      I2 => Q(0),
      O => \Discrete_Time_Integrator_x_reg[1]_i_76_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(0),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_77_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(30),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_8_n_0\
    );
\Discrete_Time_Integrator_x_reg[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(29),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_25\,
      O => \Discrete_Time_Integrator_x_reg[1]_i_9_n_0\
    );
\Discrete_Time_Integrator_x_reg[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Subtract_out1(15),
      I1 => Discrete_Time_Integrator_x_reg_reg(23),
      O => \Discrete_Time_Integrator_x_reg[21]_i_2_n_0\
    );
\Discrete_Time_Integrator_x_reg[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Subtract_out1(15),
      I1 => Discrete_Time_Integrator_x_reg_reg(22),
      O => \Discrete_Time_Integrator_x_reg[21]_i_3_n_0\
    );
\Discrete_Time_Integrator_x_reg[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Subtract_out1(15),
      I1 => Discrete_Time_Integrator_x_reg_reg(21),
      O => \Discrete_Time_Integrator_x_reg[21]_i_4_n_0\
    );
\Discrete_Time_Integrator_x_reg[5]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Product_mul_temp__0\(13),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      O => \Discrete_Time_Integrator_x_reg[5]_i_10_n_0\
    );
\Discrete_Time_Integrator_x_reg[5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => \Product_mul_temp__0\(16),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I2 => \Product_mul_temp__0\(17),
      O => \Discrete_Time_Integrator_x_reg[5]_i_11_n_0\
    );
\Discrete_Time_Integrator_x_reg[5]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => \Product_mul_temp__0\(15),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I2 => \Product_mul_temp__0\(16),
      O => \Discrete_Time_Integrator_x_reg[5]_i_12_n_0\
    );
\Discrete_Time_Integrator_x_reg[5]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => \Product_mul_temp__0\(14),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I2 => \Product_mul_temp__0\(15),
      O => \Discrete_Time_Integrator_x_reg[5]_i_13_n_0\
    );
\Discrete_Time_Integrator_x_reg[5]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => \Product_mul_temp__0\(13),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I2 => \Product_mul_temp__0\(14),
      O => \Discrete_Time_Integrator_x_reg[5]_i_14_n_0\
    );
\Discrete_Time_Integrator_x_reg[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product_out1_1(65),
      I1 => Discrete_Time_Integrator_x_reg_reg(8),
      O => \Discrete_Time_Integrator_x_reg[5]_i_3_n_0\
    );
\Discrete_Time_Integrator_x_reg[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product_out1_1(64),
      I1 => Discrete_Time_Integrator_x_reg_reg(7),
      O => \Discrete_Time_Integrator_x_reg[5]_i_4_n_0\
    );
\Discrete_Time_Integrator_x_reg[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product_out1_1(63),
      I1 => Discrete_Time_Integrator_x_reg_reg(6),
      O => \Discrete_Time_Integrator_x_reg[5]_i_5_n_0\
    );
\Discrete_Time_Integrator_x_reg[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product_out1_1(62),
      I1 => Discrete_Time_Integrator_x_reg_reg(5),
      O => \Discrete_Time_Integrator_x_reg[5]_i_6_n_0\
    );
\Discrete_Time_Integrator_x_reg[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Product_mul_temp__0\(16),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      O => \Discrete_Time_Integrator_x_reg[5]_i_7_n_0\
    );
\Discrete_Time_Integrator_x_reg[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Product_mul_temp__0\(15),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      O => \Discrete_Time_Integrator_x_reg[5]_i_8_n_0\
    );
\Discrete_Time_Integrator_x_reg[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Product_mul_temp__0\(14),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      O => \Discrete_Time_Integrator_x_reg[5]_i_9_n_0\
    );
\Discrete_Time_Integrator_x_reg[9]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Product_mul_temp__0\(17),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      O => \Discrete_Time_Integrator_x_reg[9]_i_10_n_0\
    );
\Discrete_Time_Integrator_x_reg[9]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => \Product_mul_temp__0\(20),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I2 => \Product_mul_temp__0\(21),
      O => \Discrete_Time_Integrator_x_reg[9]_i_11_n_0\
    );
\Discrete_Time_Integrator_x_reg[9]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => \Product_mul_temp__0\(19),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I2 => \Product_mul_temp__0\(20),
      O => \Discrete_Time_Integrator_x_reg[9]_i_12_n_0\
    );
\Discrete_Time_Integrator_x_reg[9]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => \Product_mul_temp__0\(18),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I2 => \Product_mul_temp__0\(19),
      O => \Discrete_Time_Integrator_x_reg[9]_i_13_n_0\
    );
\Discrete_Time_Integrator_x_reg[9]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => \Product_mul_temp__0\(17),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      I2 => \Product_mul_temp__0\(18),
      O => \Discrete_Time_Integrator_x_reg[9]_i_14_n_0\
    );
\Discrete_Time_Integrator_x_reg[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product_out1_1(69),
      I1 => Discrete_Time_Integrator_x_reg_reg(12),
      O => \Discrete_Time_Integrator_x_reg[9]_i_3_n_0\
    );
\Discrete_Time_Integrator_x_reg[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product_out1_1(68),
      I1 => Discrete_Time_Integrator_x_reg_reg(11),
      O => \Discrete_Time_Integrator_x_reg[9]_i_4_n_0\
    );
\Discrete_Time_Integrator_x_reg[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product_out1_1(67),
      I1 => Discrete_Time_Integrator_x_reg_reg(10),
      O => \Discrete_Time_Integrator_x_reg[9]_i_5_n_0\
    );
\Discrete_Time_Integrator_x_reg[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product_out1_1(66),
      I1 => Discrete_Time_Integrator_x_reg_reg(9),
      O => \Discrete_Time_Integrator_x_reg[9]_i_6_n_0\
    );
\Discrete_Time_Integrator_x_reg[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Product_mul_temp__0\(20),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      O => \Discrete_Time_Integrator_x_reg[9]_i_7_n_0\
    );
\Discrete_Time_Integrator_x_reg[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Product_mul_temp__0\(19),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      O => \Discrete_Time_Integrator_x_reg[9]_i_8_n_0\
    );
\Discrete_Time_Integrator_x_reg[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Product_mul_temp__0\(18),
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24\,
      O => \Discrete_Time_Integrator_x_reg[9]_i_9_n_0\
    );
\Discrete_Time_Integrator_x_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_6\,
      Q => Discrete_Time_Integrator_x_reg_reg(10)
    );
\Discrete_Time_Integrator_x_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_5\,
      Q => Discrete_Time_Integrator_x_reg_reg(11)
    );
\Discrete_Time_Integrator_x_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_4\,
      Q => Discrete_Time_Integrator_x_reg_reg(12)
    );
\Discrete_Time_Integrator_x_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_7\,
      Q => Discrete_Time_Integrator_x_reg_reg(13)
    );
\Discrete_Time_Integrator_x_reg_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_0\,
      CO(3) => \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_0\,
      CO(2) => \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_1\,
      CO(1) => \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_2\,
      CO(0) => \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Subtract_out1(14 downto 11),
      O(3) => \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_4\,
      O(2) => \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_5\,
      O(1) => \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_6\,
      O(0) => \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_7\,
      S(3) => \Discrete_Time_Integrator_x_reg[13]_i_3_n_0\,
      S(2) => \Discrete_Time_Integrator_x_reg[13]_i_4_n_0\,
      S(1) => \Discrete_Time_Integrator_x_reg[13]_i_5_n_0\,
      S(0) => \Discrete_Time_Integrator_x_reg[13]_i_6_n_0\
    );
\Discrete_Time_Integrator_x_reg_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Discrete_Time_Integrator_x_reg_reg[13]_i_2_n_0\,
      CO(2) => \Discrete_Time_Integrator_x_reg_reg[13]_i_2_n_1\,
      CO(1) => \Discrete_Time_Integrator_x_reg_reg[13]_i_2_n_2\,
      CO(0) => \Discrete_Time_Integrator_x_reg_reg[13]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \^di\(1),
      DI(2) => Product_out1_1(72),
      DI(1) => \^di\(0),
      DI(0) => '0',
      O(3 downto 0) => Subtract_out1(14 downto 11),
      S(3) => \Discrete_Time_Integrator_x_reg[13]_i_7_n_0\,
      S(2) => \Discrete_Time_Integrator_x_reg[13]_i_8_n_0\,
      S(1) => S(0),
      S(0) => Product_out1_1(70)
    );
\Discrete_Time_Integrator_x_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_6\,
      Q => Discrete_Time_Integrator_x_reg_reg(14)
    );
\Discrete_Time_Integrator_x_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_5\,
      Q => Discrete_Time_Integrator_x_reg_reg(15)
    );
\Discrete_Time_Integrator_x_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_4\,
      Q => Discrete_Time_Integrator_x_reg_reg(16)
    );
\Discrete_Time_Integrator_x_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_7\,
      Q => Discrete_Time_Integrator_x_reg_reg(17)
    );
\Discrete_Time_Integrator_x_reg_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Discrete_Time_Integrator_x_reg_reg[13]_i_1_n_0\,
      CO(3) => \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_0\,
      CO(2) => \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_1\,
      CO(1) => \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_2\,
      CO(0) => \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => Subtract_out1(15),
      DI(2) => Subtract_out1(15),
      DI(1) => Subtract_out1(15),
      DI(0) => Subtract_out1(15),
      O(3) => \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_4\,
      O(2) => \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_5\,
      O(1) => \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_6\,
      O(0) => \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_7\,
      S(3) => \Discrete_Time_Integrator_x_reg[17]_i_3_n_0\,
      S(2) => \Discrete_Time_Integrator_x_reg[17]_i_4_n_0\,
      S(1) => \Discrete_Time_Integrator_x_reg[17]_i_5_n_0\,
      S(0) => \Discrete_Time_Integrator_x_reg[17]_i_6_n_0\
    );
\Discrete_Time_Integrator_x_reg_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Discrete_Time_Integrator_x_reg_reg[13]_i_2_n_0\,
      CO(3 downto 0) => \NLW_Discrete_Time_Integrator_x_reg_reg[17]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_Discrete_Time_Integrator_x_reg_reg[17]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => Subtract_out1(15),
      S(3 downto 1) => B"000",
      S(0) => \Discrete_Time_Integrator_x_reg[17]_i_7_n_0\
    );
\Discrete_Time_Integrator_x_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_6\,
      Q => Discrete_Time_Integrator_x_reg_reg(18)
    );
\Discrete_Time_Integrator_x_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_5\,
      Q => Discrete_Time_Integrator_x_reg_reg(19)
    );
\Discrete_Time_Integrator_x_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_7\,
      Q => Discrete_Time_Integrator_x_reg_reg(1)
    );
\Discrete_Time_Integrator_x_reg_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_0\,
      CO(2) => \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_1\,
      CO(1) => \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_2\,
      CO(0) => \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Product_out1_1(61 downto 59),
      DI(0) => '0',
      O(3) => \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_4\,
      O(2) => \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_5\,
      O(1) => \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_6\,
      O(0) => \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_7\,
      S(3) => \Discrete_Time_Integrator_x_reg[1]_i_4_n_0\,
      S(2) => \Discrete_Time_Integrator_x_reg[1]_i_5_n_0\,
      S(1) => \Discrete_Time_Integrator_x_reg[1]_i_6_n_0\,
      S(0) => Discrete_Time_Integrator_x_reg_reg(1)
    );
\Discrete_Time_Integrator_x_reg_reg[1]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Discrete_Time_Integrator_x_reg_reg[1]_i_26_n_0\,
      CO(3) => \Discrete_Time_Integrator_x_reg_reg[1]_i_15_n_0\,
      CO(2) => \Discrete_Time_Integrator_x_reg_reg[1]_i_15_n_1\,
      CO(1) => \Discrete_Time_Integrator_x_reg_reg[1]_i_15_n_2\,
      CO(0) => \Discrete_Time_Integrator_x_reg_reg[1]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \Discrete_Time_Integrator_x_reg[1]_i_27_n_0\,
      DI(2) => \Discrete_Time_Integrator_x_reg[1]_i_28_n_0\,
      DI(1) => \Discrete_Time_Integrator_x_reg[1]_i_29_n_0\,
      DI(0) => \Discrete_Time_Integrator_x_reg[1]_i_30_n_0\,
      O(3 downto 0) => \NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \Discrete_Time_Integrator_x_reg[1]_i_31_n_0\,
      S(2) => \Discrete_Time_Integrator_x_reg[1]_i_32_n_0\,
      S(1) => \Discrete_Time_Integrator_x_reg[1]_i_33_n_0\,
      S(0) => \Discrete_Time_Integrator_x_reg[1]_i_34_n_0\
    );
\Discrete_Time_Integrator_x_reg_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Discrete_Time_Integrator_x_reg_reg[1]_i_3_n_0\,
      CO(3) => \Discrete_Time_Integrator_x_reg_reg[1]_i_2_n_0\,
      CO(2) => \Discrete_Time_Integrator_x_reg_reg[1]_i_2_n_1\,
      CO(1) => \Discrete_Time_Integrator_x_reg_reg[1]_i_2_n_2\,
      CO(0) => \Discrete_Time_Integrator_x_reg_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Discrete_Time_Integrator_x_reg[1]_i_7_n_0\,
      DI(2) => \Discrete_Time_Integrator_x_reg[1]_i_8_n_0\,
      DI(1) => \Discrete_Time_Integrator_x_reg[1]_i_9_n_0\,
      DI(0) => \Discrete_Time_Integrator_x_reg[1]_i_10_n_0\,
      O(3 downto 0) => Product_out1_1(64 downto 61),
      S(3) => \Discrete_Time_Integrator_x_reg[1]_i_11_n_0\,
      S(2) => \Discrete_Time_Integrator_x_reg[1]_i_12_n_0\,
      S(1) => \Discrete_Time_Integrator_x_reg[1]_i_13_n_0\,
      S(0) => \Discrete_Time_Integrator_x_reg[1]_i_14_n_0\
    );
\Discrete_Time_Integrator_x_reg_reg[1]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \Discrete_Time_Integrator_x_reg_reg[1]_i_35_n_0\,
      CO(3) => \Discrete_Time_Integrator_x_reg_reg[1]_i_26_n_0\,
      CO(2) => \Discrete_Time_Integrator_x_reg_reg[1]_i_26_n_1\,
      CO(1) => \Discrete_Time_Integrator_x_reg_reg[1]_i_26_n_2\,
      CO(0) => \Discrete_Time_Integrator_x_reg_reg[1]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => \Discrete_Time_Integrator_x_reg[1]_i_36_n_0\,
      DI(2) => \Discrete_Time_Integrator_x_reg[1]_i_37_n_0\,
      DI(1) => \Discrete_Time_Integrator_x_reg[1]_i_38_n_0\,
      DI(0) => \Discrete_Time_Integrator_x_reg[1]_i_39_n_0\,
      O(3 downto 0) => \NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \Discrete_Time_Integrator_x_reg[1]_i_40_n_0\,
      S(2) => \Discrete_Time_Integrator_x_reg[1]_i_41_n_0\,
      S(1) => \Discrete_Time_Integrator_x_reg[1]_i_42_n_0\,
      S(0) => \Discrete_Time_Integrator_x_reg[1]_i_43_n_0\
    );
\Discrete_Time_Integrator_x_reg_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Discrete_Time_Integrator_x_reg_reg[1]_i_15_n_0\,
      CO(3) => \Discrete_Time_Integrator_x_reg_reg[1]_i_3_n_0\,
      CO(2) => \Discrete_Time_Integrator_x_reg_reg[1]_i_3_n_1\,
      CO(1) => \Discrete_Time_Integrator_x_reg_reg[1]_i_3_n_2\,
      CO(0) => \Discrete_Time_Integrator_x_reg_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \Discrete_Time_Integrator_x_reg[1]_i_16_n_0\,
      DI(2) => \Discrete_Time_Integrator_x_reg[1]_i_17_n_0\,
      DI(1) => \Discrete_Time_Integrator_x_reg[1]_i_18_n_0\,
      DI(0) => \Discrete_Time_Integrator_x_reg[1]_i_19_n_0\,
      O(3 downto 2) => Product_out1_1(60 downto 59),
      O(1 downto 0) => \NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_3_O_UNCONNECTED\(1 downto 0),
      S(3) => \Discrete_Time_Integrator_x_reg[1]_i_20_n_0\,
      S(2) => \Discrete_Time_Integrator_x_reg[1]_i_21_n_0\,
      S(1) => \Discrete_Time_Integrator_x_reg[1]_i_22_n_0\,
      S(0) => \Discrete_Time_Integrator_x_reg[1]_i_23_n_0\
    );
\Discrete_Time_Integrator_x_reg_reg[1]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \Discrete_Time_Integrator_x_reg_reg[1]_i_44_n_0\,
      CO(3) => \Discrete_Time_Integrator_x_reg_reg[1]_i_35_n_0\,
      CO(2) => \Discrete_Time_Integrator_x_reg_reg[1]_i_35_n_1\,
      CO(1) => \Discrete_Time_Integrator_x_reg_reg[1]_i_35_n_2\,
      CO(0) => \Discrete_Time_Integrator_x_reg_reg[1]_i_35_n_3\,
      CYINIT => '0',
      DI(3) => \Discrete_Time_Integrator_x_reg[1]_i_45_n_0\,
      DI(2) => \Discrete_Time_Integrator_x_reg[1]_i_46_n_0\,
      DI(1) => \Discrete_Time_Integrator_x_reg[1]_i_47_n_0\,
      DI(0) => \Discrete_Time_Integrator_x_reg[1]_i_48_n_0\,
      O(3 downto 0) => \NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_35_O_UNCONNECTED\(3 downto 0),
      S(3) => \Discrete_Time_Integrator_x_reg[1]_i_49_n_0\,
      S(2) => \Discrete_Time_Integrator_x_reg[1]_i_50_n_0\,
      S(1) => \Discrete_Time_Integrator_x_reg[1]_i_51_n_0\,
      S(0) => \Discrete_Time_Integrator_x_reg[1]_i_52_n_0\
    );
\Discrete_Time_Integrator_x_reg_reg[1]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \Discrete_Time_Integrator_x_reg_reg[1]_i_53_n_0\,
      CO(3) => \Discrete_Time_Integrator_x_reg_reg[1]_i_44_n_0\,
      CO(2) => \Discrete_Time_Integrator_x_reg_reg[1]_i_44_n_1\,
      CO(1) => \Discrete_Time_Integrator_x_reg_reg[1]_i_44_n_2\,
      CO(0) => \Discrete_Time_Integrator_x_reg_reg[1]_i_44_n_3\,
      CYINIT => '0',
      DI(3) => \Discrete_Time_Integrator_x_reg[1]_i_54_n_0\,
      DI(2) => \Discrete_Time_Integrator_x_reg[1]_i_55_n_0\,
      DI(1) => \Discrete_Time_Integrator_x_reg[1]_i_56_n_0\,
      DI(0) => \Discrete_Time_Integrator_x_reg[1]_i_57_n_0\,
      O(3 downto 0) => \NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_44_O_UNCONNECTED\(3 downto 0),
      S(3) => \Discrete_Time_Integrator_x_reg[1]_i_58_n_0\,
      S(2) => \Discrete_Time_Integrator_x_reg[1]_i_59_n_0\,
      S(1) => \Discrete_Time_Integrator_x_reg[1]_i_60_n_0\,
      S(0) => \Discrete_Time_Integrator_x_reg[1]_i_61_n_0\
    );
\Discrete_Time_Integrator_x_reg_reg[1]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \Discrete_Time_Integrator_x_reg_reg[1]_i_62_n_0\,
      CO(3) => \Discrete_Time_Integrator_x_reg_reg[1]_i_53_n_0\,
      CO(2) => \Discrete_Time_Integrator_x_reg_reg[1]_i_53_n_1\,
      CO(1) => \Discrete_Time_Integrator_x_reg_reg[1]_i_53_n_2\,
      CO(0) => \Discrete_Time_Integrator_x_reg_reg[1]_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \Discrete_Time_Integrator_x_reg[1]_i_63_n_0\,
      DI(2) => \Discrete_Time_Integrator_x_reg[1]_i_64_n_0\,
      DI(1) => \Discrete_Time_Integrator_x_reg[1]_i_65_n_0\,
      DI(0) => \Discrete_Time_Integrator_x_reg[1]_i_66_n_0\,
      O(3 downto 0) => \NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_53_O_UNCONNECTED\(3 downto 0),
      S(3) => \Discrete_Time_Integrator_x_reg[1]_i_67_n_0\,
      S(2) => \Discrete_Time_Integrator_x_reg[1]_i_68_n_0\,
      S(1) => \Discrete_Time_Integrator_x_reg[1]_i_69_n_0\,
      S(0) => \Discrete_Time_Integrator_x_reg[1]_i_70_n_0\
    );
\Discrete_Time_Integrator_x_reg_reg[1]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Discrete_Time_Integrator_x_reg_reg[1]_i_62_n_0\,
      CO(2) => \Discrete_Time_Integrator_x_reg_reg[1]_i_62_n_1\,
      CO(1) => \Discrete_Time_Integrator_x_reg_reg[1]_i_62_n_2\,
      CO(0) => \Discrete_Time_Integrator_x_reg_reg[1]_i_62_n_3\,
      CYINIT => '0',
      DI(3) => \Discrete_Time_Integrator_x_reg[1]_i_71_n_0\,
      DI(2) => \Discrete_Time_Integrator_x_reg[1]_i_72_n_0\,
      DI(1) => \Discrete_Time_Integrator_x_reg[1]_i_73_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Discrete_Time_Integrator_x_reg_reg[1]_i_62_O_UNCONNECTED\(3 downto 0),
      S(3) => \Discrete_Time_Integrator_x_reg[1]_i_74_n_0\,
      S(2) => \Discrete_Time_Integrator_x_reg[1]_i_75_n_0\,
      S(1) => \Discrete_Time_Integrator_x_reg[1]_i_76_n_0\,
      S(0) => \Discrete_Time_Integrator_x_reg[1]_i_77_n_0\
    );
\Discrete_Time_Integrator_x_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_4\,
      Q => Discrete_Time_Integrator_x_reg_reg(20)
    );
\Discrete_Time_Integrator_x_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_7\,
      Q => Discrete_Time_Integrator_x_reg_reg(21)
    );
\Discrete_Time_Integrator_x_reg_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Discrete_Time_Integrator_x_reg_reg[17]_i_1_n_0\,
      CO(3 downto 2) => \NLW_Discrete_Time_Integrator_x_reg_reg[21]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_2\,
      CO(0) => \Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => Subtract_out1(15),
      DI(0) => Subtract_out1(15),
      O(3) => \NLW_Discrete_Time_Integrator_x_reg_reg[21]_i_1_O_UNCONNECTED\(3),
      O(2) => \Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_5\,
      O(1) => \Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_6\,
      O(0) => \Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_7\,
      S(3) => '0',
      S(2) => \Discrete_Time_Integrator_x_reg[21]_i_2_n_0\,
      S(1) => \Discrete_Time_Integrator_x_reg[21]_i_3_n_0\,
      S(0) => \Discrete_Time_Integrator_x_reg[21]_i_4_n_0\
    );
\Discrete_Time_Integrator_x_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_6\,
      Q => Discrete_Time_Integrator_x_reg_reg(22)
    );
\Discrete_Time_Integrator_x_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[21]_i_1_n_5\,
      Q => Discrete_Time_Integrator_x_reg_reg(23)
    );
\Discrete_Time_Integrator_x_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_6\,
      Q => Discrete_Time_Integrator_x_reg_reg(2)
    );
\Discrete_Time_Integrator_x_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_5\,
      Q => Discrete_Time_Integrator_x_reg_reg(3)
    );
\Discrete_Time_Integrator_x_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_4\,
      Q => Discrete_Time_Integrator_x_reg_reg(4)
    );
\Discrete_Time_Integrator_x_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_7\,
      Q => Discrete_Time_Integrator_x_reg_reg(5)
    );
\Discrete_Time_Integrator_x_reg_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Discrete_Time_Integrator_x_reg_reg[1]_i_1_n_0\,
      CO(3) => \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_0\,
      CO(2) => \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_1\,
      CO(1) => \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_2\,
      CO(0) => \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Product_out1_1(65 downto 62),
      O(3) => \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_4\,
      O(2) => \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_5\,
      O(1) => \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_6\,
      O(0) => \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_7\,
      S(3) => \Discrete_Time_Integrator_x_reg[5]_i_3_n_0\,
      S(2) => \Discrete_Time_Integrator_x_reg[5]_i_4_n_0\,
      S(1) => \Discrete_Time_Integrator_x_reg[5]_i_5_n_0\,
      S(0) => \Discrete_Time_Integrator_x_reg[5]_i_6_n_0\
    );
\Discrete_Time_Integrator_x_reg_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Discrete_Time_Integrator_x_reg_reg[1]_i_2_n_0\,
      CO(3) => \Discrete_Time_Integrator_x_reg_reg[5]_i_2_n_0\,
      CO(2) => \Discrete_Time_Integrator_x_reg_reg[5]_i_2_n_1\,
      CO(1) => \Discrete_Time_Integrator_x_reg_reg[5]_i_2_n_2\,
      CO(0) => \Discrete_Time_Integrator_x_reg_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Discrete_Time_Integrator_x_reg[5]_i_7_n_0\,
      DI(2) => \Discrete_Time_Integrator_x_reg[5]_i_8_n_0\,
      DI(1) => \Discrete_Time_Integrator_x_reg[5]_i_9_n_0\,
      DI(0) => \Discrete_Time_Integrator_x_reg[5]_i_10_n_0\,
      O(3 downto 0) => Product_out1_1(68 downto 65),
      S(3) => \Discrete_Time_Integrator_x_reg[5]_i_11_n_0\,
      S(2) => \Discrete_Time_Integrator_x_reg[5]_i_12_n_0\,
      S(1) => \Discrete_Time_Integrator_x_reg[5]_i_13_n_0\,
      S(0) => \Discrete_Time_Integrator_x_reg[5]_i_14_n_0\
    );
\Discrete_Time_Integrator_x_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_6\,
      Q => Discrete_Time_Integrator_x_reg_reg(6)
    );
\Discrete_Time_Integrator_x_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_5\,
      Q => Discrete_Time_Integrator_x_reg_reg(7)
    );
\Discrete_Time_Integrator_x_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_4\,
      Q => Discrete_Time_Integrator_x_reg_reg(8)
    );
\Discrete_Time_Integrator_x_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_7\,
      Q => Discrete_Time_Integrator_x_reg_reg(9)
    );
\Discrete_Time_Integrator_x_reg_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Discrete_Time_Integrator_x_reg_reg[5]_i_1_n_0\,
      CO(3) => \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_0\,
      CO(2) => \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_1\,
      CO(1) => \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_2\,
      CO(0) => \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Product_out1_1(69 downto 66),
      O(3) => \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_4\,
      O(2) => \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_5\,
      O(1) => \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_6\,
      O(0) => \Discrete_Time_Integrator_x_reg_reg[9]_i_1_n_7\,
      S(3) => \Discrete_Time_Integrator_x_reg[9]_i_3_n_0\,
      S(2) => \Discrete_Time_Integrator_x_reg[9]_i_4_n_0\,
      S(1) => \Discrete_Time_Integrator_x_reg[9]_i_5_n_0\,
      S(0) => \Discrete_Time_Integrator_x_reg[9]_i_6_n_0\
    );
\Discrete_Time_Integrator_x_reg_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Discrete_Time_Integrator_x_reg_reg[5]_i_2_n_0\,
      CO(3) => CO(0),
      CO(2) => \Discrete_Time_Integrator_x_reg_reg[9]_i_2_n_1\,
      CO(1) => \Discrete_Time_Integrator_x_reg_reg[9]_i_2_n_2\,
      CO(0) => \Discrete_Time_Integrator_x_reg_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Discrete_Time_Integrator_x_reg[9]_i_7_n_0\,
      DI(2) => \Discrete_Time_Integrator_x_reg[9]_i_8_n_0\,
      DI(1) => \Discrete_Time_Integrator_x_reg[9]_i_9_n_0\,
      DI(0) => \Discrete_Time_Integrator_x_reg[9]_i_10_n_0\,
      O(3) => Product_out1_1(72),
      O(2) => \^di\(0),
      O(1 downto 0) => Product_out1_1(70 downto 69),
      S(3) => \Discrete_Time_Integrator_x_reg[9]_i_11_n_0\,
      S(2) => \Discrete_Time_Integrator_x_reg[9]_i_12_n_0\,
      S(1) => \Discrete_Time_Integrator_x_reg[9]_i_13_n_0\,
      S(0) => \Discrete_Time_Integrator_x_reg[9]_i_14_n_0\
    );
out_PDM_INST_0: unisim.vcomponents.CARRY4
     port map (
      CI => out_PDM_INST_0_i_1_n_0,
      CO(3) => \^di\(1),
      CO(2) => out_PDM_INST_0_n_1,
      CO(1) => out_PDM_INST_0_n_2,
      CO(0) => out_PDM_INST_0_n_3,
      CYINIT => '0',
      DI(3) => out_PDM_INST_0_i_2_n_0,
      DI(2) => out_PDM_INST_0_i_3_n_0,
      DI(1) => out_PDM_INST_0_i_4_n_0,
      DI(0) => out_PDM_INST_0_i_5_n_0,
      O(3 downto 0) => NLW_out_PDM_INST_0_O_UNCONNECTED(3 downto 0),
      S(3) => out_PDM_INST_0_i_6_n_0,
      S(2) => out_PDM_INST_0_i_7_n_0,
      S(1) => out_PDM_INST_0_i_8_n_0,
      S(0) => out_PDM_INST_0_i_9_n_0
    );
out_PDM_INST_0_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => out_PDM_INST_0_i_10_n_0,
      CO(3) => out_PDM_INST_0_i_1_n_0,
      CO(2) => out_PDM_INST_0_i_1_n_1,
      CO(1) => out_PDM_INST_0_i_1_n_2,
      CO(0) => out_PDM_INST_0_i_1_n_3,
      CYINIT => '0',
      DI(3) => out_PDM_INST_0_i_11_n_0,
      DI(2) => out_PDM_INST_0_i_12_n_0,
      DI(1) => out_PDM_INST_0_i_13_n_0,
      DI(0) => out_PDM_INST_0_i_14_n_0,
      O(3 downto 0) => NLW_out_PDM_INST_0_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => out_PDM_INST_0_i_15_n_0,
      S(2) => out_PDM_INST_0_i_16_n_0,
      S(1) => out_PDM_INST_0_i_17_n_0,
      S(0) => out_PDM_INST_0_i_18_n_0
    );
out_PDM_INST_0_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_PDM_INST_0_i_10_n_0,
      CO(2) => out_PDM_INST_0_i_10_n_1,
      CO(1) => out_PDM_INST_0_i_10_n_2,
      CO(0) => out_PDM_INST_0_i_10_n_3,
      CYINIT => '1',
      DI(3) => out_PDM_INST_0_i_19_n_0,
      DI(2) => out_PDM_INST_0_i_20_n_0,
      DI(1) => out_PDM_INST_0_i_21_n_0,
      DI(0) => Discrete_Time_Integrator_x_reg_reg(1),
      O(3 downto 0) => NLW_out_PDM_INST_0_i_10_O_UNCONNECTED(3 downto 0),
      S(3) => out_PDM_INST_0_i_22_n_0,
      S(2) => out_PDM_INST_0_i_23_n_0,
      S(1) => out_PDM_INST_0_i_24_n_0,
      S(0) => out_PDM_INST_0_i_25_n_0
    );
out_PDM_INST_0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(14),
      I1 => Discrete_Time_Integrator_x_reg_reg(15),
      O => out_PDM_INST_0_i_11_n_0
    );
out_PDM_INST_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(12),
      I1 => Discrete_Time_Integrator_x_reg_reg(13),
      O => out_PDM_INST_0_i_12_n_0
    );
out_PDM_INST_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(10),
      I1 => Discrete_Time_Integrator_x_reg_reg(11),
      O => out_PDM_INST_0_i_13_n_0
    );
out_PDM_INST_0_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(8),
      I1 => Discrete_Time_Integrator_x_reg_reg(9),
      O => out_PDM_INST_0_i_14_n_0
    );
out_PDM_INST_0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(14),
      I1 => Discrete_Time_Integrator_x_reg_reg(15),
      O => out_PDM_INST_0_i_15_n_0
    );
out_PDM_INST_0_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(12),
      I1 => Discrete_Time_Integrator_x_reg_reg(13),
      O => out_PDM_INST_0_i_16_n_0
    );
out_PDM_INST_0_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(10),
      I1 => Discrete_Time_Integrator_x_reg_reg(11),
      O => out_PDM_INST_0_i_17_n_0
    );
out_PDM_INST_0_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(8),
      I1 => Discrete_Time_Integrator_x_reg_reg(9),
      O => out_PDM_INST_0_i_18_n_0
    );
out_PDM_INST_0_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(6),
      I1 => Discrete_Time_Integrator_x_reg_reg(7),
      O => out_PDM_INST_0_i_19_n_0
    );
out_PDM_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(22),
      I1 => Discrete_Time_Integrator_x_reg_reg(23),
      O => out_PDM_INST_0_i_2_n_0
    );
out_PDM_INST_0_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(4),
      I1 => Discrete_Time_Integrator_x_reg_reg(5),
      O => out_PDM_INST_0_i_20_n_0
    );
out_PDM_INST_0_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(2),
      I1 => Discrete_Time_Integrator_x_reg_reg(3),
      O => out_PDM_INST_0_i_21_n_0
    );
out_PDM_INST_0_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(6),
      I1 => Discrete_Time_Integrator_x_reg_reg(7),
      O => out_PDM_INST_0_i_22_n_0
    );
out_PDM_INST_0_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(4),
      I1 => Discrete_Time_Integrator_x_reg_reg(5),
      O => out_PDM_INST_0_i_23_n_0
    );
out_PDM_INST_0_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(2),
      I1 => Discrete_Time_Integrator_x_reg_reg(3),
      O => out_PDM_INST_0_i_24_n_0
    );
out_PDM_INST_0_i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(1),
      O => out_PDM_INST_0_i_25_n_0
    );
out_PDM_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(20),
      I1 => Discrete_Time_Integrator_x_reg_reg(21),
      O => out_PDM_INST_0_i_3_n_0
    );
out_PDM_INST_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(18),
      I1 => Discrete_Time_Integrator_x_reg_reg(19),
      O => out_PDM_INST_0_i_4_n_0
    );
out_PDM_INST_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(16),
      I1 => Discrete_Time_Integrator_x_reg_reg(17),
      O => out_PDM_INST_0_i_5_n_0
    );
out_PDM_INST_0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(22),
      I1 => Discrete_Time_Integrator_x_reg_reg(23),
      O => out_PDM_INST_0_i_6_n_0
    );
out_PDM_INST_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(20),
      I1 => Discrete_Time_Integrator_x_reg_reg(21),
      O => out_PDM_INST_0_i_7_n_0
    );
out_PDM_INST_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(18),
      I1 => Discrete_Time_Integrator_x_reg_reg(19),
      O => out_PDM_INST_0_i_8_n_0
    );
out_PDM_INST_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Discrete_Time_Integrator_x_reg_reg(16),
      I1 => Discrete_Time_Integrator_x_reg_reg(17),
      O => out_PDM_INST_0_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_core_0_0_Sin is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_0\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_2\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_0\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_2\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_0\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_0\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_2\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_0\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_2\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_0\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_2\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_0\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk_enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    HwModeRegister1_reg_reg_c_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    quad_correction_before_add_temp : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \HDL_Counter3_out1_reg[30]\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \HDL_Counter3_out1_reg[29]\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \negate_reg_reg_reg[5]_0\ : in STD_LOGIC;
    Sin2_out1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Sin1_out1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Sin3_out1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \negate_reg_reg_reg[5]_1\ : in STD_LOGIC;
    \y5_p_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y5_p_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y5_p_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_core_0_0_Sin : entity is "Sin";
end design_1_audio_core_0_0_Sin;

architecture STRUCTURE of design_1_audio_core_0_0_Sin is
  signal B0 : STD_LOGIC;
  signal Sin_out1 : STD_LOGIC_VECTOR ( 29 downto 2 );
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_34_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_35_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_34_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_35_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_40_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_41_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_40_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_41_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_40_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_41_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_46_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_47_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_48_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_49_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_10_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_10_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_17_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_18_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_34_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_35_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\ : STD_LOGIC;
  signal \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__2_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__2_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__2_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \^negate_reg_reg_reg[4]_hwmoderegister1_reg_reg_c_3_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal negate_reg_reg_reg_gate_n_0 : STD_LOGIC;
  signal \negate_reg_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal quad_correction_after_cast_3 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal quad_correction_before_sub_temp : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal quad_correction_before_th0 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal quad_correction_before_th00_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal x1_p : STD_LOGIC_VECTOR ( 29 to 29 );
  signal \x2_p[11]_i_2__3_n_0\ : STD_LOGIC;
  signal \x2_p[11]_i_3__3_n_0\ : STD_LOGIC;
  signal \x2_p[11]_i_4__3_n_0\ : STD_LOGIC;
  signal \x2_p[11]_i_5__2_n_0\ : STD_LOGIC;
  signal \x2_p[15]_i_2__3_n_0\ : STD_LOGIC;
  signal \x2_p[15]_i_3__3_n_0\ : STD_LOGIC;
  signal \x2_p[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \x2_p[15]_i_5__3_n_0\ : STD_LOGIC;
  signal \x2_p[19]_i_2__3_n_0\ : STD_LOGIC;
  signal \x2_p[19]_i_3__3_n_0\ : STD_LOGIC;
  signal \x2_p[19]_i_4__2_n_0\ : STD_LOGIC;
  signal \x2_p[19]_i_5__2_n_0\ : STD_LOGIC;
  signal \x2_p[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \x2_p[23]_i_3__2_n_0\ : STD_LOGIC;
  signal \x2_p[23]_i_4__2_n_0\ : STD_LOGIC;
  signal \x2_p[23]_i_5__2_n_0\ : STD_LOGIC;
  signal \x2_p[27]_i_2__2_n_0\ : STD_LOGIC;
  signal \x2_p[27]_i_3__2_n_0\ : STD_LOGIC;
  signal \x2_p[27]_i_4__2_n_0\ : STD_LOGIC;
  signal \x2_p[27]_i_5__2_n_0\ : STD_LOGIC;
  signal \x2_p[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \x2_p[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \x2_p[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \x2_p[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_3__3_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_4__3_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_5__3_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_6__3_n_0\ : STD_LOGIC;
  signal \x2_p[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \x2_p[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \x2_p[7]_i_4__3_n_0\ : STD_LOGIC;
  signal \x2_p[7]_i_5__3_n_0\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__3_n_1\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__3_n_2\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__3_n_3\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__3_n_4\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__3_n_5\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__3_n_6\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__3_n_7\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__3_n_1\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__3_n_2\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__3_n_3\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__3_n_4\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__3_n_5\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__3_n_6\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__3_n_7\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__3_n_1\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__3_n_2\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__3_n_3\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__3_n_4\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__3_n_5\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__3_n_6\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__3_n_7\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__2_n_1\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__2_n_2\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__2_n_3\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__2_n_4\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__2_n_5\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__2_n_6\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__2_n_7\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__2_n_1\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__2_n_2\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__2_n_3\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__2_n_4\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__2_n_5\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__2_n_6\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__2_n_7\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__2_n_1\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__2_n_2\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__2_n_3\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__2_n_4\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__2_n_5\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__2_n_6\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__2_n_7\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__3_n_1\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__3_n_2\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__3_n_3\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__3_n_4\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__3_n_5\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__3_n_6\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__3_n_7\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__3_n_1\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__3_n_2\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__3_n_3\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__3_n_4\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__3_n_5\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__3_n_6\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__3_n_7\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[0]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[10]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[11]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[12]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[13]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[14]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[15]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[16]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[17]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[18]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[19]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[1]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[20]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[21]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[22]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[23]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[24]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[25]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[26]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[27]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[28]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[29]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[2]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[30]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[3]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[4]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[5]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[6]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[7]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[8]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[9]\ : STD_LOGIC;
  signal x3_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \x3_p[11]_i_2__3_n_0\ : STD_LOGIC;
  signal \x3_p[11]_i_3__3_n_0\ : STD_LOGIC;
  signal \x3_p[11]_i_4__3_n_0\ : STD_LOGIC;
  signal \x3_p[11]_i_5__3_n_0\ : STD_LOGIC;
  signal \x3_p[15]_i_2__3_n_0\ : STD_LOGIC;
  signal \x3_p[15]_i_3__3_n_0\ : STD_LOGIC;
  signal \x3_p[15]_i_4__3_n_0\ : STD_LOGIC;
  signal \x3_p[15]_i_5__3_n_0\ : STD_LOGIC;
  signal \x3_p[19]_i_2__3_n_0\ : STD_LOGIC;
  signal \x3_p[19]_i_3__3_n_0\ : STD_LOGIC;
  signal \x3_p[19]_i_4__3_n_0\ : STD_LOGIC;
  signal \x3_p[19]_i_5__3_n_0\ : STD_LOGIC;
  signal \x3_p[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \x3_p[23]_i_3__2_n_0\ : STD_LOGIC;
  signal \x3_p[23]_i_4__2_n_0\ : STD_LOGIC;
  signal \x3_p[23]_i_5__2_n_0\ : STD_LOGIC;
  signal \x3_p[27]_i_2__2_n_0\ : STD_LOGIC;
  signal \x3_p[27]_i_3__2_n_0\ : STD_LOGIC;
  signal \x3_p[27]_i_4__2_n_0\ : STD_LOGIC;
  signal \x3_p[27]_i_5__2_n_0\ : STD_LOGIC;
  signal \x3_p[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \x3_p[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \x3_p[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \x3_p[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_3__3_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_4__3_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_5__3_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_6__3_n_0\ : STD_LOGIC;
  signal \x3_p[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \x3_p[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \x3_p[7]_i_4__3_n_0\ : STD_LOGIC;
  signal \x3_p[7]_i_5__3_n_0\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__3_n_1\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__3_n_2\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__3_n_3\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__3_n_4\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__3_n_5\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__3_n_6\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__3_n_7\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__3_n_1\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__3_n_2\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__3_n_3\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__3_n_4\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__3_n_5\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__3_n_6\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__3_n_7\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__3_n_1\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__3_n_2\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__3_n_3\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__3_n_4\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__3_n_5\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__3_n_6\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__3_n_7\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__2_n_1\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__2_n_2\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__2_n_3\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__2_n_4\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__2_n_5\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__2_n_6\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__2_n_7\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__2_n_1\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__2_n_2\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__2_n_3\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__2_n_4\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__2_n_5\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__2_n_6\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__2_n_7\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__2_n_1\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__2_n_2\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__2_n_3\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__2_n_4\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__2_n_5\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__2_n_6\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__2_n_7\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__3_n_1\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__3_n_2\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__3_n_3\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__3_n_4\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__3_n_5\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__3_n_6\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__3_n_7\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__3_n_1\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__3_n_2\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__3_n_3\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__3_n_4\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__3_n_5\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__3_n_6\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__3_n_7\ : STD_LOGIC;
  signal x4_p : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \x4_p[11]_i_2__3_n_0\ : STD_LOGIC;
  signal \x4_p[11]_i_3__3_n_0\ : STD_LOGIC;
  signal \x4_p[11]_i_4__3_n_0\ : STD_LOGIC;
  signal \x4_p[11]_i_5__3_n_0\ : STD_LOGIC;
  signal \x4_p[15]_i_2__3_n_0\ : STD_LOGIC;
  signal \x4_p[15]_i_3__3_n_0\ : STD_LOGIC;
  signal \x4_p[15]_i_4__3_n_0\ : STD_LOGIC;
  signal \x4_p[15]_i_5__3_n_0\ : STD_LOGIC;
  signal \x4_p[19]_i_2__3_n_0\ : STD_LOGIC;
  signal \x4_p[19]_i_3__3_n_0\ : STD_LOGIC;
  signal \x4_p[19]_i_4__3_n_0\ : STD_LOGIC;
  signal \x4_p[19]_i_5__3_n_0\ : STD_LOGIC;
  signal \x4_p[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \x4_p[23]_i_3__2_n_0\ : STD_LOGIC;
  signal \x4_p[23]_i_4__2_n_0\ : STD_LOGIC;
  signal \x4_p[23]_i_5__2_n_0\ : STD_LOGIC;
  signal \x4_p[27]_i_2__2_n_0\ : STD_LOGIC;
  signal \x4_p[27]_i_3__2_n_0\ : STD_LOGIC;
  signal \x4_p[27]_i_4__2_n_0\ : STD_LOGIC;
  signal \x4_p[27]_i_5__2_n_0\ : STD_LOGIC;
  signal \x4_p[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \x4_p[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \x4_p[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \x4_p[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_10__3_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_11__3_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_4__3_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_5__3_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_6__3_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_7__3_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_8__3_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_9__3_n_0\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__3_n_1\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__3_n_2\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__3_n_3\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__3_n_4\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__3_n_5\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__3_n_6\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__3_n_7\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__3_n_1\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__3_n_2\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__3_n_3\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__3_n_4\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__3_n_5\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__3_n_6\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__3_n_7\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__3_n_1\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__3_n_2\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__3_n_3\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__3_n_4\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__3_n_5\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__3_n_6\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__3_n_7\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__2_n_1\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__2_n_2\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__2_n_3\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__2_n_4\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__2_n_5\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__2_n_6\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__2_n_7\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__2_n_1\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__2_n_2\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__2_n_3\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__2_n_4\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__2_n_5\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__2_n_6\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__2_n_7\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__2_n_1\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__2_n_2\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__2_n_3\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__2_n_4\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__2_n_5\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__2_n_6\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__2_n_7\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__3_n_1\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__3_n_2\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__3_n_3\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__3_n_4\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__3_n_5\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__3_n_6\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__3_n_7\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_2__3_n_1\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_2__3_n_2\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_2__3_n_3\ : STD_LOGIC;
  signal y1_p : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal \y1_p[29]_i_1__2_n_0\ : STD_LOGIC;
  signal y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y2_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y2_p[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \y2_p[10]_i_3__2_n_0\ : STD_LOGIC;
  signal \y2_p[10]_i_4__2_n_0\ : STD_LOGIC;
  signal \y2_p[10]_i_5__2_n_0\ : STD_LOGIC;
  signal \y2_p[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \y2_p[14]_i_3__2_n_0\ : STD_LOGIC;
  signal \y2_p[14]_i_4__2_n_0\ : STD_LOGIC;
  signal \y2_p[14]_i_5__2_n_0\ : STD_LOGIC;
  signal \y2_p[18]_i_2__2_n_0\ : STD_LOGIC;
  signal \y2_p[18]_i_3__2_n_0\ : STD_LOGIC;
  signal \y2_p[18]_i_4__2_n_0\ : STD_LOGIC;
  signal \y2_p[18]_i_5__2_n_0\ : STD_LOGIC;
  signal \y2_p[22]_i_2__2_n_0\ : STD_LOGIC;
  signal \y2_p[22]_i_3__2_n_0\ : STD_LOGIC;
  signal \y2_p[22]_i_4__2_n_0\ : STD_LOGIC;
  signal \y2_p[22]_i_5__2_n_0\ : STD_LOGIC;
  signal \y2_p[26]_i_2__2_n_0\ : STD_LOGIC;
  signal \y2_p[26]_i_3__2_n_0\ : STD_LOGIC;
  signal \y2_p[26]_i_4__2_n_0\ : STD_LOGIC;
  signal \y2_p[26]_i_5__2_n_0\ : STD_LOGIC;
  signal \y2_p[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \y2_p[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \y2_p[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \y2_p[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \y2_p[30]_i_2__2_n_0\ : STD_LOGIC;
  signal \y2_p[30]_i_3__2_n_0\ : STD_LOGIC;
  signal \y2_p[30]_i_4__2_n_0\ : STD_LOGIC;
  signal \y2_p[30]_i_5__2_n_0\ : STD_LOGIC;
  signal \y2_p[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \y2_p[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \y2_p[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \y2_p[6]_i_4__2_n_0\ : STD_LOGIC;
  signal \y2_p[6]_i_5__2_n_0\ : STD_LOGIC;
  signal \y2_p_reg[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \y2_p_reg[10]_i_1__2_n_1\ : STD_LOGIC;
  signal \y2_p_reg[10]_i_1__2_n_2\ : STD_LOGIC;
  signal \y2_p_reg[10]_i_1__2_n_3\ : STD_LOGIC;
  signal \y2_p_reg[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \y2_p_reg[14]_i_1__2_n_1\ : STD_LOGIC;
  signal \y2_p_reg[14]_i_1__2_n_2\ : STD_LOGIC;
  signal \y2_p_reg[14]_i_1__2_n_3\ : STD_LOGIC;
  signal \y2_p_reg[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \y2_p_reg[18]_i_1__2_n_1\ : STD_LOGIC;
  signal \y2_p_reg[18]_i_1__2_n_2\ : STD_LOGIC;
  signal \y2_p_reg[18]_i_1__2_n_3\ : STD_LOGIC;
  signal \y2_p_reg[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \y2_p_reg[22]_i_1__2_n_1\ : STD_LOGIC;
  signal \y2_p_reg[22]_i_1__2_n_2\ : STD_LOGIC;
  signal \y2_p_reg[22]_i_1__2_n_3\ : STD_LOGIC;
  signal \y2_p_reg[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \y2_p_reg[26]_i_1__2_n_1\ : STD_LOGIC;
  signal \y2_p_reg[26]_i_1__2_n_2\ : STD_LOGIC;
  signal \y2_p_reg[26]_i_1__2_n_3\ : STD_LOGIC;
  signal \y2_p_reg[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \y2_p_reg[2]_i_1__2_n_1\ : STD_LOGIC;
  signal \y2_p_reg[2]_i_1__2_n_2\ : STD_LOGIC;
  signal \y2_p_reg[2]_i_1__2_n_3\ : STD_LOGIC;
  signal \y2_p_reg[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \y2_p_reg[30]_i_1__2_n_1\ : STD_LOGIC;
  signal \y2_p_reg[30]_i_1__2_n_2\ : STD_LOGIC;
  signal \y2_p_reg[30]_i_1__2_n_3\ : STD_LOGIC;
  signal \y2_p_reg[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \y2_p_reg[6]_i_1__2_n_1\ : STD_LOGIC;
  signal \y2_p_reg[6]_i_1__2_n_2\ : STD_LOGIC;
  signal \y2_p_reg[6]_i_1__2_n_3\ : STD_LOGIC;
  signal y3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y3_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y3_p[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \y3_p[10]_i_3__2_n_0\ : STD_LOGIC;
  signal \y3_p[10]_i_4__2_n_0\ : STD_LOGIC;
  signal \y3_p[10]_i_5__2_n_0\ : STD_LOGIC;
  signal \y3_p[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \y3_p[14]_i_3__2_n_0\ : STD_LOGIC;
  signal \y3_p[14]_i_4__2_n_0\ : STD_LOGIC;
  signal \y3_p[14]_i_5__2_n_0\ : STD_LOGIC;
  signal \y3_p[18]_i_2__2_n_0\ : STD_LOGIC;
  signal \y3_p[18]_i_3__2_n_0\ : STD_LOGIC;
  signal \y3_p[18]_i_4__2_n_0\ : STD_LOGIC;
  signal \y3_p[18]_i_5__2_n_0\ : STD_LOGIC;
  signal \y3_p[22]_i_2__2_n_0\ : STD_LOGIC;
  signal \y3_p[22]_i_3__2_n_0\ : STD_LOGIC;
  signal \y3_p[22]_i_4__2_n_0\ : STD_LOGIC;
  signal \y3_p[22]_i_5__2_n_0\ : STD_LOGIC;
  signal \y3_p[26]_i_2__2_n_0\ : STD_LOGIC;
  signal \y3_p[26]_i_3__2_n_0\ : STD_LOGIC;
  signal \y3_p[26]_i_4__2_n_0\ : STD_LOGIC;
  signal \y3_p[26]_i_5__2_n_0\ : STD_LOGIC;
  signal \y3_p[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \y3_p[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \y3_p[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \y3_p[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \y3_p[30]_i_2__2_n_0\ : STD_LOGIC;
  signal \y3_p[30]_i_3__2_n_0\ : STD_LOGIC;
  signal \y3_p[30]_i_4__2_n_0\ : STD_LOGIC;
  signal \y3_p[30]_i_5__2_n_0\ : STD_LOGIC;
  signal \y3_p[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \y3_p[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \y3_p[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \y3_p[6]_i_4__2_n_0\ : STD_LOGIC;
  signal \y3_p[6]_i_5__2_n_0\ : STD_LOGIC;
  signal \y3_p_reg[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \y3_p_reg[10]_i_1__2_n_1\ : STD_LOGIC;
  signal \y3_p_reg[10]_i_1__2_n_2\ : STD_LOGIC;
  signal \y3_p_reg[10]_i_1__2_n_3\ : STD_LOGIC;
  signal \y3_p_reg[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \y3_p_reg[14]_i_1__2_n_1\ : STD_LOGIC;
  signal \y3_p_reg[14]_i_1__2_n_2\ : STD_LOGIC;
  signal \y3_p_reg[14]_i_1__2_n_3\ : STD_LOGIC;
  signal \y3_p_reg[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \y3_p_reg[18]_i_1__2_n_1\ : STD_LOGIC;
  signal \y3_p_reg[18]_i_1__2_n_2\ : STD_LOGIC;
  signal \y3_p_reg[18]_i_1__2_n_3\ : STD_LOGIC;
  signal \y3_p_reg[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \y3_p_reg[22]_i_1__2_n_1\ : STD_LOGIC;
  signal \y3_p_reg[22]_i_1__2_n_2\ : STD_LOGIC;
  signal \y3_p_reg[22]_i_1__2_n_3\ : STD_LOGIC;
  signal \y3_p_reg[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \y3_p_reg[26]_i_1__2_n_1\ : STD_LOGIC;
  signal \y3_p_reg[26]_i_1__2_n_2\ : STD_LOGIC;
  signal \y3_p_reg[26]_i_1__2_n_3\ : STD_LOGIC;
  signal \y3_p_reg[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \y3_p_reg[2]_i_1__2_n_1\ : STD_LOGIC;
  signal \y3_p_reg[2]_i_1__2_n_2\ : STD_LOGIC;
  signal \y3_p_reg[2]_i_1__2_n_3\ : STD_LOGIC;
  signal \y3_p_reg[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \y3_p_reg[30]_i_1__2_n_1\ : STD_LOGIC;
  signal \y3_p_reg[30]_i_1__2_n_2\ : STD_LOGIC;
  signal \y3_p_reg[30]_i_1__2_n_3\ : STD_LOGIC;
  signal \y3_p_reg[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \y3_p_reg[6]_i_1__2_n_1\ : STD_LOGIC;
  signal \y3_p_reg[6]_i_1__2_n_2\ : STD_LOGIC;
  signal \y3_p_reg[6]_i_1__2_n_3\ : STD_LOGIC;
  signal y4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y4_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y4_p[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \y4_p[10]_i_3__2_n_0\ : STD_LOGIC;
  signal \y4_p[10]_i_4__2_n_0\ : STD_LOGIC;
  signal \y4_p[10]_i_5__2_n_0\ : STD_LOGIC;
  signal \y4_p[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \y4_p[14]_i_3__2_n_0\ : STD_LOGIC;
  signal \y4_p[14]_i_4__2_n_0\ : STD_LOGIC;
  signal \y4_p[14]_i_5__2_n_0\ : STD_LOGIC;
  signal \y4_p[18]_i_2__2_n_0\ : STD_LOGIC;
  signal \y4_p[18]_i_3__2_n_0\ : STD_LOGIC;
  signal \y4_p[18]_i_4__2_n_0\ : STD_LOGIC;
  signal \y4_p[18]_i_5__2_n_0\ : STD_LOGIC;
  signal \y4_p[22]_i_2__2_n_0\ : STD_LOGIC;
  signal \y4_p[22]_i_3__2_n_0\ : STD_LOGIC;
  signal \y4_p[22]_i_4__2_n_0\ : STD_LOGIC;
  signal \y4_p[22]_i_5__2_n_0\ : STD_LOGIC;
  signal \y4_p[26]_i_2__2_n_0\ : STD_LOGIC;
  signal \y4_p[26]_i_3__2_n_0\ : STD_LOGIC;
  signal \y4_p[26]_i_4__2_n_0\ : STD_LOGIC;
  signal \y4_p[26]_i_5__2_n_0\ : STD_LOGIC;
  signal \y4_p[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \y4_p[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \y4_p[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \y4_p[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \y4_p[30]_i_2__2_n_0\ : STD_LOGIC;
  signal \y4_p[30]_i_3__2_n_0\ : STD_LOGIC;
  signal \y4_p[30]_i_4__2_n_0\ : STD_LOGIC;
  signal \y4_p[30]_i_5__2_n_0\ : STD_LOGIC;
  signal \y4_p[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \y4_p[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \y4_p[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \y4_p[6]_i_4__2_n_0\ : STD_LOGIC;
  signal \y4_p[6]_i_5__2_n_0\ : STD_LOGIC;
  signal \y4_p_reg[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \y4_p_reg[10]_i_1__2_n_1\ : STD_LOGIC;
  signal \y4_p_reg[10]_i_1__2_n_2\ : STD_LOGIC;
  signal \y4_p_reg[10]_i_1__2_n_3\ : STD_LOGIC;
  signal \y4_p_reg[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \y4_p_reg[14]_i_1__2_n_1\ : STD_LOGIC;
  signal \y4_p_reg[14]_i_1__2_n_2\ : STD_LOGIC;
  signal \y4_p_reg[14]_i_1__2_n_3\ : STD_LOGIC;
  signal \y4_p_reg[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \y4_p_reg[18]_i_1__2_n_1\ : STD_LOGIC;
  signal \y4_p_reg[18]_i_1__2_n_2\ : STD_LOGIC;
  signal \y4_p_reg[18]_i_1__2_n_3\ : STD_LOGIC;
  signal \y4_p_reg[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \y4_p_reg[22]_i_1__2_n_1\ : STD_LOGIC;
  signal \y4_p_reg[22]_i_1__2_n_2\ : STD_LOGIC;
  signal \y4_p_reg[22]_i_1__2_n_3\ : STD_LOGIC;
  signal \y4_p_reg[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \y4_p_reg[26]_i_1__2_n_1\ : STD_LOGIC;
  signal \y4_p_reg[26]_i_1__2_n_2\ : STD_LOGIC;
  signal \y4_p_reg[26]_i_1__2_n_3\ : STD_LOGIC;
  signal \y4_p_reg[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \y4_p_reg[2]_i_1__2_n_1\ : STD_LOGIC;
  signal \y4_p_reg[2]_i_1__2_n_2\ : STD_LOGIC;
  signal \y4_p_reg[2]_i_1__2_n_3\ : STD_LOGIC;
  signal \y4_p_reg[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \y4_p_reg[30]_i_1__2_n_1\ : STD_LOGIC;
  signal \y4_p_reg[30]_i_1__2_n_2\ : STD_LOGIC;
  signal \y4_p_reg[30]_i_1__2_n_3\ : STD_LOGIC;
  signal \y4_p_reg[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \y4_p_reg[6]_i_1__2_n_1\ : STD_LOGIC;
  signal \y4_p_reg[6]_i_1__2_n_2\ : STD_LOGIC;
  signal \y4_p_reg[6]_i_1__2_n_3\ : STD_LOGIC;
  signal y5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y5_p : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \y5_p[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \y5_p[10]_i_3__2_n_0\ : STD_LOGIC;
  signal \y5_p[10]_i_4__2_n_0\ : STD_LOGIC;
  signal \y5_p[10]_i_5__2_n_0\ : STD_LOGIC;
  signal \y5_p[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \y5_p[14]_i_3__2_n_0\ : STD_LOGIC;
  signal \y5_p[14]_i_4__2_n_0\ : STD_LOGIC;
  signal \y5_p[14]_i_5__2_n_0\ : STD_LOGIC;
  signal \y5_p[18]_i_2__2_n_0\ : STD_LOGIC;
  signal \y5_p[18]_i_3__2_n_0\ : STD_LOGIC;
  signal \y5_p[18]_i_4__2_n_0\ : STD_LOGIC;
  signal \y5_p[18]_i_5__2_n_0\ : STD_LOGIC;
  signal \y5_p[22]_i_2__2_n_0\ : STD_LOGIC;
  signal \y5_p[22]_i_3__2_n_0\ : STD_LOGIC;
  signal \y5_p[22]_i_4__2_n_0\ : STD_LOGIC;
  signal \y5_p[22]_i_5__2_n_0\ : STD_LOGIC;
  signal \y5_p[26]_i_2__2_n_0\ : STD_LOGIC;
  signal \y5_p[26]_i_3__2_n_0\ : STD_LOGIC;
  signal \y5_p[26]_i_4__2_n_0\ : STD_LOGIC;
  signal \y5_p[26]_i_5__2_n_0\ : STD_LOGIC;
  signal \y5_p[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \y5_p[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \y5_p[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \y5_p[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \y5_p[30]_i_2__2_n_0\ : STD_LOGIC;
  signal \y5_p[30]_i_3__2_n_0\ : STD_LOGIC;
  signal \y5_p[30]_i_4__2_n_0\ : STD_LOGIC;
  signal \y5_p[30]_i_5__2_n_0\ : STD_LOGIC;
  signal \y5_p[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \y5_p[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \y5_p[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \y5_p[6]_i_4__2_n_0\ : STD_LOGIC;
  signal \y5_p[6]_i_5__2_n_0\ : STD_LOGIC;
  signal \y5_p_reg[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \y5_p_reg[10]_i_1__2_n_1\ : STD_LOGIC;
  signal \y5_p_reg[10]_i_1__2_n_2\ : STD_LOGIC;
  signal \y5_p_reg[10]_i_1__2_n_3\ : STD_LOGIC;
  signal \y5_p_reg[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \y5_p_reg[14]_i_1__2_n_1\ : STD_LOGIC;
  signal \y5_p_reg[14]_i_1__2_n_2\ : STD_LOGIC;
  signal \y5_p_reg[14]_i_1__2_n_3\ : STD_LOGIC;
  signal \y5_p_reg[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \y5_p_reg[18]_i_1__2_n_1\ : STD_LOGIC;
  signal \y5_p_reg[18]_i_1__2_n_2\ : STD_LOGIC;
  signal \y5_p_reg[18]_i_1__2_n_3\ : STD_LOGIC;
  signal \y5_p_reg[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \y5_p_reg[22]_i_1__2_n_1\ : STD_LOGIC;
  signal \y5_p_reg[22]_i_1__2_n_2\ : STD_LOGIC;
  signal \y5_p_reg[22]_i_1__2_n_3\ : STD_LOGIC;
  signal \y5_p_reg[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \y5_p_reg[26]_i_1__2_n_1\ : STD_LOGIC;
  signal \y5_p_reg[26]_i_1__2_n_2\ : STD_LOGIC;
  signal \y5_p_reg[26]_i_1__2_n_3\ : STD_LOGIC;
  signal \y5_p_reg[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \y5_p_reg[2]_i_1__2_n_1\ : STD_LOGIC;
  signal \y5_p_reg[2]_i_1__2_n_2\ : STD_LOGIC;
  signal \y5_p_reg[2]_i_1__2_n_3\ : STD_LOGIC;
  signal \y5_p_reg[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \y5_p_reg[30]_i_1__2_n_1\ : STD_LOGIC;
  signal \y5_p_reg[30]_i_1__2_n_2\ : STD_LOGIC;
  signal \y5_p_reg[30]_i_1__2_n_3\ : STD_LOGIC;
  signal \y5_p_reg[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \y5_p_reg[6]_i_1__2_n_1\ : STD_LOGIC;
  signal \y5_p_reg[6]_i_1__2_n_2\ : STD_LOGIC;
  signal \y5_p_reg[6]_i_1__2_n_3\ : STD_LOGIC;
  signal z0 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal z0_p : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \z0_p[13]_i_3__1_n_0\ : STD_LOGIC;
  signal \z0_p[13]_i_4__2_n_0\ : STD_LOGIC;
  signal \z0_p[13]_i_5__2_n_0\ : STD_LOGIC;
  signal \z0_p[13]_i_6__2_n_0\ : STD_LOGIC;
  signal \z0_p[17]_i_3__1_n_0\ : STD_LOGIC;
  signal \z0_p[17]_i_4__2_n_0\ : STD_LOGIC;
  signal \z0_p[17]_i_5__2_n_0\ : STD_LOGIC;
  signal \z0_p[17]_i_6__1_n_0\ : STD_LOGIC;
  signal \z0_p[17]_i_7__1_n_0\ : STD_LOGIC;
  signal \z0_p[21]_i_3__1_n_0\ : STD_LOGIC;
  signal \z0_p[21]_i_4__1_n_0\ : STD_LOGIC;
  signal \z0_p[21]_i_5__1_n_0\ : STD_LOGIC;
  signal \z0_p[21]_i_6__1_n_0\ : STD_LOGIC;
  signal \z0_p[21]_i_7__1_n_0\ : STD_LOGIC;
  signal \z0_p[21]_i_8__1_n_0\ : STD_LOGIC;
  signal \z0_p[25]_i_3__1_n_0\ : STD_LOGIC;
  signal \z0_p[25]_i_4__1_n_0\ : STD_LOGIC;
  signal \z0_p[25]_i_5__1_n_0\ : STD_LOGIC;
  signal \z0_p[25]_i_6__1_n_0\ : STD_LOGIC;
  signal \z0_p[25]_i_7__1_n_0\ : STD_LOGIC;
  signal \z0_p[25]_i_8__1_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_3__1_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_4__1_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_5__1_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_6__1_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_7__1_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_8__1_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_9__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_10__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_11__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_12__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_13__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_15__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_16__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_17__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_18__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_19__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_20__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_21__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_23__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_24__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_25__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_26__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_27__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_28__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_29__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_30__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_31__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_32__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_6__2_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_7__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_8__2_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_9__2_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_4__1_n_0\ : STD_LOGIC;
  signal \z0_p[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \z0_p[9]_i_4__1_n_0\ : STD_LOGIC;
  signal \z0_p[9]_i_5__1_n_0\ : STD_LOGIC;
  signal \z0_p[9]_i_6__1_n_0\ : STD_LOGIC;
  signal \z0_p_reg[13]_i_2__2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[13]_i_2__2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[13]_i_2__2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[13]_i_2__2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[17]_i_2__2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[17]_i_2__2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[17]_i_2__2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[17]_i_2__2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[21]_i_2__1_n_0\ : STD_LOGIC;
  signal \z0_p_reg[21]_i_2__1_n_1\ : STD_LOGIC;
  signal \z0_p_reg[21]_i_2__1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[21]_i_2__1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[25]_i_2__1_n_0\ : STD_LOGIC;
  signal \z0_p_reg[25]_i_2__1_n_1\ : STD_LOGIC;
  signal \z0_p_reg[25]_i_2__1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[25]_i_2__1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[29]_i_2__1_n_0\ : STD_LOGIC;
  signal \z0_p_reg[29]_i_2__1_n_1\ : STD_LOGIC;
  signal \z0_p_reg[29]_i_2__1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[29]_i_2__1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_14__1_n_0\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_14__1_n_1\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_14__1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_14__1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_22__1_n_0\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_22__1_n_1\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_22__1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_22__1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_3__2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_3__2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_3__2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_4__1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_5__1_n_1\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_5__1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_5__1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_2__2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_2__2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_2__2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_2__3_n_1\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_2__3_n_2\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_2__3_n_3\ : STD_LOGIC;
  signal \z0_p_reg[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[9]_i_2__2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[9]_i_2__2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[9]_i_2__2_n_3\ : STD_LOGIC;
  signal z1_p : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \z1_p[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \z1_p[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \z1_p[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \z1_p[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \z1_p[12]_i_6__2_n_0\ : STD_LOGIC;
  signal \z1_p[12]_i_7__2_n_0\ : STD_LOGIC;
  signal \z1_p[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \z1_p[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \z1_p[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \z1_p[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_6__2_n_0\ : STD_LOGIC;
  signal \z1_p[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \z1_p[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \z1_p[24]_i_4__2_n_0\ : STD_LOGIC;
  signal \z1_p[24]_i_5__2_n_0\ : STD_LOGIC;
  signal \z1_p[24]_i_6__2_n_0\ : STD_LOGIC;
  signal \z1_p[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \z1_p[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \z1_p[28]_i_4__2_n_0\ : STD_LOGIC;
  signal \z1_p[28]_i_5__2_n_0\ : STD_LOGIC;
  signal \z1_p[28]_i_6__2_n_0\ : STD_LOGIC;
  signal \z1_p[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \z1_p[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \z1_p[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \z1_p[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \z1_p[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \z1_p[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \z1_p[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_6__2_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_7__2_n_0\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__3_n_5\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__3_n_6\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \z1_p_reg[31]_i_1__2_n_2\ : STD_LOGIC;
  signal \z1_p_reg[31]_i_1__2_n_3\ : STD_LOGIC;
  signal \z1_p_reg[31]_i_1__2_n_5\ : STD_LOGIC;
  signal \z1_p_reg[31]_i_1__2_n_6\ : STD_LOGIC;
  signal \z1_p_reg[31]_i_1__2_n_7\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal z2_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \z2_p[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_6__2_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_7__3_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_6__3_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_7__2_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_5__3_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_6__3_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_4__2_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_5__2_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_6__2_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_7__2_n_0\ : STD_LOGIC;
  signal \z2_p[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \z2_p[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \z2_p[28]_i_4__2_n_0\ : STD_LOGIC;
  signal \z2_p[28]_i_5__2_n_0\ : STD_LOGIC;
  signal \z2_p[28]_i_6__2_n_0\ : STD_LOGIC;
  signal \z2_p[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \z2_p[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \z2_p[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \z2_p[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_6__2_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_7__3_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__3_n_5\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__3_n_6\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \z2_p_reg[31]_i_1__2_n_2\ : STD_LOGIC;
  signal \z2_p_reg[31]_i_1__2_n_3\ : STD_LOGIC;
  signal \z2_p_reg[31]_i_1__2_n_5\ : STD_LOGIC;
  signal \z2_p_reg[31]_i_1__2_n_6\ : STD_LOGIC;
  signal \z2_p_reg[31]_i_1__2_n_7\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal z3_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \z3_p[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_6__3_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_7__3_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_6__2_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_5__3_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_6__3_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_4__2_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_5__2_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_6__2_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_7__2_n_0\ : STD_LOGIC;
  signal \z3_p[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \z3_p[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \z3_p[28]_i_4__2_n_0\ : STD_LOGIC;
  signal \z3_p[28]_i_5__2_n_0\ : STD_LOGIC;
  signal \z3_p[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \z3_p[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \z3_p[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \z3_p[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_6__3_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__3_n_5\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__3_n_6\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \z3_p_reg[31]_i_1__2_n_2\ : STD_LOGIC;
  signal \z3_p_reg[31]_i_1__2_n_3\ : STD_LOGIC;
  signal \z3_p_reg[31]_i_1__2_n_5\ : STD_LOGIC;
  signal \z3_p_reg[31]_i_1__2_n_6\ : STD_LOGIC;
  signal \z3_p_reg[31]_i_1__2_n_7\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal z4_p : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \z4_p[31]_i_10__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_11__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_13__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_14__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_15__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_16__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_18__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_19__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_20__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_21__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_22__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_23__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_25__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_26__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_27__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_28__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_29__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_30__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_32__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_33__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_34__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_35__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_36__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_38__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_39__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_40__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_41__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_42__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_43__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_44__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_45__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_46__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_47__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_48__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_49__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_7__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_8__2_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_9__2_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_12__2_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_12__2_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_12__2_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_12__2_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_17__2_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_17__2_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_17__2_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_17__2_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_1__2_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_1__2_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_1__2_n_5\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_1__2_n_6\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_24__2_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_24__2_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_24__2_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_24__2_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_2__2_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_2__2_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_2__2_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_31__2_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_31__2_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_31__2_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_31__2_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_37__2_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_37__2_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_37__2_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_37__2_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_6__2_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_6__2_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_6__2_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_6__2_n_3\ : STD_LOGIC;
  signal \NLW_delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x2_p_reg[31]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x3_p_reg[31]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x4_p_reg[31]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x4_p_reg[7]_i_2__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y2_p_reg[2]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y2_p_reg[31]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y2_p_reg[31]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y3_p_reg[2]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y3_p_reg[31]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y3_p_reg[31]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y4_p_reg[2]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y4_p_reg[31]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y4_p_reg[31]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y5_p_reg[2]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y5_p_reg[31]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y5_p_reg[31]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_z0_p_reg[31]_i_14__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[31]_i_22__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[31]_i_3__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[31]_i_4__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_z0_p_reg[31]_i_4__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z0_p_reg[31]_i_5__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z1_p_reg[31]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z1_p_reg[31]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z1_p_reg[4]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_z2_p_reg[31]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z2_p_reg[31]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z3_p_reg[31]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z3_p_reg[31]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z4_p_reg[31]_i_12__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_17__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z4_p_reg[31]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_24__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_31__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_37__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_6__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_10\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_13\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_14\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_18\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_19\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_25\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_13\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_14\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_18\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_19\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_25\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_11\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_12\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_15\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_17\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_22\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_33\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_11\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_12\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_15\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_17\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_22\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_31\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_11\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_12\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_15\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_17\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_22\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_31\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_10\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_13\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_16\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_10\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_14\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_16\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_20\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_22\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_26\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_28\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_6\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_10\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_13\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_14\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_18\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_19\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_25\ : label is "soft_lutpair201";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Sin/negate_reg_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[11]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[15]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[19]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[23]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[27]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[31]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[3]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[7]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[11]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[15]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[19]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[23]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[27]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[31]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[3]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[7]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[11]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[15]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[19]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[23]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[27]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[31]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[7]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[7]_i_2__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[10]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[14]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[18]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[22]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[26]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[2]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[30]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[31]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[6]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[10]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[14]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[18]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[22]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[26]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[2]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[30]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[31]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[6]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[10]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[14]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[18]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[22]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[26]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[2]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[30]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[31]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[6]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[10]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[14]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[18]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[22]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[26]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[2]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[30]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[31]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[6]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \z0_p[10]_i_1__3\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \z0_p[11]_i_1__3\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \z0_p[12]_i_1__3\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \z0_p[13]_i_1__3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \z0_p[14]_i_1__3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \z0_p[15]_i_1__3\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \z0_p[16]_i_1__3\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \z0_p[17]_i_1__3\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \z0_p[18]_i_1__3\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \z0_p[19]_i_1__3\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \z0_p[20]_i_1__3\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \z0_p[21]_i_1__2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \z0_p[22]_i_1__2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \z0_p[23]_i_1__2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \z0_p[24]_i_1__2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \z0_p[25]_i_1__2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \z0_p[26]_i_1__2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \z0_p[27]_i_1__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \z0_p[28]_i_1__2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \z0_p[29]_i_1__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \z0_p[2]_i_1__3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \z0_p[30]_i_1__2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \z0_p[31]_i_1__2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \z0_p[3]_i_1__2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \z0_p[4]_i_1__3\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \z0_p[5]_i_1__3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \z0_p[6]_i_1__3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \z0_p[7]_i_1__3\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \z0_p[8]_i_1__3\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \z0_p[9]_i_1__3\ : label is "soft_lutpair189";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[13]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[17]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[21]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[25]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[29]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[31]_i_4__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[5]_i_2__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[9]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[12]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[16]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[20]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[24]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[28]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[31]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[4]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[8]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[12]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[16]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[20]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[24]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[28]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[31]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[4]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[8]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[12]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[16]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[20]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[24]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[28]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[31]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[4]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[8]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_12__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_17__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_24__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_31__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_37__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_6__2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_0\(0) <= \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1_0\(0);
  \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(16 downto 0) <= \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\(16 downto 0);
  \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0\(0) <= \^negate_reg_reg_reg[4]_hwmoderegister1_reg_reg_c_3_0\(0);
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \negate_reg_reg_reg_n_0_[5]\,
      I1 => y5_p(10),
      I2 => quad_correction_after_cast_3(10),
      I3 => Sin2_out1(5),
      I4 => Sin1_out1(5),
      O => \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_1\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3(8),
      I1 => y5_p(8),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => Sin1_out1(4),
      I4 => Sin2_out1(4),
      O => \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \negate_reg_reg_reg_n_0_[5]\,
      I1 => y5_p(8),
      I2 => quad_correction_after_cast_3(8),
      I3 => Sin2_out1(4),
      I4 => Sin1_out1(4),
      O => \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3(6),
      I1 => y5_p(6),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => Sin1_out1(3),
      I4 => Sin2_out1(3),
      O => \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_2\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(9),
      I1 => y5_p(9),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\(4)
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(8 downto 5),
      S(3) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_0\,
      S(2) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_34_n_0\,
      S(1) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_35_n_0\,
      S(0) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(7),
      I1 => y5_p(7),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\(3)
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(8),
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(7),
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_34_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(6),
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_35_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(5),
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3(12),
      I1 => y5_p(12),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => Sin1_out1(6),
      I4 => Sin2_out1(6),
      O => \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \negate_reg_reg_reg_n_0_[5]\,
      I1 => y5_p(12),
      I2 => quad_correction_after_cast_3(12),
      I3 => Sin2_out1(6),
      I4 => Sin1_out1(6),
      O => \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3(10),
      I1 => y5_p(10),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => Sin1_out1(5),
      I4 => Sin2_out1(5),
      O => \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_2\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(13),
      I1 => y5_p(13),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\(6)
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(12 downto 9),
      S(3) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_0\,
      S(2) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_34_n_0\,
      S(1) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_35_n_0\,
      S(0) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(11),
      I1 => y5_p(11),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\(5)
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(12),
      O => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(11),
      O => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_34_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(10),
      O => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_35_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(9),
      O => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3(17),
      I1 => y5_p(17),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => Sin1_out1(8),
      I4 => Sin2_out1(8),
      O => \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_1\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \negate_reg_reg_reg_n_0_[5]\,
      I1 => y5_p(17),
      I2 => quad_correction_after_cast_3(17),
      I3 => Sin2_out1(8),
      I4 => Sin1_out1(8),
      O => \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3(15),
      I1 => y5_p(15),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => Sin1_out1(7),
      I4 => Sin2_out1(7),
      O => \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \negate_reg_reg_reg_n_0_[5]\,
      I1 => y5_p(15),
      I2 => quad_correction_after_cast_3(15),
      I3 => Sin2_out1(7),
      I4 => Sin1_out1(7),
      O => \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_1\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(16),
      I1 => y5_p(16),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\(8)
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(16 downto 13),
      S(3) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\,
      S(2) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\,
      S(1) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_40_n_0\,
      S(0) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_41_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(14),
      I1 => y5_p(14),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\(7)
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(16),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(15),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(14),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_40_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(13),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_41_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3(21),
      I1 => y5_p(21),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => Sin1_out1(10),
      I4 => Sin2_out1(10),
      O => \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_1\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \negate_reg_reg_reg_n_0_[5]\,
      I1 => y5_p(21),
      I2 => quad_correction_after_cast_3(21),
      I3 => Sin2_out1(10),
      I4 => Sin1_out1(10),
      O => \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3(19),
      I1 => y5_p(19),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => Sin1_out1(9),
      I4 => Sin2_out1(9),
      O => \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \negate_reg_reg_reg_n_0_[5]\,
      I1 => y5_p(19),
      I2 => quad_correction_after_cast_3(19),
      I3 => Sin2_out1(9),
      I4 => Sin1_out1(9),
      O => \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_2\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(20),
      I1 => y5_p(20),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\(10)
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(20 downto 17),
      S(3) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\,
      S(2) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\,
      S(1) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_40_n_0\,
      S(0) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_41_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(18),
      I1 => y5_p(18),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\(9)
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(20),
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(19),
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(18),
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_40_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(17),
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_41_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3(25),
      I1 => y5_p(25),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => Sin1_out1(12),
      I4 => Sin2_out1(12),
      O => \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_1\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \negate_reg_reg_reg_n_0_[5]\,
      I1 => y5_p(25),
      I2 => quad_correction_after_cast_3(25),
      I3 => Sin2_out1(12),
      I4 => Sin1_out1(12),
      O => \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3(23),
      I1 => y5_p(23),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => Sin1_out1(11),
      I4 => Sin2_out1(11),
      O => \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \negate_reg_reg_reg_n_0_[5]\,
      I1 => y5_p(23),
      I2 => quad_correction_after_cast_3(23),
      I3 => Sin2_out1(11),
      I4 => Sin1_out1(11),
      O => \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_2\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(24),
      I1 => y5_p(24),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\(12)
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(24 downto 21),
      S(3) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\,
      S(2) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\,
      S(1) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_40_n_0\,
      S(0) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_41_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(22),
      I1 => y5_p(22),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\(11)
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(24),
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(23),
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(22),
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_40_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(21),
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_41_n_0\
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \negate_reg_reg_reg_n_0_[5]\,
      I1 => y5_p(2),
      I2 => quad_correction_after_cast_3(2),
      I3 => Sin2_out1(1),
      I4 => Sin1_out1(1),
      O => \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1\
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(1),
      I1 => y5_p(1),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\(0)
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(2),
      I1 => y5_p(2),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => Sin_out1(2)
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => Sin2_out1(0),
      I1 => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\(0),
      I2 => Sin1_out1(0),
      I3 => Sin3_out1(0),
      I4 => Sin_out1(2),
      I5 => \negate_reg_reg_reg[5]_1\,
      O => \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_2\(0)
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1_0\(0),
      I1 => \y5_p_reg[0]_0\(0),
      I2 => \y5_p_reg[0]_1\(0),
      I3 => \y5_p_reg[0]_2\(0),
      O => S(0)
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(30),
      I1 => y5_p(30),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\(15)
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(29),
      I1 => y5_p(29),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => Sin_out1(29)
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \negate_reg_reg_reg_n_0_[5]\,
      I1 => y5_p(29),
      I2 => quad_correction_after_cast_3(29),
      I3 => Sin2_out1(14),
      I4 => Sin1_out1(14),
      O => \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\(15),
      I1 => \negate_reg_reg_reg[5]_0\,
      I2 => Sin2_out1(14),
      I3 => Sin1_out1(14),
      I4 => Sin_out1(29),
      I5 => Sin3_out1(1),
      O => DI(0)
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3(27),
      I1 => y5_p(27),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => Sin1_out1(13),
      I4 => Sin2_out1(13),
      O => \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \negate_reg_reg_reg_n_0_[5]\,
      I1 => y5_p(27),
      I2 => quad_correction_after_cast_3(27),
      I3 => Sin2_out1(13),
      I4 => Sin1_out1(13),
      O => \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_2\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3(29),
      I1 => y5_p(29),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => Sin1_out1(14),
      I4 => Sin2_out1(14),
      O => \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_1\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(28),
      I1 => y5_p(28),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\(14)
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(28 downto 25),
      S(3) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_46_n_0\,
      S(2) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_47_n_0\,
      S(1) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_48_n_0\,
      S(0) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_49_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(26),
      I1 => y5_p(26),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\(13)
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(28),
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_46_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(27),
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_47_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(26),
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_48_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(25),
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_49_n_0\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_0\,
      CO(3 downto 2) => \NLW_delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_10_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_10_O_UNCONNECTED\(3),
      O(2 downto 0) => quad_correction_after_cast_3(31 downto 29),
      S(3) => '0',
      S(2) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\,
      S(1) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_17_n_0\,
      S(0) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_18_n_0\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(31),
      O => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(30),
      O => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_17_n_0\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(29),
      O => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_18_n_0\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(31),
      I1 => y5_p(31),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\(16)
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \negate_reg_reg_reg_n_0_[5]\,
      I1 => y5_p(6),
      I2 => quad_correction_after_cast_3(6),
      I3 => Sin2_out1(3),
      I4 => Sin1_out1(3),
      O => \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_1\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3(4),
      I1 => y5_p(4),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => Sin1_out1(2),
      I4 => Sin2_out1(2),
      O => \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \negate_reg_reg_reg_n_0_[5]\,
      I1 => y5_p(4),
      I2 => quad_correction_after_cast_3(4),
      I3 => Sin2_out1(2),
      I4 => Sin1_out1(2),
      O => \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3(2),
      I1 => y5_p(2),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => Sin1_out1(1),
      I4 => Sin2_out1(1),
      O => \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_1\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(5),
      I1 => y5_p(5),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\(2)
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_3\,
      CYINIT => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_34_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(4 downto 1),
      S(3) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_35_n_0\,
      S(2) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\,
      S(1) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\,
      S(0) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(3),
      I1 => y5_p(3),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\(1)
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1_0\(0),
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_34_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(4),
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_35_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(3),
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(2),
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(1),
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => p_4_out(5),
      Q => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_sub_temp(4),
      I1 => \HDL_Counter3_out1_reg[30]\(0),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_sub_temp(2),
      I1 => quad_correction_before_sub_temp(3),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(25),
      I1 => \HDL_Counter3_out1_reg[30]\(26),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(5),
      I1 => quad_correction_before_add_temp(6),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(3),
      I1 => quad_correction_before_add_temp(4),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => Q(0),
      I1 => quad_correction_before_add_temp(0),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(6),
      I1 => quad_correction_before_add_temp(5),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(4),
      I1 => quad_correction_before_add_temp(3),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(23),
      I1 => \HDL_Counter3_out1_reg[30]\(24),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(1),
      I1 => quad_correction_before_add_temp(2),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => quad_correction_before_add_temp(0),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(22),
      I1 => \HDL_Counter3_out1_reg[30]\(21),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(19),
      I1 => \HDL_Counter3_out1_reg[30]\(20),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_n_3\,
      CYINIT => '0',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__1_n_0\,
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__2_n_0\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__2_n_0\,
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__2_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__2_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__2_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__2_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(29),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(26),
      I1 => Q(27),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(30),
      I1 => Q(31),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(29),
      I1 => Q(28),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^negate_reg_reg_reg[4]_hwmoderegister1_reg_reg_c_3_0\(0),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I3 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      O => p_4_out(5)
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(26),
      I1 => Q(27),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => quad_correction_before_add_temp(20),
      DI(1) => '0',
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__2_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__2_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__2_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__1_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(30),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(27),
      I1 => quad_correction_before_add_temp(28),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(23),
      I1 => quad_correction_before_add_temp(24),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(29),
      I1 => quad_correction_before_add_temp(30),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(28),
      I1 => quad_correction_before_add_temp(27),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(25),
      I1 => quad_correction_before_add_temp(26),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(24),
      I1 => quad_correction_before_add_temp(23),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_n_0\,
      CO(3) => \^negate_reg_reg_reg[4]_hwmoderegister1_reg_reg_c_3_0\(0),
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__2_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__2_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter3_out1_reg[30]\(26),
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__2_n_0\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__1_n_0\,
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__2_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__2_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__2_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__2_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_n_3\,
      CYINIT => '0',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61__1_n_0\,
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62__1_n_0\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63__1_n_0\,
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64__1_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65__1_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66__1_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67__1_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(16),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(11),
      I1 => \HDL_Counter3_out1_reg[30]\(12),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(17),
      I1 => \HDL_Counter3_out1_reg[30]\(18),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(16),
      I1 => \HDL_Counter3_out1_reg[30]\(15),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(13),
      I1 => \HDL_Counter3_out1_reg[30]\(14),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(11),
      I1 => \HDL_Counter3_out1_reg[30]\(12),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__1_n_0\,
      CO(3) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_CO_UNCONNECTED\(3),
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__2_n_0\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__1_n_0\,
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__2_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__2_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__2_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_n_3\,
      CYINIT => '0',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77__1_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78__1_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79__1_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80__1_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81__1_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(25),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(25),
      I1 => Q(24),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__1_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_3\,
      CYINIT => '0',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__1_n_0\,
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__1_n_0\,
      DI(1) => quad_correction_before_add_temp(26),
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__1_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__2_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__2_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__2_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_n_3\,
      CYINIT => '0',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84__1_n_0\,
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85__1_n_0\,
      DI(1) => quad_correction_before_add_temp(10),
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87__1_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88__1_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89__1_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90__1_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(15),
      I1 => quad_correction_before_add_temp(16),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(21),
      I1 => quad_correction_before_add_temp(22),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(19),
      I1 => quad_correction_before_add_temp(20),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(17),
      I1 => quad_correction_before_add_temp(18),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(16),
      I1 => quad_correction_before_add_temp(15),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__2_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__2_n_0\,
      DI(1) => '0',
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__2_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__2_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__2_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__2_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_n_3\,
      CYINIT => '1',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96__1_n_0\,
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97__1_n_0\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98__1_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99__1_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100__1_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101__1_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(9),
      I1 => \HDL_Counter3_out1_reg[30]\(10),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(7),
      I1 => \HDL_Counter3_out1_reg[30]\(8),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(6),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(3),
      I1 => \HDL_Counter3_out1_reg[30]\(4),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(9),
      I1 => \HDL_Counter3_out1_reg[30]\(10),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(7),
      I1 => \HDL_Counter3_out1_reg[30]\(8),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(6),
      I1 => \HDL_Counter3_out1_reg[30]\(5),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(3),
      I1 => \HDL_Counter3_out1_reg[30]\(4),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108__1_n_0\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109__1_n_0\,
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110__1_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111__1_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112__1_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113__1_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(17),
      I1 => Q(16),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(23),
      I1 => \HDL_Counter3_out1_reg[30]\(24),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_n_3\,
      CYINIT => '1',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115__1_n_0\,
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116__1_n_0\,
      DI(1) => '0',
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117__1_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118__1_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119__1_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120__1_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => quad_correction_before_add_temp(13),
      I1 => quad_correction_before_add_temp(14),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => quad_correction_before_add_temp(11),
      I1 => quad_correction_before_add_temp(12),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => quad_correction_before_add_temp(7),
      I1 => quad_correction_before_add_temp(8),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(13),
      I1 => quad_correction_before_add_temp(14),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(11),
      I1 => quad_correction_before_add_temp(12),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(22),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(9),
      I1 => quad_correction_before_add_temp(10),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(7),
      I1 => quad_correction_before_add_temp(8),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(1),
      I1 => \HDL_Counter3_out1_reg[30]\(2),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp(4),
      I1 => \HDL_Counter3_out1_reg[30]\(0),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp(2),
      I1 => quad_correction_before_sub_temp(3),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(1),
      I1 => \HDL_Counter3_out1_reg[30]\(2),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[30]\(19),
      I1 => \HDL_Counter3_out1_reg[30]\(20),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__2_n_0\
    );
\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\negate_reg_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => negate_reg_reg_reg_gate_n_0,
      Q => \negate_reg_reg_reg_n_0_[5]\
    );
negate_reg_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => negate_reg_reg_reg_gate_n_0
    );
\x1_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => '1',
      Q => x1_p(29)
    );
\x2_p[11]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[11]_i_2__3_n_0\
    );
\x2_p[11]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[11]_i_3__3_n_0\
    );
\x2_p[11]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[11]_i_4__3_n_0\
    );
\x2_p[11]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[11]_i_5__2_n_0\
    );
\x2_p[15]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[15]_i_2__3_n_0\
    );
\x2_p[15]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[15]_i_3__3_n_0\
    );
\x2_p[15]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[15]_i_4__2_n_0\
    );
\x2_p[15]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[15]_i_5__3_n_0\
    );
\x2_p[19]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[19]_i_2__3_n_0\
    );
\x2_p[19]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[19]_i_3__3_n_0\
    );
\x2_p[19]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[19]_i_4__2_n_0\
    );
\x2_p[19]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[19]_i_5__2_n_0\
    );
\x2_p[23]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[23]_i_2__2_n_0\
    );
\x2_p[23]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[23]_i_3__2_n_0\
    );
\x2_p[23]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[23]_i_4__2_n_0\
    );
\x2_p[23]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[23]_i_5__2_n_0\
    );
\x2_p[27]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[27]_i_2__2_n_0\
    );
\x2_p[27]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[27]_i_3__2_n_0\
    );
\x2_p[27]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[27]_i_4__2_n_0\
    );
\x2_p[27]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[27]_i_5__2_n_0\
    );
\x2_p[31]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[31]_i_2__2_n_0\
    );
\x2_p[31]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[31]_i_3__2_n_0\
    );
\x2_p[31]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[31]_i_4__2_n_0\
    );
\x2_p[31]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[31]_i_5__2_n_0\
    );
\x2_p[3]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \x2_p[3]_i_2__3_n_0\
    );
\x2_p[3]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[3]_i_3__3_n_0\
    );
\x2_p[3]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[3]_i_4__3_n_0\
    );
\x2_p[3]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[3]_i_5__3_n_0\
    );
\x2_p[3]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[3]_i_6__3_n_0\
    );
\x2_p[7]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[7]_i_2__2_n_0\
    );
\x2_p[7]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[7]_i_3__3_n_0\
    );
\x2_p[7]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[7]_i_4__3_n_0\
    );
\x2_p[7]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[7]_i_5__3_n_0\
    );
\x2_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[3]_i_1__3_n_7\,
      Q => \x2_p_reg_n_0_[0]\
    );
\x2_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[11]_i_1__3_n_5\,
      Q => \x2_p_reg_n_0_[10]\
    );
\x2_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[11]_i_1__3_n_4\,
      Q => \x2_p_reg_n_0_[11]\
    );
\x2_p_reg[11]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[7]_i_1__3_n_0\,
      CO(3) => \x2_p_reg[11]_i_1__3_n_0\,
      CO(2) => \x2_p_reg[11]_i_1__3_n_1\,
      CO(1) => \x2_p_reg[11]_i_1__3_n_2\,
      CO(0) => \x2_p_reg[11]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => x1_p(29),
      DI(1) => '0',
      DI(0) => x1_p(29),
      O(3) => \x2_p_reg[11]_i_1__3_n_4\,
      O(2) => \x2_p_reg[11]_i_1__3_n_5\,
      O(1) => \x2_p_reg[11]_i_1__3_n_6\,
      O(0) => \x2_p_reg[11]_i_1__3_n_7\,
      S(3) => \x2_p[11]_i_2__3_n_0\,
      S(2) => \x2_p[11]_i_3__3_n_0\,
      S(1) => \x2_p[11]_i_4__3_n_0\,
      S(0) => \x2_p[11]_i_5__2_n_0\
    );
\x2_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[15]_i_1__3_n_7\,
      Q => \x2_p_reg_n_0_[12]\
    );
\x2_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[15]_i_1__3_n_6\,
      Q => \x2_p_reg_n_0_[13]\
    );
\x2_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[15]_i_1__3_n_5\,
      Q => \x2_p_reg_n_0_[14]\
    );
\x2_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[15]_i_1__3_n_4\,
      Q => \x2_p_reg_n_0_[15]\
    );
\x2_p_reg[15]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[11]_i_1__3_n_0\,
      CO(3) => \x2_p_reg[15]_i_1__3_n_0\,
      CO(2) => \x2_p_reg[15]_i_1__3_n_1\,
      CO(1) => \x2_p_reg[15]_i_1__3_n_2\,
      CO(0) => \x2_p_reg[15]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => x1_p(29),
      DI(2) => '0',
      DI(1) => x1_p(29),
      DI(0) => x1_p(29),
      O(3) => \x2_p_reg[15]_i_1__3_n_4\,
      O(2) => \x2_p_reg[15]_i_1__3_n_5\,
      O(1) => \x2_p_reg[15]_i_1__3_n_6\,
      O(0) => \x2_p_reg[15]_i_1__3_n_7\,
      S(3) => \x2_p[15]_i_2__3_n_0\,
      S(2) => \x2_p[15]_i_3__3_n_0\,
      S(1) => \x2_p[15]_i_4__2_n_0\,
      S(0) => \x2_p[15]_i_5__3_n_0\
    );
\x2_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[19]_i_1__3_n_7\,
      Q => \x2_p_reg_n_0_[16]\
    );
\x2_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[19]_i_1__3_n_6\,
      Q => \x2_p_reg_n_0_[17]\
    );
\x2_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[19]_i_1__3_n_5\,
      Q => \x2_p_reg_n_0_[18]\
    );
\x2_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[19]_i_1__3_n_4\,
      Q => \x2_p_reg_n_0_[19]\
    );
\x2_p_reg[19]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[15]_i_1__3_n_0\,
      CO(3) => \x2_p_reg[19]_i_1__3_n_0\,
      CO(2) => \x2_p_reg[19]_i_1__3_n_1\,
      CO(1) => \x2_p_reg[19]_i_1__3_n_2\,
      CO(0) => \x2_p_reg[19]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => x1_p(29),
      DI(0) => x1_p(29),
      O(3) => \x2_p_reg[19]_i_1__3_n_4\,
      O(2) => \x2_p_reg[19]_i_1__3_n_5\,
      O(1) => \x2_p_reg[19]_i_1__3_n_6\,
      O(0) => \x2_p_reg[19]_i_1__3_n_7\,
      S(3) => \x2_p[19]_i_2__3_n_0\,
      S(2) => \x2_p[19]_i_3__3_n_0\,
      S(1) => \x2_p[19]_i_4__2_n_0\,
      S(0) => \x2_p[19]_i_5__2_n_0\
    );
\x2_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[3]_i_1__3_n_6\,
      Q => \x2_p_reg_n_0_[1]\
    );
\x2_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[23]_i_1__2_n_7\,
      Q => \x2_p_reg_n_0_[20]\
    );
\x2_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[23]_i_1__2_n_6\,
      Q => \x2_p_reg_n_0_[21]\
    );
\x2_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[23]_i_1__2_n_5\,
      Q => \x2_p_reg_n_0_[22]\
    );
\x2_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[23]_i_1__2_n_4\,
      Q => \x2_p_reg_n_0_[23]\
    );
\x2_p_reg[23]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[19]_i_1__3_n_0\,
      CO(3) => \x2_p_reg[23]_i_1__2_n_0\,
      CO(2) => \x2_p_reg[23]_i_1__2_n_1\,
      CO(1) => \x2_p_reg[23]_i_1__2_n_2\,
      CO(0) => \x2_p_reg[23]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => x1_p(29),
      DI(2) => x1_p(29),
      DI(1) => x1_p(29),
      DI(0) => '0',
      O(3) => \x2_p_reg[23]_i_1__2_n_4\,
      O(2) => \x2_p_reg[23]_i_1__2_n_5\,
      O(1) => \x2_p_reg[23]_i_1__2_n_6\,
      O(0) => \x2_p_reg[23]_i_1__2_n_7\,
      S(3) => \x2_p[23]_i_2__2_n_0\,
      S(2) => \x2_p[23]_i_3__2_n_0\,
      S(1) => \x2_p[23]_i_4__2_n_0\,
      S(0) => \x2_p[23]_i_5__2_n_0\
    );
\x2_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[27]_i_1__2_n_7\,
      Q => \x2_p_reg_n_0_[24]\
    );
\x2_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[27]_i_1__2_n_6\,
      Q => \x2_p_reg_n_0_[25]\
    );
\x2_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[27]_i_1__2_n_5\,
      Q => \x2_p_reg_n_0_[26]\
    );
\x2_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[27]_i_1__2_n_4\,
      Q => \x2_p_reg_n_0_[27]\
    );
\x2_p_reg[27]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[23]_i_1__2_n_0\,
      CO(3) => \x2_p_reg[27]_i_1__2_n_0\,
      CO(2) => \x2_p_reg[27]_i_1__2_n_1\,
      CO(1) => \x2_p_reg[27]_i_1__2_n_2\,
      CO(0) => \x2_p_reg[27]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => x1_p(29),
      DI(1) => x1_p(29),
      DI(0) => '0',
      O(3) => \x2_p_reg[27]_i_1__2_n_4\,
      O(2) => \x2_p_reg[27]_i_1__2_n_5\,
      O(1) => \x2_p_reg[27]_i_1__2_n_6\,
      O(0) => \x2_p_reg[27]_i_1__2_n_7\,
      S(3) => \x2_p[27]_i_2__2_n_0\,
      S(2) => \x2_p[27]_i_3__2_n_0\,
      S(1) => \x2_p[27]_i_4__2_n_0\,
      S(0) => \x2_p[27]_i_5__2_n_0\
    );
\x2_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[31]_i_1__2_n_7\,
      Q => \x2_p_reg_n_0_[28]\
    );
\x2_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[31]_i_1__2_n_6\,
      Q => \x2_p_reg_n_0_[29]\
    );
\x2_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[3]_i_1__3_n_5\,
      Q => \x2_p_reg_n_0_[2]\
    );
\x2_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[31]_i_1__2_n_5\,
      Q => \x2_p_reg_n_0_[30]\
    );
\x2_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[31]_i_1__2_n_4\,
      Q => B0
    );
\x2_p_reg[31]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[27]_i_1__2_n_0\,
      CO(3) => \NLW_x2_p_reg[31]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \x2_p_reg[31]_i_1__2_n_1\,
      CO(1) => \x2_p_reg[31]_i_1__2_n_2\,
      CO(0) => \x2_p_reg[31]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => x1_p(29),
      DI(0) => '0',
      O(3) => \x2_p_reg[31]_i_1__2_n_4\,
      O(2) => \x2_p_reg[31]_i_1__2_n_5\,
      O(1) => \x2_p_reg[31]_i_1__2_n_6\,
      O(0) => \x2_p_reg[31]_i_1__2_n_7\,
      S(3) => \x2_p[31]_i_2__2_n_0\,
      S(2) => \x2_p[31]_i_3__2_n_0\,
      S(1) => \x2_p[31]_i_4__2_n_0\,
      S(0) => \x2_p[31]_i_5__2_n_0\
    );
\x2_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[3]_i_1__3_n_4\,
      Q => \x2_p_reg_n_0_[3]\
    );
\x2_p_reg[3]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x2_p_reg[3]_i_1__3_n_0\,
      CO(2) => \x2_p_reg[3]_i_1__3_n_1\,
      CO(1) => \x2_p_reg[3]_i_1__3_n_2\,
      CO(0) => \x2_p_reg[3]_i_1__3_n_3\,
      CYINIT => \x2_p[3]_i_2__3_n_0\,
      DI(3 downto 2) => B"00",
      DI(1) => x1_p(29),
      DI(0) => x1_p(29),
      O(3) => \x2_p_reg[3]_i_1__3_n_4\,
      O(2) => \x2_p_reg[3]_i_1__3_n_5\,
      O(1) => \x2_p_reg[3]_i_1__3_n_6\,
      O(0) => \x2_p_reg[3]_i_1__3_n_7\,
      S(3) => \x2_p[3]_i_3__3_n_0\,
      S(2) => \x2_p[3]_i_4__3_n_0\,
      S(1) => \x2_p[3]_i_5__3_n_0\,
      S(0) => \x2_p[3]_i_6__3_n_0\
    );
\x2_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[7]_i_1__3_n_7\,
      Q => \x2_p_reg_n_0_[4]\
    );
\x2_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[7]_i_1__3_n_6\,
      Q => \x2_p_reg_n_0_[5]\
    );
\x2_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[7]_i_1__3_n_5\,
      Q => \x2_p_reg_n_0_[6]\
    );
\x2_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[7]_i_1__3_n_4\,
      Q => \x2_p_reg_n_0_[7]\
    );
\x2_p_reg[7]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[3]_i_1__3_n_0\,
      CO(3) => \x2_p_reg[7]_i_1__3_n_0\,
      CO(2) => \x2_p_reg[7]_i_1__3_n_1\,
      CO(1) => \x2_p_reg[7]_i_1__3_n_2\,
      CO(0) => \x2_p_reg[7]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => x1_p(29),
      DI(2 downto 0) => B"000",
      O(3) => \x2_p_reg[7]_i_1__3_n_4\,
      O(2) => \x2_p_reg[7]_i_1__3_n_5\,
      O(1) => \x2_p_reg[7]_i_1__3_n_6\,
      O(0) => \x2_p_reg[7]_i_1__3_n_7\,
      S(3) => \x2_p[7]_i_2__2_n_0\,
      S(2) => \x2_p[7]_i_3__3_n_0\,
      S(1) => \x2_p[7]_i_4__3_n_0\,
      S(0) => \x2_p[7]_i_5__3_n_0\
    );
\x2_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[11]_i_1__3_n_7\,
      Q => \x2_p_reg_n_0_[8]\
    );
\x2_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[11]_i_1__3_n_6\,
      Q => \x2_p_reg_n_0_[9]\
    );
\x3_p[11]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[11]\,
      I1 => y2_p(13),
      I2 => z2_p(31),
      O => \x3_p[11]_i_2__3_n_0\
    );
\x3_p[11]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[10]\,
      I1 => y2_p(12),
      I2 => z2_p(31),
      O => \x3_p[11]_i_3__3_n_0\
    );
\x3_p[11]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[9]\,
      I1 => y2_p(11),
      I2 => z2_p(31),
      O => \x3_p[11]_i_4__3_n_0\
    );
\x3_p[11]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[8]\,
      I1 => y2_p(10),
      I2 => z2_p(31),
      O => \x3_p[11]_i_5__3_n_0\
    );
\x3_p[15]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[15]\,
      I1 => y2_p(17),
      I2 => z2_p(31),
      O => \x3_p[15]_i_2__3_n_0\
    );
\x3_p[15]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[14]\,
      I1 => y2_p(16),
      I2 => z2_p(31),
      O => \x3_p[15]_i_3__3_n_0\
    );
\x3_p[15]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[13]\,
      I1 => y2_p(15),
      I2 => z2_p(31),
      O => \x3_p[15]_i_4__3_n_0\
    );
\x3_p[15]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[12]\,
      I1 => y2_p(14),
      I2 => z2_p(31),
      O => \x3_p[15]_i_5__3_n_0\
    );
\x3_p[19]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[19]\,
      I1 => y2_p(21),
      I2 => z2_p(31),
      O => \x3_p[19]_i_2__3_n_0\
    );
\x3_p[19]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[18]\,
      I1 => y2_p(20),
      I2 => z2_p(31),
      O => \x3_p[19]_i_3__3_n_0\
    );
\x3_p[19]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[17]\,
      I1 => y2_p(19),
      I2 => z2_p(31),
      O => \x3_p[19]_i_4__3_n_0\
    );
\x3_p[19]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[16]\,
      I1 => y2_p(18),
      I2 => z2_p(31),
      O => \x3_p[19]_i_5__3_n_0\
    );
\x3_p[23]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[23]\,
      I1 => y2_p(25),
      I2 => z2_p(31),
      O => \x3_p[23]_i_2__2_n_0\
    );
\x3_p[23]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[22]\,
      I1 => y2_p(24),
      I2 => z2_p(31),
      O => \x3_p[23]_i_3__2_n_0\
    );
\x3_p[23]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[21]\,
      I1 => y2_p(23),
      I2 => z2_p(31),
      O => \x3_p[23]_i_4__2_n_0\
    );
\x3_p[23]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[20]\,
      I1 => y2_p(22),
      I2 => z2_p(31),
      O => \x3_p[23]_i_5__2_n_0\
    );
\x3_p[27]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[27]\,
      I1 => y2_p(29),
      I2 => z2_p(31),
      O => \x3_p[27]_i_2__2_n_0\
    );
\x3_p[27]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[26]\,
      I1 => y2_p(28),
      I2 => z2_p(31),
      O => \x3_p[27]_i_3__2_n_0\
    );
\x3_p[27]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[25]\,
      I1 => y2_p(27),
      I2 => z2_p(31),
      O => \x3_p[27]_i_4__2_n_0\
    );
\x3_p[27]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[24]\,
      I1 => y2_p(26),
      I2 => z2_p(31),
      O => \x3_p[27]_i_5__2_n_0\
    );
\x3_p[31]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => B0,
      I1 => y2_p(31),
      I2 => z2_p(31),
      O => \x3_p[31]_i_2__2_n_0\
    );
\x3_p[31]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[30]\,
      I1 => y2_p(31),
      I2 => z2_p(31),
      O => \x3_p[31]_i_3__2_n_0\
    );
\x3_p[31]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[29]\,
      I1 => y2_p(31),
      I2 => z2_p(31),
      O => \x3_p[31]_i_4__2_n_0\
    );
\x3_p[31]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[28]\,
      I1 => y2_p(30),
      I2 => z2_p(31),
      O => \x3_p[31]_i_5__2_n_0\
    );
\x3_p[3]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \x3_p[3]_i_2__3_n_0\
    );
\x3_p[3]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[3]\,
      I1 => y2_p(5),
      I2 => z2_p(31),
      O => \x3_p[3]_i_3__3_n_0\
    );
\x3_p[3]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[2]\,
      I1 => y2_p(4),
      I2 => z2_p(31),
      O => \x3_p[3]_i_4__3_n_0\
    );
\x3_p[3]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[1]\,
      I1 => y2_p(3),
      I2 => z2_p(31),
      O => \x3_p[3]_i_5__3_n_0\
    );
\x3_p[3]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[0]\,
      I1 => y2_p(2),
      I2 => z2_p(31),
      O => \x3_p[3]_i_6__3_n_0\
    );
\x3_p[7]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[7]\,
      I1 => y2_p(9),
      I2 => z2_p(31),
      O => \x3_p[7]_i_2__3_n_0\
    );
\x3_p[7]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[6]\,
      I1 => y2_p(8),
      I2 => z2_p(31),
      O => \x3_p[7]_i_3__3_n_0\
    );
\x3_p[7]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[5]\,
      I1 => y2_p(7),
      I2 => z2_p(31),
      O => \x3_p[7]_i_4__3_n_0\
    );
\x3_p[7]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[4]\,
      I1 => y2_p(6),
      I2 => z2_p(31),
      O => \x3_p[7]_i_5__3_n_0\
    );
\x3_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[3]_i_1__3_n_7\,
      Q => x3_p(0)
    );
\x3_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[11]_i_1__3_n_5\,
      Q => x3_p(10)
    );
\x3_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[11]_i_1__3_n_4\,
      Q => x3_p(11)
    );
\x3_p_reg[11]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[7]_i_1__3_n_0\,
      CO(3) => \x3_p_reg[11]_i_1__3_n_0\,
      CO(2) => \x3_p_reg[11]_i_1__3_n_1\,
      CO(1) => \x3_p_reg[11]_i_1__3_n_2\,
      CO(0) => \x3_p_reg[11]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[11]\,
      DI(2) => \x2_p_reg_n_0_[10]\,
      DI(1) => \x2_p_reg_n_0_[9]\,
      DI(0) => \x2_p_reg_n_0_[8]\,
      O(3) => \x3_p_reg[11]_i_1__3_n_4\,
      O(2) => \x3_p_reg[11]_i_1__3_n_5\,
      O(1) => \x3_p_reg[11]_i_1__3_n_6\,
      O(0) => \x3_p_reg[11]_i_1__3_n_7\,
      S(3) => \x3_p[11]_i_2__3_n_0\,
      S(2) => \x3_p[11]_i_3__3_n_0\,
      S(1) => \x3_p[11]_i_4__3_n_0\,
      S(0) => \x3_p[11]_i_5__3_n_0\
    );
\x3_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[15]_i_1__3_n_7\,
      Q => x3_p(12)
    );
\x3_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[15]_i_1__3_n_6\,
      Q => x3_p(13)
    );
\x3_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[15]_i_1__3_n_5\,
      Q => x3_p(14)
    );
\x3_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[15]_i_1__3_n_4\,
      Q => x3_p(15)
    );
\x3_p_reg[15]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[11]_i_1__3_n_0\,
      CO(3) => \x3_p_reg[15]_i_1__3_n_0\,
      CO(2) => \x3_p_reg[15]_i_1__3_n_1\,
      CO(1) => \x3_p_reg[15]_i_1__3_n_2\,
      CO(0) => \x3_p_reg[15]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[15]\,
      DI(2) => \x2_p_reg_n_0_[14]\,
      DI(1) => \x2_p_reg_n_0_[13]\,
      DI(0) => \x2_p_reg_n_0_[12]\,
      O(3) => \x3_p_reg[15]_i_1__3_n_4\,
      O(2) => \x3_p_reg[15]_i_1__3_n_5\,
      O(1) => \x3_p_reg[15]_i_1__3_n_6\,
      O(0) => \x3_p_reg[15]_i_1__3_n_7\,
      S(3) => \x3_p[15]_i_2__3_n_0\,
      S(2) => \x3_p[15]_i_3__3_n_0\,
      S(1) => \x3_p[15]_i_4__3_n_0\,
      S(0) => \x3_p[15]_i_5__3_n_0\
    );
\x3_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[19]_i_1__3_n_7\,
      Q => x3_p(16)
    );
\x3_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[19]_i_1__3_n_6\,
      Q => x3_p(17)
    );
\x3_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[19]_i_1__3_n_5\,
      Q => x3_p(18)
    );
\x3_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[19]_i_1__3_n_4\,
      Q => x3_p(19)
    );
\x3_p_reg[19]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[15]_i_1__3_n_0\,
      CO(3) => \x3_p_reg[19]_i_1__3_n_0\,
      CO(2) => \x3_p_reg[19]_i_1__3_n_1\,
      CO(1) => \x3_p_reg[19]_i_1__3_n_2\,
      CO(0) => \x3_p_reg[19]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[19]\,
      DI(2) => \x2_p_reg_n_0_[18]\,
      DI(1) => \x2_p_reg_n_0_[17]\,
      DI(0) => \x2_p_reg_n_0_[16]\,
      O(3) => \x3_p_reg[19]_i_1__3_n_4\,
      O(2) => \x3_p_reg[19]_i_1__3_n_5\,
      O(1) => \x3_p_reg[19]_i_1__3_n_6\,
      O(0) => \x3_p_reg[19]_i_1__3_n_7\,
      S(3) => \x3_p[19]_i_2__3_n_0\,
      S(2) => \x3_p[19]_i_3__3_n_0\,
      S(1) => \x3_p[19]_i_4__3_n_0\,
      S(0) => \x3_p[19]_i_5__3_n_0\
    );
\x3_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[3]_i_1__3_n_6\,
      Q => x3_p(1)
    );
\x3_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[23]_i_1__2_n_7\,
      Q => x3_p(20)
    );
\x3_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[23]_i_1__2_n_6\,
      Q => x3_p(21)
    );
\x3_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[23]_i_1__2_n_5\,
      Q => x3_p(22)
    );
\x3_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[23]_i_1__2_n_4\,
      Q => x3_p(23)
    );
\x3_p_reg[23]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[19]_i_1__3_n_0\,
      CO(3) => \x3_p_reg[23]_i_1__2_n_0\,
      CO(2) => \x3_p_reg[23]_i_1__2_n_1\,
      CO(1) => \x3_p_reg[23]_i_1__2_n_2\,
      CO(0) => \x3_p_reg[23]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[23]\,
      DI(2) => \x2_p_reg_n_0_[22]\,
      DI(1) => \x2_p_reg_n_0_[21]\,
      DI(0) => \x2_p_reg_n_0_[20]\,
      O(3) => \x3_p_reg[23]_i_1__2_n_4\,
      O(2) => \x3_p_reg[23]_i_1__2_n_5\,
      O(1) => \x3_p_reg[23]_i_1__2_n_6\,
      O(0) => \x3_p_reg[23]_i_1__2_n_7\,
      S(3) => \x3_p[23]_i_2__2_n_0\,
      S(2) => \x3_p[23]_i_3__2_n_0\,
      S(1) => \x3_p[23]_i_4__2_n_0\,
      S(0) => \x3_p[23]_i_5__2_n_0\
    );
\x3_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[27]_i_1__2_n_7\,
      Q => x3_p(24)
    );
\x3_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[27]_i_1__2_n_6\,
      Q => x3_p(25)
    );
\x3_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[27]_i_1__2_n_5\,
      Q => x3_p(26)
    );
\x3_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[27]_i_1__2_n_4\,
      Q => x3_p(27)
    );
\x3_p_reg[27]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[23]_i_1__2_n_0\,
      CO(3) => \x3_p_reg[27]_i_1__2_n_0\,
      CO(2) => \x3_p_reg[27]_i_1__2_n_1\,
      CO(1) => \x3_p_reg[27]_i_1__2_n_2\,
      CO(0) => \x3_p_reg[27]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[27]\,
      DI(2) => \x2_p_reg_n_0_[26]\,
      DI(1) => \x2_p_reg_n_0_[25]\,
      DI(0) => \x2_p_reg_n_0_[24]\,
      O(3) => \x3_p_reg[27]_i_1__2_n_4\,
      O(2) => \x3_p_reg[27]_i_1__2_n_5\,
      O(1) => \x3_p_reg[27]_i_1__2_n_6\,
      O(0) => \x3_p_reg[27]_i_1__2_n_7\,
      S(3) => \x3_p[27]_i_2__2_n_0\,
      S(2) => \x3_p[27]_i_3__2_n_0\,
      S(1) => \x3_p[27]_i_4__2_n_0\,
      S(0) => \x3_p[27]_i_5__2_n_0\
    );
\x3_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[31]_i_1__2_n_7\,
      Q => x3_p(28)
    );
\x3_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[31]_i_1__2_n_6\,
      Q => x3_p(29)
    );
\x3_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[3]_i_1__3_n_5\,
      Q => x3_p(2)
    );
\x3_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[31]_i_1__2_n_5\,
      Q => x3_p(30)
    );
\x3_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[31]_i_1__2_n_4\,
      Q => x3_p(31)
    );
\x3_p_reg[31]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[27]_i_1__2_n_0\,
      CO(3) => \NLW_x3_p_reg[31]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \x3_p_reg[31]_i_1__2_n_1\,
      CO(1) => \x3_p_reg[31]_i_1__2_n_2\,
      CO(0) => \x3_p_reg[31]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \x2_p_reg_n_0_[30]\,
      DI(1) => \x2_p_reg_n_0_[29]\,
      DI(0) => \x2_p_reg_n_0_[28]\,
      O(3) => \x3_p_reg[31]_i_1__2_n_4\,
      O(2) => \x3_p_reg[31]_i_1__2_n_5\,
      O(1) => \x3_p_reg[31]_i_1__2_n_6\,
      O(0) => \x3_p_reg[31]_i_1__2_n_7\,
      S(3) => \x3_p[31]_i_2__2_n_0\,
      S(2) => \x3_p[31]_i_3__2_n_0\,
      S(1) => \x3_p[31]_i_4__2_n_0\,
      S(0) => \x3_p[31]_i_5__2_n_0\
    );
\x3_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[3]_i_1__3_n_4\,
      Q => x3_p(3)
    );
\x3_p_reg[3]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x3_p_reg[3]_i_1__3_n_0\,
      CO(2) => \x3_p_reg[3]_i_1__3_n_1\,
      CO(1) => \x3_p_reg[3]_i_1__3_n_2\,
      CO(0) => \x3_p_reg[3]_i_1__3_n_3\,
      CYINIT => \x3_p[3]_i_2__3_n_0\,
      DI(3) => \x2_p_reg_n_0_[3]\,
      DI(2) => \x2_p_reg_n_0_[2]\,
      DI(1) => \x2_p_reg_n_0_[1]\,
      DI(0) => \x2_p_reg_n_0_[0]\,
      O(3) => \x3_p_reg[3]_i_1__3_n_4\,
      O(2) => \x3_p_reg[3]_i_1__3_n_5\,
      O(1) => \x3_p_reg[3]_i_1__3_n_6\,
      O(0) => \x3_p_reg[3]_i_1__3_n_7\,
      S(3) => \x3_p[3]_i_3__3_n_0\,
      S(2) => \x3_p[3]_i_4__3_n_0\,
      S(1) => \x3_p[3]_i_5__3_n_0\,
      S(0) => \x3_p[3]_i_6__3_n_0\
    );
\x3_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[7]_i_1__3_n_7\,
      Q => x3_p(4)
    );
\x3_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[7]_i_1__3_n_6\,
      Q => x3_p(5)
    );
\x3_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[7]_i_1__3_n_5\,
      Q => x3_p(6)
    );
\x3_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[7]_i_1__3_n_4\,
      Q => x3_p(7)
    );
\x3_p_reg[7]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[3]_i_1__3_n_0\,
      CO(3) => \x3_p_reg[7]_i_1__3_n_0\,
      CO(2) => \x3_p_reg[7]_i_1__3_n_1\,
      CO(1) => \x3_p_reg[7]_i_1__3_n_2\,
      CO(0) => \x3_p_reg[7]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[7]\,
      DI(2) => \x2_p_reg_n_0_[6]\,
      DI(1) => \x2_p_reg_n_0_[5]\,
      DI(0) => \x2_p_reg_n_0_[4]\,
      O(3) => \x3_p_reg[7]_i_1__3_n_4\,
      O(2) => \x3_p_reg[7]_i_1__3_n_5\,
      O(1) => \x3_p_reg[7]_i_1__3_n_6\,
      O(0) => \x3_p_reg[7]_i_1__3_n_7\,
      S(3) => \x3_p[7]_i_2__3_n_0\,
      S(2) => \x3_p[7]_i_3__3_n_0\,
      S(1) => \x3_p[7]_i_4__3_n_0\,
      S(0) => \x3_p[7]_i_5__3_n_0\
    );
\x3_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[11]_i_1__3_n_7\,
      Q => x3_p(8)
    );
\x3_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[11]_i_1__3_n_6\,
      Q => x3_p(9)
    );
\x4_p[11]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(11),
      I1 => y3_p(14),
      I2 => z3_p(31),
      O => \x4_p[11]_i_2__3_n_0\
    );
\x4_p[11]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(10),
      I1 => y3_p(13),
      I2 => z3_p(31),
      O => \x4_p[11]_i_3__3_n_0\
    );
\x4_p[11]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(9),
      I1 => y3_p(12),
      I2 => z3_p(31),
      O => \x4_p[11]_i_4__3_n_0\
    );
\x4_p[11]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(8),
      I1 => y3_p(11),
      I2 => z3_p(31),
      O => \x4_p[11]_i_5__3_n_0\
    );
\x4_p[15]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(15),
      I1 => y3_p(18),
      I2 => z3_p(31),
      O => \x4_p[15]_i_2__3_n_0\
    );
\x4_p[15]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(14),
      I1 => y3_p(17),
      I2 => z3_p(31),
      O => \x4_p[15]_i_3__3_n_0\
    );
\x4_p[15]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(13),
      I1 => y3_p(16),
      I2 => z3_p(31),
      O => \x4_p[15]_i_4__3_n_0\
    );
\x4_p[15]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(12),
      I1 => y3_p(15),
      I2 => z3_p(31),
      O => \x4_p[15]_i_5__3_n_0\
    );
\x4_p[19]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(19),
      I1 => y3_p(22),
      I2 => z3_p(31),
      O => \x4_p[19]_i_2__3_n_0\
    );
\x4_p[19]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(18),
      I1 => y3_p(21),
      I2 => z3_p(31),
      O => \x4_p[19]_i_3__3_n_0\
    );
\x4_p[19]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(17),
      I1 => y3_p(20),
      I2 => z3_p(31),
      O => \x4_p[19]_i_4__3_n_0\
    );
\x4_p[19]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(16),
      I1 => y3_p(19),
      I2 => z3_p(31),
      O => \x4_p[19]_i_5__3_n_0\
    );
\x4_p[23]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(23),
      I1 => y3_p(26),
      I2 => z3_p(31),
      O => \x4_p[23]_i_2__2_n_0\
    );
\x4_p[23]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(22),
      I1 => y3_p(25),
      I2 => z3_p(31),
      O => \x4_p[23]_i_3__2_n_0\
    );
\x4_p[23]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(21),
      I1 => y3_p(24),
      I2 => z3_p(31),
      O => \x4_p[23]_i_4__2_n_0\
    );
\x4_p[23]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(20),
      I1 => y3_p(23),
      I2 => z3_p(31),
      O => \x4_p[23]_i_5__2_n_0\
    );
\x4_p[27]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(27),
      I1 => y3_p(30),
      I2 => z3_p(31),
      O => \x4_p[27]_i_2__2_n_0\
    );
\x4_p[27]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(26),
      I1 => y3_p(29),
      I2 => z3_p(31),
      O => \x4_p[27]_i_3__2_n_0\
    );
\x4_p[27]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(25),
      I1 => y3_p(28),
      I2 => z3_p(31),
      O => \x4_p[27]_i_4__2_n_0\
    );
\x4_p[27]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(24),
      I1 => y3_p(27),
      I2 => z3_p(31),
      O => \x4_p[27]_i_5__2_n_0\
    );
\x4_p[31]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(31),
      I1 => y3_p(31),
      I2 => z3_p(31),
      O => \x4_p[31]_i_2__2_n_0\
    );
\x4_p[31]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(30),
      I1 => y3_p(31),
      I2 => z3_p(31),
      O => \x4_p[31]_i_3__2_n_0\
    );
\x4_p[31]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(29),
      I1 => y3_p(31),
      I2 => z3_p(31),
      O => \x4_p[31]_i_4__2_n_0\
    );
\x4_p[31]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(28),
      I1 => y3_p(31),
      I2 => z3_p(31),
      O => \x4_p[31]_i_5__2_n_0\
    );
\x4_p[7]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(1),
      I1 => y3_p(4),
      I2 => z3_p(31),
      O => \x4_p[7]_i_10__3_n_0\
    );
\x4_p[7]_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(0),
      I1 => y3_p(3),
      I2 => z3_p(31),
      O => \x4_p[7]_i_11__3_n_0\
    );
\x4_p[7]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(7),
      I1 => y3_p(10),
      I2 => z3_p(31),
      O => \x4_p[7]_i_3__3_n_0\
    );
\x4_p[7]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(6),
      I1 => y3_p(9),
      I2 => z3_p(31),
      O => \x4_p[7]_i_4__3_n_0\
    );
\x4_p[7]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(5),
      I1 => y3_p(8),
      I2 => z3_p(31),
      O => \x4_p[7]_i_5__3_n_0\
    );
\x4_p[7]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(4),
      I1 => y3_p(7),
      I2 => z3_p(31),
      O => \x4_p[7]_i_6__3_n_0\
    );
\x4_p[7]_i_7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \x4_p[7]_i_7__3_n_0\
    );
\x4_p[7]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(3),
      I1 => y3_p(6),
      I2 => z3_p(31),
      O => \x4_p[7]_i_8__3_n_0\
    );
\x4_p[7]_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(2),
      I1 => y3_p(5),
      I2 => z3_p(31),
      O => \x4_p[7]_i_9__3_n_0\
    );
\x4_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[11]_i_1__3_n_5\,
      Q => x4_p(10)
    );
\x4_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[11]_i_1__3_n_4\,
      Q => x4_p(11)
    );
\x4_p_reg[11]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[7]_i_1__3_n_0\,
      CO(3) => \x4_p_reg[11]_i_1__3_n_0\,
      CO(2) => \x4_p_reg[11]_i_1__3_n_1\,
      CO(1) => \x4_p_reg[11]_i_1__3_n_2\,
      CO(0) => \x4_p_reg[11]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(11 downto 8),
      O(3) => \x4_p_reg[11]_i_1__3_n_4\,
      O(2) => \x4_p_reg[11]_i_1__3_n_5\,
      O(1) => \x4_p_reg[11]_i_1__3_n_6\,
      O(0) => \x4_p_reg[11]_i_1__3_n_7\,
      S(3) => \x4_p[11]_i_2__3_n_0\,
      S(2) => \x4_p[11]_i_3__3_n_0\,
      S(1) => \x4_p[11]_i_4__3_n_0\,
      S(0) => \x4_p[11]_i_5__3_n_0\
    );
\x4_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[15]_i_1__3_n_7\,
      Q => x4_p(12)
    );
\x4_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[15]_i_1__3_n_6\,
      Q => x4_p(13)
    );
\x4_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[15]_i_1__3_n_5\,
      Q => x4_p(14)
    );
\x4_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[15]_i_1__3_n_4\,
      Q => x4_p(15)
    );
\x4_p_reg[15]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[11]_i_1__3_n_0\,
      CO(3) => \x4_p_reg[15]_i_1__3_n_0\,
      CO(2) => \x4_p_reg[15]_i_1__3_n_1\,
      CO(1) => \x4_p_reg[15]_i_1__3_n_2\,
      CO(0) => \x4_p_reg[15]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(15 downto 12),
      O(3) => \x4_p_reg[15]_i_1__3_n_4\,
      O(2) => \x4_p_reg[15]_i_1__3_n_5\,
      O(1) => \x4_p_reg[15]_i_1__3_n_6\,
      O(0) => \x4_p_reg[15]_i_1__3_n_7\,
      S(3) => \x4_p[15]_i_2__3_n_0\,
      S(2) => \x4_p[15]_i_3__3_n_0\,
      S(1) => \x4_p[15]_i_4__3_n_0\,
      S(0) => \x4_p[15]_i_5__3_n_0\
    );
\x4_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[19]_i_1__3_n_7\,
      Q => x4_p(16)
    );
\x4_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[19]_i_1__3_n_6\,
      Q => x4_p(17)
    );
\x4_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[19]_i_1__3_n_5\,
      Q => x4_p(18)
    );
\x4_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[19]_i_1__3_n_4\,
      Q => x4_p(19)
    );
\x4_p_reg[19]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[15]_i_1__3_n_0\,
      CO(3) => \x4_p_reg[19]_i_1__3_n_0\,
      CO(2) => \x4_p_reg[19]_i_1__3_n_1\,
      CO(1) => \x4_p_reg[19]_i_1__3_n_2\,
      CO(0) => \x4_p_reg[19]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(19 downto 16),
      O(3) => \x4_p_reg[19]_i_1__3_n_4\,
      O(2) => \x4_p_reg[19]_i_1__3_n_5\,
      O(1) => \x4_p_reg[19]_i_1__3_n_6\,
      O(0) => \x4_p_reg[19]_i_1__3_n_7\,
      S(3) => \x4_p[19]_i_2__3_n_0\,
      S(2) => \x4_p[19]_i_3__3_n_0\,
      S(1) => \x4_p[19]_i_4__3_n_0\,
      S(0) => \x4_p[19]_i_5__3_n_0\
    );
\x4_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[23]_i_1__2_n_7\,
      Q => x4_p(20)
    );
\x4_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[23]_i_1__2_n_6\,
      Q => x4_p(21)
    );
\x4_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[23]_i_1__2_n_5\,
      Q => x4_p(22)
    );
\x4_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[23]_i_1__2_n_4\,
      Q => x4_p(23)
    );
\x4_p_reg[23]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[19]_i_1__3_n_0\,
      CO(3) => \x4_p_reg[23]_i_1__2_n_0\,
      CO(2) => \x4_p_reg[23]_i_1__2_n_1\,
      CO(1) => \x4_p_reg[23]_i_1__2_n_2\,
      CO(0) => \x4_p_reg[23]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(23 downto 20),
      O(3) => \x4_p_reg[23]_i_1__2_n_4\,
      O(2) => \x4_p_reg[23]_i_1__2_n_5\,
      O(1) => \x4_p_reg[23]_i_1__2_n_6\,
      O(0) => \x4_p_reg[23]_i_1__2_n_7\,
      S(3) => \x4_p[23]_i_2__2_n_0\,
      S(2) => \x4_p[23]_i_3__2_n_0\,
      S(1) => \x4_p[23]_i_4__2_n_0\,
      S(0) => \x4_p[23]_i_5__2_n_0\
    );
\x4_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[27]_i_1__2_n_7\,
      Q => x4_p(24)
    );
\x4_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[27]_i_1__2_n_6\,
      Q => x4_p(25)
    );
\x4_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[27]_i_1__2_n_5\,
      Q => x4_p(26)
    );
\x4_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[27]_i_1__2_n_4\,
      Q => x4_p(27)
    );
\x4_p_reg[27]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[23]_i_1__2_n_0\,
      CO(3) => \x4_p_reg[27]_i_1__2_n_0\,
      CO(2) => \x4_p_reg[27]_i_1__2_n_1\,
      CO(1) => \x4_p_reg[27]_i_1__2_n_2\,
      CO(0) => \x4_p_reg[27]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(27 downto 24),
      O(3) => \x4_p_reg[27]_i_1__2_n_4\,
      O(2) => \x4_p_reg[27]_i_1__2_n_5\,
      O(1) => \x4_p_reg[27]_i_1__2_n_6\,
      O(0) => \x4_p_reg[27]_i_1__2_n_7\,
      S(3) => \x4_p[27]_i_2__2_n_0\,
      S(2) => \x4_p[27]_i_3__2_n_0\,
      S(1) => \x4_p[27]_i_4__2_n_0\,
      S(0) => \x4_p[27]_i_5__2_n_0\
    );
\x4_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[31]_i_1__2_n_7\,
      Q => x4_p(28)
    );
\x4_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[31]_i_1__2_n_6\,
      Q => x4_p(29)
    );
\x4_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[31]_i_1__2_n_5\,
      Q => x4_p(30)
    );
\x4_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[31]_i_1__2_n_4\,
      Q => x4_p(31)
    );
\x4_p_reg[31]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[27]_i_1__2_n_0\,
      CO(3) => \NLW_x4_p_reg[31]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \x4_p_reg[31]_i_1__2_n_1\,
      CO(1) => \x4_p_reg[31]_i_1__2_n_2\,
      CO(0) => \x4_p_reg[31]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => x3_p(30 downto 28),
      O(3) => \x4_p_reg[31]_i_1__2_n_4\,
      O(2) => \x4_p_reg[31]_i_1__2_n_5\,
      O(1) => \x4_p_reg[31]_i_1__2_n_6\,
      O(0) => \x4_p_reg[31]_i_1__2_n_7\,
      S(3) => \x4_p[31]_i_2__2_n_0\,
      S(2) => \x4_p[31]_i_3__2_n_0\,
      S(1) => \x4_p[31]_i_4__2_n_0\,
      S(0) => \x4_p[31]_i_5__2_n_0\
    );
\x4_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[7]_i_1__3_n_7\,
      Q => x4_p(4)
    );
\x4_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[7]_i_1__3_n_6\,
      Q => x4_p(5)
    );
\x4_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[7]_i_1__3_n_5\,
      Q => x4_p(6)
    );
\x4_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[7]_i_1__3_n_4\,
      Q => x4_p(7)
    );
\x4_p_reg[7]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[7]_i_2__3_n_0\,
      CO(3) => \x4_p_reg[7]_i_1__3_n_0\,
      CO(2) => \x4_p_reg[7]_i_1__3_n_1\,
      CO(1) => \x4_p_reg[7]_i_1__3_n_2\,
      CO(0) => \x4_p_reg[7]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(7 downto 4),
      O(3) => \x4_p_reg[7]_i_1__3_n_4\,
      O(2) => \x4_p_reg[7]_i_1__3_n_5\,
      O(1) => \x4_p_reg[7]_i_1__3_n_6\,
      O(0) => \x4_p_reg[7]_i_1__3_n_7\,
      S(3) => \x4_p[7]_i_3__3_n_0\,
      S(2) => \x4_p[7]_i_4__3_n_0\,
      S(1) => \x4_p[7]_i_5__3_n_0\,
      S(0) => \x4_p[7]_i_6__3_n_0\
    );
\x4_p_reg[7]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x4_p_reg[7]_i_2__3_n_0\,
      CO(2) => \x4_p_reg[7]_i_2__3_n_1\,
      CO(1) => \x4_p_reg[7]_i_2__3_n_2\,
      CO(0) => \x4_p_reg[7]_i_2__3_n_3\,
      CYINIT => \x4_p[7]_i_7__3_n_0\,
      DI(3 downto 0) => x3_p(3 downto 0),
      O(3 downto 0) => \NLW_x4_p_reg[7]_i_2__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \x4_p[7]_i_8__3_n_0\,
      S(2) => \x4_p[7]_i_9__3_n_0\,
      S(1) => \x4_p[7]_i_10__3_n_0\,
      S(0) => \x4_p[7]_i_11__3_n_0\
    );
\x4_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[11]_i_1__3_n_7\,
      Q => x4_p(8)
    );
\x4_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[11]_i_1__3_n_6\,
      Q => x4_p(9)
    );
\y1_p[29]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(31),
      O => \y1_p[29]_i_1__2_n_0\
    );
\y1_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \y1_p[29]_i_1__2_n_0\,
      Q => y1_p(29)
    );
\y1_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0_p(31),
      Q => y1_p(31)
    );
\y2_p[10]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[10]_i_2__2_n_0\
    );
\y2_p[10]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[10]_i_3__2_n_0\
    );
\y2_p[10]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[10]_i_4__2_n_0\
    );
\y2_p[10]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[10]_i_5__2_n_0\
    );
\y2_p[14]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[14]_i_2__2_n_0\
    );
\y2_p[14]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[14]_i_3__2_n_0\
    );
\y2_p[14]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[14]_i_4__2_n_0\
    );
\y2_p[14]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[14]_i_5__2_n_0\
    );
\y2_p[18]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[18]_i_2__2_n_0\
    );
\y2_p[18]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[18]_i_3__2_n_0\
    );
\y2_p[18]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[18]_i_4__2_n_0\
    );
\y2_p[18]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[18]_i_5__2_n_0\
    );
\y2_p[22]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[22]_i_2__2_n_0\
    );
\y2_p[22]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[22]_i_3__2_n_0\
    );
\y2_p[22]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[22]_i_4__2_n_0\
    );
\y2_p[22]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[22]_i_5__2_n_0\
    );
\y2_p[26]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[26]_i_2__2_n_0\
    );
\y2_p[26]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[26]_i_3__2_n_0\
    );
\y2_p[26]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[26]_i_4__2_n_0\
    );
\y2_p[26]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[26]_i_5__2_n_0\
    );
\y2_p[2]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \y2_p[2]_i_2__2_n_0\
    );
\y2_p[2]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[2]_i_3__2_n_0\
    );
\y2_p[2]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[2]_i_4__2_n_0\
    );
\y2_p[2]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \y2_p[2]_i_5__2_n_0\
    );
\y2_p[30]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[30]_i_2__2_n_0\
    );
\y2_p[30]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[30]_i_3__2_n_0\
    );
\y2_p[30]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[30]_i_4__2_n_0\
    );
\y2_p[30]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[30]_i_5__2_n_0\
    );
\y2_p[31]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[31]_i_2__2_n_0\
    );
\y2_p[6]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[6]_i_2__2_n_0\
    );
\y2_p[6]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[6]_i_3__2_n_0\
    );
\y2_p[6]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[6]_i_4__2_n_0\
    );
\y2_p[6]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[6]_i_5__2_n_0\
    );
\y2_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(0),
      Q => y2_p(0)
    );
\y2_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(10),
      Q => y2_p(10)
    );
\y2_p_reg[10]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[6]_i_1__2_n_0\,
      CO(3) => \y2_p_reg[10]_i_1__2_n_0\,
      CO(2) => \y2_p_reg[10]_i_1__2_n_1\,
      CO(1) => \y2_p_reg[10]_i_1__2_n_2\,
      CO(0) => \y2_p_reg[10]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(29),
      DI(2) => y1_p(31),
      DI(1) => y1_p(29),
      DI(0) => y1_p(29),
      O(3 downto 0) => y2(10 downto 7),
      S(3) => \y2_p[10]_i_2__2_n_0\,
      S(2) => \y2_p[10]_i_3__2_n_0\,
      S(1) => \y2_p[10]_i_4__2_n_0\,
      S(0) => \y2_p[10]_i_5__2_n_0\
    );
\y2_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(11),
      Q => y2_p(11)
    );
\y2_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(12),
      Q => y2_p(12)
    );
\y2_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(13),
      Q => y2_p(13)
    );
\y2_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(14),
      Q => y2_p(14)
    );
\y2_p_reg[14]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[10]_i_1__2_n_0\,
      CO(3) => \y2_p_reg[14]_i_1__2_n_0\,
      CO(2) => \y2_p_reg[14]_i_1__2_n_1\,
      CO(1) => \y2_p_reg[14]_i_1__2_n_2\,
      CO(0) => \y2_p_reg[14]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(31),
      DI(2) => y1_p(29),
      DI(1) => y1_p(29),
      DI(0) => y1_p(31),
      O(3 downto 0) => y2(14 downto 11),
      S(3) => \y2_p[14]_i_2__2_n_0\,
      S(2) => \y2_p[14]_i_3__2_n_0\,
      S(1) => \y2_p[14]_i_4__2_n_0\,
      S(0) => \y2_p[14]_i_5__2_n_0\
    );
\y2_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(15),
      Q => y2_p(15)
    );
\y2_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(16),
      Q => y2_p(16)
    );
\y2_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(17),
      Q => y2_p(17)
    );
\y2_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(18),
      Q => y2_p(18)
    );
\y2_p_reg[18]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[14]_i_1__2_n_0\,
      CO(3) => \y2_p_reg[18]_i_1__2_n_0\,
      CO(2) => \y2_p_reg[18]_i_1__2_n_1\,
      CO(1) => \y2_p_reg[18]_i_1__2_n_2\,
      CO(0) => \y2_p_reg[18]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(31),
      DI(2) => y1_p(29),
      DI(1) => y1_p(29),
      DI(0) => y1_p(29),
      O(3 downto 0) => y2(18 downto 15),
      S(3) => \y2_p[18]_i_2__2_n_0\,
      S(2) => \y2_p[18]_i_3__2_n_0\,
      S(1) => \y2_p[18]_i_4__2_n_0\,
      S(0) => \y2_p[18]_i_5__2_n_0\
    );
\y2_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(19),
      Q => y2_p(19)
    );
\y2_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(1),
      Q => y2_p(1)
    );
\y2_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(20),
      Q => y2_p(20)
    );
\y2_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(21),
      Q => y2_p(21)
    );
\y2_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(22),
      Q => y2_p(22)
    );
\y2_p_reg[22]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[18]_i_1__2_n_0\,
      CO(3) => \y2_p_reg[22]_i_1__2_n_0\,
      CO(2) => \y2_p_reg[22]_i_1__2_n_1\,
      CO(1) => \y2_p_reg[22]_i_1__2_n_2\,
      CO(0) => \y2_p_reg[22]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(29),
      DI(2) => y1_p(29),
      DI(1) => y1_p(31),
      DI(0) => y1_p(31),
      O(3 downto 0) => y2(22 downto 19),
      S(3) => \y2_p[22]_i_2__2_n_0\,
      S(2) => \y2_p[22]_i_3__2_n_0\,
      S(1) => \y2_p[22]_i_4__2_n_0\,
      S(0) => \y2_p[22]_i_5__2_n_0\
    );
\y2_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(23),
      Q => y2_p(23)
    );
\y2_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(24),
      Q => y2_p(24)
    );
\y2_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(25),
      Q => y2_p(25)
    );
\y2_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(26),
      Q => y2_p(26)
    );
\y2_p_reg[26]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[22]_i_1__2_n_0\,
      CO(3) => \y2_p_reg[26]_i_1__2_n_0\,
      CO(2) => \y2_p_reg[26]_i_1__2_n_1\,
      CO(1) => \y2_p_reg[26]_i_1__2_n_2\,
      CO(0) => \y2_p_reg[26]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(29),
      DI(2) => y1_p(29),
      DI(1) => y1_p(31),
      DI(0) => y1_p(29),
      O(3 downto 0) => y2(26 downto 23),
      S(3) => \y2_p[26]_i_2__2_n_0\,
      S(2) => \y2_p[26]_i_3__2_n_0\,
      S(1) => \y2_p[26]_i_4__2_n_0\,
      S(0) => \y2_p[26]_i_5__2_n_0\
    );
\y2_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(27),
      Q => y2_p(27)
    );
\y2_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(28),
      Q => y2_p(28)
    );
\y2_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(29),
      Q => y2_p(29)
    );
\y2_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(2),
      Q => y2_p(2)
    );
\y2_p_reg[2]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y2_p_reg[2]_i_1__2_n_0\,
      CO(2) => \y2_p_reg[2]_i_1__2_n_1\,
      CO(1) => \y2_p_reg[2]_i_1__2_n_2\,
      CO(0) => \y2_p_reg[2]_i_1__2_n_3\,
      CYINIT => \y2_p[2]_i_2__2_n_0\,
      DI(3) => y1_p(31),
      DI(2) => y1_p(29),
      DI(1) => x1_p(29),
      DI(0) => '0',
      O(3 downto 1) => y2(2 downto 0),
      O(0) => \NLW_y2_p_reg[2]_i_1__2_O_UNCONNECTED\(0),
      S(3) => \y2_p[2]_i_3__2_n_0\,
      S(2) => \y2_p[2]_i_4__2_n_0\,
      S(1) => \y2_p[2]_i_5__2_n_0\,
      S(0) => '1'
    );
\y2_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(30),
      Q => y2_p(30)
    );
\y2_p_reg[30]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[26]_i_1__2_n_0\,
      CO(3) => \y2_p_reg[30]_i_1__2_n_0\,
      CO(2) => \y2_p_reg[30]_i_1__2_n_1\,
      CO(1) => \y2_p_reg[30]_i_1__2_n_2\,
      CO(0) => \y2_p_reg[30]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(31),
      DI(2) => y1_p(29),
      DI(1) => y1_p(31),
      DI(0) => y1_p(31),
      O(3 downto 0) => y2(30 downto 27),
      S(3) => \y2_p[30]_i_2__2_n_0\,
      S(2) => \y2_p[30]_i_3__2_n_0\,
      S(1) => \y2_p[30]_i_4__2_n_0\,
      S(0) => \y2_p[30]_i_5__2_n_0\
    );
\y2_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(31),
      Q => y2_p(31)
    );
\y2_p_reg[31]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[30]_i_1__2_n_0\,
      CO(3 downto 0) => \NLW_y2_p_reg[31]_i_1__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y2_p_reg[31]_i_1__2_O_UNCONNECTED\(3 downto 1),
      O(0) => y2(31),
      S(3 downto 1) => B"000",
      S(0) => \y2_p[31]_i_2__2_n_0\
    );
\y2_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(3),
      Q => y2_p(3)
    );
\y2_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(4),
      Q => y2_p(4)
    );
\y2_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(5),
      Q => y2_p(5)
    );
\y2_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(6),
      Q => y2_p(6)
    );
\y2_p_reg[6]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[2]_i_1__2_n_0\,
      CO(3) => \y2_p_reg[6]_i_1__2_n_0\,
      CO(2) => \y2_p_reg[6]_i_1__2_n_1\,
      CO(1) => \y2_p_reg[6]_i_1__2_n_2\,
      CO(0) => \y2_p_reg[6]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(31),
      DI(2) => y1_p(31),
      DI(1) => y1_p(31),
      DI(0) => y1_p(31),
      O(3 downto 0) => y2(6 downto 3),
      S(3) => \y2_p[6]_i_2__2_n_0\,
      S(2) => \y2_p[6]_i_3__2_n_0\,
      S(1) => \y2_p[6]_i_4__2_n_0\,
      S(0) => \y2_p[6]_i_5__2_n_0\
    );
\y2_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(7),
      Q => y2_p(7)
    );
\y2_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(8),
      Q => y2_p(8)
    );
\y2_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(9),
      Q => y2_p(9)
    );
\y3_p[10]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(10),
      I1 => \x2_p_reg_n_0_[12]\,
      I2 => z2_p(31),
      O => \y3_p[10]_i_2__2_n_0\
    );
\y3_p[10]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(9),
      I1 => \x2_p_reg_n_0_[11]\,
      I2 => z2_p(31),
      O => \y3_p[10]_i_3__2_n_0\
    );
\y3_p[10]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(8),
      I1 => \x2_p_reg_n_0_[10]\,
      I2 => z2_p(31),
      O => \y3_p[10]_i_4__2_n_0\
    );
\y3_p[10]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(7),
      I1 => \x2_p_reg_n_0_[9]\,
      I2 => z2_p(31),
      O => \y3_p[10]_i_5__2_n_0\
    );
\y3_p[14]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(14),
      I1 => \x2_p_reg_n_0_[16]\,
      I2 => z2_p(31),
      O => \y3_p[14]_i_2__2_n_0\
    );
\y3_p[14]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(13),
      I1 => \x2_p_reg_n_0_[15]\,
      I2 => z2_p(31),
      O => \y3_p[14]_i_3__2_n_0\
    );
\y3_p[14]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(12),
      I1 => \x2_p_reg_n_0_[14]\,
      I2 => z2_p(31),
      O => \y3_p[14]_i_4__2_n_0\
    );
\y3_p[14]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(11),
      I1 => \x2_p_reg_n_0_[13]\,
      I2 => z2_p(31),
      O => \y3_p[14]_i_5__2_n_0\
    );
\y3_p[18]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(18),
      I1 => \x2_p_reg_n_0_[20]\,
      I2 => z2_p(31),
      O => \y3_p[18]_i_2__2_n_0\
    );
\y3_p[18]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(17),
      I1 => \x2_p_reg_n_0_[19]\,
      I2 => z2_p(31),
      O => \y3_p[18]_i_3__2_n_0\
    );
\y3_p[18]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(16),
      I1 => \x2_p_reg_n_0_[18]\,
      I2 => z2_p(31),
      O => \y3_p[18]_i_4__2_n_0\
    );
\y3_p[18]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(15),
      I1 => \x2_p_reg_n_0_[17]\,
      I2 => z2_p(31),
      O => \y3_p[18]_i_5__2_n_0\
    );
\y3_p[22]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(22),
      I1 => \x2_p_reg_n_0_[24]\,
      I2 => z2_p(31),
      O => \y3_p[22]_i_2__2_n_0\
    );
\y3_p[22]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(21),
      I1 => \x2_p_reg_n_0_[23]\,
      I2 => z2_p(31),
      O => \y3_p[22]_i_3__2_n_0\
    );
\y3_p[22]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(20),
      I1 => \x2_p_reg_n_0_[22]\,
      I2 => z2_p(31),
      O => \y3_p[22]_i_4__2_n_0\
    );
\y3_p[22]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(19),
      I1 => \x2_p_reg_n_0_[21]\,
      I2 => z2_p(31),
      O => \y3_p[22]_i_5__2_n_0\
    );
\y3_p[26]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(26),
      I1 => \x2_p_reg_n_0_[28]\,
      I2 => z2_p(31),
      O => \y3_p[26]_i_2__2_n_0\
    );
\y3_p[26]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(25),
      I1 => \x2_p_reg_n_0_[27]\,
      I2 => z2_p(31),
      O => \y3_p[26]_i_3__2_n_0\
    );
\y3_p[26]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(24),
      I1 => \x2_p_reg_n_0_[26]\,
      I2 => z2_p(31),
      O => \y3_p[26]_i_4__2_n_0\
    );
\y3_p[26]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(23),
      I1 => \x2_p_reg_n_0_[25]\,
      I2 => z2_p(31),
      O => \y3_p[26]_i_5__2_n_0\
    );
\y3_p[2]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z2_p(31),
      O => \y3_p[2]_i_2__2_n_0\
    );
\y3_p[2]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(2),
      I1 => \x2_p_reg_n_0_[4]\,
      I2 => z2_p(31),
      O => \y3_p[2]_i_3__2_n_0\
    );
\y3_p[2]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(1),
      I1 => \x2_p_reg_n_0_[3]\,
      I2 => z2_p(31),
      O => \y3_p[2]_i_4__2_n_0\
    );
\y3_p[2]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(0),
      I1 => \x2_p_reg_n_0_[2]\,
      I2 => z2_p(31),
      O => \y3_p[2]_i_5__2_n_0\
    );
\y3_p[30]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(30),
      I1 => B0,
      I2 => z2_p(31),
      O => \y3_p[30]_i_2__2_n_0\
    );
\y3_p[30]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(29),
      I1 => B0,
      I2 => z2_p(31),
      O => \y3_p[30]_i_3__2_n_0\
    );
\y3_p[30]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(28),
      I1 => \x2_p_reg_n_0_[30]\,
      I2 => z2_p(31),
      O => \y3_p[30]_i_4__2_n_0\
    );
\y3_p[30]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(27),
      I1 => \x2_p_reg_n_0_[29]\,
      I2 => z2_p(31),
      O => \y3_p[30]_i_5__2_n_0\
    );
\y3_p[31]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(31),
      I1 => B0,
      I2 => z2_p(31),
      O => \y3_p[31]_i_2__2_n_0\
    );
\y3_p[6]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(6),
      I1 => \x2_p_reg_n_0_[8]\,
      I2 => z2_p(31),
      O => \y3_p[6]_i_2__2_n_0\
    );
\y3_p[6]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(5),
      I1 => \x2_p_reg_n_0_[7]\,
      I2 => z2_p(31),
      O => \y3_p[6]_i_3__2_n_0\
    );
\y3_p[6]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(4),
      I1 => \x2_p_reg_n_0_[6]\,
      I2 => z2_p(31),
      O => \y3_p[6]_i_4__2_n_0\
    );
\y3_p[6]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(3),
      I1 => \x2_p_reg_n_0_[5]\,
      I2 => z2_p(31),
      O => \y3_p[6]_i_5__2_n_0\
    );
\y3_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(0),
      Q => y3_p(0)
    );
\y3_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(10),
      Q => y3_p(10)
    );
\y3_p_reg[10]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[6]_i_1__2_n_0\,
      CO(3) => \y3_p_reg[10]_i_1__2_n_0\,
      CO(2) => \y3_p_reg[10]_i_1__2_n_1\,
      CO(1) => \y3_p_reg[10]_i_1__2_n_2\,
      CO(0) => \y3_p_reg[10]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(10 downto 7),
      O(3 downto 0) => y3(10 downto 7),
      S(3) => \y3_p[10]_i_2__2_n_0\,
      S(2) => \y3_p[10]_i_3__2_n_0\,
      S(1) => \y3_p[10]_i_4__2_n_0\,
      S(0) => \y3_p[10]_i_5__2_n_0\
    );
\y3_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(11),
      Q => y3_p(11)
    );
\y3_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(12),
      Q => y3_p(12)
    );
\y3_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(13),
      Q => y3_p(13)
    );
\y3_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(14),
      Q => y3_p(14)
    );
\y3_p_reg[14]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[10]_i_1__2_n_0\,
      CO(3) => \y3_p_reg[14]_i_1__2_n_0\,
      CO(2) => \y3_p_reg[14]_i_1__2_n_1\,
      CO(1) => \y3_p_reg[14]_i_1__2_n_2\,
      CO(0) => \y3_p_reg[14]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(14 downto 11),
      O(3 downto 0) => y3(14 downto 11),
      S(3) => \y3_p[14]_i_2__2_n_0\,
      S(2) => \y3_p[14]_i_3__2_n_0\,
      S(1) => \y3_p[14]_i_4__2_n_0\,
      S(0) => \y3_p[14]_i_5__2_n_0\
    );
\y3_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(15),
      Q => y3_p(15)
    );
\y3_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(16),
      Q => y3_p(16)
    );
\y3_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(17),
      Q => y3_p(17)
    );
\y3_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(18),
      Q => y3_p(18)
    );
\y3_p_reg[18]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[14]_i_1__2_n_0\,
      CO(3) => \y3_p_reg[18]_i_1__2_n_0\,
      CO(2) => \y3_p_reg[18]_i_1__2_n_1\,
      CO(1) => \y3_p_reg[18]_i_1__2_n_2\,
      CO(0) => \y3_p_reg[18]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(18 downto 15),
      O(3 downto 0) => y3(18 downto 15),
      S(3) => \y3_p[18]_i_2__2_n_0\,
      S(2) => \y3_p[18]_i_3__2_n_0\,
      S(1) => \y3_p[18]_i_4__2_n_0\,
      S(0) => \y3_p[18]_i_5__2_n_0\
    );
\y3_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(19),
      Q => y3_p(19)
    );
\y3_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(1),
      Q => y3_p(1)
    );
\y3_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(20),
      Q => y3_p(20)
    );
\y3_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(21),
      Q => y3_p(21)
    );
\y3_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(22),
      Q => y3_p(22)
    );
\y3_p_reg[22]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[18]_i_1__2_n_0\,
      CO(3) => \y3_p_reg[22]_i_1__2_n_0\,
      CO(2) => \y3_p_reg[22]_i_1__2_n_1\,
      CO(1) => \y3_p_reg[22]_i_1__2_n_2\,
      CO(0) => \y3_p_reg[22]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(22 downto 19),
      O(3 downto 0) => y3(22 downto 19),
      S(3) => \y3_p[22]_i_2__2_n_0\,
      S(2) => \y3_p[22]_i_3__2_n_0\,
      S(1) => \y3_p[22]_i_4__2_n_0\,
      S(0) => \y3_p[22]_i_5__2_n_0\
    );
\y3_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(23),
      Q => y3_p(23)
    );
\y3_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(24),
      Q => y3_p(24)
    );
\y3_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(25),
      Q => y3_p(25)
    );
\y3_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(26),
      Q => y3_p(26)
    );
\y3_p_reg[26]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[22]_i_1__2_n_0\,
      CO(3) => \y3_p_reg[26]_i_1__2_n_0\,
      CO(2) => \y3_p_reg[26]_i_1__2_n_1\,
      CO(1) => \y3_p_reg[26]_i_1__2_n_2\,
      CO(0) => \y3_p_reg[26]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(26 downto 23),
      O(3 downto 0) => y3(26 downto 23),
      S(3) => \y3_p[26]_i_2__2_n_0\,
      S(2) => \y3_p[26]_i_3__2_n_0\,
      S(1) => \y3_p[26]_i_4__2_n_0\,
      S(0) => \y3_p[26]_i_5__2_n_0\
    );
\y3_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(27),
      Q => y3_p(27)
    );
\y3_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(28),
      Q => y3_p(28)
    );
\y3_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(29),
      Q => y3_p(29)
    );
\y3_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(2),
      Q => y3_p(2)
    );
\y3_p_reg[2]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y3_p_reg[2]_i_1__2_n_0\,
      CO(2) => \y3_p_reg[2]_i_1__2_n_1\,
      CO(1) => \y3_p_reg[2]_i_1__2_n_2\,
      CO(0) => \y3_p_reg[2]_i_1__2_n_3\,
      CYINIT => \y3_p[2]_i_2__2_n_0\,
      DI(3 downto 1) => y2_p(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => y3(2 downto 0),
      O(0) => \NLW_y3_p_reg[2]_i_1__2_O_UNCONNECTED\(0),
      S(3) => \y3_p[2]_i_3__2_n_0\,
      S(2) => \y3_p[2]_i_4__2_n_0\,
      S(1) => \y3_p[2]_i_5__2_n_0\,
      S(0) => '1'
    );
\y3_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(30),
      Q => y3_p(30)
    );
\y3_p_reg[30]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[26]_i_1__2_n_0\,
      CO(3) => \y3_p_reg[30]_i_1__2_n_0\,
      CO(2) => \y3_p_reg[30]_i_1__2_n_1\,
      CO(1) => \y3_p_reg[30]_i_1__2_n_2\,
      CO(0) => \y3_p_reg[30]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(30 downto 27),
      O(3 downto 0) => y3(30 downto 27),
      S(3) => \y3_p[30]_i_2__2_n_0\,
      S(2) => \y3_p[30]_i_3__2_n_0\,
      S(1) => \y3_p[30]_i_4__2_n_0\,
      S(0) => \y3_p[30]_i_5__2_n_0\
    );
\y3_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(31),
      Q => y3_p(31)
    );
\y3_p_reg[31]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[30]_i_1__2_n_0\,
      CO(3 downto 0) => \NLW_y3_p_reg[31]_i_1__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y3_p_reg[31]_i_1__2_O_UNCONNECTED\(3 downto 1),
      O(0) => y3(31),
      S(3 downto 1) => B"000",
      S(0) => \y3_p[31]_i_2__2_n_0\
    );
\y3_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(3),
      Q => y3_p(3)
    );
\y3_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(4),
      Q => y3_p(4)
    );
\y3_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(5),
      Q => y3_p(5)
    );
\y3_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(6),
      Q => y3_p(6)
    );
\y3_p_reg[6]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[2]_i_1__2_n_0\,
      CO(3) => \y3_p_reg[6]_i_1__2_n_0\,
      CO(2) => \y3_p_reg[6]_i_1__2_n_1\,
      CO(1) => \y3_p_reg[6]_i_1__2_n_2\,
      CO(0) => \y3_p_reg[6]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(6 downto 3),
      O(3 downto 0) => y3(6 downto 3),
      S(3) => \y3_p[6]_i_2__2_n_0\,
      S(2) => \y3_p[6]_i_3__2_n_0\,
      S(1) => \y3_p[6]_i_4__2_n_0\,
      S(0) => \y3_p[6]_i_5__2_n_0\
    );
\y3_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(7),
      Q => y3_p(7)
    );
\y3_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(8),
      Q => y3_p(8)
    );
\y3_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(9),
      Q => y3_p(9)
    );
\y4_p[10]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(10),
      I1 => x3_p(13),
      I2 => z3_p(31),
      O => \y4_p[10]_i_2__2_n_0\
    );
\y4_p[10]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(9),
      I1 => x3_p(12),
      I2 => z3_p(31),
      O => \y4_p[10]_i_3__2_n_0\
    );
\y4_p[10]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(8),
      I1 => x3_p(11),
      I2 => z3_p(31),
      O => \y4_p[10]_i_4__2_n_0\
    );
\y4_p[10]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(7),
      I1 => x3_p(10),
      I2 => z3_p(31),
      O => \y4_p[10]_i_5__2_n_0\
    );
\y4_p[14]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(14),
      I1 => x3_p(17),
      I2 => z3_p(31),
      O => \y4_p[14]_i_2__2_n_0\
    );
\y4_p[14]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(13),
      I1 => x3_p(16),
      I2 => z3_p(31),
      O => \y4_p[14]_i_3__2_n_0\
    );
\y4_p[14]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(12),
      I1 => x3_p(15),
      I2 => z3_p(31),
      O => \y4_p[14]_i_4__2_n_0\
    );
\y4_p[14]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(11),
      I1 => x3_p(14),
      I2 => z3_p(31),
      O => \y4_p[14]_i_5__2_n_0\
    );
\y4_p[18]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(18),
      I1 => x3_p(21),
      I2 => z3_p(31),
      O => \y4_p[18]_i_2__2_n_0\
    );
\y4_p[18]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(17),
      I1 => x3_p(20),
      I2 => z3_p(31),
      O => \y4_p[18]_i_3__2_n_0\
    );
\y4_p[18]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(16),
      I1 => x3_p(19),
      I2 => z3_p(31),
      O => \y4_p[18]_i_4__2_n_0\
    );
\y4_p[18]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(15),
      I1 => x3_p(18),
      I2 => z3_p(31),
      O => \y4_p[18]_i_5__2_n_0\
    );
\y4_p[22]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(22),
      I1 => x3_p(25),
      I2 => z3_p(31),
      O => \y4_p[22]_i_2__2_n_0\
    );
\y4_p[22]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(21),
      I1 => x3_p(24),
      I2 => z3_p(31),
      O => \y4_p[22]_i_3__2_n_0\
    );
\y4_p[22]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(20),
      I1 => x3_p(23),
      I2 => z3_p(31),
      O => \y4_p[22]_i_4__2_n_0\
    );
\y4_p[22]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(19),
      I1 => x3_p(22),
      I2 => z3_p(31),
      O => \y4_p[22]_i_5__2_n_0\
    );
\y4_p[26]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(26),
      I1 => x3_p(29),
      I2 => z3_p(31),
      O => \y4_p[26]_i_2__2_n_0\
    );
\y4_p[26]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(25),
      I1 => x3_p(28),
      I2 => z3_p(31),
      O => \y4_p[26]_i_3__2_n_0\
    );
\y4_p[26]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(24),
      I1 => x3_p(27),
      I2 => z3_p(31),
      O => \y4_p[26]_i_4__2_n_0\
    );
\y4_p[26]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(23),
      I1 => x3_p(26),
      I2 => z3_p(31),
      O => \y4_p[26]_i_5__2_n_0\
    );
\y4_p[2]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(31),
      O => \y4_p[2]_i_2__2_n_0\
    );
\y4_p[2]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(2),
      I1 => x3_p(5),
      I2 => z3_p(31),
      O => \y4_p[2]_i_3__2_n_0\
    );
\y4_p[2]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(1),
      I1 => x3_p(4),
      I2 => z3_p(31),
      O => \y4_p[2]_i_4__2_n_0\
    );
\y4_p[2]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(0),
      I1 => x3_p(3),
      I2 => z3_p(31),
      O => \y4_p[2]_i_5__2_n_0\
    );
\y4_p[30]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(30),
      I1 => x3_p(31),
      I2 => z3_p(31),
      O => \y4_p[30]_i_2__2_n_0\
    );
\y4_p[30]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(29),
      I1 => x3_p(31),
      I2 => z3_p(31),
      O => \y4_p[30]_i_3__2_n_0\
    );
\y4_p[30]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(28),
      I1 => x3_p(31),
      I2 => z3_p(31),
      O => \y4_p[30]_i_4__2_n_0\
    );
\y4_p[30]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(27),
      I1 => x3_p(30),
      I2 => z3_p(31),
      O => \y4_p[30]_i_5__2_n_0\
    );
\y4_p[31]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(31),
      I1 => x3_p(31),
      I2 => z3_p(31),
      O => \y4_p[31]_i_2__2_n_0\
    );
\y4_p[6]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(6),
      I1 => x3_p(9),
      I2 => z3_p(31),
      O => \y4_p[6]_i_2__2_n_0\
    );
\y4_p[6]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(5),
      I1 => x3_p(8),
      I2 => z3_p(31),
      O => \y4_p[6]_i_3__2_n_0\
    );
\y4_p[6]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(4),
      I1 => x3_p(7),
      I2 => z3_p(31),
      O => \y4_p[6]_i_4__2_n_0\
    );
\y4_p[6]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(3),
      I1 => x3_p(6),
      I2 => z3_p(31),
      O => \y4_p[6]_i_5__2_n_0\
    );
\y4_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(0),
      Q => y4_p(0)
    );
\y4_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(10),
      Q => y4_p(10)
    );
\y4_p_reg[10]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[6]_i_1__2_n_0\,
      CO(3) => \y4_p_reg[10]_i_1__2_n_0\,
      CO(2) => \y4_p_reg[10]_i_1__2_n_1\,
      CO(1) => \y4_p_reg[10]_i_1__2_n_2\,
      CO(0) => \y4_p_reg[10]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(10 downto 7),
      O(3 downto 0) => y4(10 downto 7),
      S(3) => \y4_p[10]_i_2__2_n_0\,
      S(2) => \y4_p[10]_i_3__2_n_0\,
      S(1) => \y4_p[10]_i_4__2_n_0\,
      S(0) => \y4_p[10]_i_5__2_n_0\
    );
\y4_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(11),
      Q => y4_p(11)
    );
\y4_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(12),
      Q => y4_p(12)
    );
\y4_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(13),
      Q => y4_p(13)
    );
\y4_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(14),
      Q => y4_p(14)
    );
\y4_p_reg[14]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[10]_i_1__2_n_0\,
      CO(3) => \y4_p_reg[14]_i_1__2_n_0\,
      CO(2) => \y4_p_reg[14]_i_1__2_n_1\,
      CO(1) => \y4_p_reg[14]_i_1__2_n_2\,
      CO(0) => \y4_p_reg[14]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(14 downto 11),
      O(3 downto 0) => y4(14 downto 11),
      S(3) => \y4_p[14]_i_2__2_n_0\,
      S(2) => \y4_p[14]_i_3__2_n_0\,
      S(1) => \y4_p[14]_i_4__2_n_0\,
      S(0) => \y4_p[14]_i_5__2_n_0\
    );
\y4_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(15),
      Q => y4_p(15)
    );
\y4_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(16),
      Q => y4_p(16)
    );
\y4_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(17),
      Q => y4_p(17)
    );
\y4_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(18),
      Q => y4_p(18)
    );
\y4_p_reg[18]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[14]_i_1__2_n_0\,
      CO(3) => \y4_p_reg[18]_i_1__2_n_0\,
      CO(2) => \y4_p_reg[18]_i_1__2_n_1\,
      CO(1) => \y4_p_reg[18]_i_1__2_n_2\,
      CO(0) => \y4_p_reg[18]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(18 downto 15),
      O(3 downto 0) => y4(18 downto 15),
      S(3) => \y4_p[18]_i_2__2_n_0\,
      S(2) => \y4_p[18]_i_3__2_n_0\,
      S(1) => \y4_p[18]_i_4__2_n_0\,
      S(0) => \y4_p[18]_i_5__2_n_0\
    );
\y4_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(19),
      Q => y4_p(19)
    );
\y4_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(1),
      Q => y4_p(1)
    );
\y4_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(20),
      Q => y4_p(20)
    );
\y4_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(21),
      Q => y4_p(21)
    );
\y4_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(22),
      Q => y4_p(22)
    );
\y4_p_reg[22]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[18]_i_1__2_n_0\,
      CO(3) => \y4_p_reg[22]_i_1__2_n_0\,
      CO(2) => \y4_p_reg[22]_i_1__2_n_1\,
      CO(1) => \y4_p_reg[22]_i_1__2_n_2\,
      CO(0) => \y4_p_reg[22]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(22 downto 19),
      O(3 downto 0) => y4(22 downto 19),
      S(3) => \y4_p[22]_i_2__2_n_0\,
      S(2) => \y4_p[22]_i_3__2_n_0\,
      S(1) => \y4_p[22]_i_4__2_n_0\,
      S(0) => \y4_p[22]_i_5__2_n_0\
    );
\y4_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(23),
      Q => y4_p(23)
    );
\y4_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(24),
      Q => y4_p(24)
    );
\y4_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(25),
      Q => y4_p(25)
    );
\y4_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(26),
      Q => y4_p(26)
    );
\y4_p_reg[26]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[22]_i_1__2_n_0\,
      CO(3) => \y4_p_reg[26]_i_1__2_n_0\,
      CO(2) => \y4_p_reg[26]_i_1__2_n_1\,
      CO(1) => \y4_p_reg[26]_i_1__2_n_2\,
      CO(0) => \y4_p_reg[26]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(26 downto 23),
      O(3 downto 0) => y4(26 downto 23),
      S(3) => \y4_p[26]_i_2__2_n_0\,
      S(2) => \y4_p[26]_i_3__2_n_0\,
      S(1) => \y4_p[26]_i_4__2_n_0\,
      S(0) => \y4_p[26]_i_5__2_n_0\
    );
\y4_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(27),
      Q => y4_p(27)
    );
\y4_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(28),
      Q => y4_p(28)
    );
\y4_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(29),
      Q => y4_p(29)
    );
\y4_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(2),
      Q => y4_p(2)
    );
\y4_p_reg[2]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y4_p_reg[2]_i_1__2_n_0\,
      CO(2) => \y4_p_reg[2]_i_1__2_n_1\,
      CO(1) => \y4_p_reg[2]_i_1__2_n_2\,
      CO(0) => \y4_p_reg[2]_i_1__2_n_3\,
      CYINIT => \y4_p[2]_i_2__2_n_0\,
      DI(3 downto 1) => y3_p(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => y4(2 downto 0),
      O(0) => \NLW_y4_p_reg[2]_i_1__2_O_UNCONNECTED\(0),
      S(3) => \y4_p[2]_i_3__2_n_0\,
      S(2) => \y4_p[2]_i_4__2_n_0\,
      S(1) => \y4_p[2]_i_5__2_n_0\,
      S(0) => '1'
    );
\y4_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(30),
      Q => y4_p(30)
    );
\y4_p_reg[30]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[26]_i_1__2_n_0\,
      CO(3) => \y4_p_reg[30]_i_1__2_n_0\,
      CO(2) => \y4_p_reg[30]_i_1__2_n_1\,
      CO(1) => \y4_p_reg[30]_i_1__2_n_2\,
      CO(0) => \y4_p_reg[30]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(30 downto 27),
      O(3 downto 0) => y4(30 downto 27),
      S(3) => \y4_p[30]_i_2__2_n_0\,
      S(2) => \y4_p[30]_i_3__2_n_0\,
      S(1) => \y4_p[30]_i_4__2_n_0\,
      S(0) => \y4_p[30]_i_5__2_n_0\
    );
\y4_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(31),
      Q => y4_p(31)
    );
\y4_p_reg[31]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[30]_i_1__2_n_0\,
      CO(3 downto 0) => \NLW_y4_p_reg[31]_i_1__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y4_p_reg[31]_i_1__2_O_UNCONNECTED\(3 downto 1),
      O(0) => y4(31),
      S(3 downto 1) => B"000",
      S(0) => \y4_p[31]_i_2__2_n_0\
    );
\y4_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(3),
      Q => y4_p(3)
    );
\y4_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(4),
      Q => y4_p(4)
    );
\y4_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(5),
      Q => y4_p(5)
    );
\y4_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(6),
      Q => y4_p(6)
    );
\y4_p_reg[6]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[2]_i_1__2_n_0\,
      CO(3) => \y4_p_reg[6]_i_1__2_n_0\,
      CO(2) => \y4_p_reg[6]_i_1__2_n_1\,
      CO(1) => \y4_p_reg[6]_i_1__2_n_2\,
      CO(0) => \y4_p_reg[6]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(6 downto 3),
      O(3 downto 0) => y4(6 downto 3),
      S(3) => \y4_p[6]_i_2__2_n_0\,
      S(2) => \y4_p[6]_i_3__2_n_0\,
      S(1) => \y4_p[6]_i_4__2_n_0\,
      S(0) => \y4_p[6]_i_5__2_n_0\
    );
\y4_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(7),
      Q => y4_p(7)
    );
\y4_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(8),
      Q => y4_p(8)
    );
\y4_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(9),
      Q => y4_p(9)
    );
\y5_p[10]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(10),
      I1 => x4_p(14),
      I2 => z4_p(31),
      O => \y5_p[10]_i_2__2_n_0\
    );
\y5_p[10]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(9),
      I1 => x4_p(13),
      I2 => z4_p(31),
      O => \y5_p[10]_i_3__2_n_0\
    );
\y5_p[10]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(8),
      I1 => x4_p(12),
      I2 => z4_p(31),
      O => \y5_p[10]_i_4__2_n_0\
    );
\y5_p[10]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(7),
      I1 => x4_p(11),
      I2 => z4_p(31),
      O => \y5_p[10]_i_5__2_n_0\
    );
\y5_p[14]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(14),
      I1 => x4_p(18),
      I2 => z4_p(31),
      O => \y5_p[14]_i_2__2_n_0\
    );
\y5_p[14]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(13),
      I1 => x4_p(17),
      I2 => z4_p(31),
      O => \y5_p[14]_i_3__2_n_0\
    );
\y5_p[14]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(12),
      I1 => x4_p(16),
      I2 => z4_p(31),
      O => \y5_p[14]_i_4__2_n_0\
    );
\y5_p[14]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(11),
      I1 => x4_p(15),
      I2 => z4_p(31),
      O => \y5_p[14]_i_5__2_n_0\
    );
\y5_p[18]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(18),
      I1 => x4_p(22),
      I2 => z4_p(31),
      O => \y5_p[18]_i_2__2_n_0\
    );
\y5_p[18]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(17),
      I1 => x4_p(21),
      I2 => z4_p(31),
      O => \y5_p[18]_i_3__2_n_0\
    );
\y5_p[18]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(16),
      I1 => x4_p(20),
      I2 => z4_p(31),
      O => \y5_p[18]_i_4__2_n_0\
    );
\y5_p[18]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(15),
      I1 => x4_p(19),
      I2 => z4_p(31),
      O => \y5_p[18]_i_5__2_n_0\
    );
\y5_p[22]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(22),
      I1 => x4_p(26),
      I2 => z4_p(31),
      O => \y5_p[22]_i_2__2_n_0\
    );
\y5_p[22]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(21),
      I1 => x4_p(25),
      I2 => z4_p(31),
      O => \y5_p[22]_i_3__2_n_0\
    );
\y5_p[22]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(20),
      I1 => x4_p(24),
      I2 => z4_p(31),
      O => \y5_p[22]_i_4__2_n_0\
    );
\y5_p[22]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(19),
      I1 => x4_p(23),
      I2 => z4_p(31),
      O => \y5_p[22]_i_5__2_n_0\
    );
\y5_p[26]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(26),
      I1 => x4_p(30),
      I2 => z4_p(31),
      O => \y5_p[26]_i_2__2_n_0\
    );
\y5_p[26]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(25),
      I1 => x4_p(29),
      I2 => z4_p(31),
      O => \y5_p[26]_i_3__2_n_0\
    );
\y5_p[26]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(24),
      I1 => x4_p(28),
      I2 => z4_p(31),
      O => \y5_p[26]_i_4__2_n_0\
    );
\y5_p[26]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(23),
      I1 => x4_p(27),
      I2 => z4_p(31),
      O => \y5_p[26]_i_5__2_n_0\
    );
\y5_p[2]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z4_p(31),
      O => \y5_p[2]_i_2__2_n_0\
    );
\y5_p[2]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(2),
      I1 => x4_p(6),
      I2 => z4_p(31),
      O => \y5_p[2]_i_3__2_n_0\
    );
\y5_p[2]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(1),
      I1 => x4_p(5),
      I2 => z4_p(31),
      O => \y5_p[2]_i_4__2_n_0\
    );
\y5_p[2]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(0),
      I1 => x4_p(4),
      I2 => z4_p(31),
      O => \y5_p[2]_i_5__2_n_0\
    );
\y5_p[30]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(30),
      I1 => x4_p(31),
      I2 => z4_p(31),
      O => \y5_p[30]_i_2__2_n_0\
    );
\y5_p[30]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(29),
      I1 => x4_p(31),
      I2 => z4_p(31),
      O => \y5_p[30]_i_3__2_n_0\
    );
\y5_p[30]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(28),
      I1 => x4_p(31),
      I2 => z4_p(31),
      O => \y5_p[30]_i_4__2_n_0\
    );
\y5_p[30]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(27),
      I1 => x4_p(31),
      I2 => z4_p(31),
      O => \y5_p[30]_i_5__2_n_0\
    );
\y5_p[31]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(31),
      I1 => x4_p(31),
      I2 => z4_p(31),
      O => \y5_p[31]_i_2__2_n_0\
    );
\y5_p[6]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(6),
      I1 => x4_p(10),
      I2 => z4_p(31),
      O => \y5_p[6]_i_2__2_n_0\
    );
\y5_p[6]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(5),
      I1 => x4_p(9),
      I2 => z4_p(31),
      O => \y5_p[6]_i_3__2_n_0\
    );
\y5_p[6]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(4),
      I1 => x4_p(8),
      I2 => z4_p(31),
      O => \y5_p[6]_i_4__2_n_0\
    );
\y5_p[6]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(3),
      I1 => x4_p(7),
      I2 => z4_p(31),
      O => \y5_p[6]_i_5__2_n_0\
    );
\y5_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(0),
      Q => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1_0\(0)
    );
\y5_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(10),
      Q => y5_p(10)
    );
\y5_p_reg[10]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[6]_i_1__2_n_0\,
      CO(3) => \y5_p_reg[10]_i_1__2_n_0\,
      CO(2) => \y5_p_reg[10]_i_1__2_n_1\,
      CO(1) => \y5_p_reg[10]_i_1__2_n_2\,
      CO(0) => \y5_p_reg[10]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(10 downto 7),
      O(3 downto 0) => y5(10 downto 7),
      S(3) => \y5_p[10]_i_2__2_n_0\,
      S(2) => \y5_p[10]_i_3__2_n_0\,
      S(1) => \y5_p[10]_i_4__2_n_0\,
      S(0) => \y5_p[10]_i_5__2_n_0\
    );
\y5_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(11),
      Q => y5_p(11)
    );
\y5_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(12),
      Q => y5_p(12)
    );
\y5_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(13),
      Q => y5_p(13)
    );
\y5_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(14),
      Q => y5_p(14)
    );
\y5_p_reg[14]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[10]_i_1__2_n_0\,
      CO(3) => \y5_p_reg[14]_i_1__2_n_0\,
      CO(2) => \y5_p_reg[14]_i_1__2_n_1\,
      CO(1) => \y5_p_reg[14]_i_1__2_n_2\,
      CO(0) => \y5_p_reg[14]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(14 downto 11),
      O(3 downto 0) => y5(14 downto 11),
      S(3) => \y5_p[14]_i_2__2_n_0\,
      S(2) => \y5_p[14]_i_3__2_n_0\,
      S(1) => \y5_p[14]_i_4__2_n_0\,
      S(0) => \y5_p[14]_i_5__2_n_0\
    );
\y5_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(15),
      Q => y5_p(15)
    );
\y5_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(16),
      Q => y5_p(16)
    );
\y5_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(17),
      Q => y5_p(17)
    );
\y5_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(18),
      Q => y5_p(18)
    );
\y5_p_reg[18]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[14]_i_1__2_n_0\,
      CO(3) => \y5_p_reg[18]_i_1__2_n_0\,
      CO(2) => \y5_p_reg[18]_i_1__2_n_1\,
      CO(1) => \y5_p_reg[18]_i_1__2_n_2\,
      CO(0) => \y5_p_reg[18]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(18 downto 15),
      O(3 downto 0) => y5(18 downto 15),
      S(3) => \y5_p[18]_i_2__2_n_0\,
      S(2) => \y5_p[18]_i_3__2_n_0\,
      S(1) => \y5_p[18]_i_4__2_n_0\,
      S(0) => \y5_p[18]_i_5__2_n_0\
    );
\y5_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(19),
      Q => y5_p(19)
    );
\y5_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(1),
      Q => y5_p(1)
    );
\y5_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(20),
      Q => y5_p(20)
    );
\y5_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(21),
      Q => y5_p(21)
    );
\y5_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(22),
      Q => y5_p(22)
    );
\y5_p_reg[22]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[18]_i_1__2_n_0\,
      CO(3) => \y5_p_reg[22]_i_1__2_n_0\,
      CO(2) => \y5_p_reg[22]_i_1__2_n_1\,
      CO(1) => \y5_p_reg[22]_i_1__2_n_2\,
      CO(0) => \y5_p_reg[22]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(22 downto 19),
      O(3 downto 0) => y5(22 downto 19),
      S(3) => \y5_p[22]_i_2__2_n_0\,
      S(2) => \y5_p[22]_i_3__2_n_0\,
      S(1) => \y5_p[22]_i_4__2_n_0\,
      S(0) => \y5_p[22]_i_5__2_n_0\
    );
\y5_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(23),
      Q => y5_p(23)
    );
\y5_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(24),
      Q => y5_p(24)
    );
\y5_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(25),
      Q => y5_p(25)
    );
\y5_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(26),
      Q => y5_p(26)
    );
\y5_p_reg[26]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[22]_i_1__2_n_0\,
      CO(3) => \y5_p_reg[26]_i_1__2_n_0\,
      CO(2) => \y5_p_reg[26]_i_1__2_n_1\,
      CO(1) => \y5_p_reg[26]_i_1__2_n_2\,
      CO(0) => \y5_p_reg[26]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(26 downto 23),
      O(3 downto 0) => y5(26 downto 23),
      S(3) => \y5_p[26]_i_2__2_n_0\,
      S(2) => \y5_p[26]_i_3__2_n_0\,
      S(1) => \y5_p[26]_i_4__2_n_0\,
      S(0) => \y5_p[26]_i_5__2_n_0\
    );
\y5_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(27),
      Q => y5_p(27)
    );
\y5_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(28),
      Q => y5_p(28)
    );
\y5_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(29),
      Q => y5_p(29)
    );
\y5_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(2),
      Q => y5_p(2)
    );
\y5_p_reg[2]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y5_p_reg[2]_i_1__2_n_0\,
      CO(2) => \y5_p_reg[2]_i_1__2_n_1\,
      CO(1) => \y5_p_reg[2]_i_1__2_n_2\,
      CO(0) => \y5_p_reg[2]_i_1__2_n_3\,
      CYINIT => \y5_p[2]_i_2__2_n_0\,
      DI(3 downto 1) => y4_p(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => y5(2 downto 0),
      O(0) => \NLW_y5_p_reg[2]_i_1__2_O_UNCONNECTED\(0),
      S(3) => \y5_p[2]_i_3__2_n_0\,
      S(2) => \y5_p[2]_i_4__2_n_0\,
      S(1) => \y5_p[2]_i_5__2_n_0\,
      S(0) => '1'
    );
\y5_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(30),
      Q => y5_p(30)
    );
\y5_p_reg[30]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[26]_i_1__2_n_0\,
      CO(3) => \y5_p_reg[30]_i_1__2_n_0\,
      CO(2) => \y5_p_reg[30]_i_1__2_n_1\,
      CO(1) => \y5_p_reg[30]_i_1__2_n_2\,
      CO(0) => \y5_p_reg[30]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(30 downto 27),
      O(3 downto 0) => y5(30 downto 27),
      S(3) => \y5_p[30]_i_2__2_n_0\,
      S(2) => \y5_p[30]_i_3__2_n_0\,
      S(1) => \y5_p[30]_i_4__2_n_0\,
      S(0) => \y5_p[30]_i_5__2_n_0\
    );
\y5_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(31),
      Q => y5_p(31)
    );
\y5_p_reg[31]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[30]_i_1__2_n_0\,
      CO(3 downto 0) => \NLW_y5_p_reg[31]_i_1__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y5_p_reg[31]_i_1__2_O_UNCONNECTED\(3 downto 1),
      O(0) => y5(31),
      S(3 downto 1) => B"000",
      S(0) => \y5_p[31]_i_2__2_n_0\
    );
\y5_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(3),
      Q => y5_p(3)
    );
\y5_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(4),
      Q => y5_p(4)
    );
\y5_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(5),
      Q => y5_p(5)
    );
\y5_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(6),
      Q => y5_p(6)
    );
\y5_p_reg[6]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[2]_i_1__2_n_0\,
      CO(3) => \y5_p_reg[6]_i_1__2_n_0\,
      CO(2) => \y5_p_reg[6]_i_1__2_n_1\,
      CO(1) => \y5_p_reg[6]_i_1__2_n_2\,
      CO(0) => \y5_p_reg[6]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(6 downto 3),
      O(3 downto 0) => y5(6 downto 3),
      S(3) => \y5_p[6]_i_2__2_n_0\,
      S(2) => \y5_p[6]_i_3__2_n_0\,
      S(1) => \y5_p[6]_i_4__2_n_0\,
      S(0) => \y5_p[6]_i_5__2_n_0\
    );
\y5_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(7),
      Q => y5_p(7)
    );
\y5_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(8),
      Q => y5_p(8)
    );
\y5_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(9),
      Q => y5_p(9)
    );
\z0_p[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(6),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(8),
      O => z0(10)
    );
\z0_p[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(7),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(9),
      O => z0(11)
    );
\z0_p[12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(8),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(10),
      O => z0(12)
    );
\z0_p[13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(9),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(11),
      O => z0(13)
    );
\z0_p[13]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I2 => Q(11),
      O => \z0_p[13]_i_3__1_n_0\
    );
\z0_p[13]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I1 => Q(10),
      O => \z0_p[13]_i_4__2_n_0\
    );
\z0_p[13]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      I2 => Q(9),
      O => \z0_p[13]_i_5__2_n_0\
    );
\z0_p[13]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I2 => Q(8),
      O => \z0_p[13]_i_6__2_n_0\
    );
\z0_p[14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(10),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(12),
      O => z0(14)
    );
\z0_p[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(11),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(13),
      O => z0(15)
    );
\z0_p[16]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(12),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(14),
      O => z0(16)
    );
\z0_p[17]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(13),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(15),
      O => z0(17)
    );
\z0_p[17]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => \z0_p[17]_i_3__1_n_0\
    );
\z0_p[17]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \z0_p[17]_i_4__2_n_0\
    );
\z0_p[17]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      O => \z0_p[17]_i_5__2_n_0\
    );
\z0_p[17]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      O => \z0_p[17]_i_6__1_n_0\
    );
\z0_p[17]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      I2 => Q(12),
      O => \z0_p[17]_i_7__1_n_0\
    );
\z0_p[18]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(14),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(16),
      O => z0(18)
    );
\z0_p[19]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(15),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(17),
      O => z0(19)
    );
\z0_p[20]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(16),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(18),
      O => z0(20)
    );
\z0_p[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(17),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(19),
      O => z0(21)
    );
\z0_p[21]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => Q(19),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I2 => Q(17),
      O => \z0_p[21]_i_3__1_n_0\
    );
\z0_p[21]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => Q(18),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      O => \z0_p[21]_i_4__1_n_0\
    );
\z0_p[21]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69A566A5"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      I2 => Q(18),
      I3 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I4 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      O => \z0_p[21]_i_5__1_n_0\
    );
\z0_p[21]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(18),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I3 => Q(17),
      O => \z0_p[21]_i_6__1_n_0\
    );
\z0_p[21]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      O => \z0_p[21]_i_7__1_n_0\
    );
\z0_p[21]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => Q(16),
      O => \z0_p[21]_i_8__1_n_0\
    );
\z0_p[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(18),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(20),
      O => z0(22)
    );
\z0_p[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(19),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(21),
      O => z0(23)
    );
\z0_p[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(20),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(22),
      O => z0(24)
    );
\z0_p[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(21),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(23),
      O => z0(25)
    );
\z0_p[25]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      I2 => Q(22),
      O => \z0_p[25]_i_3__1_n_0\
    );
\z0_p[25]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(17),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I2 => Q(19),
      O => \z0_p[25]_i_4__1_n_0\
    );
\z0_p[25]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C969"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I3 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      O => \z0_p[25]_i_5__1_n_0\
    );
\z0_p[25]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(22),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I3 => Q(21),
      O => \z0_p[25]_i_6__1_n_0\
    );
\z0_p[25]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      O => \z0_p[25]_i_7__1_n_0\
    );
\z0_p[25]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => Q(19),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I2 => Q(17),
      I3 => Q(20),
      O => \z0_p[25]_i_8__1_n_0\
    );
\z0_p[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(22),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(24),
      O => z0(26)
    );
\z0_p[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(23),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(25),
      O => z0(27)
    );
\z0_p[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(24),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(26),
      O => z0(28)
    );
\z0_p[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(25),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(27),
      O => z0(29)
    );
\z0_p[29]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I2 => Q(26),
      O => \z0_p[29]_i_3__1_n_0\
    );
\z0_p[29]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      I2 => Q(25),
      O => \z0_p[29]_i_4__1_n_0\
    );
\z0_p[29]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I2 => Q(23),
      O => \z0_p[29]_i_5__1_n_0\
    );
\z0_p[29]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE51"
    )
        port map (
      I0 => Q(26),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      I3 => Q(27),
      O => \z0_p[29]_i_6__1_n_0\
    );
\z0_p[29]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C969"
    )
        port map (
      I0 => Q(25),
      I1 => Q(26),
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I3 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      O => \z0_p[29]_i_7__1_n_0\
    );
\z0_p[29]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(25),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I3 => Q(24),
      O => \z0_p[29]_i_8__1_n_0\
    );
\z0_p[29]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE51"
    )
        port map (
      I0 => Q(23),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      I3 => Q(24),
      O => \z0_p[29]_i_9__1_n_0\
    );
\z0_p[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => Q(0),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(0),
      O => z0(2)
    );
\z0_p[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(26),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(28),
      O => z0(30)
    );
\z0_p[31]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      O => \z0_p[31]_i_10__1_n_0\
    );
\z0_p[31]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(24),
      I1 => Q(25),
      O => \z0_p[31]_i_11__1_n_0\
    );
\z0_p[31]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EA5"
    )
        port map (
      I0 => Q(28),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      I2 => Q(29),
      I3 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      O => \z0_p[31]_i_12__1_n_0\
    );
\z0_p[31]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(28),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I3 => Q(27),
      O => \z0_p[31]_i_13__1_n_0\
    );
\z0_p[31]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      O => \z0_p[31]_i_15__1_n_0\
    );
\z0_p[31]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      O => \z0_p[31]_i_16__1_n_0\
    );
\z0_p[31]_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      O => \z0_p[31]_i_17__1_n_0\
    );
\z0_p[31]_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      O => \z0_p[31]_i_18__1_n_0\
    );
\z0_p[31]_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(21),
      I1 => Q(20),
      O => \z0_p[31]_i_19__1_n_0\
    );
\z0_p[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(27),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(29),
      O => z0(31)
    );
\z0_p[31]_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      O => \z0_p[31]_i_20__1_n_0\
    );
\z0_p[31]_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      O => \z0_p[31]_i_21__1_n_0\
    );
\z0_p[31]_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \z0_p[31]_i_23__1_n_0\
    );
\z0_p[31]_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \z0_p[31]_i_24__1_n_0\
    );
\z0_p[31]_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \z0_p[31]_i_25__1_n_0\
    );
\z0_p[31]_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      O => \z0_p[31]_i_26__1_n_0\
    );
\z0_p[31]_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \z0_p[31]_i_27__1_n_0\
    );
\z0_p[31]_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \z0_p[31]_i_28__1_n_0\
    );
\z0_p[31]_i_29__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \z0_p[31]_i_29__1_n_0\
    );
\z0_p[31]_i_30__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \z0_p[31]_i_30__1_n_0\
    );
\z0_p[31]_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \z0_p[31]_i_31__1_n_0\
    );
\z0_p[31]_i_32__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \z0_p[31]_i_32__1_n_0\
    );
\z0_p[31]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(30),
      I1 => Q(31),
      O => \z0_p[31]_i_6__2_n_0\
    );
\z0_p[31]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(26),
      I1 => Q(27),
      O => \z0_p[31]_i_7__1_n_0\
    );
\z0_p[31]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(30),
      I1 => Q(31),
      O => \z0_p[31]_i_8__2_n_0\
    );
\z0_p[31]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(28),
      I1 => Q(29),
      O => \z0_p[31]_i_9__2_n_0\
    );
\z0_p[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(1),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(1),
      O => z0(3)
    );
\z0_p[3]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \z0_p[3]_i_3__1_n_0\
    );
\z0_p[3]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \z0_p[3]_i_4__2_n_0\
    );
\z0_p[3]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \z0_p[3]_i_5__1_n_0\
    );
\z0_p[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(0),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(2),
      O => z0(4)
    );
\z0_p[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(1),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(3),
      O => z0(5)
    );
\z0_p[5]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      I2 => Q(3),
      O => \z0_p[5]_i_3__1_n_0\
    );
\z0_p[5]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I1 => Q(0),
      O => \z0_p[5]_i_4__1_n_0\
    );
\z0_p[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(2),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(4),
      O => z0(6)
    );
\z0_p[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(3),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(5),
      O => z0(7)
    );
\z0_p[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(4),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(6),
      O => z0(8)
    );
\z0_p[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg[29]\(5),
      I1 => \z0_p_reg[31]_i_3__2_n_0\,
      I2 => quad_correction_before_th0(7),
      O => z0(9)
    );
\z0_p[9]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      I2 => Q(7),
      O => \z0_p[9]_i_3__1_n_0\
    );
\z0_p[9]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I2 => Q(6),
      O => \z0_p[9]_i_4__1_n_0\
    );
\z0_p[9]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      I2 => Q(5),
      O => \z0_p[9]_i_5__1_n_0\
    );
\z0_p[9]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      I2 => Q(4),
      O => \z0_p[9]_i_6__1_n_0\
    );
\z0_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(10),
      Q => z0_p(10)
    );
\z0_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(11),
      Q => z0_p(11)
    );
\z0_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(12),
      Q => z0_p(12)
    );
\z0_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(13),
      Q => z0_p(13)
    );
\z0_p_reg[13]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[9]_i_2__2_n_0\,
      CO(3) => \z0_p_reg[13]_i_2__2_n_0\,
      CO(2) => \z0_p_reg[13]_i_2__2_n_1\,
      CO(1) => \z0_p_reg[13]_i_2__2_n_2\,
      CO(0) => \z0_p_reg[13]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      DI(1 downto 0) => Q(9 downto 8),
      O(3 downto 0) => quad_correction_before_th0(11 downto 8),
      S(3) => \z0_p[13]_i_3__1_n_0\,
      S(2) => \z0_p[13]_i_4__2_n_0\,
      S(1) => \z0_p[13]_i_5__2_n_0\,
      S(0) => \z0_p[13]_i_6__2_n_0\
    );
\z0_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(14),
      Q => z0_p(14)
    );
\z0_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(15),
      Q => z0_p(15)
    );
\z0_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(16),
      Q => z0_p(16)
    );
\z0_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(17),
      Q => z0_p(17)
    );
\z0_p_reg[17]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[13]_i_2__2_n_0\,
      CO(3) => \z0_p_reg[17]_i_2__2_n_0\,
      CO(2) => \z0_p_reg[17]_i_2__2_n_1\,
      CO(1) => \z0_p_reg[17]_i_2__2_n_2\,
      CO(0) => \z0_p_reg[17]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(14 downto 13),
      DI(1) => \z0_p[17]_i_3__1_n_0\,
      DI(0) => Q(12),
      O(3 downto 0) => quad_correction_before_th0(15 downto 12),
      S(3) => \z0_p[17]_i_4__2_n_0\,
      S(2) => \z0_p[17]_i_5__2_n_0\,
      S(1) => \z0_p[17]_i_6__1_n_0\,
      S(0) => \z0_p[17]_i_7__1_n_0\
    );
\z0_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(18),
      Q => z0_p(18)
    );
\z0_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(19),
      Q => z0_p(19)
    );
\z0_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(20),
      Q => z0_p(20)
    );
\z0_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(21),
      Q => z0_p(21)
    );
\z0_p_reg[21]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[17]_i_2__2_n_0\,
      CO(3) => \z0_p_reg[21]_i_2__1_n_0\,
      CO(2) => \z0_p_reg[21]_i_2__1_n_1\,
      CO(1) => \z0_p_reg[21]_i_2__1_n_2\,
      CO(0) => \z0_p_reg[21]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[21]_i_3__1_n_0\,
      DI(2) => \z0_p[21]_i_4__1_n_0\,
      DI(1 downto 0) => Q(16 downto 15),
      O(3 downto 0) => quad_correction_before_th0(19 downto 16),
      S(3) => \z0_p[21]_i_5__1_n_0\,
      S(2) => \z0_p[21]_i_6__1_n_0\,
      S(1) => \z0_p[21]_i_7__1_n_0\,
      S(0) => \z0_p[21]_i_8__1_n_0\
    );
\z0_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(22),
      Q => z0_p(22)
    );
\z0_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(23),
      Q => z0_p(23)
    );
\z0_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(24),
      Q => z0_p(24)
    );
\z0_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(25),
      Q => z0_p(25)
    );
\z0_p_reg[25]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[21]_i_2__1_n_0\,
      CO(3) => \z0_p_reg[25]_i_2__1_n_0\,
      CO(2) => \z0_p_reg[25]_i_2__1_n_1\,
      CO(1) => \z0_p_reg[25]_i_2__1_n_2\,
      CO(0) => \z0_p_reg[25]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[25]_i_3__1_n_0\,
      DI(2 downto 1) => Q(21 downto 20),
      DI(0) => \z0_p[25]_i_4__1_n_0\,
      O(3 downto 0) => quad_correction_before_th0(23 downto 20),
      S(3) => \z0_p[25]_i_5__1_n_0\,
      S(2) => \z0_p[25]_i_6__1_n_0\,
      S(1) => \z0_p[25]_i_7__1_n_0\,
      S(0) => \z0_p[25]_i_8__1_n_0\
    );
\z0_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(26),
      Q => z0_p(26)
    );
\z0_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(27),
      Q => z0_p(27)
    );
\z0_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(28),
      Q => z0_p(28)
    );
\z0_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(29),
      Q => z0_p(29)
    );
\z0_p_reg[29]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[25]_i_2__1_n_0\,
      CO(3) => \z0_p_reg[29]_i_2__1_n_0\,
      CO(2) => \z0_p_reg[29]_i_2__1_n_1\,
      CO(1) => \z0_p_reg[29]_i_2__1_n_2\,
      CO(0) => \z0_p_reg[29]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[29]_i_3__1_n_0\,
      DI(2) => \z0_p[29]_i_4__1_n_0\,
      DI(1) => Q(24),
      DI(0) => \z0_p[29]_i_5__1_n_0\,
      O(3 downto 0) => quad_correction_before_th0(27 downto 24),
      S(3) => \z0_p[29]_i_6__1_n_0\,
      S(2) => \z0_p[29]_i_7__1_n_0\,
      S(1) => \z0_p[29]_i_8__1_n_0\,
      S(0) => \z0_p[29]_i_9__1_n_0\
    );
\z0_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(2),
      Q => z0_p(2)
    );
\z0_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(30),
      Q => z0_p(30)
    );
\z0_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(31),
      Q => z0_p(31)
    );
\z0_p_reg[31]_i_14__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[31]_i_22__1_n_0\,
      CO(3) => \z0_p_reg[31]_i_14__1_n_0\,
      CO(2) => \z0_p_reg[31]_i_14__1_n_1\,
      CO(1) => \z0_p_reg[31]_i_14__1_n_2\,
      CO(0) => \z0_p_reg[31]_i_14__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \z0_p[31]_i_23__1_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_z0_p_reg[31]_i_14__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[31]_i_24__1_n_0\,
      S(2) => \z0_p[31]_i_25__1_n_0\,
      S(1) => \z0_p[31]_i_26__1_n_0\,
      S(0) => \z0_p[31]_i_27__1_n_0\
    );
\z0_p_reg[31]_i_22__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z0_p_reg[31]_i_22__1_n_0\,
      CO(2) => \z0_p_reg[31]_i_22__1_n_1\,
      CO(1) => \z0_p_reg[31]_i_22__1_n_2\,
      CO(0) => \z0_p_reg[31]_i_22__1_n_3\,
      CYINIT => '0',
      DI(3) => Q(7),
      DI(2) => Q(5),
      DI(1) => Q(3),
      DI(0) => \z0_p[31]_i_28__1_n_0\,
      O(3 downto 0) => \NLW_z0_p_reg[31]_i_22__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[31]_i_29__1_n_0\,
      S(2) => \z0_p[31]_i_30__1_n_0\,
      S(1) => \z0_p[31]_i_31__1_n_0\,
      S(0) => \z0_p[31]_i_32__1_n_0\
    );
\z0_p_reg[31]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[31]_i_5__1_n_0\,
      CO(3) => \z0_p_reg[31]_i_3__2_n_0\,
      CO(2) => \z0_p_reg[31]_i_3__2_n_1\,
      CO(1) => \z0_p_reg[31]_i_3__2_n_2\,
      CO(0) => \z0_p_reg[31]_i_3__2_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[31]_i_6__2_n_0\,
      DI(2) => Q(29),
      DI(1) => \z0_p[31]_i_7__1_n_0\,
      DI(0) => Q(25),
      O(3 downto 0) => \NLW_z0_p_reg[31]_i_3__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[31]_i_8__2_n_0\,
      S(2) => \z0_p[31]_i_9__2_n_0\,
      S(1) => \z0_p[31]_i_10__1_n_0\,
      S(0) => \z0_p[31]_i_11__1_n_0\
    );
\z0_p_reg[31]_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[29]_i_2__1_n_0\,
      CO(3 downto 1) => \NLW_z0_p_reg[31]_i_4__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \z0_p_reg[31]_i_4__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(27),
      O(3 downto 2) => \NLW_z0_p_reg[31]_i_4__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => quad_correction_before_th0(29 downto 28),
      S(3 downto 2) => B"00",
      S(1) => \z0_p[31]_i_12__1_n_0\,
      S(0) => \z0_p[31]_i_13__1_n_0\
    );
\z0_p_reg[31]_i_5__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[31]_i_14__1_n_0\,
      CO(3) => \z0_p_reg[31]_i_5__1_n_0\,
      CO(2) => \z0_p_reg[31]_i_5__1_n_1\,
      CO(1) => \z0_p_reg[31]_i_5__1_n_2\,
      CO(0) => \z0_p_reg[31]_i_5__1_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[31]_i_15__1_n_0\,
      DI(2) => \z0_p[31]_i_16__1_n_0\,
      DI(1) => \z0_p[31]_i_17__1_n_0\,
      DI(0) => Q(17),
      O(3 downto 0) => \NLW_z0_p_reg[31]_i_5__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[31]_i_18__1_n_0\,
      S(2) => \z0_p[31]_i_19__1_n_0\,
      S(1) => \z0_p[31]_i_20__1_n_0\,
      S(0) => \z0_p[31]_i_21__1_n_0\
    );
\z0_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(3),
      Q => z0_p(3)
    );
\z0_p_reg[3]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \z0_p_reg[3]_i_2__2_n_1\,
      CO(1) => \z0_p_reg[3]_i_2__2_n_2\,
      CO(0) => \z0_p_reg[3]_i_2__2_n_3\,
      CYINIT => Q(0),
      DI(3) => Q(4),
      DI(2) => '0',
      DI(1 downto 0) => Q(2 downto 1),
      O(3 downto 1) => quad_correction_before_sub_temp(4 downto 2),
      O(0) => quad_correction_before_th00_in(1),
      S(3) => \z0_p[3]_i_3__1_n_0\,
      S(2) => Q(3),
      S(1) => \z0_p[3]_i_4__2_n_0\,
      S(0) => \z0_p[3]_i_5__1_n_0\
    );
\z0_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(4),
      Q => z0_p(4)
    );
\z0_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(5),
      Q => z0_p(5)
    );
\z0_p_reg[5]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z0_p_reg[5]_i_2__3_n_0\,
      CO(2) => \z0_p_reg[5]_i_2__3_n_1\,
      CO(1) => \z0_p_reg[5]_i_2__3_n_2\,
      CO(0) => \z0_p_reg[5]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3) => Q(3),
      DI(2 downto 1) => B"00",
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__2_n_1\,
      O(3 downto 0) => quad_correction_before_th0(3 downto 0),
      S(3) => \z0_p[5]_i_3__1_n_0\,
      S(2 downto 1) => Q(2 downto 1),
      S(0) => \z0_p[5]_i_4__1_n_0\
    );
\z0_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(6),
      Q => z0_p(6)
    );
\z0_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(7),
      Q => z0_p(7)
    );
\z0_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(8),
      Q => z0_p(8)
    );
\z0_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(9),
      Q => z0_p(9)
    );
\z0_p_reg[9]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[5]_i_2__3_n_0\,
      CO(3) => \z0_p_reg[9]_i_2__2_n_0\,
      CO(2) => \z0_p_reg[9]_i_2__2_n_1\,
      CO(1) => \z0_p_reg[9]_i_2__2_n_2\,
      CO(0) => \z0_p_reg[9]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => quad_correction_before_th0(7 downto 4),
      S(3) => \z0_p[9]_i_3__1_n_0\,
      S(2) => \z0_p[9]_i_4__1_n_0\,
      S(1) => \z0_p[9]_i_5__1_n_0\,
      S(0) => \z0_p[9]_i_6__1_n_0\
    );
\z1_p[12]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[12]_i_2__2_n_0\
    );
\z1_p[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[12]_i_3__2_n_0\
    );
\z1_p[12]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(12),
      O => \z1_p[12]_i_4__2_n_0\
    );
\z1_p[12]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(11),
      I1 => z0_p(10),
      O => \z1_p[12]_i_5__2_n_0\
    );
\z1_p[12]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(10),
      O => \z1_p[12]_i_6__2_n_0\
    );
\z1_p[12]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(9),
      I1 => z0_p(8),
      O => \z1_p[12]_i_7__2_n_0\
    );
\z1_p[16]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(15),
      I1 => z0_p(16),
      O => \z1_p[16]_i_2__2_n_0\
    );
\z1_p[16]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(14),
      I1 => z0_p(15),
      O => \z1_p[16]_i_3__2_n_0\
    );
\z1_p[16]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(13),
      I1 => z0_p(14),
      O => \z1_p[16]_i_4__2_n_0\
    );
\z1_p[16]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(12),
      I1 => z0_p(13),
      O => \z1_p[16]_i_5__2_n_0\
    );
\z1_p[20]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[20]_i_2__3_n_0\
    );
\z1_p[20]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(19),
      I1 => z0_p(20),
      O => \z1_p[20]_i_3__2_n_0\
    );
\z1_p[20]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(19),
      O => \z1_p[20]_i_4__3_n_0\
    );
\z1_p[20]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(18),
      I1 => z0_p(17),
      O => \z1_p[20]_i_5__2_n_0\
    );
\z1_p[20]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(16),
      I1 => z0_p(17),
      O => \z1_p[20]_i_6__2_n_0\
    );
\z1_p[24]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[24]_i_2__2_n_0\
    );
\z1_p[24]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(23),
      I1 => z0_p(24),
      O => \z1_p[24]_i_3__2_n_0\
    );
\z1_p[24]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(23),
      O => \z1_p[24]_i_4__2_n_0\
    );
\z1_p[24]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(22),
      I1 => z0_p(21),
      O => \z1_p[24]_i_5__2_n_0\
    );
\z1_p[24]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(20),
      I1 => z0_p(21),
      O => \z1_p[24]_i_6__2_n_0\
    );
\z1_p[28]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[28]_i_2__2_n_0\
    );
\z1_p[28]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(28),
      I1 => z0_p(27),
      O => \z1_p[28]_i_3__2_n_0\
    );
\z1_p[28]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(26),
      I1 => z0_p(27),
      O => \z1_p[28]_i_4__2_n_0\
    );
\z1_p[28]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(26),
      O => \z1_p[28]_i_5__2_n_0\
    );
\z1_p[28]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(25),
      I1 => z0_p(24),
      O => \z1_p[28]_i_6__2_n_0\
    );
\z1_p[31]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[31]_i_2__2_n_0\
    );
\z1_p[31]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(30),
      I1 => z0_p(29),
      O => \z1_p[31]_i_3__2_n_0\
    );
\z1_p[31]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(29),
      O => \z1_p[31]_i_4__2_n_0\
    );
\z1_p[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[4]_i_2__2_n_0\
    );
\z1_p[4]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(4),
      O => \z1_p[4]_i_3__2_n_0\
    );
\z1_p[4]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(3),
      I1 => z0_p(2),
      O => \z1_p[4]_i_4__2_n_0\
    );
\z1_p[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(2),
      O => \z1_p[4]_i_5__2_n_0\
    );
\z1_p[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[8]_i_2__2_n_0\
    );
\z1_p[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[8]_i_3__2_n_0\
    );
\z1_p[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(8),
      O => \z1_p[8]_i_4__2_n_0\
    );
\z1_p[8]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(7),
      I1 => z0_p(6),
      O => \z1_p[8]_i_5__2_n_0\
    );
\z1_p[8]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(6),
      O => \z1_p[8]_i_6__2_n_0\
    );
\z1_p[8]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(5),
      I1 => z0_p(4),
      O => \z1_p[8]_i_7__2_n_0\
    );
\z1_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[12]_i_1__2_n_6\,
      Q => z1_p(10)
    );
\z1_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[12]_i_1__2_n_5\,
      Q => z1_p(11)
    );
\z1_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[12]_i_1__2_n_4\,
      Q => z1_p(12)
    );
\z1_p_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[8]_i_1__2_n_0\,
      CO(3) => \z1_p_reg[12]_i_1__2_n_0\,
      CO(2) => \z1_p_reg[12]_i_1__2_n_1\,
      CO(1) => \z1_p_reg[12]_i_1__2_n_2\,
      CO(0) => \z1_p_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \z1_p[12]_i_2__2_n_0\,
      DI(2) => z0_p(10),
      DI(1) => \z1_p[12]_i_3__2_n_0\,
      DI(0) => z0_p(8),
      O(3) => \z1_p_reg[12]_i_1__2_n_4\,
      O(2) => \z1_p_reg[12]_i_1__2_n_5\,
      O(1) => \z1_p_reg[12]_i_1__2_n_6\,
      O(0) => \z1_p_reg[12]_i_1__2_n_7\,
      S(3) => \z1_p[12]_i_4__2_n_0\,
      S(2) => \z1_p[12]_i_5__2_n_0\,
      S(1) => \z1_p[12]_i_6__2_n_0\,
      S(0) => \z1_p[12]_i_7__2_n_0\
    );
\z1_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[16]_i_1__2_n_7\,
      Q => z1_p(13)
    );
\z1_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[16]_i_1__2_n_6\,
      Q => z1_p(14)
    );
\z1_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[16]_i_1__2_n_5\,
      Q => z1_p(15)
    );
\z1_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[16]_i_1__2_n_4\,
      Q => z1_p(16)
    );
\z1_p_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[12]_i_1__2_n_0\,
      CO(3) => \z1_p_reg[16]_i_1__2_n_0\,
      CO(2) => \z1_p_reg[16]_i_1__2_n_1\,
      CO(1) => \z1_p_reg[16]_i_1__2_n_2\,
      CO(0) => \z1_p_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z0_p(15 downto 12),
      O(3) => \z1_p_reg[16]_i_1__2_n_4\,
      O(2) => \z1_p_reg[16]_i_1__2_n_5\,
      O(1) => \z1_p_reg[16]_i_1__2_n_6\,
      O(0) => \z1_p_reg[16]_i_1__2_n_7\,
      S(3) => \z1_p[16]_i_2__2_n_0\,
      S(2) => \z1_p[16]_i_3__2_n_0\,
      S(1) => \z1_p[16]_i_4__2_n_0\,
      S(0) => \z1_p[16]_i_5__2_n_0\
    );
\z1_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[20]_i_1__3_n_7\,
      Q => z1_p(17)
    );
\z1_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[20]_i_1__3_n_6\,
      Q => z1_p(18)
    );
\z1_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[20]_i_1__3_n_5\,
      Q => z1_p(19)
    );
\z1_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[20]_i_1__3_n_4\,
      Q => z1_p(20)
    );
\z1_p_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[16]_i_1__2_n_0\,
      CO(3) => \z1_p_reg[20]_i_1__3_n_0\,
      CO(2) => \z1_p_reg[20]_i_1__3_n_1\,
      CO(1) => \z1_p_reg[20]_i_1__3_n_2\,
      CO(0) => \z1_p_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => z0_p(19),
      DI(2) => \z1_p[20]_i_2__3_n_0\,
      DI(1 downto 0) => z0_p(17 downto 16),
      O(3) => \z1_p_reg[20]_i_1__3_n_4\,
      O(2) => \z1_p_reg[20]_i_1__3_n_5\,
      O(1) => \z1_p_reg[20]_i_1__3_n_6\,
      O(0) => \z1_p_reg[20]_i_1__3_n_7\,
      S(3) => \z1_p[20]_i_3__2_n_0\,
      S(2) => \z1_p[20]_i_4__3_n_0\,
      S(1) => \z1_p[20]_i_5__2_n_0\,
      S(0) => \z1_p[20]_i_6__2_n_0\
    );
\z1_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[24]_i_1__2_n_7\,
      Q => z1_p(21)
    );
\z1_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[24]_i_1__2_n_6\,
      Q => z1_p(22)
    );
\z1_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[24]_i_1__2_n_5\,
      Q => z1_p(23)
    );
\z1_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[24]_i_1__2_n_4\,
      Q => z1_p(24)
    );
\z1_p_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[20]_i_1__3_n_0\,
      CO(3) => \z1_p_reg[24]_i_1__2_n_0\,
      CO(2) => \z1_p_reg[24]_i_1__2_n_1\,
      CO(1) => \z1_p_reg[24]_i_1__2_n_2\,
      CO(0) => \z1_p_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => z0_p(23),
      DI(2) => \z1_p[24]_i_2__2_n_0\,
      DI(1 downto 0) => z0_p(21 downto 20),
      O(3) => \z1_p_reg[24]_i_1__2_n_4\,
      O(2) => \z1_p_reg[24]_i_1__2_n_5\,
      O(1) => \z1_p_reg[24]_i_1__2_n_6\,
      O(0) => \z1_p_reg[24]_i_1__2_n_7\,
      S(3) => \z1_p[24]_i_3__2_n_0\,
      S(2) => \z1_p[24]_i_4__2_n_0\,
      S(1) => \z1_p[24]_i_5__2_n_0\,
      S(0) => \z1_p[24]_i_6__2_n_0\
    );
\z1_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[28]_i_1__2_n_7\,
      Q => z1_p(25)
    );
\z1_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[28]_i_1__2_n_6\,
      Q => z1_p(26)
    );
\z1_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[28]_i_1__2_n_5\,
      Q => z1_p(27)
    );
\z1_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[28]_i_1__2_n_4\,
      Q => z1_p(28)
    );
\z1_p_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[24]_i_1__2_n_0\,
      CO(3) => \z1_p_reg[28]_i_1__2_n_0\,
      CO(2) => \z1_p_reg[28]_i_1__2_n_1\,
      CO(1) => \z1_p_reg[28]_i_1__2_n_2\,
      CO(0) => \z1_p_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => z0_p(27 downto 26),
      DI(1) => \z1_p[28]_i_2__2_n_0\,
      DI(0) => z0_p(24),
      O(3) => \z1_p_reg[28]_i_1__2_n_4\,
      O(2) => \z1_p_reg[28]_i_1__2_n_5\,
      O(1) => \z1_p_reg[28]_i_1__2_n_6\,
      O(0) => \z1_p_reg[28]_i_1__2_n_7\,
      S(3) => \z1_p[28]_i_3__2_n_0\,
      S(2) => \z1_p[28]_i_4__2_n_0\,
      S(1) => \z1_p[28]_i_5__2_n_0\,
      S(0) => \z1_p[28]_i_6__2_n_0\
    );
\z1_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[31]_i_1__2_n_7\,
      Q => z1_p(29)
    );
\z1_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[4]_i_1__2_n_6\,
      Q => z1_p(2)
    );
\z1_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[31]_i_1__2_n_6\,
      Q => z1_p(30)
    );
\z1_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[31]_i_1__2_n_5\,
      Q => z1_p(31)
    );
\z1_p_reg[31]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[28]_i_1__2_n_0\,
      CO(3 downto 2) => \NLW_z1_p_reg[31]_i_1__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z1_p_reg[31]_i_1__2_n_2\,
      CO(0) => \z1_p_reg[31]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => z0_p(29),
      DI(0) => \z1_p[31]_i_2__2_n_0\,
      O(3) => \NLW_z1_p_reg[31]_i_1__2_O_UNCONNECTED\(3),
      O(2) => \z1_p_reg[31]_i_1__2_n_5\,
      O(1) => \z1_p_reg[31]_i_1__2_n_6\,
      O(0) => \z1_p_reg[31]_i_1__2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \z1_p[31]_i_3__2_n_0\,
      S(0) => \z1_p[31]_i_4__2_n_0\
    );
\z1_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[4]_i_1__2_n_5\,
      Q => z1_p(3)
    );
\z1_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[4]_i_1__2_n_4\,
      Q => z1_p(4)
    );
\z1_p_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z1_p_reg[4]_i_1__2_n_0\,
      CO(2) => \z1_p_reg[4]_i_1__2_n_1\,
      CO(1) => \z1_p_reg[4]_i_1__2_n_2\,
      CO(0) => \z1_p_reg[4]_i_1__2_n_3\,
      CYINIT => z0_p(31),
      DI(3) => \z1_p[4]_i_2__2_n_0\,
      DI(2) => z0_p(2),
      DI(1 downto 0) => B"00",
      O(3) => \z1_p_reg[4]_i_1__2_n_4\,
      O(2) => \z1_p_reg[4]_i_1__2_n_5\,
      O(1) => \z1_p_reg[4]_i_1__2_n_6\,
      O(0) => \NLW_z1_p_reg[4]_i_1__2_O_UNCONNECTED\(0),
      S(3) => \z1_p[4]_i_3__2_n_0\,
      S(2) => \z1_p[4]_i_4__2_n_0\,
      S(1) => \z1_p[4]_i_5__2_n_0\,
      S(0) => '1'
    );
\z1_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[8]_i_1__2_n_7\,
      Q => z1_p(5)
    );
\z1_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[8]_i_1__2_n_6\,
      Q => z1_p(6)
    );
\z1_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[8]_i_1__2_n_5\,
      Q => z1_p(7)
    );
\z1_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[8]_i_1__2_n_4\,
      Q => z1_p(8)
    );
\z1_p_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[4]_i_1__2_n_0\,
      CO(3) => \z1_p_reg[8]_i_1__2_n_0\,
      CO(2) => \z1_p_reg[8]_i_1__2_n_1\,
      CO(1) => \z1_p_reg[8]_i_1__2_n_2\,
      CO(0) => \z1_p_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \z1_p[8]_i_2__2_n_0\,
      DI(2) => z0_p(6),
      DI(1) => \z1_p[8]_i_3__2_n_0\,
      DI(0) => z0_p(4),
      O(3) => \z1_p_reg[8]_i_1__2_n_4\,
      O(2) => \z1_p_reg[8]_i_1__2_n_5\,
      O(1) => \z1_p_reg[8]_i_1__2_n_6\,
      O(0) => \z1_p_reg[8]_i_1__2_n_7\,
      S(3) => \z1_p[8]_i_4__2_n_0\,
      S(2) => \z1_p[8]_i_5__2_n_0\,
      S(1) => \z1_p[8]_i_6__2_n_0\,
      S(0) => \z1_p[8]_i_7__2_n_0\
    );
\z1_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[12]_i_1__2_n_7\,
      Q => z1_p(9)
    );
\z2_p[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x1_p(29),
      O => \z2_p[0]_i_1__3_n_0\
    );
\z2_p[12]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[12]_i_2__3_n_0\
    );
\z2_p[12]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[12]_i_3__3_n_0\
    );
\z2_p[12]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(12),
      O => \z2_p[12]_i_4__3_n_0\
    );
\z2_p[12]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(11),
      I1 => z1_p(10),
      O => \z2_p[12]_i_5__3_n_0\
    );
\z2_p[12]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(9),
      I1 => z1_p(10),
      O => \z2_p[12]_i_6__2_n_0\
    );
\z2_p[12]_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(9),
      O => \z2_p[12]_i_7__3_n_0\
    );
\z2_p[16]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[16]_i_2__3_n_0\
    );
\z2_p[16]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[16]_i_3__2_n_0\
    );
\z2_p[16]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(16),
      O => \z2_p[16]_i_4__3_n_0\
    );
\z2_p[16]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(15),
      I1 => z1_p(14),
      O => \z2_p[16]_i_5__3_n_0\
    );
\z2_p[16]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(14),
      O => \z2_p[16]_i_6__3_n_0\
    );
\z2_p[16]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(13),
      I1 => z1_p(12),
      O => \z2_p[16]_i_7__2_n_0\
    );
\z2_p[20]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[20]_i_2__2_n_0\
    );
\z2_p[20]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(20),
      I1 => z1_p(19),
      O => \z2_p[20]_i_3__3_n_0\
    );
\z2_p[20]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(19),
      O => \z2_p[20]_i_4__3_n_0\
    );
\z2_p[20]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(18),
      I1 => z1_p(17),
      O => \z2_p[20]_i_5__3_n_0\
    );
\z2_p[20]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(16),
      I1 => z1_p(17),
      O => \z2_p[20]_i_6__3_n_0\
    );
\z2_p[24]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[24]_i_2__2_n_0\
    );
\z2_p[24]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[24]_i_3__2_n_0\
    );
\z2_p[24]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(23),
      I1 => z1_p(24),
      O => \z2_p[24]_i_4__2_n_0\
    );
\z2_p[24]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(23),
      O => \z2_p[24]_i_5__2_n_0\
    );
\z2_p[24]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(22),
      I1 => z1_p(21),
      O => \z2_p[24]_i_6__2_n_0\
    );
\z2_p[24]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(21),
      O => \z2_p[24]_i_7__2_n_0\
    );
\z2_p[28]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[28]_i_2__2_n_0\
    );
\z2_p[28]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(27),
      I1 => z1_p(28),
      O => \z2_p[28]_i_3__2_n_0\
    );
\z2_p[28]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(26),
      I1 => z1_p(27),
      O => \z2_p[28]_i_4__2_n_0\
    );
\z2_p[28]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(26),
      O => \z2_p[28]_i_5__2_n_0\
    );
\z2_p[28]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(25),
      I1 => z1_p(24),
      O => \z2_p[28]_i_6__2_n_0\
    );
\z2_p[31]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[31]_i_2__2_n_0\
    );
\z2_p[31]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(30),
      I1 => z1_p(31),
      O => \z2_p[31]_i_3__2_n_0\
    );
\z2_p[31]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(30),
      O => \z2_p[31]_i_4__2_n_0\
    );
\z2_p[31]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(29),
      I1 => z1_p(28),
      O => \z2_p[31]_i_5__2_n_0\
    );
\z2_p[4]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[4]_i_2__3_n_0\
    );
\z2_p[4]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[4]_i_3__3_n_0\
    );
\z2_p[4]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(3),
      I1 => z1_p(4),
      O => \z2_p[4]_i_4__2_n_0\
    );
\z2_p[4]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(3),
      I1 => z1_p(31),
      O => \z2_p[4]_i_5__3_n_0\
    );
\z2_p[4]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(2),
      O => \z2_p[4]_i_6__2_n_0\
    );
\z2_p[4]_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \z2_p[4]_i_7__3_n_0\
    );
\z2_p[8]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(8),
      I1 => z1_p(7),
      O => \z2_p[8]_i_2__3_n_0\
    );
\z2_p[8]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(6),
      I1 => z1_p(7),
      O => \z2_p[8]_i_3__3_n_0\
    );
\z2_p[8]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(5),
      I1 => z1_p(6),
      O => \z2_p[8]_i_4__3_n_0\
    );
\z2_p[8]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(4),
      I1 => z1_p(5),
      O => \z2_p[8]_i_5__3_n_0\
    );
\z2_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p[0]_i_1__3_n_0\,
      Q => z2_p(0)
    );
\z2_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[12]_i_1__3_n_6\,
      Q => z2_p(10)
    );
\z2_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[12]_i_1__3_n_5\,
      Q => z2_p(11)
    );
\z2_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[12]_i_1__3_n_4\,
      Q => z2_p(12)
    );
\z2_p_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[8]_i_1__3_n_0\,
      CO(3) => \z2_p_reg[12]_i_1__3_n_0\,
      CO(2) => \z2_p_reg[12]_i_1__3_n_1\,
      CO(1) => \z2_p_reg[12]_i_1__3_n_2\,
      CO(0) => \z2_p_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \z2_p[12]_i_2__3_n_0\,
      DI(2 downto 1) => z1_p(10 downto 9),
      DI(0) => \z2_p[12]_i_3__3_n_0\,
      O(3) => \z2_p_reg[12]_i_1__3_n_4\,
      O(2) => \z2_p_reg[12]_i_1__3_n_5\,
      O(1) => \z2_p_reg[12]_i_1__3_n_6\,
      O(0) => \z2_p_reg[12]_i_1__3_n_7\,
      S(3) => \z2_p[12]_i_4__3_n_0\,
      S(2) => \z2_p[12]_i_5__3_n_0\,
      S(1) => \z2_p[12]_i_6__2_n_0\,
      S(0) => \z2_p[12]_i_7__3_n_0\
    );
\z2_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[16]_i_1__3_n_7\,
      Q => z2_p(13)
    );
\z2_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[16]_i_1__3_n_6\,
      Q => z2_p(14)
    );
\z2_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[16]_i_1__3_n_5\,
      Q => z2_p(15)
    );
\z2_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[16]_i_1__3_n_4\,
      Q => z2_p(16)
    );
\z2_p_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[12]_i_1__3_n_0\,
      CO(3) => \z2_p_reg[16]_i_1__3_n_0\,
      CO(2) => \z2_p_reg[16]_i_1__3_n_1\,
      CO(1) => \z2_p_reg[16]_i_1__3_n_2\,
      CO(0) => \z2_p_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \z2_p[16]_i_2__3_n_0\,
      DI(2) => z1_p(14),
      DI(1) => \z2_p[16]_i_3__2_n_0\,
      DI(0) => z1_p(12),
      O(3) => \z2_p_reg[16]_i_1__3_n_4\,
      O(2) => \z2_p_reg[16]_i_1__3_n_5\,
      O(1) => \z2_p_reg[16]_i_1__3_n_6\,
      O(0) => \z2_p_reg[16]_i_1__3_n_7\,
      S(3) => \z2_p[16]_i_4__3_n_0\,
      S(2) => \z2_p[16]_i_5__3_n_0\,
      S(1) => \z2_p[16]_i_6__3_n_0\,
      S(0) => \z2_p[16]_i_7__2_n_0\
    );
\z2_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[20]_i_1__3_n_7\,
      Q => z2_p(17)
    );
\z2_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[20]_i_1__3_n_6\,
      Q => z2_p(18)
    );
\z2_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[20]_i_1__3_n_5\,
      Q => z2_p(19)
    );
\z2_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[4]_i_1__3_n_7\,
      Q => z2_p(1)
    );
\z2_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[20]_i_1__3_n_4\,
      Q => z2_p(20)
    );
\z2_p_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[16]_i_1__3_n_0\,
      CO(3) => \z2_p_reg[20]_i_1__3_n_0\,
      CO(2) => \z2_p_reg[20]_i_1__3_n_1\,
      CO(1) => \z2_p_reg[20]_i_1__3_n_2\,
      CO(0) => \z2_p_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => z1_p(19),
      DI(2) => \z2_p[20]_i_2__2_n_0\,
      DI(1 downto 0) => z1_p(17 downto 16),
      O(3) => \z2_p_reg[20]_i_1__3_n_4\,
      O(2) => \z2_p_reg[20]_i_1__3_n_5\,
      O(1) => \z2_p_reg[20]_i_1__3_n_6\,
      O(0) => \z2_p_reg[20]_i_1__3_n_7\,
      S(3) => \z2_p[20]_i_3__3_n_0\,
      S(2) => \z2_p[20]_i_4__3_n_0\,
      S(1) => \z2_p[20]_i_5__3_n_0\,
      S(0) => \z2_p[20]_i_6__3_n_0\
    );
\z2_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[24]_i_1__2_n_7\,
      Q => z2_p(21)
    );
\z2_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[24]_i_1__2_n_6\,
      Q => z2_p(22)
    );
\z2_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[24]_i_1__2_n_5\,
      Q => z2_p(23)
    );
\z2_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[24]_i_1__2_n_4\,
      Q => z2_p(24)
    );
\z2_p_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[20]_i_1__3_n_0\,
      CO(3) => \z2_p_reg[24]_i_1__2_n_0\,
      CO(2) => \z2_p_reg[24]_i_1__2_n_1\,
      CO(1) => \z2_p_reg[24]_i_1__2_n_2\,
      CO(0) => \z2_p_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => z1_p(23),
      DI(2) => \z2_p[24]_i_2__2_n_0\,
      DI(1) => z1_p(21),
      DI(0) => \z2_p[24]_i_3__2_n_0\,
      O(3) => \z2_p_reg[24]_i_1__2_n_4\,
      O(2) => \z2_p_reg[24]_i_1__2_n_5\,
      O(1) => \z2_p_reg[24]_i_1__2_n_6\,
      O(0) => \z2_p_reg[24]_i_1__2_n_7\,
      S(3) => \z2_p[24]_i_4__2_n_0\,
      S(2) => \z2_p[24]_i_5__2_n_0\,
      S(1) => \z2_p[24]_i_6__2_n_0\,
      S(0) => \z2_p[24]_i_7__2_n_0\
    );
\z2_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[28]_i_1__2_n_7\,
      Q => z2_p(25)
    );
\z2_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[28]_i_1__2_n_6\,
      Q => z2_p(26)
    );
\z2_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[28]_i_1__2_n_5\,
      Q => z2_p(27)
    );
\z2_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[28]_i_1__2_n_4\,
      Q => z2_p(28)
    );
\z2_p_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[24]_i_1__2_n_0\,
      CO(3) => \z2_p_reg[28]_i_1__2_n_0\,
      CO(2) => \z2_p_reg[28]_i_1__2_n_1\,
      CO(1) => \z2_p_reg[28]_i_1__2_n_2\,
      CO(0) => \z2_p_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => z1_p(27 downto 26),
      DI(1) => \z2_p[28]_i_2__2_n_0\,
      DI(0) => z1_p(24),
      O(3) => \z2_p_reg[28]_i_1__2_n_4\,
      O(2) => \z2_p_reg[28]_i_1__2_n_5\,
      O(1) => \z2_p_reg[28]_i_1__2_n_6\,
      O(0) => \z2_p_reg[28]_i_1__2_n_7\,
      S(3) => \z2_p[28]_i_3__2_n_0\,
      S(2) => \z2_p[28]_i_4__2_n_0\,
      S(1) => \z2_p[28]_i_5__2_n_0\,
      S(0) => \z2_p[28]_i_6__2_n_0\
    );
\z2_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[31]_i_1__2_n_7\,
      Q => z2_p(29)
    );
\z2_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[4]_i_1__3_n_6\,
      Q => z2_p(2)
    );
\z2_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[31]_i_1__2_n_6\,
      Q => z2_p(30)
    );
\z2_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[31]_i_1__2_n_5\,
      Q => z2_p(31)
    );
\z2_p_reg[31]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[28]_i_1__2_n_0\,
      CO(3 downto 2) => \NLW_z2_p_reg[31]_i_1__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z2_p_reg[31]_i_1__2_n_2\,
      CO(0) => \z2_p_reg[31]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \z2_p[31]_i_2__2_n_0\,
      DI(0) => z1_p(28),
      O(3) => \NLW_z2_p_reg[31]_i_1__2_O_UNCONNECTED\(3),
      O(2) => \z2_p_reg[31]_i_1__2_n_5\,
      O(1) => \z2_p_reg[31]_i_1__2_n_6\,
      O(0) => \z2_p_reg[31]_i_1__2_n_7\,
      S(3) => '0',
      S(2) => \z2_p[31]_i_3__2_n_0\,
      S(1) => \z2_p[31]_i_4__2_n_0\,
      S(0) => \z2_p[31]_i_5__2_n_0\
    );
\z2_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[4]_i_1__3_n_5\,
      Q => z2_p(3)
    );
\z2_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[4]_i_1__3_n_4\,
      Q => z2_p(4)
    );
\z2_p_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z2_p_reg[4]_i_1__3_n_0\,
      CO(2) => \z2_p_reg[4]_i_1__3_n_1\,
      CO(1) => \z2_p_reg[4]_i_1__3_n_2\,
      CO(0) => \z2_p_reg[4]_i_1__3_n_3\,
      CYINIT => x1_p(29),
      DI(3) => z1_p(3),
      DI(2) => \z2_p[4]_i_2__3_n_0\,
      DI(1) => \z2_p[4]_i_3__3_n_0\,
      DI(0) => y1_p(29),
      O(3) => \z2_p_reg[4]_i_1__3_n_4\,
      O(2) => \z2_p_reg[4]_i_1__3_n_5\,
      O(1) => \z2_p_reg[4]_i_1__3_n_6\,
      O(0) => \z2_p_reg[4]_i_1__3_n_7\,
      S(3) => \z2_p[4]_i_4__2_n_0\,
      S(2) => \z2_p[4]_i_5__3_n_0\,
      S(1) => \z2_p[4]_i_6__2_n_0\,
      S(0) => \z2_p[4]_i_7__3_n_0\
    );
\z2_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[8]_i_1__3_n_7\,
      Q => z2_p(5)
    );
\z2_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[8]_i_1__3_n_6\,
      Q => z2_p(6)
    );
\z2_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[8]_i_1__3_n_5\,
      Q => z2_p(7)
    );
\z2_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[8]_i_1__3_n_4\,
      Q => z2_p(8)
    );
\z2_p_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[4]_i_1__3_n_0\,
      CO(3) => \z2_p_reg[8]_i_1__3_n_0\,
      CO(2) => \z2_p_reg[8]_i_1__3_n_1\,
      CO(1) => \z2_p_reg[8]_i_1__3_n_2\,
      CO(0) => \z2_p_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z1_p(7 downto 4),
      O(3) => \z2_p_reg[8]_i_1__3_n_4\,
      O(2) => \z2_p_reg[8]_i_1__3_n_5\,
      O(1) => \z2_p_reg[8]_i_1__3_n_6\,
      O(0) => \z2_p_reg[8]_i_1__3_n_7\,
      S(3) => \z2_p[8]_i_2__3_n_0\,
      S(2) => \z2_p[8]_i_3__3_n_0\,
      S(1) => \z2_p[8]_i_4__3_n_0\,
      S(0) => \z2_p[8]_i_5__3_n_0\
    );
\z2_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[12]_i_1__3_n_7\,
      Q => z2_p(9)
    );
\z3_p[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(0),
      O => \z3_p[0]_i_1__3_n_0\
    );
\z3_p[12]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[12]_i_2__3_n_0\
    );
\z3_p[12]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[12]_i_3__3_n_0\
    );
\z3_p[12]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(11),
      I1 => z2_p(12),
      O => \z3_p[12]_i_4__2_n_0\
    );
\z3_p[12]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(11),
      O => \z3_p[12]_i_5__3_n_0\
    );
\z3_p[12]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(10),
      I1 => z2_p(9),
      O => \z3_p[12]_i_6__3_n_0\
    );
\z3_p[12]_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(9),
      O => \z3_p[12]_i_7__3_n_0\
    );
\z3_p[16]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[16]_i_2__2_n_0\
    );
\z3_p[16]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(15),
      I1 => z2_p(16),
      O => \z3_p[16]_i_3__3_n_0\
    );
\z3_p[16]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(15),
      O => \z3_p[16]_i_4__3_n_0\
    );
\z3_p[16]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(14),
      I1 => z2_p(13),
      O => \z3_p[16]_i_5__3_n_0\
    );
\z3_p[16]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(12),
      I1 => z2_p(13),
      O => \z3_p[16]_i_6__2_n_0\
    );
\z3_p[20]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[20]_i_2__2_n_0\
    );
\z3_p[20]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(20),
      I1 => z2_p(19),
      O => \z3_p[20]_i_3__3_n_0\
    );
\z3_p[20]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(18),
      I1 => z2_p(19),
      O => \z3_p[20]_i_4__3_n_0\
    );
\z3_p[20]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(18),
      O => \z3_p[20]_i_5__3_n_0\
    );
\z3_p[20]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(17),
      I1 => z2_p(16),
      O => \z3_p[20]_i_6__3_n_0\
    );
\z3_p[24]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[24]_i_2__2_n_0\
    );
\z3_p[24]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[24]_i_3__2_n_0\
    );
\z3_p[24]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(23),
      I1 => z2_p(24),
      O => \z3_p[24]_i_4__2_n_0\
    );
\z3_p[24]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(23),
      O => \z3_p[24]_i_5__2_n_0\
    );
\z3_p[24]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(22),
      I1 => z2_p(21),
      O => \z3_p[24]_i_6__2_n_0\
    );
\z3_p[24]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(21),
      O => \z3_p[24]_i_7__2_n_0\
    );
\z3_p[28]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(28),
      I1 => z2_p(27),
      O => \z3_p[28]_i_2__2_n_0\
    );
\z3_p[28]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(26),
      I1 => z2_p(27),
      O => \z3_p[28]_i_3__2_n_0\
    );
\z3_p[28]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(25),
      I1 => z2_p(26),
      O => \z3_p[28]_i_4__2_n_0\
    );
\z3_p[28]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(24),
      I1 => z2_p(25),
      O => \z3_p[28]_i_5__2_n_0\
    );
\z3_p[31]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[31]_i_2__2_n_0\
    );
\z3_p[31]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(30),
      I1 => z2_p(31),
      O => \z3_p[31]_i_3__2_n_0\
    );
\z3_p[31]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(29),
      I1 => z2_p(30),
      O => \z3_p[31]_i_4__2_n_0\
    );
\z3_p[31]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(29),
      O => \z3_p[31]_i_5__2_n_0\
    );
\z3_p[4]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(2),
      O => \z3_p[4]_i_2__3_n_0\
    );
\z3_p[4]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(3),
      I1 => z2_p(4),
      O => \z3_p[4]_i_3__3_n_0\
    );
\z3_p[4]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(2),
      I1 => z2_p(3),
      O => \z3_p[4]_i_4__2_n_0\
    );
\z3_p[4]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(2),
      I1 => z2_p(31),
      O => \z3_p[4]_i_5__3_n_0\
    );
\z3_p[4]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(1),
      O => \z3_p[4]_i_6__3_n_0\
    );
\z3_p[8]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(8),
      I1 => z2_p(7),
      O => \z3_p[8]_i_2__3_n_0\
    );
\z3_p[8]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(6),
      I1 => z2_p(7),
      O => \z3_p[8]_i_3__3_n_0\
    );
\z3_p[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(5),
      I1 => z2_p(6),
      O => \z3_p[8]_i_4__2_n_0\
    );
\z3_p[8]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(4),
      I1 => z2_p(5),
      O => \z3_p[8]_i_5__2_n_0\
    );
\z3_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p[0]_i_1__3_n_0\,
      Q => z3_p(0)
    );
\z3_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[12]_i_1__3_n_6\,
      Q => z3_p(10)
    );
\z3_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[12]_i_1__3_n_5\,
      Q => z3_p(11)
    );
\z3_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[12]_i_1__3_n_4\,
      Q => z3_p(12)
    );
\z3_p_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[8]_i_1__3_n_0\,
      CO(3) => \z3_p_reg[12]_i_1__3_n_0\,
      CO(2) => \z3_p_reg[12]_i_1__3_n_1\,
      CO(1) => \z3_p_reg[12]_i_1__3_n_2\,
      CO(0) => \z3_p_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => z2_p(11),
      DI(2) => \z3_p[12]_i_2__3_n_0\,
      DI(1) => z2_p(9),
      DI(0) => \z3_p[12]_i_3__3_n_0\,
      O(3) => \z3_p_reg[12]_i_1__3_n_4\,
      O(2) => \z3_p_reg[12]_i_1__3_n_5\,
      O(1) => \z3_p_reg[12]_i_1__3_n_6\,
      O(0) => \z3_p_reg[12]_i_1__3_n_7\,
      S(3) => \z3_p[12]_i_4__2_n_0\,
      S(2) => \z3_p[12]_i_5__3_n_0\,
      S(1) => \z3_p[12]_i_6__3_n_0\,
      S(0) => \z3_p[12]_i_7__3_n_0\
    );
\z3_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[16]_i_1__3_n_7\,
      Q => z3_p(13)
    );
\z3_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[16]_i_1__3_n_6\,
      Q => z3_p(14)
    );
\z3_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[16]_i_1__3_n_5\,
      Q => z3_p(15)
    );
\z3_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[16]_i_1__3_n_4\,
      Q => z3_p(16)
    );
\z3_p_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[12]_i_1__3_n_0\,
      CO(3) => \z3_p_reg[16]_i_1__3_n_0\,
      CO(2) => \z3_p_reg[16]_i_1__3_n_1\,
      CO(1) => \z3_p_reg[16]_i_1__3_n_2\,
      CO(0) => \z3_p_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => z2_p(15),
      DI(2) => \z3_p[16]_i_2__2_n_0\,
      DI(1 downto 0) => z2_p(13 downto 12),
      O(3) => \z3_p_reg[16]_i_1__3_n_4\,
      O(2) => \z3_p_reg[16]_i_1__3_n_5\,
      O(1) => \z3_p_reg[16]_i_1__3_n_6\,
      O(0) => \z3_p_reg[16]_i_1__3_n_7\,
      S(3) => \z3_p[16]_i_3__3_n_0\,
      S(2) => \z3_p[16]_i_4__3_n_0\,
      S(1) => \z3_p[16]_i_5__3_n_0\,
      S(0) => \z3_p[16]_i_6__2_n_0\
    );
\z3_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[20]_i_1__3_n_7\,
      Q => z3_p(17)
    );
\z3_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[20]_i_1__3_n_6\,
      Q => z3_p(18)
    );
\z3_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[20]_i_1__3_n_5\,
      Q => z3_p(19)
    );
\z3_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[4]_i_1__3_n_7\,
      Q => z3_p(1)
    );
\z3_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[20]_i_1__3_n_4\,
      Q => z3_p(20)
    );
\z3_p_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[16]_i_1__3_n_0\,
      CO(3) => \z3_p_reg[20]_i_1__3_n_0\,
      CO(2) => \z3_p_reg[20]_i_1__3_n_1\,
      CO(1) => \z3_p_reg[20]_i_1__3_n_2\,
      CO(0) => \z3_p_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => z2_p(19 downto 18),
      DI(1) => \z3_p[20]_i_2__2_n_0\,
      DI(0) => z2_p(16),
      O(3) => \z3_p_reg[20]_i_1__3_n_4\,
      O(2) => \z3_p_reg[20]_i_1__3_n_5\,
      O(1) => \z3_p_reg[20]_i_1__3_n_6\,
      O(0) => \z3_p_reg[20]_i_1__3_n_7\,
      S(3) => \z3_p[20]_i_3__3_n_0\,
      S(2) => \z3_p[20]_i_4__3_n_0\,
      S(1) => \z3_p[20]_i_5__3_n_0\,
      S(0) => \z3_p[20]_i_6__3_n_0\
    );
\z3_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[24]_i_1__2_n_7\,
      Q => z3_p(21)
    );
\z3_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[24]_i_1__2_n_6\,
      Q => z3_p(22)
    );
\z3_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[24]_i_1__2_n_5\,
      Q => z3_p(23)
    );
\z3_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[24]_i_1__2_n_4\,
      Q => z3_p(24)
    );
\z3_p_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[20]_i_1__3_n_0\,
      CO(3) => \z3_p_reg[24]_i_1__2_n_0\,
      CO(2) => \z3_p_reg[24]_i_1__2_n_1\,
      CO(1) => \z3_p_reg[24]_i_1__2_n_2\,
      CO(0) => \z3_p_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => z2_p(23),
      DI(2) => \z3_p[24]_i_2__2_n_0\,
      DI(1) => z2_p(21),
      DI(0) => \z3_p[24]_i_3__2_n_0\,
      O(3) => \z3_p_reg[24]_i_1__2_n_4\,
      O(2) => \z3_p_reg[24]_i_1__2_n_5\,
      O(1) => \z3_p_reg[24]_i_1__2_n_6\,
      O(0) => \z3_p_reg[24]_i_1__2_n_7\,
      S(3) => \z3_p[24]_i_4__2_n_0\,
      S(2) => \z3_p[24]_i_5__2_n_0\,
      S(1) => \z3_p[24]_i_6__2_n_0\,
      S(0) => \z3_p[24]_i_7__2_n_0\
    );
\z3_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[28]_i_1__2_n_7\,
      Q => z3_p(25)
    );
\z3_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[28]_i_1__2_n_6\,
      Q => z3_p(26)
    );
\z3_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[28]_i_1__2_n_5\,
      Q => z3_p(27)
    );
\z3_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[28]_i_1__2_n_4\,
      Q => z3_p(28)
    );
\z3_p_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[24]_i_1__2_n_0\,
      CO(3) => \z3_p_reg[28]_i_1__2_n_0\,
      CO(2) => \z3_p_reg[28]_i_1__2_n_1\,
      CO(1) => \z3_p_reg[28]_i_1__2_n_2\,
      CO(0) => \z3_p_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z2_p(27 downto 24),
      O(3) => \z3_p_reg[28]_i_1__2_n_4\,
      O(2) => \z3_p_reg[28]_i_1__2_n_5\,
      O(1) => \z3_p_reg[28]_i_1__2_n_6\,
      O(0) => \z3_p_reg[28]_i_1__2_n_7\,
      S(3) => \z3_p[28]_i_2__2_n_0\,
      S(2) => \z3_p[28]_i_3__2_n_0\,
      S(1) => \z3_p[28]_i_4__2_n_0\,
      S(0) => \z3_p[28]_i_5__2_n_0\
    );
\z3_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[31]_i_1__2_n_7\,
      Q => z3_p(29)
    );
\z3_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[4]_i_1__3_n_6\,
      Q => z3_p(2)
    );
\z3_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[31]_i_1__2_n_6\,
      Q => z3_p(30)
    );
\z3_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[31]_i_1__2_n_5\,
      Q => z3_p(31)
    );
\z3_p_reg[31]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[28]_i_1__2_n_0\,
      CO(3 downto 2) => \NLW_z3_p_reg[31]_i_1__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z3_p_reg[31]_i_1__2_n_2\,
      CO(0) => \z3_p_reg[31]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => z2_p(29),
      DI(0) => \z3_p[31]_i_2__2_n_0\,
      O(3) => \NLW_z3_p_reg[31]_i_1__2_O_UNCONNECTED\(3),
      O(2) => \z3_p_reg[31]_i_1__2_n_5\,
      O(1) => \z3_p_reg[31]_i_1__2_n_6\,
      O(0) => \z3_p_reg[31]_i_1__2_n_7\,
      S(3) => '0',
      S(2) => \z3_p[31]_i_3__2_n_0\,
      S(1) => \z3_p[31]_i_4__2_n_0\,
      S(0) => \z3_p[31]_i_5__2_n_0\
    );
\z3_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[4]_i_1__3_n_5\,
      Q => z3_p(3)
    );
\z3_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[4]_i_1__3_n_4\,
      Q => z3_p(4)
    );
\z3_p_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z3_p_reg[4]_i_1__3_n_0\,
      CO(2) => \z3_p_reg[4]_i_1__3_n_1\,
      CO(1) => \z3_p_reg[4]_i_1__3_n_2\,
      CO(0) => \z3_p_reg[4]_i_1__3_n_3\,
      CYINIT => z2_p(0),
      DI(3 downto 2) => z2_p(3 downto 2),
      DI(1) => \z3_p[4]_i_2__3_n_0\,
      DI(0) => z2_p(1),
      O(3) => \z3_p_reg[4]_i_1__3_n_4\,
      O(2) => \z3_p_reg[4]_i_1__3_n_5\,
      O(1) => \z3_p_reg[4]_i_1__3_n_6\,
      O(0) => \z3_p_reg[4]_i_1__3_n_7\,
      S(3) => \z3_p[4]_i_3__3_n_0\,
      S(2) => \z3_p[4]_i_4__2_n_0\,
      S(1) => \z3_p[4]_i_5__3_n_0\,
      S(0) => \z3_p[4]_i_6__3_n_0\
    );
\z3_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[8]_i_1__3_n_7\,
      Q => z3_p(5)
    );
\z3_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[8]_i_1__3_n_6\,
      Q => z3_p(6)
    );
\z3_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[8]_i_1__3_n_5\,
      Q => z3_p(7)
    );
\z3_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[8]_i_1__3_n_4\,
      Q => z3_p(8)
    );
\z3_p_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[4]_i_1__3_n_0\,
      CO(3) => \z3_p_reg[8]_i_1__3_n_0\,
      CO(2) => \z3_p_reg[8]_i_1__3_n_1\,
      CO(1) => \z3_p_reg[8]_i_1__3_n_2\,
      CO(0) => \z3_p_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z2_p(7 downto 4),
      O(3) => \z3_p_reg[8]_i_1__3_n_4\,
      O(2) => \z3_p_reg[8]_i_1__3_n_5\,
      O(1) => \z3_p_reg[8]_i_1__3_n_6\,
      O(0) => \z3_p_reg[8]_i_1__3_n_7\,
      S(3) => \z3_p[8]_i_2__3_n_0\,
      S(2) => \z3_p[8]_i_3__3_n_0\,
      S(1) => \z3_p[8]_i_4__2_n_0\,
      S(0) => \z3_p[8]_i_5__2_n_0\
    );
\z3_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[12]_i_1__3_n_7\,
      Q => z3_p(9)
    );
\z4_p[31]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(25),
      I1 => z3_p(26),
      O => \z4_p[31]_i_10__2_n_0\
    );
\z4_p[31]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(24),
      I1 => z3_p(25),
      O => \z4_p[31]_i_11__2_n_0\
    );
\z4_p[31]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(23),
      I1 => z3_p(24),
      O => \z4_p[31]_i_13__2_n_0\
    );
\z4_p[31]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(22),
      I1 => z3_p(23),
      O => \z4_p[31]_i_14__2_n_0\
    );
\z4_p[31]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(21),
      I1 => z3_p(22),
      O => \z4_p[31]_i_15__2_n_0\
    );
\z4_p[31]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(20),
      I1 => z3_p(21),
      O => \z4_p[31]_i_16__2_n_0\
    );
\z4_p[31]_i_18__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_18__2_n_0\
    );
\z4_p[31]_i_19__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_19__2_n_0\
    );
\z4_p[31]_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(20),
      O => \z4_p[31]_i_20__2_n_0\
    );
\z4_p[31]_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(19),
      I1 => z3_p(18),
      O => \z4_p[31]_i_21__2_n_0\
    );
\z4_p[31]_i_22__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(18),
      O => \z4_p[31]_i_22__2_n_0\
    );
\z4_p[31]_i_23__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(17),
      I1 => z3_p(16),
      O => \z4_p[31]_i_23__2_n_0\
    );
\z4_p[31]_i_25__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_25__2_n_0\
    );
\z4_p[31]_i_26__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_26__2_n_0\
    );
\z4_p[31]_i_27__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(16),
      O => \z4_p[31]_i_27__2_n_0\
    );
\z4_p[31]_i_28__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(15),
      I1 => z3_p(14),
      O => \z4_p[31]_i_28__2_n_0\
    );
\z4_p[31]_i_29__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(13),
      I1 => z3_p(14),
      O => \z4_p[31]_i_29__2_n_0\
    );
\z4_p[31]_i_30__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(13),
      O => \z4_p[31]_i_30__2_n_0\
    );
\z4_p[31]_i_32__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_32__2_n_0\
    );
\z4_p[31]_i_33__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(12),
      I1 => z3_p(11),
      O => \z4_p[31]_i_33__2_n_0\
    );
\z4_p[31]_i_34__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(10),
      I1 => z3_p(11),
      O => \z4_p[31]_i_34__2_n_0\
    );
\z4_p[31]_i_35__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(10),
      O => \z4_p[31]_i_35__2_n_0\
    );
\z4_p[31]_i_36__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(9),
      I1 => z3_p(8),
      O => \z4_p[31]_i_36__2_n_0\
    );
\z4_p[31]_i_38__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_38__2_n_0\
    );
\z4_p[31]_i_39__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_39__2_n_0\
    );
\z4_p[31]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(30),
      I1 => z3_p(31),
      O => \z4_p[31]_i_3__2_n_0\
    );
\z4_p[31]_i_40__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(8),
      O => \z4_p[31]_i_40__2_n_0\
    );
\z4_p[31]_i_41__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(7),
      I1 => z3_p(6),
      O => \z4_p[31]_i_41__2_n_0\
    );
\z4_p[31]_i_42__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(6),
      O => \z4_p[31]_i_42__2_n_0\
    );
\z4_p[31]_i_43__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(5),
      I1 => z3_p(4),
      O => \z4_p[31]_i_43__2_n_0\
    );
\z4_p[31]_i_44__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_44__2_n_0\
    );
\z4_p[31]_i_45__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(1),
      O => \z4_p[31]_i_45__2_n_0\
    );
\z4_p[31]_i_46__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(4),
      O => \z4_p[31]_i_46__2_n_0\
    );
\z4_p[31]_i_47__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(3),
      I1 => z3_p(2),
      O => \z4_p[31]_i_47__2_n_0\
    );
\z4_p[31]_i_48__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(1),
      I1 => z3_p(2),
      O => \z4_p[31]_i_48__2_n_0\
    );
\z4_p[31]_i_49__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(1),
      I1 => z3_p(31),
      O => \z4_p[31]_i_49__2_n_0\
    );
\z4_p[31]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(29),
      I1 => z3_p(30),
      O => \z4_p[31]_i_4__2_n_0\
    );
\z4_p[31]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(28),
      I1 => z3_p(29),
      O => \z4_p[31]_i_5__2_n_0\
    );
\z4_p[31]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_7__2_n_0\
    );
\z4_p[31]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(28),
      O => \z4_p[31]_i_8__2_n_0\
    );
\z4_p[31]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(27),
      I1 => z3_p(26),
      O => \z4_p[31]_i_9__2_n_0\
    );
\z4_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z4_p_reg[31]_i_1__2_n_5\,
      Q => z4_p(31)
    );
\z4_p_reg[31]_i_12__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_17__2_n_0\,
      CO(3) => \z4_p_reg[31]_i_12__2_n_0\,
      CO(2) => \z4_p_reg[31]_i_12__2_n_1\,
      CO(1) => \z4_p_reg[31]_i_12__2_n_2\,
      CO(0) => \z4_p_reg[31]_i_12__2_n_3\,
      CYINIT => '0',
      DI(3) => \z4_p[31]_i_18__2_n_0\,
      DI(2) => z3_p(18),
      DI(1) => \z4_p[31]_i_19__2_n_0\,
      DI(0) => z3_p(16),
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_12__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_20__2_n_0\,
      S(2) => \z4_p[31]_i_21__2_n_0\,
      S(1) => \z4_p[31]_i_22__2_n_0\,
      S(0) => \z4_p[31]_i_23__2_n_0\
    );
\z4_p_reg[31]_i_17__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_24__2_n_0\,
      CO(3) => \z4_p_reg[31]_i_17__2_n_0\,
      CO(2) => \z4_p_reg[31]_i_17__2_n_1\,
      CO(1) => \z4_p_reg[31]_i_17__2_n_2\,
      CO(0) => \z4_p_reg[31]_i_17__2_n_3\,
      CYINIT => '0',
      DI(3) => \z4_p[31]_i_25__2_n_0\,
      DI(2 downto 1) => z3_p(14 downto 13),
      DI(0) => \z4_p[31]_i_26__2_n_0\,
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_17__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_27__2_n_0\,
      S(2) => \z4_p[31]_i_28__2_n_0\,
      S(1) => \z4_p[31]_i_29__2_n_0\,
      S(0) => \z4_p[31]_i_30__2_n_0\
    );
\z4_p_reg[31]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_2__2_n_0\,
      CO(3 downto 2) => \NLW_z4_p_reg[31]_i_1__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z4_p_reg[31]_i_1__2_n_2\,
      CO(0) => \z4_p_reg[31]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => z3_p(29 downto 28),
      O(3) => \NLW_z4_p_reg[31]_i_1__2_O_UNCONNECTED\(3),
      O(2) => \z4_p_reg[31]_i_1__2_n_5\,
      O(1) => \z4_p_reg[31]_i_1__2_n_6\,
      O(0) => \NLW_z4_p_reg[31]_i_1__2_O_UNCONNECTED\(0),
      S(3) => '0',
      S(2) => \z4_p[31]_i_3__2_n_0\,
      S(1) => \z4_p[31]_i_4__2_n_0\,
      S(0) => \z4_p[31]_i_5__2_n_0\
    );
\z4_p_reg[31]_i_24__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_31__2_n_0\,
      CO(3) => \z4_p_reg[31]_i_24__2_n_0\,
      CO(2) => \z4_p_reg[31]_i_24__2_n_1\,
      CO(1) => \z4_p_reg[31]_i_24__2_n_2\,
      CO(0) => \z4_p_reg[31]_i_24__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => z3_p(11 downto 10),
      DI(1) => \z4_p[31]_i_32__2_n_0\,
      DI(0) => z3_p(8),
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_24__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_33__2_n_0\,
      S(2) => \z4_p[31]_i_34__2_n_0\,
      S(1) => \z4_p[31]_i_35__2_n_0\,
      S(0) => \z4_p[31]_i_36__2_n_0\
    );
\z4_p_reg[31]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_6__2_n_0\,
      CO(3) => \z4_p_reg[31]_i_2__2_n_0\,
      CO(2) => \z4_p_reg[31]_i_2__2_n_1\,
      CO(1) => \z4_p_reg[31]_i_2__2_n_2\,
      CO(0) => \z4_p_reg[31]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => \z4_p[31]_i_7__2_n_0\,
      DI(2 downto 0) => z3_p(26 downto 24),
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_8__2_n_0\,
      S(2) => \z4_p[31]_i_9__2_n_0\,
      S(1) => \z4_p[31]_i_10__2_n_0\,
      S(0) => \z4_p[31]_i_11__2_n_0\
    );
\z4_p_reg[31]_i_31__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_37__2_n_0\,
      CO(3) => \z4_p_reg[31]_i_31__2_n_0\,
      CO(2) => \z4_p_reg[31]_i_31__2_n_1\,
      CO(1) => \z4_p_reg[31]_i_31__2_n_2\,
      CO(0) => \z4_p_reg[31]_i_31__2_n_3\,
      CYINIT => '0',
      DI(3) => \z4_p[31]_i_38__2_n_0\,
      DI(2) => z3_p(6),
      DI(1) => \z4_p[31]_i_39__2_n_0\,
      DI(0) => z3_p(4),
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_31__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_40__2_n_0\,
      S(2) => \z4_p[31]_i_41__2_n_0\,
      S(1) => \z4_p[31]_i_42__2_n_0\,
      S(0) => \z4_p[31]_i_43__2_n_0\
    );
\z4_p_reg[31]_i_37__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z4_p_reg[31]_i_37__2_n_0\,
      CO(2) => \z4_p_reg[31]_i_37__2_n_1\,
      CO(1) => \z4_p_reg[31]_i_37__2_n_2\,
      CO(0) => \z4_p_reg[31]_i_37__2_n_3\,
      CYINIT => z3_p(0),
      DI(3) => \z4_p[31]_i_44__2_n_0\,
      DI(2 downto 1) => z3_p(2 downto 1),
      DI(0) => \z4_p[31]_i_45__2_n_0\,
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_37__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_46__2_n_0\,
      S(2) => \z4_p[31]_i_47__2_n_0\,
      S(1) => \z4_p[31]_i_48__2_n_0\,
      S(0) => \z4_p[31]_i_49__2_n_0\
    );
\z4_p_reg[31]_i_6__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_12__2_n_0\,
      CO(3) => \z4_p_reg[31]_i_6__2_n_0\,
      CO(2) => \z4_p_reg[31]_i_6__2_n_1\,
      CO(1) => \z4_p_reg[31]_i_6__2_n_2\,
      CO(0) => \z4_p_reg[31]_i_6__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z3_p(23 downto 20),
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_6__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_13__2_n_0\,
      S(2) => \z4_p[31]_i_14__2_n_0\,
      S(1) => \z4_p[31]_i_15__2_n_0\,
      S(0) => \z4_p[31]_i_16__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_core_0_0_Sin1 is
  port (
    \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_2\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_3\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_0\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_2\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_0\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_2\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_0\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_0\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_2\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_0\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_2\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_0\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_2\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_0\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_2\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_4\ : out STD_LOGIC;
    Sin1_out1 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clk_enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    HwModeRegister1_reg_reg_c_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    quad_correction_before_add_temp : in STD_LOGIC_VECTOR ( 27 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y5_p_reg[31]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Sin2_out1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \negate_reg_reg_reg[5]_0\ : in STD_LOGIC;
    \y5_p_reg[30]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    quad_correction_after_cast_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \y5_p_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    quad_correction_before_th00_in : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_core_0_0_Sin1 : entity is "Sin1";
end design_1_audio_core_0_0_Sin1;

architecture STRUCTURE of design_1_audio_core_0_0_Sin1 is
  signal B0 : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_40_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_41_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_40_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_34_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_35_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_34_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_35_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_34_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_35_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_43_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_44_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_45_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_11_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_11_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_19_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_20_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_40_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_41_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_43_n_0\ : STD_LOGIC;
  signal \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal negate_reg_reg_reg_gate_n_0 : STD_LOGIC;
  signal \negate_reg_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal quad_correction_after_cast_3_0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal quad_correction_before_th0 : STD_LOGIC_VECTOR ( 29 downto 3 );
  signal x1_p : STD_LOGIC_VECTOR ( 29 to 29 );
  signal \x2_p[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \x2_p[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \x2_p[11]_i_4__2_n_0\ : STD_LOGIC;
  signal \x2_p[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \x2_p[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \x2_p[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \x2_p[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \x2_p[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \x2_p[19]_i_2__2_n_0\ : STD_LOGIC;
  signal \x2_p[19]_i_3__2_n_0\ : STD_LOGIC;
  signal \x2_p[19]_i_4__1_n_0\ : STD_LOGIC;
  signal \x2_p[19]_i_5__1_n_0\ : STD_LOGIC;
  signal \x2_p[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \x2_p[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \x2_p[23]_i_4__1_n_0\ : STD_LOGIC;
  signal \x2_p[23]_i_5__1_n_0\ : STD_LOGIC;
  signal \x2_p[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \x2_p[27]_i_3__1_n_0\ : STD_LOGIC;
  signal \x2_p[27]_i_4__1_n_0\ : STD_LOGIC;
  signal \x2_p[27]_i_5__1_n_0\ : STD_LOGIC;
  signal \x2_p[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \x2_p[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \x2_p[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \x2_p[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_5__2_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_6__2_n_0\ : STD_LOGIC;
  signal \x2_p[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \x2_p[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \x2_p[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \x2_p[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__2_n_1\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__2_n_2\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__2_n_3\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__2_n_4\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__2_n_5\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__2_n_6\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__2_n_7\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__2_n_1\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__2_n_2\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__2_n_3\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__2_n_4\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__2_n_5\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__2_n_6\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__2_n_7\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__2_n_1\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__2_n_2\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__2_n_3\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__2_n_4\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__2_n_5\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__2_n_6\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__2_n_7\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__1_n_1\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__1_n_2\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__1_n_3\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__1_n_4\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__1_n_5\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__1_n_6\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__1_n_7\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__1_n_1\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__1_n_2\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__1_n_3\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__1_n_4\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__1_n_5\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__1_n_6\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__1_n_7\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__1_n_1\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__1_n_2\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__1_n_3\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__1_n_4\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__1_n_5\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__1_n_6\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__1_n_7\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__2_n_5\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__2_n_6\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__2_n_7\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__2_n_5\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__2_n_6\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__2_n_7\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[0]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[10]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[11]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[12]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[13]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[14]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[15]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[16]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[17]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[18]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[19]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[1]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[20]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[21]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[22]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[23]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[24]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[25]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[26]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[27]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[28]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[29]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[2]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[30]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[3]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[4]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[5]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[6]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[7]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[8]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[9]\ : STD_LOGIC;
  signal x3_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \x3_p[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \x3_p[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \x3_p[11]_i_4__2_n_0\ : STD_LOGIC;
  signal \x3_p[11]_i_5__2_n_0\ : STD_LOGIC;
  signal \x3_p[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \x3_p[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \x3_p[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \x3_p[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \x3_p[19]_i_2__2_n_0\ : STD_LOGIC;
  signal \x3_p[19]_i_3__2_n_0\ : STD_LOGIC;
  signal \x3_p[19]_i_4__2_n_0\ : STD_LOGIC;
  signal \x3_p[19]_i_5__2_n_0\ : STD_LOGIC;
  signal \x3_p[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \x3_p[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \x3_p[23]_i_4__1_n_0\ : STD_LOGIC;
  signal \x3_p[23]_i_5__1_n_0\ : STD_LOGIC;
  signal \x3_p[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \x3_p[27]_i_3__1_n_0\ : STD_LOGIC;
  signal \x3_p[27]_i_4__1_n_0\ : STD_LOGIC;
  signal \x3_p[27]_i_5__1_n_0\ : STD_LOGIC;
  signal \x3_p[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \x3_p[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \x3_p[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \x3_p[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_5__2_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_6__2_n_0\ : STD_LOGIC;
  signal \x3_p[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \x3_p[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \x3_p[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \x3_p[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__2_n_1\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__2_n_2\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__2_n_3\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__2_n_4\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__2_n_5\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__2_n_6\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__2_n_7\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__2_n_1\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__2_n_2\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__2_n_3\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__2_n_4\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__2_n_5\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__2_n_6\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__2_n_7\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__2_n_1\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__2_n_2\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__2_n_3\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__2_n_4\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__2_n_5\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__2_n_6\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__2_n_7\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__1_n_1\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__1_n_2\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__1_n_3\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__1_n_4\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__1_n_5\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__1_n_6\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__1_n_7\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__1_n_1\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__1_n_2\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__1_n_3\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__1_n_4\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__1_n_5\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__1_n_6\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__1_n_7\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__1_n_1\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__1_n_2\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__1_n_3\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__1_n_4\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__1_n_5\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__1_n_6\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__1_n_7\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__2_n_5\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__2_n_6\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__2_n_7\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__2_n_5\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__2_n_6\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__2_n_7\ : STD_LOGIC;
  signal x4_p : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \x4_p[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \x4_p[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \x4_p[11]_i_4__2_n_0\ : STD_LOGIC;
  signal \x4_p[11]_i_5__2_n_0\ : STD_LOGIC;
  signal \x4_p[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \x4_p[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \x4_p[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \x4_p[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \x4_p[19]_i_2__2_n_0\ : STD_LOGIC;
  signal \x4_p[19]_i_3__2_n_0\ : STD_LOGIC;
  signal \x4_p[19]_i_4__2_n_0\ : STD_LOGIC;
  signal \x4_p[19]_i_5__2_n_0\ : STD_LOGIC;
  signal \x4_p[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \x4_p[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \x4_p[23]_i_4__1_n_0\ : STD_LOGIC;
  signal \x4_p[23]_i_5__1_n_0\ : STD_LOGIC;
  signal \x4_p[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \x4_p[27]_i_3__1_n_0\ : STD_LOGIC;
  signal \x4_p[27]_i_4__1_n_0\ : STD_LOGIC;
  signal \x4_p[27]_i_5__1_n_0\ : STD_LOGIC;
  signal \x4_p[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \x4_p[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \x4_p[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \x4_p[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_10__2_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_11__2_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_8__2_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_9__2_n_0\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__2_n_1\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__2_n_2\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__2_n_3\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__2_n_4\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__2_n_5\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__2_n_6\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__2_n_7\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__2_n_1\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__2_n_2\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__2_n_3\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__2_n_4\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__2_n_5\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__2_n_6\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__2_n_7\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__2_n_1\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__2_n_2\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__2_n_3\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__2_n_4\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__2_n_5\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__2_n_6\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__2_n_7\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__1_n_1\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__1_n_2\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__1_n_3\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__1_n_4\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__1_n_5\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__1_n_6\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__1_n_7\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__1_n_1\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__1_n_2\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__1_n_3\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__1_n_4\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__1_n_5\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__1_n_6\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__1_n_7\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__1_n_1\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__1_n_2\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__1_n_3\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__1_n_4\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__1_n_5\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__1_n_6\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__1_n_7\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__2_n_5\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__2_n_6\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__2_n_7\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_2__2_n_1\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_2__2_n_2\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_2__2_n_3\ : STD_LOGIC;
  signal y1_p : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal \y1_p[29]_i_1__1_n_0\ : STD_LOGIC;
  signal y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y2_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y2_p[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \y2_p[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \y2_p[10]_i_4__1_n_0\ : STD_LOGIC;
  signal \y2_p[10]_i_5__1_n_0\ : STD_LOGIC;
  signal \y2_p[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \y2_p[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \y2_p[14]_i_4__1_n_0\ : STD_LOGIC;
  signal \y2_p[14]_i_5__1_n_0\ : STD_LOGIC;
  signal \y2_p[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \y2_p[18]_i_3__1_n_0\ : STD_LOGIC;
  signal \y2_p[18]_i_4__1_n_0\ : STD_LOGIC;
  signal \y2_p[18]_i_5__1_n_0\ : STD_LOGIC;
  signal \y2_p[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \y2_p[22]_i_3__1_n_0\ : STD_LOGIC;
  signal \y2_p[22]_i_4__1_n_0\ : STD_LOGIC;
  signal \y2_p[22]_i_5__1_n_0\ : STD_LOGIC;
  signal \y2_p[26]_i_2__1_n_0\ : STD_LOGIC;
  signal \y2_p[26]_i_3__1_n_0\ : STD_LOGIC;
  signal \y2_p[26]_i_4__1_n_0\ : STD_LOGIC;
  signal \y2_p[26]_i_5__1_n_0\ : STD_LOGIC;
  signal \y2_p[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \y2_p[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \y2_p[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \y2_p[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \y2_p[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \y2_p[30]_i_3__1_n_0\ : STD_LOGIC;
  signal \y2_p[30]_i_4__1_n_0\ : STD_LOGIC;
  signal \y2_p[30]_i_5__1_n_0\ : STD_LOGIC;
  signal \y2_p[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \y2_p[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \y2_p[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \y2_p[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \y2_p[6]_i_5__1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[10]_i_1__1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[10]_i_1__1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[10]_i_1__1_n_3\ : STD_LOGIC;
  signal \y2_p_reg[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[14]_i_1__1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[14]_i_1__1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[14]_i_1__1_n_3\ : STD_LOGIC;
  signal \y2_p_reg[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[18]_i_1__1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[18]_i_1__1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[18]_i_1__1_n_3\ : STD_LOGIC;
  signal \y2_p_reg[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[22]_i_1__1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[22]_i_1__1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[22]_i_1__1_n_3\ : STD_LOGIC;
  signal \y2_p_reg[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[26]_i_1__1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[26]_i_1__1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[26]_i_1__1_n_3\ : STD_LOGIC;
  signal \y2_p_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[2]_i_1__1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \y2_p_reg[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[30]_i_1__1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[30]_i_1__1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[30]_i_1__1_n_3\ : STD_LOGIC;
  signal \y2_p_reg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[6]_i_1__1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[6]_i_1__1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[6]_i_1__1_n_3\ : STD_LOGIC;
  signal y3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y3_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y3_p[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \y3_p[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \y3_p[10]_i_4__1_n_0\ : STD_LOGIC;
  signal \y3_p[10]_i_5__1_n_0\ : STD_LOGIC;
  signal \y3_p[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \y3_p[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \y3_p[14]_i_4__1_n_0\ : STD_LOGIC;
  signal \y3_p[14]_i_5__1_n_0\ : STD_LOGIC;
  signal \y3_p[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \y3_p[18]_i_3__1_n_0\ : STD_LOGIC;
  signal \y3_p[18]_i_4__1_n_0\ : STD_LOGIC;
  signal \y3_p[18]_i_5__1_n_0\ : STD_LOGIC;
  signal \y3_p[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \y3_p[22]_i_3__1_n_0\ : STD_LOGIC;
  signal \y3_p[22]_i_4__1_n_0\ : STD_LOGIC;
  signal \y3_p[22]_i_5__1_n_0\ : STD_LOGIC;
  signal \y3_p[26]_i_2__1_n_0\ : STD_LOGIC;
  signal \y3_p[26]_i_3__1_n_0\ : STD_LOGIC;
  signal \y3_p[26]_i_4__1_n_0\ : STD_LOGIC;
  signal \y3_p[26]_i_5__1_n_0\ : STD_LOGIC;
  signal \y3_p[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \y3_p[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \y3_p[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \y3_p[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \y3_p[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \y3_p[30]_i_3__1_n_0\ : STD_LOGIC;
  signal \y3_p[30]_i_4__1_n_0\ : STD_LOGIC;
  signal \y3_p[30]_i_5__1_n_0\ : STD_LOGIC;
  signal \y3_p[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \y3_p[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \y3_p[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \y3_p[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \y3_p[6]_i_5__1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[10]_i_1__1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[10]_i_1__1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[10]_i_1__1_n_3\ : STD_LOGIC;
  signal \y3_p_reg[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[14]_i_1__1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[14]_i_1__1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[14]_i_1__1_n_3\ : STD_LOGIC;
  signal \y3_p_reg[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[18]_i_1__1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[18]_i_1__1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[18]_i_1__1_n_3\ : STD_LOGIC;
  signal \y3_p_reg[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[22]_i_1__1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[22]_i_1__1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[22]_i_1__1_n_3\ : STD_LOGIC;
  signal \y3_p_reg[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[26]_i_1__1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[26]_i_1__1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[26]_i_1__1_n_3\ : STD_LOGIC;
  signal \y3_p_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[2]_i_1__1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \y3_p_reg[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[30]_i_1__1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[30]_i_1__1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[30]_i_1__1_n_3\ : STD_LOGIC;
  signal \y3_p_reg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[6]_i_1__1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[6]_i_1__1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[6]_i_1__1_n_3\ : STD_LOGIC;
  signal y4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y4_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y4_p[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \y4_p[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \y4_p[10]_i_4__1_n_0\ : STD_LOGIC;
  signal \y4_p[10]_i_5__1_n_0\ : STD_LOGIC;
  signal \y4_p[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \y4_p[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \y4_p[14]_i_4__1_n_0\ : STD_LOGIC;
  signal \y4_p[14]_i_5__1_n_0\ : STD_LOGIC;
  signal \y4_p[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \y4_p[18]_i_3__1_n_0\ : STD_LOGIC;
  signal \y4_p[18]_i_4__1_n_0\ : STD_LOGIC;
  signal \y4_p[18]_i_5__1_n_0\ : STD_LOGIC;
  signal \y4_p[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \y4_p[22]_i_3__1_n_0\ : STD_LOGIC;
  signal \y4_p[22]_i_4__1_n_0\ : STD_LOGIC;
  signal \y4_p[22]_i_5__1_n_0\ : STD_LOGIC;
  signal \y4_p[26]_i_2__1_n_0\ : STD_LOGIC;
  signal \y4_p[26]_i_3__1_n_0\ : STD_LOGIC;
  signal \y4_p[26]_i_4__1_n_0\ : STD_LOGIC;
  signal \y4_p[26]_i_5__1_n_0\ : STD_LOGIC;
  signal \y4_p[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \y4_p[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \y4_p[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \y4_p[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \y4_p[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \y4_p[30]_i_3__1_n_0\ : STD_LOGIC;
  signal \y4_p[30]_i_4__1_n_0\ : STD_LOGIC;
  signal \y4_p[30]_i_5__1_n_0\ : STD_LOGIC;
  signal \y4_p[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \y4_p[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \y4_p[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \y4_p[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \y4_p[6]_i_5__1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[10]_i_1__1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[10]_i_1__1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[10]_i_1__1_n_3\ : STD_LOGIC;
  signal \y4_p_reg[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[14]_i_1__1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[14]_i_1__1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[14]_i_1__1_n_3\ : STD_LOGIC;
  signal \y4_p_reg[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[18]_i_1__1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[18]_i_1__1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[18]_i_1__1_n_3\ : STD_LOGIC;
  signal \y4_p_reg[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[22]_i_1__1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[22]_i_1__1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[22]_i_1__1_n_3\ : STD_LOGIC;
  signal \y4_p_reg[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[26]_i_1__1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[26]_i_1__1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[26]_i_1__1_n_3\ : STD_LOGIC;
  signal \y4_p_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[2]_i_1__1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \y4_p_reg[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[30]_i_1__1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[30]_i_1__1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[30]_i_1__1_n_3\ : STD_LOGIC;
  signal \y4_p_reg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[6]_i_1__1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[6]_i_1__1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[6]_i_1__1_n_3\ : STD_LOGIC;
  signal y5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y5_p : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \y5_p[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \y5_p[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \y5_p[10]_i_4__1_n_0\ : STD_LOGIC;
  signal \y5_p[10]_i_5__1_n_0\ : STD_LOGIC;
  signal \y5_p[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \y5_p[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \y5_p[14]_i_4__1_n_0\ : STD_LOGIC;
  signal \y5_p[14]_i_5__1_n_0\ : STD_LOGIC;
  signal \y5_p[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \y5_p[18]_i_3__1_n_0\ : STD_LOGIC;
  signal \y5_p[18]_i_4__1_n_0\ : STD_LOGIC;
  signal \y5_p[18]_i_5__1_n_0\ : STD_LOGIC;
  signal \y5_p[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \y5_p[22]_i_3__1_n_0\ : STD_LOGIC;
  signal \y5_p[22]_i_4__1_n_0\ : STD_LOGIC;
  signal \y5_p[22]_i_5__1_n_0\ : STD_LOGIC;
  signal \y5_p[26]_i_2__1_n_0\ : STD_LOGIC;
  signal \y5_p[26]_i_3__1_n_0\ : STD_LOGIC;
  signal \y5_p[26]_i_4__1_n_0\ : STD_LOGIC;
  signal \y5_p[26]_i_5__1_n_0\ : STD_LOGIC;
  signal \y5_p[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \y5_p[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \y5_p[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \y5_p[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \y5_p[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \y5_p[30]_i_3__1_n_0\ : STD_LOGIC;
  signal \y5_p[30]_i_4__1_n_0\ : STD_LOGIC;
  signal \y5_p[30]_i_5__1_n_0\ : STD_LOGIC;
  signal \y5_p[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \y5_p[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \y5_p[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \y5_p[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \y5_p[6]_i_5__1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[10]_i_1__1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[10]_i_1__1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[10]_i_1__1_n_3\ : STD_LOGIC;
  signal \y5_p_reg[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[14]_i_1__1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[14]_i_1__1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[14]_i_1__1_n_3\ : STD_LOGIC;
  signal \y5_p_reg[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[18]_i_1__1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[18]_i_1__1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[18]_i_1__1_n_3\ : STD_LOGIC;
  signal \y5_p_reg[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[22]_i_1__1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[22]_i_1__1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[22]_i_1__1_n_3\ : STD_LOGIC;
  signal \y5_p_reg[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[26]_i_1__1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[26]_i_1__1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[26]_i_1__1_n_3\ : STD_LOGIC;
  signal \y5_p_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[2]_i_1__1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \y5_p_reg[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[30]_i_1__1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[30]_i_1__1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[30]_i_1__1_n_3\ : STD_LOGIC;
  signal \y5_p_reg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[6]_i_1__1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[6]_i_1__1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[6]_i_1__1_n_3\ : STD_LOGIC;
  signal z0 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal z0_p : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \z0_p[12]_i_10_n_0\ : STD_LOGIC;
  signal \z0_p[12]_i_7_n_0\ : STD_LOGIC;
  signal \z0_p[12]_i_8_n_0\ : STD_LOGIC;
  signal \z0_p[12]_i_9_n_0\ : STD_LOGIC;
  signal \z0_p[16]_i_10_n_0\ : STD_LOGIC;
  signal \z0_p[16]_i_6_n_0\ : STD_LOGIC;
  signal \z0_p[16]_i_7_n_0\ : STD_LOGIC;
  signal \z0_p[16]_i_8_n_0\ : STD_LOGIC;
  signal \z0_p[16]_i_9_n_0\ : STD_LOGIC;
  signal \z0_p[20]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[20]_i_6_n_0\ : STD_LOGIC;
  signal \z0_p[20]_i_7_n_0\ : STD_LOGIC;
  signal \z0_p[20]_i_8_n_0\ : STD_LOGIC;
  signal \z0_p[20]_i_9_n_0\ : STD_LOGIC;
  signal \z0_p[24]_i_10_n_0\ : STD_LOGIC;
  signal \z0_p[24]_i_11_n_0\ : STD_LOGIC;
  signal \z0_p[24]_i_12_n_0\ : STD_LOGIC;
  signal \z0_p[24]_i_13_n_0\ : STD_LOGIC;
  signal \z0_p[24]_i_8_n_0\ : STD_LOGIC;
  signal \z0_p[24]_i_9_n_0\ : STD_LOGIC;
  signal \z0_p[28]_i_10_n_0\ : STD_LOGIC;
  signal \z0_p[28]_i_11_n_0\ : STD_LOGIC;
  signal \z0_p[28]_i_12_n_0\ : STD_LOGIC;
  signal \z0_p[28]_i_13_n_0\ : STD_LOGIC;
  signal \z0_p[28]_i_14_n_0\ : STD_LOGIC;
  signal \z0_p[28]_i_8_n_0\ : STD_LOGIC;
  signal \z0_p[28]_i_9_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_6_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_7__2_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_8_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_9_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_10_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_11_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_12_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_13_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_14_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_15_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_17_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_18_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_19_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_20_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_21_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_22_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_23_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_24_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_25_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_5__2_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_6_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_7_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_9_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_10_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_12_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_13_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_15_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_16_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_17_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_19_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_20_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_21_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_22_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_23_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_24_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_25_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_26_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_28_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_30_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_31_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_32_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_33_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_37_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_38_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_39_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_40_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_41_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_42_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_44_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_45_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_46_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_48_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_49_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_50_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_51_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_56_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_57_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_58_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_59_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_60_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_61_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_62_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_63_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_64_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_65_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_66_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_67_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_68_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_69_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_6_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_7_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_8_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_9_n_0\ : STD_LOGIC;
  signal \z0_p[8]_i_10_n_0\ : STD_LOGIC;
  signal \z0_p[8]_i_8_n_0\ : STD_LOGIC;
  signal \z0_p[8]_i_9_n_0\ : STD_LOGIC;
  signal \z0_p_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \z0_p_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \z0_p_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \z0_p_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p_reg[16]_i_3_n_1\ : STD_LOGIC;
  signal \z0_p_reg[16]_i_3_n_2\ : STD_LOGIC;
  signal \z0_p_reg[16]_i_3_n_3\ : STD_LOGIC;
  signal \z0_p_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p_reg[20]_i_3_n_1\ : STD_LOGIC;
  signal \z0_p_reg[20]_i_3_n_2\ : STD_LOGIC;
  signal \z0_p_reg[20]_i_3_n_3\ : STD_LOGIC;
  signal \z0_p_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p_reg[24]_i_3_n_1\ : STD_LOGIC;
  signal \z0_p_reg[24]_i_3_n_2\ : STD_LOGIC;
  signal \z0_p_reg[24]_i_3_n_3\ : STD_LOGIC;
  signal \z0_p_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p_reg[28]_i_3_n_1\ : STD_LOGIC;
  signal \z0_p_reg[28]_i_3_n_2\ : STD_LOGIC;
  signal \z0_p_reg[28]_i_3_n_3\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_3__1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_3__1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_16_n_1\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_16_n_2\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_16_n_3\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_2__1_n_1\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_2__1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_2__1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_8_n_1\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_8_n_2\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_8_n_3\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_11_n_1\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_11_n_2\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_11_n_3\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_18_n_0\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_18_n_1\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_18_n_2\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_18_n_3\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_27_n_0\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_27_n_1\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_27_n_2\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_27_n_3\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_2__2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_2__2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_2__2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_36_n_0\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_36_n_1\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_36_n_2\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_36_n_3\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_3_n_1\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_3_n_2\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_43_n_0\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_43_n_1\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_43_n_2\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_43_n_3\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_4_n_1\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_4_n_2\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_4_n_3\ : STD_LOGIC;
  signal \z0_p_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \z0_p_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \z0_p_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal z1_p : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \z1_p[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \z1_p[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \z1_p[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \z1_p[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \z1_p[12]_i_6__1_n_0\ : STD_LOGIC;
  signal \z1_p[12]_i_7__1_n_0\ : STD_LOGIC;
  signal \z1_p[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \z1_p[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \z1_p[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \z1_p[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_6__1_n_0\ : STD_LOGIC;
  signal \z1_p[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \z1_p[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \z1_p[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \z1_p[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \z1_p[24]_i_6__1_n_0\ : STD_LOGIC;
  signal \z1_p[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \z1_p[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \z1_p[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \z1_p[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \z1_p[28]_i_6__1_n_0\ : STD_LOGIC;
  signal \z1_p[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \z1_p[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \z1_p[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \z1_p[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \z1_p[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \z1_p[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \z1_p[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_7__1_n_0\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \z1_p_reg[31]_i_1__1_n_2\ : STD_LOGIC;
  signal \z1_p_reg[31]_i_1__1_n_3\ : STD_LOGIC;
  signal \z1_p_reg[31]_i_1__1_n_5\ : STD_LOGIC;
  signal \z1_p_reg[31]_i_1__1_n_6\ : STD_LOGIC;
  signal \z1_p_reg[31]_i_1__1_n_7\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal z2_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \z2_p[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_6__1_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_7__2_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_6__2_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_7__1_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_6__2_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_6__1_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_7__1_n_0\ : STD_LOGIC;
  signal \z2_p[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \z2_p[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \z2_p[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \z2_p[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \z2_p[28]_i_6__1_n_0\ : STD_LOGIC;
  signal \z2_p[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \z2_p[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \z2_p[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \z2_p[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_7__2_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \z2_p_reg[31]_i_1__1_n_2\ : STD_LOGIC;
  signal \z2_p_reg[31]_i_1__1_n_3\ : STD_LOGIC;
  signal \z2_p_reg[31]_i_1__1_n_5\ : STD_LOGIC;
  signal \z2_p_reg[31]_i_1__1_n_6\ : STD_LOGIC;
  signal \z2_p_reg[31]_i_1__1_n_7\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal z3_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \z3_p[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_6__2_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_7__2_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_6__1_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_6__2_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_6__1_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_7__1_n_0\ : STD_LOGIC;
  signal \z3_p[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \z3_p[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \z3_p[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \z3_p[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \z3_p[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \z3_p[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \z3_p[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \z3_p[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_6__2_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \z3_p_reg[31]_i_1__1_n_2\ : STD_LOGIC;
  signal \z3_p_reg[31]_i_1__1_n_3\ : STD_LOGIC;
  signal \z3_p_reg[31]_i_1__1_n_5\ : STD_LOGIC;
  signal \z3_p_reg[31]_i_1__1_n_6\ : STD_LOGIC;
  signal \z3_p_reg[31]_i_1__1_n_7\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal z4_p : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \z4_p[31]_i_10__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_11__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_13__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_14__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_15__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_16__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_18__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_19__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_20__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_21__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_22__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_23__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_25__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_26__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_27__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_28__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_29__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_30__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_32__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_33__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_34__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_35__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_36__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_38__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_39__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_40__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_41__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_42__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_43__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_44__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_45__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_46__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_47__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_48__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_49__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_7__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_8__1_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_9__1_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_12__1_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_12__1_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_12__1_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_12__1_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_17__1_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_17__1_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_17__1_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_17__1_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_1__1_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_1__1_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_1__1_n_5\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_1__1_n_6\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_24__1_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_24__1_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_24__1_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_24__1_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_2__1_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_2__1_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_2__1_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_31__1_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_31__1_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_31__1_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_31__1_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_37__1_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_37__1_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_37__1_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_37__1_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_6__1_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_6__1_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_6__1_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_6__1_n_3\ : STD_LOGIC;
  signal \NLW_delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x2_p_reg[31]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x3_p_reg[31]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x4_p_reg[31]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x4_p_reg[7]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y2_p_reg[2]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y2_p_reg[31]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y2_p_reg[31]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y3_p_reg[2]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y3_p_reg[31]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y3_p_reg[31]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y4_p_reg[2]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y4_p_reg[31]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y4_p_reg[31]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y5_p_reg[2]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y5_p_reg[31]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y5_p_reg[31]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_z0_p_reg[31]_i_3__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z0_p_reg[31]_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z0_p_reg[3]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z0_p_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[3]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[3]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[3]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[5]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[5]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[5]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[5]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z0_p_reg[5]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[5]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z0_p_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[5]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[5]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[5]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_z1_p_reg[31]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z1_p_reg[31]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z1_p_reg[4]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_z2_p_reg[31]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z2_p_reg[31]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z3_p_reg[31]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z3_p_reg[31]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z4_p_reg[31]_i_12__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_17__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z4_p_reg[31]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_24__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_31__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_37__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_6__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_11\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_12\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_15\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_17\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_22\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_31\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_11\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_12\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_15\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_17\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_22\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_31\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_10\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_13\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_14\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_19\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_25\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_32\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_10\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_13\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_14\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_18\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_19\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_25\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_10\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_13\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_14\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_18\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_19\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_11\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_14\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_18\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_13\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_17\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_19\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_23\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_24\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_34\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_7\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_9\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_11\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_12\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_15\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_17\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_22\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_32\ : label is "soft_lutpair239";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Sin1/negate_reg_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Sin1/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute SOFT_HLUTNM of \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_1__2\ : label is "soft_lutpair225";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[11]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[15]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[19]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[23]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[27]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[31]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[3]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[7]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[11]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[15]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[19]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[23]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[27]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[31]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[3]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[7]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[11]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[15]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[19]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[23]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[27]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[31]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[7]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[7]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[10]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[14]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[18]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[22]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[26]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[2]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[30]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[31]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[6]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[10]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[14]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[18]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[22]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[26]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[2]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[30]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[31]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[6]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[10]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[14]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[18]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[22]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[26]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[2]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[30]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[31]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[6]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[10]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[14]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[18]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[22]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[26]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[2]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[30]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[31]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[6]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \z0_p[10]_i_1__2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \z0_p[11]_i_1__2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \z0_p[12]_i_1__2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \z0_p[13]_i_1__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \z0_p[14]_i_1__2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \z0_p[15]_i_1__2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \z0_p[16]_i_1__2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \z0_p[17]_i_1__2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \z0_p[18]_i_1__2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \z0_p[19]_i_1__2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \z0_p[20]_i_1__2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \z0_p[21]_i_1__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \z0_p[22]_i_1__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \z0_p[23]_i_1__1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \z0_p[24]_i_1__1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \z0_p[25]_i_1__1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \z0_p[26]_i_1__1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \z0_p[27]_i_1__1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \z0_p[28]_i_1__1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \z0_p[29]_i_1__1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \z0_p[2]_i_1__2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \z0_p[30]_i_1__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \z0_p[31]_i_1__1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \z0_p[4]_i_1__2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \z0_p[5]_i_1__2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \z0_p[6]_i_1__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \z0_p[7]_i_1__2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \z0_p[8]_i_1__2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \z0_p[9]_i_1__2\ : label is "soft_lutpair228";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[12]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[16]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[20]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[24]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[28]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[31]_i_3__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[8]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[12]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[16]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[20]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[24]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[28]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[31]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[4]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[8]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[12]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[16]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[20]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[24]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[28]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[31]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[4]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[8]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[12]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[16]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[20]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[24]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[28]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[31]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[4]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[8]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_12__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_17__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_24__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_31__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_37__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_6__1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_0\(0) <= \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1_0\(0);
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(9),
      I1 => y5_p(9),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => \y5_p_reg[31]_0\(4),
      I4 => Sin2_out1(4),
      O => \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_1\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \y5_p_reg[31]_0\(4),
      I1 => Sin2_out1(4),
      I2 => quad_correction_after_cast_3_0(9),
      I3 => y5_p(9),
      I4 => \negate_reg_reg_reg_n_0_[5]\,
      O => \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(7),
      I1 => y5_p(7),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => \y5_p_reg[31]_0\(3),
      I4 => Sin2_out1(3),
      O => \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \y5_p_reg[31]_0\(3),
      I1 => Sin2_out1(3),
      I2 => quad_correction_after_cast_3_0(7),
      I3 => y5_p(7),
      I4 => \negate_reg_reg_reg_n_0_[5]\,
      O => \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_2\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(8),
      I1 => y5_p(8),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => Sin1_out1(4)
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3_0(8 downto 5),
      S(3) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\,
      S(2) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\,
      S(1) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_40_n_0\,
      S(0) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_41_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(6),
      I1 => y5_p(6),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => Sin1_out1(3)
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(8),
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(7),
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(6),
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_40_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(5),
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_41_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(13),
      I1 => y5_p(13),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => \y5_p_reg[31]_0\(6),
      I4 => Sin2_out1(6),
      O => \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_1\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \y5_p_reg[31]_0\(6),
      I1 => Sin2_out1(6),
      I2 => quad_correction_after_cast_3_0(13),
      I3 => y5_p(13),
      I4 => \negate_reg_reg_reg_n_0_[5]\,
      O => \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(11),
      I1 => y5_p(11),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => \y5_p_reg[31]_0\(5),
      I4 => Sin2_out1(5),
      O => \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \y5_p_reg[31]_0\(5),
      I1 => Sin2_out1(5),
      I2 => quad_correction_after_cast_3_0(11),
      I3 => y5_p(11),
      I4 => \negate_reg_reg_reg_n_0_[5]\,
      O => \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_2\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(12),
      I1 => y5_p(12),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => Sin1_out1(6)
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3_0(12 downto 9),
      S(3) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\,
      S(2) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\,
      S(1) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\,
      S(0) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_40_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(10),
      I1 => y5_p(10),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => Sin1_out1(5)
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(12),
      O => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(11),
      O => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(10),
      O => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(9),
      O => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_40_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \y5_p_reg[31]_0\(8),
      I1 => Sin2_out1(8),
      I2 => quad_correction_after_cast_3_0(18),
      I3 => y5_p(18),
      I4 => \negate_reg_reg_reg_n_0_[5]\,
      O => \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_1\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(16),
      I1 => y5_p(16),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => \y5_p_reg[31]_0\(7),
      I4 => Sin2_out1(7),
      O => \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \y5_p_reg[31]_0\(7),
      I1 => Sin2_out1(7),
      I2 => quad_correction_after_cast_3_0(16),
      I3 => y5_p(16),
      I4 => \negate_reg_reg_reg_n_0_[5]\,
      O => \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(17),
      I1 => y5_p(17),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => Sin1_out1(9)
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3_0(16 downto 13),
      S(3) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_34_n_0\,
      S(2) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_35_n_0\,
      S(1) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\,
      S(0) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(15),
      I1 => y5_p(15),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => Sin1_out1(8)
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(14),
      I1 => y5_p(14),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => Sin1_out1(7)
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(16),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_34_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(15),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_35_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(14),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(13),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \y5_p_reg[31]_0\(10),
      I1 => Sin2_out1(10),
      I2 => quad_correction_after_cast_3_0(22),
      I3 => y5_p(22),
      I4 => \negate_reg_reg_reg_n_0_[5]\,
      O => \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_1\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(20),
      I1 => y5_p(20),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => \y5_p_reg[31]_0\(9),
      I4 => Sin2_out1(9),
      O => \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \y5_p_reg[31]_0\(9),
      I1 => Sin2_out1(9),
      I2 => quad_correction_after_cast_3_0(20),
      I3 => y5_p(20),
      I4 => \negate_reg_reg_reg_n_0_[5]\,
      O => \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(18),
      I1 => y5_p(18),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => \y5_p_reg[31]_0\(8),
      I4 => Sin2_out1(8),
      O => \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_2\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(21),
      I1 => y5_p(21),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => Sin1_out1(11)
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3_0(20 downto 17),
      S(3) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_0\,
      S(2) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_34_n_0\,
      S(1) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_35_n_0\,
      S(0) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(19),
      I1 => y5_p(19),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => Sin1_out1(10)
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(20),
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(19),
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_34_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(18),
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_35_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(17),
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \y5_p_reg[31]_0\(12),
      I1 => Sin2_out1(12),
      I2 => quad_correction_after_cast_3_0(26),
      I3 => y5_p(26),
      I4 => \negate_reg_reg_reg_n_0_[5]\,
      O => \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_1\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(24),
      I1 => y5_p(24),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => \y5_p_reg[31]_0\(11),
      I4 => Sin2_out1(11),
      O => \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \y5_p_reg[31]_0\(11),
      I1 => Sin2_out1(11),
      I2 => quad_correction_after_cast_3_0(24),
      I3 => y5_p(24),
      I4 => \negate_reg_reg_reg_n_0_[5]\,
      O => \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(22),
      I1 => y5_p(22),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => \y5_p_reg[31]_0\(10),
      I4 => Sin2_out1(10),
      O => \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_2\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(25),
      I1 => y5_p(25),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => Sin1_out1(13)
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3_0(24 downto 21),
      S(3) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_0\,
      S(2) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_34_n_0\,
      S(1) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_35_n_0\,
      S(0) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(23),
      I1 => y5_p(23),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => Sin1_out1(12)
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(24),
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_33_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(23),
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_34_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(22),
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_35_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(21),
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(1),
      I1 => y5_p(1),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => \y5_p_reg[31]_0\(0),
      I4 => Sin2_out1(0),
      O => \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_1\
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(1),
      I1 => y5_p(1),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => Sin1_out1(0)
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => \negate_reg_reg_reg_n_0_[5]\,
      I1 => y5_p(2),
      I2 => quad_correction_after_cast_3_0(2),
      I3 => \negate_reg_reg_reg[5]_0\,
      I4 => \y5_p_reg[30]_0\(1),
      I5 => quad_correction_after_cast_3(0),
      O => \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_2\
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \y5_p_reg[31]_0\(0),
      I1 => Sin2_out1(0),
      I2 => quad_correction_after_cast_3_0(1),
      I3 => y5_p(1),
      I4 => \negate_reg_reg_reg_n_0_[5]\,
      O => \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1\
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1_0\(0),
      I1 => \y5_p_reg[0]_0\(0),
      I2 => \y5_p_reg[30]_0\(0),
      O => \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_4\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => \negate_reg_reg_reg_n_0_[5]\,
      I1 => y5_p(30),
      I2 => quad_correction_after_cast_3_0(30),
      I3 => \negate_reg_reg_reg[5]_0\,
      I4 => \y5_p_reg[30]_0\(2),
      I5 => quad_correction_after_cast_3(1),
      O => \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_1\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(29),
      I1 => y5_p(29),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => Sin1_out1(15)
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(28),
      I1 => y5_p(28),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => \y5_p_reg[31]_0\(13),
      I4 => Sin2_out1(13),
      O => \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \y5_p_reg[31]_0\(13),
      I1 => Sin2_out1(13),
      I2 => quad_correction_after_cast_3_0(28),
      I3 => y5_p(28),
      I4 => \negate_reg_reg_reg_n_0_[5]\,
      O => \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(26),
      I1 => y5_p(26),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => \y5_p_reg[31]_0\(12),
      I4 => Sin2_out1(12),
      O => \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_2\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \y5_p_reg[31]_0\(14),
      I1 => Sin2_out1(14),
      I2 => quad_correction_after_cast_3_0(31),
      I3 => y5_p(31),
      I4 => \negate_reg_reg_reg_n_0_[5]\,
      O => \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_2\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3_0(28 downto 25),
      S(3) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_0\,
      S(2) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_43_n_0\,
      S(1) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_44_n_0\,
      S(0) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_45_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(27),
      I1 => y5_p(27),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => Sin1_out1(14)
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(28),
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(27),
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_43_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(26),
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_44_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(25),
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_45_n_0\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\,
      CO(3 downto 2) => \NLW_delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_11_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_11_O_UNCONNECTED\(3),
      O(2 downto 0) => quad_correction_after_cast_3_0(31 downto 29),
      S(3) => '0',
      S(2) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_19_n_0\,
      S(1) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_20_n_0\,
      S(0) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(31),
      O => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_19_n_0\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(30),
      O => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_20_n_0\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(29),
      O => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(31),
      I1 => y5_p(31),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => Sin1_out1(17)
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(30),
      I1 => y5_p(30),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => Sin1_out1(16)
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(5),
      I1 => y5_p(5),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => \y5_p_reg[31]_0\(2),
      I4 => Sin2_out1(2),
      O => \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_1\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \y5_p_reg[31]_0\(2),
      I1 => Sin2_out1(2),
      I2 => quad_correction_after_cast_3_0(5),
      I3 => y5_p(5),
      I4 => \negate_reg_reg_reg_n_0_[5]\,
      O => \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(3),
      I1 => y5_p(3),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => \y5_p_reg[31]_0\(1),
      I4 => Sin2_out1(1),
      O => \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \y5_p_reg[31]_0\(1),
      I1 => Sin2_out1(1),
      I2 => quad_correction_after_cast_3_0(3),
      I3 => y5_p(3),
      I4 => \negate_reg_reg_reg_n_0_[5]\,
      O => \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_3\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(4),
      I1 => y5_p(4),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => Sin1_out1(2)
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_3\,
      CYINIT => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3_0(4 downto 1),
      S(3) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_40_n_0\,
      S(2) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_41_n_0\,
      S(1) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_0\,
      S(0) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_43_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3_0(2),
      I1 => y5_p(2),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => Sin1_out1(1)
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1_0\(0),
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(4),
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_40_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(3),
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_41_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(2),
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(1),
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_43_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => p_4_out(5),
      Q => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => CO(0),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => \z0_p_reg[5]_i_2__2_n_1\,
      I3 => \z0_p_reg[5]_i_3_n_1\,
      O => p_4_out(5)
    );
\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\negate_reg_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => negate_reg_reg_reg_gate_n_0,
      Q => \negate_reg_reg_reg_n_0_[5]\
    );
negate_reg_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => negate_reg_reg_reg_gate_n_0
    );
\x1_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => '1',
      Q => x1_p(29)
    );
\x2_p[11]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[11]_i_2__2_n_0\
    );
\x2_p[11]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[11]_i_3__2_n_0\
    );
\x2_p[11]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[11]_i_4__2_n_0\
    );
\x2_p[11]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[11]_i_5__1_n_0\
    );
\x2_p[15]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[15]_i_2__2_n_0\
    );
\x2_p[15]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[15]_i_3__2_n_0\
    );
\x2_p[15]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[15]_i_4__1_n_0\
    );
\x2_p[15]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[15]_i_5__2_n_0\
    );
\x2_p[19]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[19]_i_2__2_n_0\
    );
\x2_p[19]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[19]_i_3__2_n_0\
    );
\x2_p[19]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[19]_i_4__1_n_0\
    );
\x2_p[19]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[19]_i_5__1_n_0\
    );
\x2_p[23]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[23]_i_2__1_n_0\
    );
\x2_p[23]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[23]_i_3__1_n_0\
    );
\x2_p[23]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[23]_i_4__1_n_0\
    );
\x2_p[23]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[23]_i_5__1_n_0\
    );
\x2_p[27]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[27]_i_2__1_n_0\
    );
\x2_p[27]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[27]_i_3__1_n_0\
    );
\x2_p[27]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[27]_i_4__1_n_0\
    );
\x2_p[27]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[27]_i_5__1_n_0\
    );
\x2_p[31]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[31]_i_2__1_n_0\
    );
\x2_p[31]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[31]_i_3__1_n_0\
    );
\x2_p[31]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[31]_i_4__1_n_0\
    );
\x2_p[31]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[31]_i_5__1_n_0\
    );
\x2_p[3]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \x2_p[3]_i_2__2_n_0\
    );
\x2_p[3]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[3]_i_3__2_n_0\
    );
\x2_p[3]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[3]_i_4__2_n_0\
    );
\x2_p[3]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[3]_i_5__2_n_0\
    );
\x2_p[3]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[3]_i_6__2_n_0\
    );
\x2_p[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[7]_i_2__1_n_0\
    );
\x2_p[7]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[7]_i_3__2_n_0\
    );
\x2_p[7]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[7]_i_4__2_n_0\
    );
\x2_p[7]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[7]_i_5__2_n_0\
    );
\x2_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[3]_i_1__2_n_7\,
      Q => \x2_p_reg_n_0_[0]\
    );
\x2_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[11]_i_1__2_n_5\,
      Q => \x2_p_reg_n_0_[10]\
    );
\x2_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[11]_i_1__2_n_4\,
      Q => \x2_p_reg_n_0_[11]\
    );
\x2_p_reg[11]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[7]_i_1__2_n_0\,
      CO(3) => \x2_p_reg[11]_i_1__2_n_0\,
      CO(2) => \x2_p_reg[11]_i_1__2_n_1\,
      CO(1) => \x2_p_reg[11]_i_1__2_n_2\,
      CO(0) => \x2_p_reg[11]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => x1_p(29),
      DI(1) => '0',
      DI(0) => x1_p(29),
      O(3) => \x2_p_reg[11]_i_1__2_n_4\,
      O(2) => \x2_p_reg[11]_i_1__2_n_5\,
      O(1) => \x2_p_reg[11]_i_1__2_n_6\,
      O(0) => \x2_p_reg[11]_i_1__2_n_7\,
      S(3) => \x2_p[11]_i_2__2_n_0\,
      S(2) => \x2_p[11]_i_3__2_n_0\,
      S(1) => \x2_p[11]_i_4__2_n_0\,
      S(0) => \x2_p[11]_i_5__1_n_0\
    );
\x2_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[15]_i_1__2_n_7\,
      Q => \x2_p_reg_n_0_[12]\
    );
\x2_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[15]_i_1__2_n_6\,
      Q => \x2_p_reg_n_0_[13]\
    );
\x2_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[15]_i_1__2_n_5\,
      Q => \x2_p_reg_n_0_[14]\
    );
\x2_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[15]_i_1__2_n_4\,
      Q => \x2_p_reg_n_0_[15]\
    );
\x2_p_reg[15]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[11]_i_1__2_n_0\,
      CO(3) => \x2_p_reg[15]_i_1__2_n_0\,
      CO(2) => \x2_p_reg[15]_i_1__2_n_1\,
      CO(1) => \x2_p_reg[15]_i_1__2_n_2\,
      CO(0) => \x2_p_reg[15]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => x1_p(29),
      DI(2) => '0',
      DI(1) => x1_p(29),
      DI(0) => x1_p(29),
      O(3) => \x2_p_reg[15]_i_1__2_n_4\,
      O(2) => \x2_p_reg[15]_i_1__2_n_5\,
      O(1) => \x2_p_reg[15]_i_1__2_n_6\,
      O(0) => \x2_p_reg[15]_i_1__2_n_7\,
      S(3) => \x2_p[15]_i_2__2_n_0\,
      S(2) => \x2_p[15]_i_3__2_n_0\,
      S(1) => \x2_p[15]_i_4__1_n_0\,
      S(0) => \x2_p[15]_i_5__2_n_0\
    );
\x2_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[19]_i_1__2_n_7\,
      Q => \x2_p_reg_n_0_[16]\
    );
\x2_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[19]_i_1__2_n_6\,
      Q => \x2_p_reg_n_0_[17]\
    );
\x2_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[19]_i_1__2_n_5\,
      Q => \x2_p_reg_n_0_[18]\
    );
\x2_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[19]_i_1__2_n_4\,
      Q => \x2_p_reg_n_0_[19]\
    );
\x2_p_reg[19]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[15]_i_1__2_n_0\,
      CO(3) => \x2_p_reg[19]_i_1__2_n_0\,
      CO(2) => \x2_p_reg[19]_i_1__2_n_1\,
      CO(1) => \x2_p_reg[19]_i_1__2_n_2\,
      CO(0) => \x2_p_reg[19]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => x1_p(29),
      DI(0) => x1_p(29),
      O(3) => \x2_p_reg[19]_i_1__2_n_4\,
      O(2) => \x2_p_reg[19]_i_1__2_n_5\,
      O(1) => \x2_p_reg[19]_i_1__2_n_6\,
      O(0) => \x2_p_reg[19]_i_1__2_n_7\,
      S(3) => \x2_p[19]_i_2__2_n_0\,
      S(2) => \x2_p[19]_i_3__2_n_0\,
      S(1) => \x2_p[19]_i_4__1_n_0\,
      S(0) => \x2_p[19]_i_5__1_n_0\
    );
\x2_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[3]_i_1__2_n_6\,
      Q => \x2_p_reg_n_0_[1]\
    );
\x2_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[23]_i_1__1_n_7\,
      Q => \x2_p_reg_n_0_[20]\
    );
\x2_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[23]_i_1__1_n_6\,
      Q => \x2_p_reg_n_0_[21]\
    );
\x2_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[23]_i_1__1_n_5\,
      Q => \x2_p_reg_n_0_[22]\
    );
\x2_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[23]_i_1__1_n_4\,
      Q => \x2_p_reg_n_0_[23]\
    );
\x2_p_reg[23]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[19]_i_1__2_n_0\,
      CO(3) => \x2_p_reg[23]_i_1__1_n_0\,
      CO(2) => \x2_p_reg[23]_i_1__1_n_1\,
      CO(1) => \x2_p_reg[23]_i_1__1_n_2\,
      CO(0) => \x2_p_reg[23]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => x1_p(29),
      DI(2) => x1_p(29),
      DI(1) => x1_p(29),
      DI(0) => '0',
      O(3) => \x2_p_reg[23]_i_1__1_n_4\,
      O(2) => \x2_p_reg[23]_i_1__1_n_5\,
      O(1) => \x2_p_reg[23]_i_1__1_n_6\,
      O(0) => \x2_p_reg[23]_i_1__1_n_7\,
      S(3) => \x2_p[23]_i_2__1_n_0\,
      S(2) => \x2_p[23]_i_3__1_n_0\,
      S(1) => \x2_p[23]_i_4__1_n_0\,
      S(0) => \x2_p[23]_i_5__1_n_0\
    );
\x2_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[27]_i_1__1_n_7\,
      Q => \x2_p_reg_n_0_[24]\
    );
\x2_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[27]_i_1__1_n_6\,
      Q => \x2_p_reg_n_0_[25]\
    );
\x2_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[27]_i_1__1_n_5\,
      Q => \x2_p_reg_n_0_[26]\
    );
\x2_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[27]_i_1__1_n_4\,
      Q => \x2_p_reg_n_0_[27]\
    );
\x2_p_reg[27]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[23]_i_1__1_n_0\,
      CO(3) => \x2_p_reg[27]_i_1__1_n_0\,
      CO(2) => \x2_p_reg[27]_i_1__1_n_1\,
      CO(1) => \x2_p_reg[27]_i_1__1_n_2\,
      CO(0) => \x2_p_reg[27]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => x1_p(29),
      DI(1) => x1_p(29),
      DI(0) => '0',
      O(3) => \x2_p_reg[27]_i_1__1_n_4\,
      O(2) => \x2_p_reg[27]_i_1__1_n_5\,
      O(1) => \x2_p_reg[27]_i_1__1_n_6\,
      O(0) => \x2_p_reg[27]_i_1__1_n_7\,
      S(3) => \x2_p[27]_i_2__1_n_0\,
      S(2) => \x2_p[27]_i_3__1_n_0\,
      S(1) => \x2_p[27]_i_4__1_n_0\,
      S(0) => \x2_p[27]_i_5__1_n_0\
    );
\x2_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[31]_i_1__1_n_7\,
      Q => \x2_p_reg_n_0_[28]\
    );
\x2_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[31]_i_1__1_n_6\,
      Q => \x2_p_reg_n_0_[29]\
    );
\x2_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[3]_i_1__2_n_5\,
      Q => \x2_p_reg_n_0_[2]\
    );
\x2_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[31]_i_1__1_n_5\,
      Q => \x2_p_reg_n_0_[30]\
    );
\x2_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[31]_i_1__1_n_4\,
      Q => B0
    );
\x2_p_reg[31]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[27]_i_1__1_n_0\,
      CO(3) => \NLW_x2_p_reg[31]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \x2_p_reg[31]_i_1__1_n_1\,
      CO(1) => \x2_p_reg[31]_i_1__1_n_2\,
      CO(0) => \x2_p_reg[31]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => x1_p(29),
      DI(0) => '0',
      O(3) => \x2_p_reg[31]_i_1__1_n_4\,
      O(2) => \x2_p_reg[31]_i_1__1_n_5\,
      O(1) => \x2_p_reg[31]_i_1__1_n_6\,
      O(0) => \x2_p_reg[31]_i_1__1_n_7\,
      S(3) => \x2_p[31]_i_2__1_n_0\,
      S(2) => \x2_p[31]_i_3__1_n_0\,
      S(1) => \x2_p[31]_i_4__1_n_0\,
      S(0) => \x2_p[31]_i_5__1_n_0\
    );
\x2_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[3]_i_1__2_n_4\,
      Q => \x2_p_reg_n_0_[3]\
    );
\x2_p_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x2_p_reg[3]_i_1__2_n_0\,
      CO(2) => \x2_p_reg[3]_i_1__2_n_1\,
      CO(1) => \x2_p_reg[3]_i_1__2_n_2\,
      CO(0) => \x2_p_reg[3]_i_1__2_n_3\,
      CYINIT => \x2_p[3]_i_2__2_n_0\,
      DI(3 downto 2) => B"00",
      DI(1) => x1_p(29),
      DI(0) => x1_p(29),
      O(3) => \x2_p_reg[3]_i_1__2_n_4\,
      O(2) => \x2_p_reg[3]_i_1__2_n_5\,
      O(1) => \x2_p_reg[3]_i_1__2_n_6\,
      O(0) => \x2_p_reg[3]_i_1__2_n_7\,
      S(3) => \x2_p[3]_i_3__2_n_0\,
      S(2) => \x2_p[3]_i_4__2_n_0\,
      S(1) => \x2_p[3]_i_5__2_n_0\,
      S(0) => \x2_p[3]_i_6__2_n_0\
    );
\x2_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[7]_i_1__2_n_7\,
      Q => \x2_p_reg_n_0_[4]\
    );
\x2_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[7]_i_1__2_n_6\,
      Q => \x2_p_reg_n_0_[5]\
    );
\x2_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[7]_i_1__2_n_5\,
      Q => \x2_p_reg_n_0_[6]\
    );
\x2_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[7]_i_1__2_n_4\,
      Q => \x2_p_reg_n_0_[7]\
    );
\x2_p_reg[7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[3]_i_1__2_n_0\,
      CO(3) => \x2_p_reg[7]_i_1__2_n_0\,
      CO(2) => \x2_p_reg[7]_i_1__2_n_1\,
      CO(1) => \x2_p_reg[7]_i_1__2_n_2\,
      CO(0) => \x2_p_reg[7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => x1_p(29),
      DI(2 downto 0) => B"000",
      O(3) => \x2_p_reg[7]_i_1__2_n_4\,
      O(2) => \x2_p_reg[7]_i_1__2_n_5\,
      O(1) => \x2_p_reg[7]_i_1__2_n_6\,
      O(0) => \x2_p_reg[7]_i_1__2_n_7\,
      S(3) => \x2_p[7]_i_2__1_n_0\,
      S(2) => \x2_p[7]_i_3__2_n_0\,
      S(1) => \x2_p[7]_i_4__2_n_0\,
      S(0) => \x2_p[7]_i_5__2_n_0\
    );
\x2_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[11]_i_1__2_n_7\,
      Q => \x2_p_reg_n_0_[8]\
    );
\x2_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[11]_i_1__2_n_6\,
      Q => \x2_p_reg_n_0_[9]\
    );
\x3_p[11]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[11]\,
      I1 => y2_p(13),
      I2 => z2_p(31),
      O => \x3_p[11]_i_2__2_n_0\
    );
\x3_p[11]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[10]\,
      I1 => y2_p(12),
      I2 => z2_p(31),
      O => \x3_p[11]_i_3__2_n_0\
    );
\x3_p[11]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[9]\,
      I1 => y2_p(11),
      I2 => z2_p(31),
      O => \x3_p[11]_i_4__2_n_0\
    );
\x3_p[11]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[8]\,
      I1 => y2_p(10),
      I2 => z2_p(31),
      O => \x3_p[11]_i_5__2_n_0\
    );
\x3_p[15]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[15]\,
      I1 => y2_p(17),
      I2 => z2_p(31),
      O => \x3_p[15]_i_2__2_n_0\
    );
\x3_p[15]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[14]\,
      I1 => y2_p(16),
      I2 => z2_p(31),
      O => \x3_p[15]_i_3__2_n_0\
    );
\x3_p[15]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[13]\,
      I1 => y2_p(15),
      I2 => z2_p(31),
      O => \x3_p[15]_i_4__2_n_0\
    );
\x3_p[15]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[12]\,
      I1 => y2_p(14),
      I2 => z2_p(31),
      O => \x3_p[15]_i_5__2_n_0\
    );
\x3_p[19]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[19]\,
      I1 => y2_p(21),
      I2 => z2_p(31),
      O => \x3_p[19]_i_2__2_n_0\
    );
\x3_p[19]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[18]\,
      I1 => y2_p(20),
      I2 => z2_p(31),
      O => \x3_p[19]_i_3__2_n_0\
    );
\x3_p[19]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[17]\,
      I1 => y2_p(19),
      I2 => z2_p(31),
      O => \x3_p[19]_i_4__2_n_0\
    );
\x3_p[19]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[16]\,
      I1 => y2_p(18),
      I2 => z2_p(31),
      O => \x3_p[19]_i_5__2_n_0\
    );
\x3_p[23]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[23]\,
      I1 => y2_p(25),
      I2 => z2_p(31),
      O => \x3_p[23]_i_2__1_n_0\
    );
\x3_p[23]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[22]\,
      I1 => y2_p(24),
      I2 => z2_p(31),
      O => \x3_p[23]_i_3__1_n_0\
    );
\x3_p[23]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[21]\,
      I1 => y2_p(23),
      I2 => z2_p(31),
      O => \x3_p[23]_i_4__1_n_0\
    );
\x3_p[23]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[20]\,
      I1 => y2_p(22),
      I2 => z2_p(31),
      O => \x3_p[23]_i_5__1_n_0\
    );
\x3_p[27]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[27]\,
      I1 => y2_p(29),
      I2 => z2_p(31),
      O => \x3_p[27]_i_2__1_n_0\
    );
\x3_p[27]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[26]\,
      I1 => y2_p(28),
      I2 => z2_p(31),
      O => \x3_p[27]_i_3__1_n_0\
    );
\x3_p[27]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[25]\,
      I1 => y2_p(27),
      I2 => z2_p(31),
      O => \x3_p[27]_i_4__1_n_0\
    );
\x3_p[27]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[24]\,
      I1 => y2_p(26),
      I2 => z2_p(31),
      O => \x3_p[27]_i_5__1_n_0\
    );
\x3_p[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => B0,
      I1 => y2_p(31),
      I2 => z2_p(31),
      O => \x3_p[31]_i_2__1_n_0\
    );
\x3_p[31]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[30]\,
      I1 => y2_p(31),
      I2 => z2_p(31),
      O => \x3_p[31]_i_3__1_n_0\
    );
\x3_p[31]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[29]\,
      I1 => y2_p(31),
      I2 => z2_p(31),
      O => \x3_p[31]_i_4__1_n_0\
    );
\x3_p[31]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[28]\,
      I1 => y2_p(30),
      I2 => z2_p(31),
      O => \x3_p[31]_i_5__1_n_0\
    );
\x3_p[3]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \x3_p[3]_i_2__2_n_0\
    );
\x3_p[3]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[3]\,
      I1 => y2_p(5),
      I2 => z2_p(31),
      O => \x3_p[3]_i_3__2_n_0\
    );
\x3_p[3]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[2]\,
      I1 => y2_p(4),
      I2 => z2_p(31),
      O => \x3_p[3]_i_4__2_n_0\
    );
\x3_p[3]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[1]\,
      I1 => y2_p(3),
      I2 => z2_p(31),
      O => \x3_p[3]_i_5__2_n_0\
    );
\x3_p[3]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[0]\,
      I1 => y2_p(2),
      I2 => z2_p(31),
      O => \x3_p[3]_i_6__2_n_0\
    );
\x3_p[7]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[7]\,
      I1 => y2_p(9),
      I2 => z2_p(31),
      O => \x3_p[7]_i_2__2_n_0\
    );
\x3_p[7]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[6]\,
      I1 => y2_p(8),
      I2 => z2_p(31),
      O => \x3_p[7]_i_3__2_n_0\
    );
\x3_p[7]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[5]\,
      I1 => y2_p(7),
      I2 => z2_p(31),
      O => \x3_p[7]_i_4__2_n_0\
    );
\x3_p[7]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[4]\,
      I1 => y2_p(6),
      I2 => z2_p(31),
      O => \x3_p[7]_i_5__2_n_0\
    );
\x3_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[3]_i_1__2_n_7\,
      Q => x3_p(0)
    );
\x3_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[11]_i_1__2_n_5\,
      Q => x3_p(10)
    );
\x3_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[11]_i_1__2_n_4\,
      Q => x3_p(11)
    );
\x3_p_reg[11]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[7]_i_1__2_n_0\,
      CO(3) => \x3_p_reg[11]_i_1__2_n_0\,
      CO(2) => \x3_p_reg[11]_i_1__2_n_1\,
      CO(1) => \x3_p_reg[11]_i_1__2_n_2\,
      CO(0) => \x3_p_reg[11]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[11]\,
      DI(2) => \x2_p_reg_n_0_[10]\,
      DI(1) => \x2_p_reg_n_0_[9]\,
      DI(0) => \x2_p_reg_n_0_[8]\,
      O(3) => \x3_p_reg[11]_i_1__2_n_4\,
      O(2) => \x3_p_reg[11]_i_1__2_n_5\,
      O(1) => \x3_p_reg[11]_i_1__2_n_6\,
      O(0) => \x3_p_reg[11]_i_1__2_n_7\,
      S(3) => \x3_p[11]_i_2__2_n_0\,
      S(2) => \x3_p[11]_i_3__2_n_0\,
      S(1) => \x3_p[11]_i_4__2_n_0\,
      S(0) => \x3_p[11]_i_5__2_n_0\
    );
\x3_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[15]_i_1__2_n_7\,
      Q => x3_p(12)
    );
\x3_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[15]_i_1__2_n_6\,
      Q => x3_p(13)
    );
\x3_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[15]_i_1__2_n_5\,
      Q => x3_p(14)
    );
\x3_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[15]_i_1__2_n_4\,
      Q => x3_p(15)
    );
\x3_p_reg[15]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[11]_i_1__2_n_0\,
      CO(3) => \x3_p_reg[15]_i_1__2_n_0\,
      CO(2) => \x3_p_reg[15]_i_1__2_n_1\,
      CO(1) => \x3_p_reg[15]_i_1__2_n_2\,
      CO(0) => \x3_p_reg[15]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[15]\,
      DI(2) => \x2_p_reg_n_0_[14]\,
      DI(1) => \x2_p_reg_n_0_[13]\,
      DI(0) => \x2_p_reg_n_0_[12]\,
      O(3) => \x3_p_reg[15]_i_1__2_n_4\,
      O(2) => \x3_p_reg[15]_i_1__2_n_5\,
      O(1) => \x3_p_reg[15]_i_1__2_n_6\,
      O(0) => \x3_p_reg[15]_i_1__2_n_7\,
      S(3) => \x3_p[15]_i_2__2_n_0\,
      S(2) => \x3_p[15]_i_3__2_n_0\,
      S(1) => \x3_p[15]_i_4__2_n_0\,
      S(0) => \x3_p[15]_i_5__2_n_0\
    );
\x3_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[19]_i_1__2_n_7\,
      Q => x3_p(16)
    );
\x3_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[19]_i_1__2_n_6\,
      Q => x3_p(17)
    );
\x3_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[19]_i_1__2_n_5\,
      Q => x3_p(18)
    );
\x3_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[19]_i_1__2_n_4\,
      Q => x3_p(19)
    );
\x3_p_reg[19]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[15]_i_1__2_n_0\,
      CO(3) => \x3_p_reg[19]_i_1__2_n_0\,
      CO(2) => \x3_p_reg[19]_i_1__2_n_1\,
      CO(1) => \x3_p_reg[19]_i_1__2_n_2\,
      CO(0) => \x3_p_reg[19]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[19]\,
      DI(2) => \x2_p_reg_n_0_[18]\,
      DI(1) => \x2_p_reg_n_0_[17]\,
      DI(0) => \x2_p_reg_n_0_[16]\,
      O(3) => \x3_p_reg[19]_i_1__2_n_4\,
      O(2) => \x3_p_reg[19]_i_1__2_n_5\,
      O(1) => \x3_p_reg[19]_i_1__2_n_6\,
      O(0) => \x3_p_reg[19]_i_1__2_n_7\,
      S(3) => \x3_p[19]_i_2__2_n_0\,
      S(2) => \x3_p[19]_i_3__2_n_0\,
      S(1) => \x3_p[19]_i_4__2_n_0\,
      S(0) => \x3_p[19]_i_5__2_n_0\
    );
\x3_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[3]_i_1__2_n_6\,
      Q => x3_p(1)
    );
\x3_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[23]_i_1__1_n_7\,
      Q => x3_p(20)
    );
\x3_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[23]_i_1__1_n_6\,
      Q => x3_p(21)
    );
\x3_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[23]_i_1__1_n_5\,
      Q => x3_p(22)
    );
\x3_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[23]_i_1__1_n_4\,
      Q => x3_p(23)
    );
\x3_p_reg[23]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[19]_i_1__2_n_0\,
      CO(3) => \x3_p_reg[23]_i_1__1_n_0\,
      CO(2) => \x3_p_reg[23]_i_1__1_n_1\,
      CO(1) => \x3_p_reg[23]_i_1__1_n_2\,
      CO(0) => \x3_p_reg[23]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[23]\,
      DI(2) => \x2_p_reg_n_0_[22]\,
      DI(1) => \x2_p_reg_n_0_[21]\,
      DI(0) => \x2_p_reg_n_0_[20]\,
      O(3) => \x3_p_reg[23]_i_1__1_n_4\,
      O(2) => \x3_p_reg[23]_i_1__1_n_5\,
      O(1) => \x3_p_reg[23]_i_1__1_n_6\,
      O(0) => \x3_p_reg[23]_i_1__1_n_7\,
      S(3) => \x3_p[23]_i_2__1_n_0\,
      S(2) => \x3_p[23]_i_3__1_n_0\,
      S(1) => \x3_p[23]_i_4__1_n_0\,
      S(0) => \x3_p[23]_i_5__1_n_0\
    );
\x3_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[27]_i_1__1_n_7\,
      Q => x3_p(24)
    );
\x3_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[27]_i_1__1_n_6\,
      Q => x3_p(25)
    );
\x3_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[27]_i_1__1_n_5\,
      Q => x3_p(26)
    );
\x3_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[27]_i_1__1_n_4\,
      Q => x3_p(27)
    );
\x3_p_reg[27]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[23]_i_1__1_n_0\,
      CO(3) => \x3_p_reg[27]_i_1__1_n_0\,
      CO(2) => \x3_p_reg[27]_i_1__1_n_1\,
      CO(1) => \x3_p_reg[27]_i_1__1_n_2\,
      CO(0) => \x3_p_reg[27]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[27]\,
      DI(2) => \x2_p_reg_n_0_[26]\,
      DI(1) => \x2_p_reg_n_0_[25]\,
      DI(0) => \x2_p_reg_n_0_[24]\,
      O(3) => \x3_p_reg[27]_i_1__1_n_4\,
      O(2) => \x3_p_reg[27]_i_1__1_n_5\,
      O(1) => \x3_p_reg[27]_i_1__1_n_6\,
      O(0) => \x3_p_reg[27]_i_1__1_n_7\,
      S(3) => \x3_p[27]_i_2__1_n_0\,
      S(2) => \x3_p[27]_i_3__1_n_0\,
      S(1) => \x3_p[27]_i_4__1_n_0\,
      S(0) => \x3_p[27]_i_5__1_n_0\
    );
\x3_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[31]_i_1__1_n_7\,
      Q => x3_p(28)
    );
\x3_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[31]_i_1__1_n_6\,
      Q => x3_p(29)
    );
\x3_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[3]_i_1__2_n_5\,
      Q => x3_p(2)
    );
\x3_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[31]_i_1__1_n_5\,
      Q => x3_p(30)
    );
\x3_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[31]_i_1__1_n_4\,
      Q => x3_p(31)
    );
\x3_p_reg[31]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[27]_i_1__1_n_0\,
      CO(3) => \NLW_x3_p_reg[31]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \x3_p_reg[31]_i_1__1_n_1\,
      CO(1) => \x3_p_reg[31]_i_1__1_n_2\,
      CO(0) => \x3_p_reg[31]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \x2_p_reg_n_0_[30]\,
      DI(1) => \x2_p_reg_n_0_[29]\,
      DI(0) => \x2_p_reg_n_0_[28]\,
      O(3) => \x3_p_reg[31]_i_1__1_n_4\,
      O(2) => \x3_p_reg[31]_i_1__1_n_5\,
      O(1) => \x3_p_reg[31]_i_1__1_n_6\,
      O(0) => \x3_p_reg[31]_i_1__1_n_7\,
      S(3) => \x3_p[31]_i_2__1_n_0\,
      S(2) => \x3_p[31]_i_3__1_n_0\,
      S(1) => \x3_p[31]_i_4__1_n_0\,
      S(0) => \x3_p[31]_i_5__1_n_0\
    );
\x3_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[3]_i_1__2_n_4\,
      Q => x3_p(3)
    );
\x3_p_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x3_p_reg[3]_i_1__2_n_0\,
      CO(2) => \x3_p_reg[3]_i_1__2_n_1\,
      CO(1) => \x3_p_reg[3]_i_1__2_n_2\,
      CO(0) => \x3_p_reg[3]_i_1__2_n_3\,
      CYINIT => \x3_p[3]_i_2__2_n_0\,
      DI(3) => \x2_p_reg_n_0_[3]\,
      DI(2) => \x2_p_reg_n_0_[2]\,
      DI(1) => \x2_p_reg_n_0_[1]\,
      DI(0) => \x2_p_reg_n_0_[0]\,
      O(3) => \x3_p_reg[3]_i_1__2_n_4\,
      O(2) => \x3_p_reg[3]_i_1__2_n_5\,
      O(1) => \x3_p_reg[3]_i_1__2_n_6\,
      O(0) => \x3_p_reg[3]_i_1__2_n_7\,
      S(3) => \x3_p[3]_i_3__2_n_0\,
      S(2) => \x3_p[3]_i_4__2_n_0\,
      S(1) => \x3_p[3]_i_5__2_n_0\,
      S(0) => \x3_p[3]_i_6__2_n_0\
    );
\x3_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[7]_i_1__2_n_7\,
      Q => x3_p(4)
    );
\x3_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[7]_i_1__2_n_6\,
      Q => x3_p(5)
    );
\x3_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[7]_i_1__2_n_5\,
      Q => x3_p(6)
    );
\x3_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[7]_i_1__2_n_4\,
      Q => x3_p(7)
    );
\x3_p_reg[7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[3]_i_1__2_n_0\,
      CO(3) => \x3_p_reg[7]_i_1__2_n_0\,
      CO(2) => \x3_p_reg[7]_i_1__2_n_1\,
      CO(1) => \x3_p_reg[7]_i_1__2_n_2\,
      CO(0) => \x3_p_reg[7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[7]\,
      DI(2) => \x2_p_reg_n_0_[6]\,
      DI(1) => \x2_p_reg_n_0_[5]\,
      DI(0) => \x2_p_reg_n_0_[4]\,
      O(3) => \x3_p_reg[7]_i_1__2_n_4\,
      O(2) => \x3_p_reg[7]_i_1__2_n_5\,
      O(1) => \x3_p_reg[7]_i_1__2_n_6\,
      O(0) => \x3_p_reg[7]_i_1__2_n_7\,
      S(3) => \x3_p[7]_i_2__2_n_0\,
      S(2) => \x3_p[7]_i_3__2_n_0\,
      S(1) => \x3_p[7]_i_4__2_n_0\,
      S(0) => \x3_p[7]_i_5__2_n_0\
    );
\x3_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[11]_i_1__2_n_7\,
      Q => x3_p(8)
    );
\x3_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[11]_i_1__2_n_6\,
      Q => x3_p(9)
    );
\x4_p[11]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(11),
      I1 => y3_p(14),
      I2 => z3_p(31),
      O => \x4_p[11]_i_2__2_n_0\
    );
\x4_p[11]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(10),
      I1 => y3_p(13),
      I2 => z3_p(31),
      O => \x4_p[11]_i_3__2_n_0\
    );
\x4_p[11]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(9),
      I1 => y3_p(12),
      I2 => z3_p(31),
      O => \x4_p[11]_i_4__2_n_0\
    );
\x4_p[11]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(8),
      I1 => y3_p(11),
      I2 => z3_p(31),
      O => \x4_p[11]_i_5__2_n_0\
    );
\x4_p[15]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(15),
      I1 => y3_p(18),
      I2 => z3_p(31),
      O => \x4_p[15]_i_2__2_n_0\
    );
\x4_p[15]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(14),
      I1 => y3_p(17),
      I2 => z3_p(31),
      O => \x4_p[15]_i_3__2_n_0\
    );
\x4_p[15]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(13),
      I1 => y3_p(16),
      I2 => z3_p(31),
      O => \x4_p[15]_i_4__2_n_0\
    );
\x4_p[15]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(12),
      I1 => y3_p(15),
      I2 => z3_p(31),
      O => \x4_p[15]_i_5__2_n_0\
    );
\x4_p[19]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(19),
      I1 => y3_p(22),
      I2 => z3_p(31),
      O => \x4_p[19]_i_2__2_n_0\
    );
\x4_p[19]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(18),
      I1 => y3_p(21),
      I2 => z3_p(31),
      O => \x4_p[19]_i_3__2_n_0\
    );
\x4_p[19]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(17),
      I1 => y3_p(20),
      I2 => z3_p(31),
      O => \x4_p[19]_i_4__2_n_0\
    );
\x4_p[19]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(16),
      I1 => y3_p(19),
      I2 => z3_p(31),
      O => \x4_p[19]_i_5__2_n_0\
    );
\x4_p[23]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(23),
      I1 => y3_p(26),
      I2 => z3_p(31),
      O => \x4_p[23]_i_2__1_n_0\
    );
\x4_p[23]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(22),
      I1 => y3_p(25),
      I2 => z3_p(31),
      O => \x4_p[23]_i_3__1_n_0\
    );
\x4_p[23]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(21),
      I1 => y3_p(24),
      I2 => z3_p(31),
      O => \x4_p[23]_i_4__1_n_0\
    );
\x4_p[23]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(20),
      I1 => y3_p(23),
      I2 => z3_p(31),
      O => \x4_p[23]_i_5__1_n_0\
    );
\x4_p[27]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(27),
      I1 => y3_p(30),
      I2 => z3_p(31),
      O => \x4_p[27]_i_2__1_n_0\
    );
\x4_p[27]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(26),
      I1 => y3_p(29),
      I2 => z3_p(31),
      O => \x4_p[27]_i_3__1_n_0\
    );
\x4_p[27]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(25),
      I1 => y3_p(28),
      I2 => z3_p(31),
      O => \x4_p[27]_i_4__1_n_0\
    );
\x4_p[27]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(24),
      I1 => y3_p(27),
      I2 => z3_p(31),
      O => \x4_p[27]_i_5__1_n_0\
    );
\x4_p[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(31),
      I1 => y3_p(31),
      I2 => z3_p(31),
      O => \x4_p[31]_i_2__1_n_0\
    );
\x4_p[31]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(30),
      I1 => y3_p(31),
      I2 => z3_p(31),
      O => \x4_p[31]_i_3__1_n_0\
    );
\x4_p[31]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(29),
      I1 => y3_p(31),
      I2 => z3_p(31),
      O => \x4_p[31]_i_4__1_n_0\
    );
\x4_p[31]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(28),
      I1 => y3_p(31),
      I2 => z3_p(31),
      O => \x4_p[31]_i_5__1_n_0\
    );
\x4_p[7]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(1),
      I1 => y3_p(4),
      I2 => z3_p(31),
      O => \x4_p[7]_i_10__2_n_0\
    );
\x4_p[7]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(0),
      I1 => y3_p(3),
      I2 => z3_p(31),
      O => \x4_p[7]_i_11__2_n_0\
    );
\x4_p[7]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(7),
      I1 => y3_p(10),
      I2 => z3_p(31),
      O => \x4_p[7]_i_3__2_n_0\
    );
\x4_p[7]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(6),
      I1 => y3_p(9),
      I2 => z3_p(31),
      O => \x4_p[7]_i_4__2_n_0\
    );
\x4_p[7]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(5),
      I1 => y3_p(8),
      I2 => z3_p(31),
      O => \x4_p[7]_i_5__2_n_0\
    );
\x4_p[7]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(4),
      I1 => y3_p(7),
      I2 => z3_p(31),
      O => \x4_p[7]_i_6__2_n_0\
    );
\x4_p[7]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \x4_p[7]_i_7__2_n_0\
    );
\x4_p[7]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(3),
      I1 => y3_p(6),
      I2 => z3_p(31),
      O => \x4_p[7]_i_8__2_n_0\
    );
\x4_p[7]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(2),
      I1 => y3_p(5),
      I2 => z3_p(31),
      O => \x4_p[7]_i_9__2_n_0\
    );
\x4_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[11]_i_1__2_n_5\,
      Q => x4_p(10)
    );
\x4_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[11]_i_1__2_n_4\,
      Q => x4_p(11)
    );
\x4_p_reg[11]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[7]_i_1__2_n_0\,
      CO(3) => \x4_p_reg[11]_i_1__2_n_0\,
      CO(2) => \x4_p_reg[11]_i_1__2_n_1\,
      CO(1) => \x4_p_reg[11]_i_1__2_n_2\,
      CO(0) => \x4_p_reg[11]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(11 downto 8),
      O(3) => \x4_p_reg[11]_i_1__2_n_4\,
      O(2) => \x4_p_reg[11]_i_1__2_n_5\,
      O(1) => \x4_p_reg[11]_i_1__2_n_6\,
      O(0) => \x4_p_reg[11]_i_1__2_n_7\,
      S(3) => \x4_p[11]_i_2__2_n_0\,
      S(2) => \x4_p[11]_i_3__2_n_0\,
      S(1) => \x4_p[11]_i_4__2_n_0\,
      S(0) => \x4_p[11]_i_5__2_n_0\
    );
\x4_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[15]_i_1__2_n_7\,
      Q => x4_p(12)
    );
\x4_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[15]_i_1__2_n_6\,
      Q => x4_p(13)
    );
\x4_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[15]_i_1__2_n_5\,
      Q => x4_p(14)
    );
\x4_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[15]_i_1__2_n_4\,
      Q => x4_p(15)
    );
\x4_p_reg[15]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[11]_i_1__2_n_0\,
      CO(3) => \x4_p_reg[15]_i_1__2_n_0\,
      CO(2) => \x4_p_reg[15]_i_1__2_n_1\,
      CO(1) => \x4_p_reg[15]_i_1__2_n_2\,
      CO(0) => \x4_p_reg[15]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(15 downto 12),
      O(3) => \x4_p_reg[15]_i_1__2_n_4\,
      O(2) => \x4_p_reg[15]_i_1__2_n_5\,
      O(1) => \x4_p_reg[15]_i_1__2_n_6\,
      O(0) => \x4_p_reg[15]_i_1__2_n_7\,
      S(3) => \x4_p[15]_i_2__2_n_0\,
      S(2) => \x4_p[15]_i_3__2_n_0\,
      S(1) => \x4_p[15]_i_4__2_n_0\,
      S(0) => \x4_p[15]_i_5__2_n_0\
    );
\x4_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[19]_i_1__2_n_7\,
      Q => x4_p(16)
    );
\x4_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[19]_i_1__2_n_6\,
      Q => x4_p(17)
    );
\x4_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[19]_i_1__2_n_5\,
      Q => x4_p(18)
    );
\x4_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[19]_i_1__2_n_4\,
      Q => x4_p(19)
    );
\x4_p_reg[19]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[15]_i_1__2_n_0\,
      CO(3) => \x4_p_reg[19]_i_1__2_n_0\,
      CO(2) => \x4_p_reg[19]_i_1__2_n_1\,
      CO(1) => \x4_p_reg[19]_i_1__2_n_2\,
      CO(0) => \x4_p_reg[19]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(19 downto 16),
      O(3) => \x4_p_reg[19]_i_1__2_n_4\,
      O(2) => \x4_p_reg[19]_i_1__2_n_5\,
      O(1) => \x4_p_reg[19]_i_1__2_n_6\,
      O(0) => \x4_p_reg[19]_i_1__2_n_7\,
      S(3) => \x4_p[19]_i_2__2_n_0\,
      S(2) => \x4_p[19]_i_3__2_n_0\,
      S(1) => \x4_p[19]_i_4__2_n_0\,
      S(0) => \x4_p[19]_i_5__2_n_0\
    );
\x4_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[23]_i_1__1_n_7\,
      Q => x4_p(20)
    );
\x4_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[23]_i_1__1_n_6\,
      Q => x4_p(21)
    );
\x4_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[23]_i_1__1_n_5\,
      Q => x4_p(22)
    );
\x4_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[23]_i_1__1_n_4\,
      Q => x4_p(23)
    );
\x4_p_reg[23]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[19]_i_1__2_n_0\,
      CO(3) => \x4_p_reg[23]_i_1__1_n_0\,
      CO(2) => \x4_p_reg[23]_i_1__1_n_1\,
      CO(1) => \x4_p_reg[23]_i_1__1_n_2\,
      CO(0) => \x4_p_reg[23]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(23 downto 20),
      O(3) => \x4_p_reg[23]_i_1__1_n_4\,
      O(2) => \x4_p_reg[23]_i_1__1_n_5\,
      O(1) => \x4_p_reg[23]_i_1__1_n_6\,
      O(0) => \x4_p_reg[23]_i_1__1_n_7\,
      S(3) => \x4_p[23]_i_2__1_n_0\,
      S(2) => \x4_p[23]_i_3__1_n_0\,
      S(1) => \x4_p[23]_i_4__1_n_0\,
      S(0) => \x4_p[23]_i_5__1_n_0\
    );
\x4_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[27]_i_1__1_n_7\,
      Q => x4_p(24)
    );
\x4_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[27]_i_1__1_n_6\,
      Q => x4_p(25)
    );
\x4_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[27]_i_1__1_n_5\,
      Q => x4_p(26)
    );
\x4_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[27]_i_1__1_n_4\,
      Q => x4_p(27)
    );
\x4_p_reg[27]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[23]_i_1__1_n_0\,
      CO(3) => \x4_p_reg[27]_i_1__1_n_0\,
      CO(2) => \x4_p_reg[27]_i_1__1_n_1\,
      CO(1) => \x4_p_reg[27]_i_1__1_n_2\,
      CO(0) => \x4_p_reg[27]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(27 downto 24),
      O(3) => \x4_p_reg[27]_i_1__1_n_4\,
      O(2) => \x4_p_reg[27]_i_1__1_n_5\,
      O(1) => \x4_p_reg[27]_i_1__1_n_6\,
      O(0) => \x4_p_reg[27]_i_1__1_n_7\,
      S(3) => \x4_p[27]_i_2__1_n_0\,
      S(2) => \x4_p[27]_i_3__1_n_0\,
      S(1) => \x4_p[27]_i_4__1_n_0\,
      S(0) => \x4_p[27]_i_5__1_n_0\
    );
\x4_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[31]_i_1__1_n_7\,
      Q => x4_p(28)
    );
\x4_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[31]_i_1__1_n_6\,
      Q => x4_p(29)
    );
\x4_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[31]_i_1__1_n_5\,
      Q => x4_p(30)
    );
\x4_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[31]_i_1__1_n_4\,
      Q => x4_p(31)
    );
\x4_p_reg[31]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[27]_i_1__1_n_0\,
      CO(3) => \NLW_x4_p_reg[31]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \x4_p_reg[31]_i_1__1_n_1\,
      CO(1) => \x4_p_reg[31]_i_1__1_n_2\,
      CO(0) => \x4_p_reg[31]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => x3_p(30 downto 28),
      O(3) => \x4_p_reg[31]_i_1__1_n_4\,
      O(2) => \x4_p_reg[31]_i_1__1_n_5\,
      O(1) => \x4_p_reg[31]_i_1__1_n_6\,
      O(0) => \x4_p_reg[31]_i_1__1_n_7\,
      S(3) => \x4_p[31]_i_2__1_n_0\,
      S(2) => \x4_p[31]_i_3__1_n_0\,
      S(1) => \x4_p[31]_i_4__1_n_0\,
      S(0) => \x4_p[31]_i_5__1_n_0\
    );
\x4_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[7]_i_1__2_n_7\,
      Q => x4_p(4)
    );
\x4_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[7]_i_1__2_n_6\,
      Q => x4_p(5)
    );
\x4_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[7]_i_1__2_n_5\,
      Q => x4_p(6)
    );
\x4_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[7]_i_1__2_n_4\,
      Q => x4_p(7)
    );
\x4_p_reg[7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[7]_i_2__2_n_0\,
      CO(3) => \x4_p_reg[7]_i_1__2_n_0\,
      CO(2) => \x4_p_reg[7]_i_1__2_n_1\,
      CO(1) => \x4_p_reg[7]_i_1__2_n_2\,
      CO(0) => \x4_p_reg[7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(7 downto 4),
      O(3) => \x4_p_reg[7]_i_1__2_n_4\,
      O(2) => \x4_p_reg[7]_i_1__2_n_5\,
      O(1) => \x4_p_reg[7]_i_1__2_n_6\,
      O(0) => \x4_p_reg[7]_i_1__2_n_7\,
      S(3) => \x4_p[7]_i_3__2_n_0\,
      S(2) => \x4_p[7]_i_4__2_n_0\,
      S(1) => \x4_p[7]_i_5__2_n_0\,
      S(0) => \x4_p[7]_i_6__2_n_0\
    );
\x4_p_reg[7]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x4_p_reg[7]_i_2__2_n_0\,
      CO(2) => \x4_p_reg[7]_i_2__2_n_1\,
      CO(1) => \x4_p_reg[7]_i_2__2_n_2\,
      CO(0) => \x4_p_reg[7]_i_2__2_n_3\,
      CYINIT => \x4_p[7]_i_7__2_n_0\,
      DI(3 downto 0) => x3_p(3 downto 0),
      O(3 downto 0) => \NLW_x4_p_reg[7]_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \x4_p[7]_i_8__2_n_0\,
      S(2) => \x4_p[7]_i_9__2_n_0\,
      S(1) => \x4_p[7]_i_10__2_n_0\,
      S(0) => \x4_p[7]_i_11__2_n_0\
    );
\x4_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[11]_i_1__2_n_7\,
      Q => x4_p(8)
    );
\x4_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[11]_i_1__2_n_6\,
      Q => x4_p(9)
    );
\y1_p[29]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(31),
      O => \y1_p[29]_i_1__1_n_0\
    );
\y1_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \y1_p[29]_i_1__1_n_0\,
      Q => y1_p(29)
    );
\y1_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0_p(31),
      Q => y1_p(31)
    );
\y2_p[10]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[10]_i_2__1_n_0\
    );
\y2_p[10]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[10]_i_3__1_n_0\
    );
\y2_p[10]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[10]_i_4__1_n_0\
    );
\y2_p[10]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[10]_i_5__1_n_0\
    );
\y2_p[14]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[14]_i_2__1_n_0\
    );
\y2_p[14]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[14]_i_3__1_n_0\
    );
\y2_p[14]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[14]_i_4__1_n_0\
    );
\y2_p[14]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[14]_i_5__1_n_0\
    );
\y2_p[18]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[18]_i_2__1_n_0\
    );
\y2_p[18]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[18]_i_3__1_n_0\
    );
\y2_p[18]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[18]_i_4__1_n_0\
    );
\y2_p[18]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[18]_i_5__1_n_0\
    );
\y2_p[22]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[22]_i_2__1_n_0\
    );
\y2_p[22]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[22]_i_3__1_n_0\
    );
\y2_p[22]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[22]_i_4__1_n_0\
    );
\y2_p[22]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[22]_i_5__1_n_0\
    );
\y2_p[26]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[26]_i_2__1_n_0\
    );
\y2_p[26]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[26]_i_3__1_n_0\
    );
\y2_p[26]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[26]_i_4__1_n_0\
    );
\y2_p[26]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[26]_i_5__1_n_0\
    );
\y2_p[2]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \y2_p[2]_i_2__1_n_0\
    );
\y2_p[2]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[2]_i_3__1_n_0\
    );
\y2_p[2]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[2]_i_4__1_n_0\
    );
\y2_p[2]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \y2_p[2]_i_5__1_n_0\
    );
\y2_p[30]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[30]_i_2__1_n_0\
    );
\y2_p[30]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[30]_i_3__1_n_0\
    );
\y2_p[30]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[30]_i_4__1_n_0\
    );
\y2_p[30]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[30]_i_5__1_n_0\
    );
\y2_p[31]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[31]_i_2__1_n_0\
    );
\y2_p[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[6]_i_2__1_n_0\
    );
\y2_p[6]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[6]_i_3__1_n_0\
    );
\y2_p[6]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[6]_i_4__1_n_0\
    );
\y2_p[6]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[6]_i_5__1_n_0\
    );
\y2_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(0),
      Q => y2_p(0)
    );
\y2_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(10),
      Q => y2_p(10)
    );
\y2_p_reg[10]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[6]_i_1__1_n_0\,
      CO(3) => \y2_p_reg[10]_i_1__1_n_0\,
      CO(2) => \y2_p_reg[10]_i_1__1_n_1\,
      CO(1) => \y2_p_reg[10]_i_1__1_n_2\,
      CO(0) => \y2_p_reg[10]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(29),
      DI(2) => y1_p(31),
      DI(1) => y1_p(29),
      DI(0) => y1_p(29),
      O(3 downto 0) => y2(10 downto 7),
      S(3) => \y2_p[10]_i_2__1_n_0\,
      S(2) => \y2_p[10]_i_3__1_n_0\,
      S(1) => \y2_p[10]_i_4__1_n_0\,
      S(0) => \y2_p[10]_i_5__1_n_0\
    );
\y2_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(11),
      Q => y2_p(11)
    );
\y2_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(12),
      Q => y2_p(12)
    );
\y2_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(13),
      Q => y2_p(13)
    );
\y2_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(14),
      Q => y2_p(14)
    );
\y2_p_reg[14]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[10]_i_1__1_n_0\,
      CO(3) => \y2_p_reg[14]_i_1__1_n_0\,
      CO(2) => \y2_p_reg[14]_i_1__1_n_1\,
      CO(1) => \y2_p_reg[14]_i_1__1_n_2\,
      CO(0) => \y2_p_reg[14]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(31),
      DI(2) => y1_p(29),
      DI(1) => y1_p(29),
      DI(0) => y1_p(31),
      O(3 downto 0) => y2(14 downto 11),
      S(3) => \y2_p[14]_i_2__1_n_0\,
      S(2) => \y2_p[14]_i_3__1_n_0\,
      S(1) => \y2_p[14]_i_4__1_n_0\,
      S(0) => \y2_p[14]_i_5__1_n_0\
    );
\y2_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(15),
      Q => y2_p(15)
    );
\y2_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(16),
      Q => y2_p(16)
    );
\y2_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(17),
      Q => y2_p(17)
    );
\y2_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(18),
      Q => y2_p(18)
    );
\y2_p_reg[18]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[14]_i_1__1_n_0\,
      CO(3) => \y2_p_reg[18]_i_1__1_n_0\,
      CO(2) => \y2_p_reg[18]_i_1__1_n_1\,
      CO(1) => \y2_p_reg[18]_i_1__1_n_2\,
      CO(0) => \y2_p_reg[18]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(31),
      DI(2) => y1_p(29),
      DI(1) => y1_p(29),
      DI(0) => y1_p(29),
      O(3 downto 0) => y2(18 downto 15),
      S(3) => \y2_p[18]_i_2__1_n_0\,
      S(2) => \y2_p[18]_i_3__1_n_0\,
      S(1) => \y2_p[18]_i_4__1_n_0\,
      S(0) => \y2_p[18]_i_5__1_n_0\
    );
\y2_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(19),
      Q => y2_p(19)
    );
\y2_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(1),
      Q => y2_p(1)
    );
\y2_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(20),
      Q => y2_p(20)
    );
\y2_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(21),
      Q => y2_p(21)
    );
\y2_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(22),
      Q => y2_p(22)
    );
\y2_p_reg[22]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[18]_i_1__1_n_0\,
      CO(3) => \y2_p_reg[22]_i_1__1_n_0\,
      CO(2) => \y2_p_reg[22]_i_1__1_n_1\,
      CO(1) => \y2_p_reg[22]_i_1__1_n_2\,
      CO(0) => \y2_p_reg[22]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(29),
      DI(2) => y1_p(29),
      DI(1) => y1_p(31),
      DI(0) => y1_p(31),
      O(3 downto 0) => y2(22 downto 19),
      S(3) => \y2_p[22]_i_2__1_n_0\,
      S(2) => \y2_p[22]_i_3__1_n_0\,
      S(1) => \y2_p[22]_i_4__1_n_0\,
      S(0) => \y2_p[22]_i_5__1_n_0\
    );
\y2_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(23),
      Q => y2_p(23)
    );
\y2_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(24),
      Q => y2_p(24)
    );
\y2_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(25),
      Q => y2_p(25)
    );
\y2_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(26),
      Q => y2_p(26)
    );
\y2_p_reg[26]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[22]_i_1__1_n_0\,
      CO(3) => \y2_p_reg[26]_i_1__1_n_0\,
      CO(2) => \y2_p_reg[26]_i_1__1_n_1\,
      CO(1) => \y2_p_reg[26]_i_1__1_n_2\,
      CO(0) => \y2_p_reg[26]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(29),
      DI(2) => y1_p(29),
      DI(1) => y1_p(31),
      DI(0) => y1_p(29),
      O(3 downto 0) => y2(26 downto 23),
      S(3) => \y2_p[26]_i_2__1_n_0\,
      S(2) => \y2_p[26]_i_3__1_n_0\,
      S(1) => \y2_p[26]_i_4__1_n_0\,
      S(0) => \y2_p[26]_i_5__1_n_0\
    );
\y2_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(27),
      Q => y2_p(27)
    );
\y2_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(28),
      Q => y2_p(28)
    );
\y2_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(29),
      Q => y2_p(29)
    );
\y2_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(2),
      Q => y2_p(2)
    );
\y2_p_reg[2]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y2_p_reg[2]_i_1__1_n_0\,
      CO(2) => \y2_p_reg[2]_i_1__1_n_1\,
      CO(1) => \y2_p_reg[2]_i_1__1_n_2\,
      CO(0) => \y2_p_reg[2]_i_1__1_n_3\,
      CYINIT => \y2_p[2]_i_2__1_n_0\,
      DI(3) => y1_p(31),
      DI(2) => y1_p(29),
      DI(1) => x1_p(29),
      DI(0) => '0',
      O(3 downto 1) => y2(2 downto 0),
      O(0) => \NLW_y2_p_reg[2]_i_1__1_O_UNCONNECTED\(0),
      S(3) => \y2_p[2]_i_3__1_n_0\,
      S(2) => \y2_p[2]_i_4__1_n_0\,
      S(1) => \y2_p[2]_i_5__1_n_0\,
      S(0) => '1'
    );
\y2_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(30),
      Q => y2_p(30)
    );
\y2_p_reg[30]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[26]_i_1__1_n_0\,
      CO(3) => \y2_p_reg[30]_i_1__1_n_0\,
      CO(2) => \y2_p_reg[30]_i_1__1_n_1\,
      CO(1) => \y2_p_reg[30]_i_1__1_n_2\,
      CO(0) => \y2_p_reg[30]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(31),
      DI(2) => y1_p(29),
      DI(1) => y1_p(31),
      DI(0) => y1_p(31),
      O(3 downto 0) => y2(30 downto 27),
      S(3) => \y2_p[30]_i_2__1_n_0\,
      S(2) => \y2_p[30]_i_3__1_n_0\,
      S(1) => \y2_p[30]_i_4__1_n_0\,
      S(0) => \y2_p[30]_i_5__1_n_0\
    );
\y2_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(31),
      Q => y2_p(31)
    );
\y2_p_reg[31]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[30]_i_1__1_n_0\,
      CO(3 downto 0) => \NLW_y2_p_reg[31]_i_1__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y2_p_reg[31]_i_1__1_O_UNCONNECTED\(3 downto 1),
      O(0) => y2(31),
      S(3 downto 1) => B"000",
      S(0) => \y2_p[31]_i_2__1_n_0\
    );
\y2_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(3),
      Q => y2_p(3)
    );
\y2_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(4),
      Q => y2_p(4)
    );
\y2_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(5),
      Q => y2_p(5)
    );
\y2_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(6),
      Q => y2_p(6)
    );
\y2_p_reg[6]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[2]_i_1__1_n_0\,
      CO(3) => \y2_p_reg[6]_i_1__1_n_0\,
      CO(2) => \y2_p_reg[6]_i_1__1_n_1\,
      CO(1) => \y2_p_reg[6]_i_1__1_n_2\,
      CO(0) => \y2_p_reg[6]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(31),
      DI(2) => y1_p(31),
      DI(1) => y1_p(31),
      DI(0) => y1_p(31),
      O(3 downto 0) => y2(6 downto 3),
      S(3) => \y2_p[6]_i_2__1_n_0\,
      S(2) => \y2_p[6]_i_3__1_n_0\,
      S(1) => \y2_p[6]_i_4__1_n_0\,
      S(0) => \y2_p[6]_i_5__1_n_0\
    );
\y2_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(7),
      Q => y2_p(7)
    );
\y2_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(8),
      Q => y2_p(8)
    );
\y2_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(9),
      Q => y2_p(9)
    );
\y3_p[10]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(10),
      I1 => \x2_p_reg_n_0_[12]\,
      I2 => z2_p(31),
      O => \y3_p[10]_i_2__1_n_0\
    );
\y3_p[10]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(9),
      I1 => \x2_p_reg_n_0_[11]\,
      I2 => z2_p(31),
      O => \y3_p[10]_i_3__1_n_0\
    );
\y3_p[10]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(8),
      I1 => \x2_p_reg_n_0_[10]\,
      I2 => z2_p(31),
      O => \y3_p[10]_i_4__1_n_0\
    );
\y3_p[10]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(7),
      I1 => \x2_p_reg_n_0_[9]\,
      I2 => z2_p(31),
      O => \y3_p[10]_i_5__1_n_0\
    );
\y3_p[14]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(14),
      I1 => \x2_p_reg_n_0_[16]\,
      I2 => z2_p(31),
      O => \y3_p[14]_i_2__1_n_0\
    );
\y3_p[14]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(13),
      I1 => \x2_p_reg_n_0_[15]\,
      I2 => z2_p(31),
      O => \y3_p[14]_i_3__1_n_0\
    );
\y3_p[14]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(12),
      I1 => \x2_p_reg_n_0_[14]\,
      I2 => z2_p(31),
      O => \y3_p[14]_i_4__1_n_0\
    );
\y3_p[14]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(11),
      I1 => \x2_p_reg_n_0_[13]\,
      I2 => z2_p(31),
      O => \y3_p[14]_i_5__1_n_0\
    );
\y3_p[18]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(18),
      I1 => \x2_p_reg_n_0_[20]\,
      I2 => z2_p(31),
      O => \y3_p[18]_i_2__1_n_0\
    );
\y3_p[18]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(17),
      I1 => \x2_p_reg_n_0_[19]\,
      I2 => z2_p(31),
      O => \y3_p[18]_i_3__1_n_0\
    );
\y3_p[18]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(16),
      I1 => \x2_p_reg_n_0_[18]\,
      I2 => z2_p(31),
      O => \y3_p[18]_i_4__1_n_0\
    );
\y3_p[18]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(15),
      I1 => \x2_p_reg_n_0_[17]\,
      I2 => z2_p(31),
      O => \y3_p[18]_i_5__1_n_0\
    );
\y3_p[22]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(22),
      I1 => \x2_p_reg_n_0_[24]\,
      I2 => z2_p(31),
      O => \y3_p[22]_i_2__1_n_0\
    );
\y3_p[22]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(21),
      I1 => \x2_p_reg_n_0_[23]\,
      I2 => z2_p(31),
      O => \y3_p[22]_i_3__1_n_0\
    );
\y3_p[22]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(20),
      I1 => \x2_p_reg_n_0_[22]\,
      I2 => z2_p(31),
      O => \y3_p[22]_i_4__1_n_0\
    );
\y3_p[22]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(19),
      I1 => \x2_p_reg_n_0_[21]\,
      I2 => z2_p(31),
      O => \y3_p[22]_i_5__1_n_0\
    );
\y3_p[26]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(26),
      I1 => \x2_p_reg_n_0_[28]\,
      I2 => z2_p(31),
      O => \y3_p[26]_i_2__1_n_0\
    );
\y3_p[26]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(25),
      I1 => \x2_p_reg_n_0_[27]\,
      I2 => z2_p(31),
      O => \y3_p[26]_i_3__1_n_0\
    );
\y3_p[26]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(24),
      I1 => \x2_p_reg_n_0_[26]\,
      I2 => z2_p(31),
      O => \y3_p[26]_i_4__1_n_0\
    );
\y3_p[26]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(23),
      I1 => \x2_p_reg_n_0_[25]\,
      I2 => z2_p(31),
      O => \y3_p[26]_i_5__1_n_0\
    );
\y3_p[2]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z2_p(31),
      O => \y3_p[2]_i_2__1_n_0\
    );
\y3_p[2]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(2),
      I1 => \x2_p_reg_n_0_[4]\,
      I2 => z2_p(31),
      O => \y3_p[2]_i_3__1_n_0\
    );
\y3_p[2]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(1),
      I1 => \x2_p_reg_n_0_[3]\,
      I2 => z2_p(31),
      O => \y3_p[2]_i_4__1_n_0\
    );
\y3_p[2]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(0),
      I1 => \x2_p_reg_n_0_[2]\,
      I2 => z2_p(31),
      O => \y3_p[2]_i_5__1_n_0\
    );
\y3_p[30]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(30),
      I1 => B0,
      I2 => z2_p(31),
      O => \y3_p[30]_i_2__1_n_0\
    );
\y3_p[30]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(29),
      I1 => B0,
      I2 => z2_p(31),
      O => \y3_p[30]_i_3__1_n_0\
    );
\y3_p[30]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(28),
      I1 => \x2_p_reg_n_0_[30]\,
      I2 => z2_p(31),
      O => \y3_p[30]_i_4__1_n_0\
    );
\y3_p[30]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(27),
      I1 => \x2_p_reg_n_0_[29]\,
      I2 => z2_p(31),
      O => \y3_p[30]_i_5__1_n_0\
    );
\y3_p[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(31),
      I1 => B0,
      I2 => z2_p(31),
      O => \y3_p[31]_i_2__1_n_0\
    );
\y3_p[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(6),
      I1 => \x2_p_reg_n_0_[8]\,
      I2 => z2_p(31),
      O => \y3_p[6]_i_2__1_n_0\
    );
\y3_p[6]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(5),
      I1 => \x2_p_reg_n_0_[7]\,
      I2 => z2_p(31),
      O => \y3_p[6]_i_3__1_n_0\
    );
\y3_p[6]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(4),
      I1 => \x2_p_reg_n_0_[6]\,
      I2 => z2_p(31),
      O => \y3_p[6]_i_4__1_n_0\
    );
\y3_p[6]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(3),
      I1 => \x2_p_reg_n_0_[5]\,
      I2 => z2_p(31),
      O => \y3_p[6]_i_5__1_n_0\
    );
\y3_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(0),
      Q => y3_p(0)
    );
\y3_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(10),
      Q => y3_p(10)
    );
\y3_p_reg[10]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[6]_i_1__1_n_0\,
      CO(3) => \y3_p_reg[10]_i_1__1_n_0\,
      CO(2) => \y3_p_reg[10]_i_1__1_n_1\,
      CO(1) => \y3_p_reg[10]_i_1__1_n_2\,
      CO(0) => \y3_p_reg[10]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(10 downto 7),
      O(3 downto 0) => y3(10 downto 7),
      S(3) => \y3_p[10]_i_2__1_n_0\,
      S(2) => \y3_p[10]_i_3__1_n_0\,
      S(1) => \y3_p[10]_i_4__1_n_0\,
      S(0) => \y3_p[10]_i_5__1_n_0\
    );
\y3_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(11),
      Q => y3_p(11)
    );
\y3_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(12),
      Q => y3_p(12)
    );
\y3_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(13),
      Q => y3_p(13)
    );
\y3_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(14),
      Q => y3_p(14)
    );
\y3_p_reg[14]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[10]_i_1__1_n_0\,
      CO(3) => \y3_p_reg[14]_i_1__1_n_0\,
      CO(2) => \y3_p_reg[14]_i_1__1_n_1\,
      CO(1) => \y3_p_reg[14]_i_1__1_n_2\,
      CO(0) => \y3_p_reg[14]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(14 downto 11),
      O(3 downto 0) => y3(14 downto 11),
      S(3) => \y3_p[14]_i_2__1_n_0\,
      S(2) => \y3_p[14]_i_3__1_n_0\,
      S(1) => \y3_p[14]_i_4__1_n_0\,
      S(0) => \y3_p[14]_i_5__1_n_0\
    );
\y3_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(15),
      Q => y3_p(15)
    );
\y3_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(16),
      Q => y3_p(16)
    );
\y3_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(17),
      Q => y3_p(17)
    );
\y3_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(18),
      Q => y3_p(18)
    );
\y3_p_reg[18]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[14]_i_1__1_n_0\,
      CO(3) => \y3_p_reg[18]_i_1__1_n_0\,
      CO(2) => \y3_p_reg[18]_i_1__1_n_1\,
      CO(1) => \y3_p_reg[18]_i_1__1_n_2\,
      CO(0) => \y3_p_reg[18]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(18 downto 15),
      O(3 downto 0) => y3(18 downto 15),
      S(3) => \y3_p[18]_i_2__1_n_0\,
      S(2) => \y3_p[18]_i_3__1_n_0\,
      S(1) => \y3_p[18]_i_4__1_n_0\,
      S(0) => \y3_p[18]_i_5__1_n_0\
    );
\y3_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(19),
      Q => y3_p(19)
    );
\y3_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(1),
      Q => y3_p(1)
    );
\y3_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(20),
      Q => y3_p(20)
    );
\y3_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(21),
      Q => y3_p(21)
    );
\y3_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(22),
      Q => y3_p(22)
    );
\y3_p_reg[22]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[18]_i_1__1_n_0\,
      CO(3) => \y3_p_reg[22]_i_1__1_n_0\,
      CO(2) => \y3_p_reg[22]_i_1__1_n_1\,
      CO(1) => \y3_p_reg[22]_i_1__1_n_2\,
      CO(0) => \y3_p_reg[22]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(22 downto 19),
      O(3 downto 0) => y3(22 downto 19),
      S(3) => \y3_p[22]_i_2__1_n_0\,
      S(2) => \y3_p[22]_i_3__1_n_0\,
      S(1) => \y3_p[22]_i_4__1_n_0\,
      S(0) => \y3_p[22]_i_5__1_n_0\
    );
\y3_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(23),
      Q => y3_p(23)
    );
\y3_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(24),
      Q => y3_p(24)
    );
\y3_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(25),
      Q => y3_p(25)
    );
\y3_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(26),
      Q => y3_p(26)
    );
\y3_p_reg[26]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[22]_i_1__1_n_0\,
      CO(3) => \y3_p_reg[26]_i_1__1_n_0\,
      CO(2) => \y3_p_reg[26]_i_1__1_n_1\,
      CO(1) => \y3_p_reg[26]_i_1__1_n_2\,
      CO(0) => \y3_p_reg[26]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(26 downto 23),
      O(3 downto 0) => y3(26 downto 23),
      S(3) => \y3_p[26]_i_2__1_n_0\,
      S(2) => \y3_p[26]_i_3__1_n_0\,
      S(1) => \y3_p[26]_i_4__1_n_0\,
      S(0) => \y3_p[26]_i_5__1_n_0\
    );
\y3_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(27),
      Q => y3_p(27)
    );
\y3_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(28),
      Q => y3_p(28)
    );
\y3_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(29),
      Q => y3_p(29)
    );
\y3_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(2),
      Q => y3_p(2)
    );
\y3_p_reg[2]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y3_p_reg[2]_i_1__1_n_0\,
      CO(2) => \y3_p_reg[2]_i_1__1_n_1\,
      CO(1) => \y3_p_reg[2]_i_1__1_n_2\,
      CO(0) => \y3_p_reg[2]_i_1__1_n_3\,
      CYINIT => \y3_p[2]_i_2__1_n_0\,
      DI(3 downto 1) => y2_p(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => y3(2 downto 0),
      O(0) => \NLW_y3_p_reg[2]_i_1__1_O_UNCONNECTED\(0),
      S(3) => \y3_p[2]_i_3__1_n_0\,
      S(2) => \y3_p[2]_i_4__1_n_0\,
      S(1) => \y3_p[2]_i_5__1_n_0\,
      S(0) => '1'
    );
\y3_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(30),
      Q => y3_p(30)
    );
\y3_p_reg[30]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[26]_i_1__1_n_0\,
      CO(3) => \y3_p_reg[30]_i_1__1_n_0\,
      CO(2) => \y3_p_reg[30]_i_1__1_n_1\,
      CO(1) => \y3_p_reg[30]_i_1__1_n_2\,
      CO(0) => \y3_p_reg[30]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(30 downto 27),
      O(3 downto 0) => y3(30 downto 27),
      S(3) => \y3_p[30]_i_2__1_n_0\,
      S(2) => \y3_p[30]_i_3__1_n_0\,
      S(1) => \y3_p[30]_i_4__1_n_0\,
      S(0) => \y3_p[30]_i_5__1_n_0\
    );
\y3_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(31),
      Q => y3_p(31)
    );
\y3_p_reg[31]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[30]_i_1__1_n_0\,
      CO(3 downto 0) => \NLW_y3_p_reg[31]_i_1__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y3_p_reg[31]_i_1__1_O_UNCONNECTED\(3 downto 1),
      O(0) => y3(31),
      S(3 downto 1) => B"000",
      S(0) => \y3_p[31]_i_2__1_n_0\
    );
\y3_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(3),
      Q => y3_p(3)
    );
\y3_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(4),
      Q => y3_p(4)
    );
\y3_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(5),
      Q => y3_p(5)
    );
\y3_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(6),
      Q => y3_p(6)
    );
\y3_p_reg[6]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[2]_i_1__1_n_0\,
      CO(3) => \y3_p_reg[6]_i_1__1_n_0\,
      CO(2) => \y3_p_reg[6]_i_1__1_n_1\,
      CO(1) => \y3_p_reg[6]_i_1__1_n_2\,
      CO(0) => \y3_p_reg[6]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(6 downto 3),
      O(3 downto 0) => y3(6 downto 3),
      S(3) => \y3_p[6]_i_2__1_n_0\,
      S(2) => \y3_p[6]_i_3__1_n_0\,
      S(1) => \y3_p[6]_i_4__1_n_0\,
      S(0) => \y3_p[6]_i_5__1_n_0\
    );
\y3_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(7),
      Q => y3_p(7)
    );
\y3_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(8),
      Q => y3_p(8)
    );
\y3_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(9),
      Q => y3_p(9)
    );
\y4_p[10]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(10),
      I1 => x3_p(13),
      I2 => z3_p(31),
      O => \y4_p[10]_i_2__1_n_0\
    );
\y4_p[10]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(9),
      I1 => x3_p(12),
      I2 => z3_p(31),
      O => \y4_p[10]_i_3__1_n_0\
    );
\y4_p[10]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(8),
      I1 => x3_p(11),
      I2 => z3_p(31),
      O => \y4_p[10]_i_4__1_n_0\
    );
\y4_p[10]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(7),
      I1 => x3_p(10),
      I2 => z3_p(31),
      O => \y4_p[10]_i_5__1_n_0\
    );
\y4_p[14]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(14),
      I1 => x3_p(17),
      I2 => z3_p(31),
      O => \y4_p[14]_i_2__1_n_0\
    );
\y4_p[14]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(13),
      I1 => x3_p(16),
      I2 => z3_p(31),
      O => \y4_p[14]_i_3__1_n_0\
    );
\y4_p[14]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(12),
      I1 => x3_p(15),
      I2 => z3_p(31),
      O => \y4_p[14]_i_4__1_n_0\
    );
\y4_p[14]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(11),
      I1 => x3_p(14),
      I2 => z3_p(31),
      O => \y4_p[14]_i_5__1_n_0\
    );
\y4_p[18]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(18),
      I1 => x3_p(21),
      I2 => z3_p(31),
      O => \y4_p[18]_i_2__1_n_0\
    );
\y4_p[18]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(17),
      I1 => x3_p(20),
      I2 => z3_p(31),
      O => \y4_p[18]_i_3__1_n_0\
    );
\y4_p[18]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(16),
      I1 => x3_p(19),
      I2 => z3_p(31),
      O => \y4_p[18]_i_4__1_n_0\
    );
\y4_p[18]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(15),
      I1 => x3_p(18),
      I2 => z3_p(31),
      O => \y4_p[18]_i_5__1_n_0\
    );
\y4_p[22]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(22),
      I1 => x3_p(25),
      I2 => z3_p(31),
      O => \y4_p[22]_i_2__1_n_0\
    );
\y4_p[22]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(21),
      I1 => x3_p(24),
      I2 => z3_p(31),
      O => \y4_p[22]_i_3__1_n_0\
    );
\y4_p[22]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(20),
      I1 => x3_p(23),
      I2 => z3_p(31),
      O => \y4_p[22]_i_4__1_n_0\
    );
\y4_p[22]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(19),
      I1 => x3_p(22),
      I2 => z3_p(31),
      O => \y4_p[22]_i_5__1_n_0\
    );
\y4_p[26]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(26),
      I1 => x3_p(29),
      I2 => z3_p(31),
      O => \y4_p[26]_i_2__1_n_0\
    );
\y4_p[26]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(25),
      I1 => x3_p(28),
      I2 => z3_p(31),
      O => \y4_p[26]_i_3__1_n_0\
    );
\y4_p[26]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(24),
      I1 => x3_p(27),
      I2 => z3_p(31),
      O => \y4_p[26]_i_4__1_n_0\
    );
\y4_p[26]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(23),
      I1 => x3_p(26),
      I2 => z3_p(31),
      O => \y4_p[26]_i_5__1_n_0\
    );
\y4_p[2]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(31),
      O => \y4_p[2]_i_2__1_n_0\
    );
\y4_p[2]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(2),
      I1 => x3_p(5),
      I2 => z3_p(31),
      O => \y4_p[2]_i_3__1_n_0\
    );
\y4_p[2]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(1),
      I1 => x3_p(4),
      I2 => z3_p(31),
      O => \y4_p[2]_i_4__1_n_0\
    );
\y4_p[2]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(0),
      I1 => x3_p(3),
      I2 => z3_p(31),
      O => \y4_p[2]_i_5__1_n_0\
    );
\y4_p[30]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(30),
      I1 => x3_p(31),
      I2 => z3_p(31),
      O => \y4_p[30]_i_2__1_n_0\
    );
\y4_p[30]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(29),
      I1 => x3_p(31),
      I2 => z3_p(31),
      O => \y4_p[30]_i_3__1_n_0\
    );
\y4_p[30]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(28),
      I1 => x3_p(31),
      I2 => z3_p(31),
      O => \y4_p[30]_i_4__1_n_0\
    );
\y4_p[30]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(27),
      I1 => x3_p(30),
      I2 => z3_p(31),
      O => \y4_p[30]_i_5__1_n_0\
    );
\y4_p[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(31),
      I1 => x3_p(31),
      I2 => z3_p(31),
      O => \y4_p[31]_i_2__1_n_0\
    );
\y4_p[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(6),
      I1 => x3_p(9),
      I2 => z3_p(31),
      O => \y4_p[6]_i_2__1_n_0\
    );
\y4_p[6]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(5),
      I1 => x3_p(8),
      I2 => z3_p(31),
      O => \y4_p[6]_i_3__1_n_0\
    );
\y4_p[6]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(4),
      I1 => x3_p(7),
      I2 => z3_p(31),
      O => \y4_p[6]_i_4__1_n_0\
    );
\y4_p[6]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(3),
      I1 => x3_p(6),
      I2 => z3_p(31),
      O => \y4_p[6]_i_5__1_n_0\
    );
\y4_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(0),
      Q => y4_p(0)
    );
\y4_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(10),
      Q => y4_p(10)
    );
\y4_p_reg[10]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[6]_i_1__1_n_0\,
      CO(3) => \y4_p_reg[10]_i_1__1_n_0\,
      CO(2) => \y4_p_reg[10]_i_1__1_n_1\,
      CO(1) => \y4_p_reg[10]_i_1__1_n_2\,
      CO(0) => \y4_p_reg[10]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(10 downto 7),
      O(3 downto 0) => y4(10 downto 7),
      S(3) => \y4_p[10]_i_2__1_n_0\,
      S(2) => \y4_p[10]_i_3__1_n_0\,
      S(1) => \y4_p[10]_i_4__1_n_0\,
      S(0) => \y4_p[10]_i_5__1_n_0\
    );
\y4_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(11),
      Q => y4_p(11)
    );
\y4_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(12),
      Q => y4_p(12)
    );
\y4_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(13),
      Q => y4_p(13)
    );
\y4_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(14),
      Q => y4_p(14)
    );
\y4_p_reg[14]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[10]_i_1__1_n_0\,
      CO(3) => \y4_p_reg[14]_i_1__1_n_0\,
      CO(2) => \y4_p_reg[14]_i_1__1_n_1\,
      CO(1) => \y4_p_reg[14]_i_1__1_n_2\,
      CO(0) => \y4_p_reg[14]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(14 downto 11),
      O(3 downto 0) => y4(14 downto 11),
      S(3) => \y4_p[14]_i_2__1_n_0\,
      S(2) => \y4_p[14]_i_3__1_n_0\,
      S(1) => \y4_p[14]_i_4__1_n_0\,
      S(0) => \y4_p[14]_i_5__1_n_0\
    );
\y4_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(15),
      Q => y4_p(15)
    );
\y4_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(16),
      Q => y4_p(16)
    );
\y4_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(17),
      Q => y4_p(17)
    );
\y4_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(18),
      Q => y4_p(18)
    );
\y4_p_reg[18]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[14]_i_1__1_n_0\,
      CO(3) => \y4_p_reg[18]_i_1__1_n_0\,
      CO(2) => \y4_p_reg[18]_i_1__1_n_1\,
      CO(1) => \y4_p_reg[18]_i_1__1_n_2\,
      CO(0) => \y4_p_reg[18]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(18 downto 15),
      O(3 downto 0) => y4(18 downto 15),
      S(3) => \y4_p[18]_i_2__1_n_0\,
      S(2) => \y4_p[18]_i_3__1_n_0\,
      S(1) => \y4_p[18]_i_4__1_n_0\,
      S(0) => \y4_p[18]_i_5__1_n_0\
    );
\y4_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(19),
      Q => y4_p(19)
    );
\y4_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(1),
      Q => y4_p(1)
    );
\y4_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(20),
      Q => y4_p(20)
    );
\y4_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(21),
      Q => y4_p(21)
    );
\y4_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(22),
      Q => y4_p(22)
    );
\y4_p_reg[22]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[18]_i_1__1_n_0\,
      CO(3) => \y4_p_reg[22]_i_1__1_n_0\,
      CO(2) => \y4_p_reg[22]_i_1__1_n_1\,
      CO(1) => \y4_p_reg[22]_i_1__1_n_2\,
      CO(0) => \y4_p_reg[22]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(22 downto 19),
      O(3 downto 0) => y4(22 downto 19),
      S(3) => \y4_p[22]_i_2__1_n_0\,
      S(2) => \y4_p[22]_i_3__1_n_0\,
      S(1) => \y4_p[22]_i_4__1_n_0\,
      S(0) => \y4_p[22]_i_5__1_n_0\
    );
\y4_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(23),
      Q => y4_p(23)
    );
\y4_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(24),
      Q => y4_p(24)
    );
\y4_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(25),
      Q => y4_p(25)
    );
\y4_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(26),
      Q => y4_p(26)
    );
\y4_p_reg[26]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[22]_i_1__1_n_0\,
      CO(3) => \y4_p_reg[26]_i_1__1_n_0\,
      CO(2) => \y4_p_reg[26]_i_1__1_n_1\,
      CO(1) => \y4_p_reg[26]_i_1__1_n_2\,
      CO(0) => \y4_p_reg[26]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(26 downto 23),
      O(3 downto 0) => y4(26 downto 23),
      S(3) => \y4_p[26]_i_2__1_n_0\,
      S(2) => \y4_p[26]_i_3__1_n_0\,
      S(1) => \y4_p[26]_i_4__1_n_0\,
      S(0) => \y4_p[26]_i_5__1_n_0\
    );
\y4_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(27),
      Q => y4_p(27)
    );
\y4_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(28),
      Q => y4_p(28)
    );
\y4_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(29),
      Q => y4_p(29)
    );
\y4_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(2),
      Q => y4_p(2)
    );
\y4_p_reg[2]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y4_p_reg[2]_i_1__1_n_0\,
      CO(2) => \y4_p_reg[2]_i_1__1_n_1\,
      CO(1) => \y4_p_reg[2]_i_1__1_n_2\,
      CO(0) => \y4_p_reg[2]_i_1__1_n_3\,
      CYINIT => \y4_p[2]_i_2__1_n_0\,
      DI(3 downto 1) => y3_p(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => y4(2 downto 0),
      O(0) => \NLW_y4_p_reg[2]_i_1__1_O_UNCONNECTED\(0),
      S(3) => \y4_p[2]_i_3__1_n_0\,
      S(2) => \y4_p[2]_i_4__1_n_0\,
      S(1) => \y4_p[2]_i_5__1_n_0\,
      S(0) => '1'
    );
\y4_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(30),
      Q => y4_p(30)
    );
\y4_p_reg[30]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[26]_i_1__1_n_0\,
      CO(3) => \y4_p_reg[30]_i_1__1_n_0\,
      CO(2) => \y4_p_reg[30]_i_1__1_n_1\,
      CO(1) => \y4_p_reg[30]_i_1__1_n_2\,
      CO(0) => \y4_p_reg[30]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(30 downto 27),
      O(3 downto 0) => y4(30 downto 27),
      S(3) => \y4_p[30]_i_2__1_n_0\,
      S(2) => \y4_p[30]_i_3__1_n_0\,
      S(1) => \y4_p[30]_i_4__1_n_0\,
      S(0) => \y4_p[30]_i_5__1_n_0\
    );
\y4_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(31),
      Q => y4_p(31)
    );
\y4_p_reg[31]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[30]_i_1__1_n_0\,
      CO(3 downto 0) => \NLW_y4_p_reg[31]_i_1__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y4_p_reg[31]_i_1__1_O_UNCONNECTED\(3 downto 1),
      O(0) => y4(31),
      S(3 downto 1) => B"000",
      S(0) => \y4_p[31]_i_2__1_n_0\
    );
\y4_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(3),
      Q => y4_p(3)
    );
\y4_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(4),
      Q => y4_p(4)
    );
\y4_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(5),
      Q => y4_p(5)
    );
\y4_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(6),
      Q => y4_p(6)
    );
\y4_p_reg[6]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[2]_i_1__1_n_0\,
      CO(3) => \y4_p_reg[6]_i_1__1_n_0\,
      CO(2) => \y4_p_reg[6]_i_1__1_n_1\,
      CO(1) => \y4_p_reg[6]_i_1__1_n_2\,
      CO(0) => \y4_p_reg[6]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(6 downto 3),
      O(3 downto 0) => y4(6 downto 3),
      S(3) => \y4_p[6]_i_2__1_n_0\,
      S(2) => \y4_p[6]_i_3__1_n_0\,
      S(1) => \y4_p[6]_i_4__1_n_0\,
      S(0) => \y4_p[6]_i_5__1_n_0\
    );
\y4_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(7),
      Q => y4_p(7)
    );
\y4_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(8),
      Q => y4_p(8)
    );
\y4_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(9),
      Q => y4_p(9)
    );
\y5_p[10]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(10),
      I1 => x4_p(14),
      I2 => z4_p(31),
      O => \y5_p[10]_i_2__1_n_0\
    );
\y5_p[10]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(9),
      I1 => x4_p(13),
      I2 => z4_p(31),
      O => \y5_p[10]_i_3__1_n_0\
    );
\y5_p[10]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(8),
      I1 => x4_p(12),
      I2 => z4_p(31),
      O => \y5_p[10]_i_4__1_n_0\
    );
\y5_p[10]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(7),
      I1 => x4_p(11),
      I2 => z4_p(31),
      O => \y5_p[10]_i_5__1_n_0\
    );
\y5_p[14]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(14),
      I1 => x4_p(18),
      I2 => z4_p(31),
      O => \y5_p[14]_i_2__1_n_0\
    );
\y5_p[14]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(13),
      I1 => x4_p(17),
      I2 => z4_p(31),
      O => \y5_p[14]_i_3__1_n_0\
    );
\y5_p[14]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(12),
      I1 => x4_p(16),
      I2 => z4_p(31),
      O => \y5_p[14]_i_4__1_n_0\
    );
\y5_p[14]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(11),
      I1 => x4_p(15),
      I2 => z4_p(31),
      O => \y5_p[14]_i_5__1_n_0\
    );
\y5_p[18]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(18),
      I1 => x4_p(22),
      I2 => z4_p(31),
      O => \y5_p[18]_i_2__1_n_0\
    );
\y5_p[18]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(17),
      I1 => x4_p(21),
      I2 => z4_p(31),
      O => \y5_p[18]_i_3__1_n_0\
    );
\y5_p[18]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(16),
      I1 => x4_p(20),
      I2 => z4_p(31),
      O => \y5_p[18]_i_4__1_n_0\
    );
\y5_p[18]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(15),
      I1 => x4_p(19),
      I2 => z4_p(31),
      O => \y5_p[18]_i_5__1_n_0\
    );
\y5_p[22]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(22),
      I1 => x4_p(26),
      I2 => z4_p(31),
      O => \y5_p[22]_i_2__1_n_0\
    );
\y5_p[22]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(21),
      I1 => x4_p(25),
      I2 => z4_p(31),
      O => \y5_p[22]_i_3__1_n_0\
    );
\y5_p[22]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(20),
      I1 => x4_p(24),
      I2 => z4_p(31),
      O => \y5_p[22]_i_4__1_n_0\
    );
\y5_p[22]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(19),
      I1 => x4_p(23),
      I2 => z4_p(31),
      O => \y5_p[22]_i_5__1_n_0\
    );
\y5_p[26]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(26),
      I1 => x4_p(30),
      I2 => z4_p(31),
      O => \y5_p[26]_i_2__1_n_0\
    );
\y5_p[26]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(25),
      I1 => x4_p(29),
      I2 => z4_p(31),
      O => \y5_p[26]_i_3__1_n_0\
    );
\y5_p[26]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(24),
      I1 => x4_p(28),
      I2 => z4_p(31),
      O => \y5_p[26]_i_4__1_n_0\
    );
\y5_p[26]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(23),
      I1 => x4_p(27),
      I2 => z4_p(31),
      O => \y5_p[26]_i_5__1_n_0\
    );
\y5_p[2]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z4_p(31),
      O => \y5_p[2]_i_2__1_n_0\
    );
\y5_p[2]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(2),
      I1 => x4_p(6),
      I2 => z4_p(31),
      O => \y5_p[2]_i_3__1_n_0\
    );
\y5_p[2]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(1),
      I1 => x4_p(5),
      I2 => z4_p(31),
      O => \y5_p[2]_i_4__1_n_0\
    );
\y5_p[2]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(0),
      I1 => x4_p(4),
      I2 => z4_p(31),
      O => \y5_p[2]_i_5__1_n_0\
    );
\y5_p[30]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(30),
      I1 => x4_p(31),
      I2 => z4_p(31),
      O => \y5_p[30]_i_2__1_n_0\
    );
\y5_p[30]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(29),
      I1 => x4_p(31),
      I2 => z4_p(31),
      O => \y5_p[30]_i_3__1_n_0\
    );
\y5_p[30]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(28),
      I1 => x4_p(31),
      I2 => z4_p(31),
      O => \y5_p[30]_i_4__1_n_0\
    );
\y5_p[30]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(27),
      I1 => x4_p(31),
      I2 => z4_p(31),
      O => \y5_p[30]_i_5__1_n_0\
    );
\y5_p[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(31),
      I1 => x4_p(31),
      I2 => z4_p(31),
      O => \y5_p[31]_i_2__1_n_0\
    );
\y5_p[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(6),
      I1 => x4_p(10),
      I2 => z4_p(31),
      O => \y5_p[6]_i_2__1_n_0\
    );
\y5_p[6]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(5),
      I1 => x4_p(9),
      I2 => z4_p(31),
      O => \y5_p[6]_i_3__1_n_0\
    );
\y5_p[6]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(4),
      I1 => x4_p(8),
      I2 => z4_p(31),
      O => \y5_p[6]_i_4__1_n_0\
    );
\y5_p[6]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(3),
      I1 => x4_p(7),
      I2 => z4_p(31),
      O => \y5_p[6]_i_5__1_n_0\
    );
\y5_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(0),
      Q => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1_0\(0)
    );
\y5_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(10),
      Q => y5_p(10)
    );
\y5_p_reg[10]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[6]_i_1__1_n_0\,
      CO(3) => \y5_p_reg[10]_i_1__1_n_0\,
      CO(2) => \y5_p_reg[10]_i_1__1_n_1\,
      CO(1) => \y5_p_reg[10]_i_1__1_n_2\,
      CO(0) => \y5_p_reg[10]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(10 downto 7),
      O(3 downto 0) => y5(10 downto 7),
      S(3) => \y5_p[10]_i_2__1_n_0\,
      S(2) => \y5_p[10]_i_3__1_n_0\,
      S(1) => \y5_p[10]_i_4__1_n_0\,
      S(0) => \y5_p[10]_i_5__1_n_0\
    );
\y5_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(11),
      Q => y5_p(11)
    );
\y5_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(12),
      Q => y5_p(12)
    );
\y5_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(13),
      Q => y5_p(13)
    );
\y5_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(14),
      Q => y5_p(14)
    );
\y5_p_reg[14]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[10]_i_1__1_n_0\,
      CO(3) => \y5_p_reg[14]_i_1__1_n_0\,
      CO(2) => \y5_p_reg[14]_i_1__1_n_1\,
      CO(1) => \y5_p_reg[14]_i_1__1_n_2\,
      CO(0) => \y5_p_reg[14]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(14 downto 11),
      O(3 downto 0) => y5(14 downto 11),
      S(3) => \y5_p[14]_i_2__1_n_0\,
      S(2) => \y5_p[14]_i_3__1_n_0\,
      S(1) => \y5_p[14]_i_4__1_n_0\,
      S(0) => \y5_p[14]_i_5__1_n_0\
    );
\y5_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(15),
      Q => y5_p(15)
    );
\y5_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(16),
      Q => y5_p(16)
    );
\y5_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(17),
      Q => y5_p(17)
    );
\y5_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(18),
      Q => y5_p(18)
    );
\y5_p_reg[18]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[14]_i_1__1_n_0\,
      CO(3) => \y5_p_reg[18]_i_1__1_n_0\,
      CO(2) => \y5_p_reg[18]_i_1__1_n_1\,
      CO(1) => \y5_p_reg[18]_i_1__1_n_2\,
      CO(0) => \y5_p_reg[18]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(18 downto 15),
      O(3 downto 0) => y5(18 downto 15),
      S(3) => \y5_p[18]_i_2__1_n_0\,
      S(2) => \y5_p[18]_i_3__1_n_0\,
      S(1) => \y5_p[18]_i_4__1_n_0\,
      S(0) => \y5_p[18]_i_5__1_n_0\
    );
\y5_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(19),
      Q => y5_p(19)
    );
\y5_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(1),
      Q => y5_p(1)
    );
\y5_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(20),
      Q => y5_p(20)
    );
\y5_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(21),
      Q => y5_p(21)
    );
\y5_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(22),
      Q => y5_p(22)
    );
\y5_p_reg[22]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[18]_i_1__1_n_0\,
      CO(3) => \y5_p_reg[22]_i_1__1_n_0\,
      CO(2) => \y5_p_reg[22]_i_1__1_n_1\,
      CO(1) => \y5_p_reg[22]_i_1__1_n_2\,
      CO(0) => \y5_p_reg[22]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(22 downto 19),
      O(3 downto 0) => y5(22 downto 19),
      S(3) => \y5_p[22]_i_2__1_n_0\,
      S(2) => \y5_p[22]_i_3__1_n_0\,
      S(1) => \y5_p[22]_i_4__1_n_0\,
      S(0) => \y5_p[22]_i_5__1_n_0\
    );
\y5_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(23),
      Q => y5_p(23)
    );
\y5_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(24),
      Q => y5_p(24)
    );
\y5_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(25),
      Q => y5_p(25)
    );
\y5_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(26),
      Q => y5_p(26)
    );
\y5_p_reg[26]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[22]_i_1__1_n_0\,
      CO(3) => \y5_p_reg[26]_i_1__1_n_0\,
      CO(2) => \y5_p_reg[26]_i_1__1_n_1\,
      CO(1) => \y5_p_reg[26]_i_1__1_n_2\,
      CO(0) => \y5_p_reg[26]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(26 downto 23),
      O(3 downto 0) => y5(26 downto 23),
      S(3) => \y5_p[26]_i_2__1_n_0\,
      S(2) => \y5_p[26]_i_3__1_n_0\,
      S(1) => \y5_p[26]_i_4__1_n_0\,
      S(0) => \y5_p[26]_i_5__1_n_0\
    );
\y5_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(27),
      Q => y5_p(27)
    );
\y5_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(28),
      Q => y5_p(28)
    );
\y5_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(29),
      Q => y5_p(29)
    );
\y5_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(2),
      Q => y5_p(2)
    );
\y5_p_reg[2]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y5_p_reg[2]_i_1__1_n_0\,
      CO(2) => \y5_p_reg[2]_i_1__1_n_1\,
      CO(1) => \y5_p_reg[2]_i_1__1_n_2\,
      CO(0) => \y5_p_reg[2]_i_1__1_n_3\,
      CYINIT => \y5_p[2]_i_2__1_n_0\,
      DI(3 downto 1) => y4_p(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => y5(2 downto 0),
      O(0) => \NLW_y5_p_reg[2]_i_1__1_O_UNCONNECTED\(0),
      S(3) => \y5_p[2]_i_3__1_n_0\,
      S(2) => \y5_p[2]_i_4__1_n_0\,
      S(1) => \y5_p[2]_i_5__1_n_0\,
      S(0) => '1'
    );
\y5_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(30),
      Q => y5_p(30)
    );
\y5_p_reg[30]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[26]_i_1__1_n_0\,
      CO(3) => \y5_p_reg[30]_i_1__1_n_0\,
      CO(2) => \y5_p_reg[30]_i_1__1_n_1\,
      CO(1) => \y5_p_reg[30]_i_1__1_n_2\,
      CO(0) => \y5_p_reg[30]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(30 downto 27),
      O(3 downto 0) => y5(30 downto 27),
      S(3) => \y5_p[30]_i_2__1_n_0\,
      S(2) => \y5_p[30]_i_3__1_n_0\,
      S(1) => \y5_p[30]_i_4__1_n_0\,
      S(0) => \y5_p[30]_i_5__1_n_0\
    );
\y5_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(31),
      Q => y5_p(31)
    );
\y5_p_reg[31]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[30]_i_1__1_n_0\,
      CO(3 downto 0) => \NLW_y5_p_reg[31]_i_1__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y5_p_reg[31]_i_1__1_O_UNCONNECTED\(3 downto 1),
      O(0) => y5(31),
      S(3 downto 1) => B"000",
      S(0) => \y5_p[31]_i_2__1_n_0\
    );
\y5_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(3),
      Q => y5_p(3)
    );
\y5_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(4),
      Q => y5_p(4)
    );
\y5_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(5),
      Q => y5_p(5)
    );
\y5_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(6),
      Q => y5_p(6)
    );
\y5_p_reg[6]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[2]_i_1__1_n_0\,
      CO(3) => \y5_p_reg[6]_i_1__1_n_0\,
      CO(2) => \y5_p_reg[6]_i_1__1_n_1\,
      CO(1) => \y5_p_reg[6]_i_1__1_n_2\,
      CO(0) => \y5_p_reg[6]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(6 downto 3),
      O(3 downto 0) => y5(6 downto 3),
      S(3) => \y5_p[6]_i_2__1_n_0\,
      S(2) => \y5_p[6]_i_3__1_n_0\,
      S(1) => \y5_p[6]_i_4__1_n_0\,
      S(0) => \y5_p[6]_i_5__1_n_0\
    );
\y5_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(7),
      Q => y5_p(7)
    );
\y5_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(8),
      Q => y5_p(8)
    );
\y5_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(9),
      Q => y5_p(9)
    );
\z0_p[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(5),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(8),
      O => z0(10)
    );
\z0_p[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(6),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(9),
      O => z0(11)
    );
\z0_p[12]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \z0_p_reg[5]_i_2__2_n_1\,
      I1 => \z0_p_reg[5]_i_3_n_1\,
      I2 => Q(5),
      O => \z0_p[12]_i_10_n_0\
    );
\z0_p[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(7),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(10),
      O => z0(12)
    );
\z0_p[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z0_p_reg[5]_i_2__2_n_1\,
      I1 => Q(8),
      O => \z0_p[12]_i_7_n_0\
    );
\z0_p[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \z0_p_reg[5]_i_2__2_n_1\,
      I1 => \z0_p_reg[5]_i_3_n_1\,
      I2 => Q(7),
      O => \z0_p[12]_i_8_n_0\
    );
\z0_p[12]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \z0_p_reg[5]_i_3_n_1\,
      I1 => \z0_p_reg[5]_i_2__2_n_1\,
      I2 => Q(6),
      O => \z0_p[12]_i_9_n_0\
    );
\z0_p[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(8),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(11),
      O => z0(13)
    );
\z0_p[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(9),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(12),
      O => z0(14)
    );
\z0_p[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(10),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(13),
      O => z0(15)
    );
\z0_p[16]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \z0_p_reg[5]_i_3_n_1\,
      I1 => \z0_p_reg[5]_i_2__2_n_1\,
      I2 => Q(9),
      O => \z0_p[16]_i_10_n_0\
    );
\z0_p[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(11),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(14),
      O => z0(16)
    );
\z0_p[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => \z0_p[16]_i_6_n_0\
    );
\z0_p[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => Q(12),
      O => \z0_p[16]_i_7_n_0\
    );
\z0_p[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \z0_p_reg[5]_i_2__2_n_1\,
      O => \z0_p[16]_i_8_n_0\
    );
\z0_p[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \z0_p_reg[5]_i_2__2_n_1\,
      I1 => \z0_p_reg[5]_i_3_n_1\,
      I2 => Q(10),
      O => \z0_p[16]_i_9_n_0\
    );
\z0_p[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(12),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(15),
      O => z0(17)
    );
\z0_p[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(13),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(16),
      O => z0(18)
    );
\z0_p[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(14),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(17),
      O => z0(19)
    );
\z0_p[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(15),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(18),
      O => z0(20)
    );
\z0_p[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => Q(16),
      I1 => \z0_p_reg[5]_i_2__2_n_1\,
      I2 => \z0_p_reg[5]_i_3_n_1\,
      O => \z0_p[20]_i_5_n_0\
    );
\z0_p[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(16),
      I1 => \z0_p_reg[5]_i_3_n_1\,
      I2 => \z0_p_reg[5]_i_2__2_n_1\,
      I3 => Q(15),
      O => \z0_p[20]_i_6_n_0\
    );
\z0_p[20]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \z0_p[20]_i_7_n_0\
    );
\z0_p[20]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      O => \z0_p[20]_i_8_n_0\
    );
\z0_p[20]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \z0_p[20]_i_9_n_0\
    );
\z0_p[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(16),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(19),
      O => z0(21)
    );
\z0_p[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(17),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(20),
      O => z0(22)
    );
\z0_p[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(18),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(21),
      O => z0(23)
    );
\z0_p[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(20),
      I1 => \z0_p_reg[5]_i_3_n_1\,
      I2 => \z0_p_reg[5]_i_2__2_n_1\,
      I3 => Q(19),
      O => \z0_p[24]_i_10_n_0\
    );
\z0_p[24]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      O => \z0_p[24]_i_11_n_0\
    );
\z0_p[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => Q(17),
      I1 => \z0_p_reg[5]_i_2__2_n_1\,
      I2 => Q(15),
      I3 => Q(18),
      O => \z0_p[24]_i_12_n_0\
    );
\z0_p[24]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69A566A5"
    )
        port map (
      I0 => Q(17),
      I1 => Q(15),
      I2 => Q(16),
      I3 => \z0_p_reg[5]_i_2__2_n_1\,
      I4 => \z0_p_reg[5]_i_3_n_1\,
      O => \z0_p[24]_i_13_n_0\
    );
\z0_p[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(19),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(22),
      O => z0(24)
    );
\z0_p[24]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(15),
      I1 => \z0_p_reg[5]_i_2__2_n_1\,
      I2 => Q(17),
      O => \z0_p[24]_i_8_n_0\
    );
\z0_p[24]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => Q(17),
      I1 => \z0_p_reg[5]_i_2__2_n_1\,
      I2 => Q(15),
      O => \z0_p[24]_i_9_n_0\
    );
\z0_p[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(20),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(23),
      O => z0(25)
    );
\z0_p[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(21),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(24),
      O => z0(26)
    );
\z0_p[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(22),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(25),
      O => z0(27)
    );
\z0_p[28]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \z0_p_reg[5]_i_2__2_n_1\,
      I1 => \z0_p_reg[5]_i_3_n_1\,
      I2 => Q(20),
      O => \z0_p[28]_i_10_n_0\
    );
\z0_p[28]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C969"
    )
        port map (
      I0 => Q(23),
      I1 => Q(24),
      I2 => \z0_p_reg[5]_i_2__2_n_1\,
      I3 => \z0_p_reg[5]_i_3_n_1\,
      O => \z0_p[28]_i_11_n_0\
    );
\z0_p[28]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(23),
      I1 => \z0_p_reg[5]_i_3_n_1\,
      I2 => \z0_p_reg[5]_i_2__2_n_1\,
      I3 => Q(22),
      O => \z0_p[28]_i_12_n_0\
    );
\z0_p[28]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE51"
    )
        port map (
      I0 => Q(21),
      I1 => \z0_p_reg[5]_i_2__2_n_1\,
      I2 => \z0_p_reg[5]_i_3_n_1\,
      I3 => Q(22),
      O => \z0_p[28]_i_13_n_0\
    );
\z0_p[28]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C969"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      I2 => \z0_p_reg[5]_i_2__2_n_1\,
      I3 => \z0_p_reg[5]_i_3_n_1\,
      O => \z0_p[28]_i_14_n_0\
    );
\z0_p[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(23),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(26),
      O => z0(28)
    );
\z0_p[28]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \z0_p_reg[5]_i_2__2_n_1\,
      I1 => \z0_p_reg[5]_i_3_n_1\,
      I2 => Q(23),
      O => \z0_p[28]_i_8_n_0\
    );
\z0_p[28]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \z0_p_reg[5]_i_3_n_1\,
      I1 => \z0_p_reg[5]_i_2__2_n_1\,
      I2 => Q(21),
      O => \z0_p[28]_i_9_n_0\
    );
\z0_p[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(24),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(27),
      O => z0(29)
    );
\z0_p[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \z0_p_reg[3]_i_1_n_1\,
      I1 => \z0_p_reg[5]_i_2__2_n_1\,
      O => z0(2)
    );
\z0_p[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(25),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(28),
      O => z0(30)
    );
\z0_p[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(26),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(29),
      O => z0(31)
    );
\z0_p[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \z0_p_reg[5]_i_3_n_1\,
      I1 => \z0_p_reg[5]_i_2__2_n_1\,
      I2 => Q(24),
      O => \z0_p[31]_i_6_n_0\
    );
\z0_p[31]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EA5"
    )
        port map (
      I0 => Q(26),
      I1 => \z0_p_reg[5]_i_3_n_1\,
      I2 => Q(27),
      I3 => \z0_p_reg[5]_i_2__2_n_1\,
      O => \z0_p[31]_i_7__2_n_0\
    );
\z0_p[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(26),
      I1 => \z0_p_reg[5]_i_3_n_1\,
      I2 => \z0_p_reg[5]_i_2__2_n_1\,
      I3 => Q(25),
      O => \z0_p[31]_i_8_n_0\
    );
\z0_p[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE51"
    )
        port map (
      I0 => Q(24),
      I1 => \z0_p_reg[5]_i_2__2_n_1\,
      I2 => \z0_p_reg[5]_i_3_n_1\,
      I3 => Q(25),
      O => \z0_p[31]_i_9_n_0\
    );
\z0_p[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      O => \z0_p[3]_i_10_n_0\
    );
\z0_p[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      O => \z0_p[3]_i_11_n_0\
    );
\z0_p[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      O => \z0_p[3]_i_12_n_0\
    );
\z0_p[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      O => \z0_p[3]_i_13_n_0\
    );
\z0_p[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      O => \z0_p[3]_i_14_n_0\
    );
\z0_p[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      O => \z0_p[3]_i_15_n_0\
    );
\z0_p[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      O => \z0_p[3]_i_17_n_0\
    );
\z0_p[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \z0_p[3]_i_18_n_0\
    );
\z0_p[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \z0_p[3]_i_19_n_0\
    );
\z0_p[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \z0_p[3]_i_20_n_0\
    );
\z0_p[3]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      O => \z0_p[3]_i_21_n_0\
    );
\z0_p[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \z0_p[3]_i_22_n_0\
    );
\z0_p[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \z0_p[3]_i_23_n_0\
    );
\z0_p[3]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \z0_p[3]_i_24_n_0\
    );
\z0_p[3]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \z0_p[3]_i_25_n_0\
    );
\z0_p[3]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(28),
      I1 => Q(29),
      O => \z0_p[3]_i_3__2_n_0\
    );
\z0_p[3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(24),
      I1 => Q(25),
      O => \z0_p[3]_i_4__1_n_0\
    );
\z0_p[3]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(28),
      I1 => Q(29),
      O => \z0_p[3]_i_5__2_n_0\
    );
\z0_p[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(26),
      I1 => Q(27),
      O => \z0_p[3]_i_6_n_0\
    );
\z0_p[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(25),
      I1 => Q(24),
      O => \z0_p[3]_i_7_n_0\
    );
\z0_p[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      O => \z0_p[3]_i_9_n_0\
    );
\z0_p[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z0_p_reg[3]_i_1_n_1\,
      I1 => Q(0),
      O => z0(4)
    );
\z0_p[5]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(24),
      I1 => Q(25),
      O => \z0_p[5]_i_10_n_0\
    );
\z0_p[5]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(27),
      O => \z0_p[5]_i_12_n_0\
    );
\z0_p[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(24),
      I1 => quad_correction_before_add_temp(25),
      O => \z0_p[5]_i_13_n_0\
    );
\z0_p[5]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(26),
      I1 => quad_correction_before_add_temp(27),
      O => \z0_p[5]_i_15_n_0\
    );
\z0_p[5]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(25),
      I1 => quad_correction_before_add_temp(24),
      O => \z0_p[5]_i_16_n_0\
    );
\z0_p[5]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(22),
      I1 => quad_correction_before_add_temp(23),
      O => \z0_p[5]_i_17_n_0\
    );
\z0_p[5]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(23),
      O => \z0_p[5]_i_19_n_0\
    );
\z0_p[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => quad_correction_before_th00_in(0),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => \z0_p_reg[5]_i_2__2_n_1\,
      I3 => \z0_p_reg[5]_i_3_n_1\,
      I4 => Q(1),
      O => z0(5)
    );
\z0_p[5]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      O => \z0_p[5]_i_20_n_0\
    );
\z0_p[5]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      O => \z0_p[5]_i_21_n_0\
    );
\z0_p[5]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      O => \z0_p[5]_i_22_n_0\
    );
\z0_p[5]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      O => \z0_p[5]_i_23_n_0\
    );
\z0_p[5]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      O => \z0_p[5]_i_24_n_0\
    );
\z0_p[5]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      O => \z0_p[5]_i_25_n_0\
    );
\z0_p[5]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      O => \z0_p[5]_i_26_n_0\
    );
\z0_p[5]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(20),
      I1 => quad_correction_before_add_temp(21),
      O => \z0_p[5]_i_28_n_0\
    );
\z0_p[5]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(21),
      I1 => quad_correction_before_add_temp(20),
      O => \z0_p[5]_i_30_n_0\
    );
\z0_p[5]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(18),
      I1 => quad_correction_before_add_temp(19),
      O => \z0_p[5]_i_31_n_0\
    );
\z0_p[5]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(16),
      I1 => quad_correction_before_add_temp(17),
      O => \z0_p[5]_i_32_n_0\
    );
\z0_p[5]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(14),
      I1 => quad_correction_before_add_temp(15),
      O => \z0_p[5]_i_33_n_0\
    );
\z0_p[5]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      O => \z0_p[5]_i_37_n_0\
    );
\z0_p[5]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \z0_p[5]_i_38_n_0\
    );
\z0_p[5]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      O => \z0_p[5]_i_39_n_0\
    );
\z0_p[5]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \z0_p[5]_i_40_n_0\
    );
\z0_p[5]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \z0_p[5]_i_41_n_0\
    );
\z0_p[5]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \z0_p[5]_i_42_n_0\
    );
\z0_p[5]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(12),
      I1 => quad_correction_before_add_temp(13),
      O => \z0_p[5]_i_44_n_0\
    );
\z0_p[5]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => quad_correction_before_add_temp(10),
      I1 => quad_correction_before_add_temp(11),
      O => \z0_p[5]_i_45_n_0\
    );
\z0_p[5]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => quad_correction_before_add_temp(8),
      I1 => quad_correction_before_add_temp(9),
      O => \z0_p[5]_i_46_n_0\
    );
\z0_p[5]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(13),
      I1 => quad_correction_before_add_temp(12),
      O => \z0_p[5]_i_48_n_0\
    );
\z0_p[5]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(10),
      I1 => quad_correction_before_add_temp(11),
      O => \z0_p[5]_i_49_n_0\
    );
\z0_p[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(29),
      I1 => Q(28),
      O => \z0_p[5]_i_5_n_0\
    );
\z0_p[5]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(8),
      I1 => quad_correction_before_add_temp(9),
      O => \z0_p[5]_i_50_n_0\
    );
\z0_p[5]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(6),
      I1 => quad_correction_before_add_temp(7),
      O => \z0_p[5]_i_51_n_0\
    );
\z0_p[5]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \z0_p[5]_i_56_n_0\
    );
\z0_p[5]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => \z0_p[5]_i_57_n_0\
    );
\z0_p[5]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \z0_p[5]_i_58_n_0\
    );
\z0_p[5]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \z0_p[5]_i_59_n_0\
    );
\z0_p[5]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(27),
      O => \z0_p[5]_i_6_n_0\
    );
\z0_p[5]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      O => \z0_p[5]_i_60_n_0\
    );
\z0_p[5]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      O => \z0_p[5]_i_61_n_0\
    );
\z0_p[5]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \z0_p[5]_i_62_n_0\
    );
\z0_p[5]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => quad_correction_before_add_temp(4),
      I1 => quad_correction_before_add_temp(5),
      O => \z0_p[5]_i_63_n_0\
    );
\z0_p[5]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(2),
      I1 => quad_correction_before_add_temp(3),
      O => \z0_p[5]_i_64_n_0\
    );
\z0_p[5]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(0),
      I1 => quad_correction_before_add_temp(1),
      O => \z0_p[5]_i_65_n_0\
    );
\z0_p[5]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(4),
      I1 => quad_correction_before_add_temp(5),
      O => \z0_p[5]_i_66_n_0\
    );
\z0_p[5]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(3),
      I1 => quad_correction_before_add_temp(2),
      O => \z0_p[5]_i_67_n_0\
    );
\z0_p[5]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(1),
      I1 => quad_correction_before_add_temp(0),
      O => \z0_p[5]_i_68_n_0\
    );
\z0_p[5]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \z0_p[5]_i_69_n_0\
    );
\z0_p[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(24),
      I1 => Q(25),
      O => \z0_p[5]_i_7_n_0\
    );
\z0_p[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(28),
      I1 => Q(29),
      O => \z0_p[5]_i_8_n_0\
    );
\z0_p[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      O => \z0_p[5]_i_9_n_0\
    );
\z0_p[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(1),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(4),
      O => z0(6)
    );
\z0_p[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(2),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(5),
      O => z0(7)
    );
\z0_p[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \z0_p_reg[5]_i_3_n_1\,
      I1 => \z0_p_reg[5]_i_2__2_n_1\,
      I2 => Q(2),
      O => \z0_p[8]_i_10_n_0\
    );
\z0_p[8]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \z0_p_reg[5]_i_2__2_n_1\,
      I1 => \z0_p_reg[5]_i_3_n_1\,
      I2 => Q(1),
      O => quad_correction_before_th0(3)
    );
\z0_p[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(3),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(6),
      O => z0(8)
    );
\z0_p[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \z0_p_reg[5]_i_3_n_1\,
      I1 => \z0_p_reg[5]_i_2__2_n_1\,
      I2 => Q(4),
      O => \z0_p[8]_i_8_n_0\
    );
\z0_p[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \z0_p_reg[5]_i_2__2_n_1\,
      I1 => \z0_p_reg[5]_i_3_n_1\,
      I2 => Q(3),
      O => \z0_p[8]_i_9_n_0\
    );
\z0_p[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(4),
      I1 => \z0_p_reg[3]_i_1_n_1\,
      I2 => quad_correction_before_th0(7),
      O => z0(9)
    );
\z0_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(10),
      Q => z0_p(10)
    );
\z0_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(11),
      Q => z0_p(11)
    );
\z0_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(12),
      Q => z0_p(12)
    );
\z0_p_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[8]_i_3_n_0\,
      CO(3) => \z0_p_reg[12]_i_3_n_0\,
      CO(2) => \z0_p_reg[12]_i_3_n_1\,
      CO(1) => \z0_p_reg[12]_i_3_n_2\,
      CO(0) => \z0_p_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p_reg[5]_i_2__2_n_1\,
      DI(2 downto 0) => Q(7 downto 5),
      O(3 downto 0) => quad_correction_before_th0(10 downto 7),
      S(3) => \z0_p[12]_i_7_n_0\,
      S(2) => \z0_p[12]_i_8_n_0\,
      S(1) => \z0_p[12]_i_9_n_0\,
      S(0) => \z0_p[12]_i_10_n_0\
    );
\z0_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(13),
      Q => z0_p(13)
    );
\z0_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(14),
      Q => z0_p(14)
    );
\z0_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(15),
      Q => z0_p(15)
    );
\z0_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(16),
      Q => z0_p(16)
    );
\z0_p_reg[16]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[12]_i_3_n_0\,
      CO(3) => \z0_p_reg[16]_i_3_n_0\,
      CO(2) => \z0_p_reg[16]_i_3_n_1\,
      CO(1) => \z0_p_reg[16]_i_3_n_2\,
      CO(0) => \z0_p_reg[16]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => \z0_p[16]_i_6_n_0\,
      DI(1 downto 0) => Q(10 downto 9),
      O(3 downto 0) => quad_correction_before_th0(14 downto 11),
      S(3) => \z0_p[16]_i_7_n_0\,
      S(2) => \z0_p[16]_i_8_n_0\,
      S(1) => \z0_p[16]_i_9_n_0\,
      S(0) => \z0_p[16]_i_10_n_0\
    );
\z0_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(17),
      Q => z0_p(17)
    );
\z0_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(18),
      Q => z0_p(18)
    );
\z0_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(19),
      Q => z0_p(19)
    );
\z0_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(20),
      Q => z0_p(20)
    );
\z0_p_reg[20]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[16]_i_3_n_0\,
      CO(3) => \z0_p_reg[20]_i_3_n_0\,
      CO(2) => \z0_p_reg[20]_i_3_n_1\,
      CO(1) => \z0_p_reg[20]_i_3_n_2\,
      CO(0) => \z0_p_reg[20]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[20]_i_5_n_0\,
      DI(2 downto 0) => Q(14 downto 12),
      O(3 downto 0) => quad_correction_before_th0(18 downto 15),
      S(3) => \z0_p[20]_i_6_n_0\,
      S(2) => \z0_p[20]_i_7_n_0\,
      S(1) => \z0_p[20]_i_8_n_0\,
      S(0) => \z0_p[20]_i_9_n_0\
    );
\z0_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(21),
      Q => z0_p(21)
    );
\z0_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(22),
      Q => z0_p(22)
    );
\z0_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(23),
      Q => z0_p(23)
    );
\z0_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(24),
      Q => z0_p(24)
    );
\z0_p_reg[24]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[20]_i_3_n_0\,
      CO(3) => \z0_p_reg[24]_i_3_n_0\,
      CO(2) => \z0_p_reg[24]_i_3_n_1\,
      CO(1) => \z0_p_reg[24]_i_3_n_2\,
      CO(0) => \z0_p_reg[24]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(19 downto 18),
      DI(1) => \z0_p[24]_i_8_n_0\,
      DI(0) => \z0_p[24]_i_9_n_0\,
      O(3 downto 0) => quad_correction_before_th0(22 downto 19),
      S(3) => \z0_p[24]_i_10_n_0\,
      S(2) => \z0_p[24]_i_11_n_0\,
      S(1) => \z0_p[24]_i_12_n_0\,
      S(0) => \z0_p[24]_i_13_n_0\
    );
\z0_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(25),
      Q => z0_p(25)
    );
\z0_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(26),
      Q => z0_p(26)
    );
\z0_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(27),
      Q => z0_p(27)
    );
\z0_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(28),
      Q => z0_p(28)
    );
\z0_p_reg[28]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[24]_i_3_n_0\,
      CO(3) => \z0_p_reg[28]_i_3_n_0\,
      CO(2) => \z0_p_reg[28]_i_3_n_1\,
      CO(1) => \z0_p_reg[28]_i_3_n_2\,
      CO(0) => \z0_p_reg[28]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[28]_i_8_n_0\,
      DI(2) => Q(22),
      DI(1) => \z0_p[28]_i_9_n_0\,
      DI(0) => \z0_p[28]_i_10_n_0\,
      O(3 downto 0) => quad_correction_before_th0(26 downto 23),
      S(3) => \z0_p[28]_i_11_n_0\,
      S(2) => \z0_p[28]_i_12_n_0\,
      S(1) => \z0_p[28]_i_13_n_0\,
      S(0) => \z0_p[28]_i_14_n_0\
    );
\z0_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(29),
      Q => z0_p(29)
    );
\z0_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(2),
      Q => z0_p(2)
    );
\z0_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(30),
      Q => z0_p(30)
    );
\z0_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(31),
      Q => z0_p(31)
    );
\z0_p_reg[31]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[28]_i_3_n_0\,
      CO(3 downto 2) => \NLW_z0_p_reg[31]_i_3__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z0_p_reg[31]_i_3__1_n_2\,
      CO(0) => \z0_p_reg[31]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => Q(25),
      DI(0) => \z0_p[31]_i_6_n_0\,
      O(3) => \NLW_z0_p_reg[31]_i_3__1_O_UNCONNECTED\(3),
      O(2 downto 0) => quad_correction_before_th0(29 downto 27),
      S(3) => '0',
      S(2) => \z0_p[31]_i_7__2_n_0\,
      S(1) => \z0_p[31]_i_8_n_0\,
      S(0) => \z0_p[31]_i_9_n_0\
    );
\z0_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z0_p_reg[3]_i_1_n_1\,
      Q => z0_p(3)
    );
\z0_p_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[3]_i_2__1_n_0\,
      CO(3) => \NLW_z0_p_reg[3]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \z0_p_reg[3]_i_1_n_1\,
      CO(1) => \z0_p_reg[3]_i_1_n_2\,
      CO(0) => \z0_p_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \z0_p[3]_i_3__2_n_0\,
      DI(1) => Q(27),
      DI(0) => \z0_p[3]_i_4__1_n_0\,
      O(3 downto 0) => \NLW_z0_p_reg[3]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \z0_p[3]_i_5__2_n_0\,
      S(1) => \z0_p[3]_i_6_n_0\,
      S(0) => \z0_p[3]_i_7_n_0\
    );
\z0_p_reg[3]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z0_p_reg[3]_i_16_n_0\,
      CO(2) => \z0_p_reg[3]_i_16_n_1\,
      CO(1) => \z0_p_reg[3]_i_16_n_2\,
      CO(0) => \z0_p_reg[3]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => Q(5),
      DI(1) => Q(3),
      DI(0) => Q(1),
      O(3 downto 0) => \NLW_z0_p_reg[3]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[3]_i_22_n_0\,
      S(2) => \z0_p[3]_i_23_n_0\,
      S(1) => \z0_p[3]_i_24_n_0\,
      S(0) => \z0_p[3]_i_25_n_0\
    );
\z0_p_reg[3]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[3]_i_8_n_0\,
      CO(3) => \z0_p_reg[3]_i_2__1_n_0\,
      CO(2) => \z0_p_reg[3]_i_2__1_n_1\,
      CO(1) => \z0_p_reg[3]_i_2__1_n_2\,
      CO(0) => \z0_p_reg[3]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => Q(23),
      DI(2) => \z0_p[3]_i_9_n_0\,
      DI(1) => \z0_p[3]_i_10_n_0\,
      DI(0) => \z0_p[3]_i_11_n_0\,
      O(3 downto 0) => \NLW_z0_p_reg[3]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[3]_i_12_n_0\,
      S(2) => \z0_p[3]_i_13_n_0\,
      S(1) => \z0_p[3]_i_14_n_0\,
      S(0) => \z0_p[3]_i_15_n_0\
    );
\z0_p_reg[3]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[3]_i_16_n_0\,
      CO(3) => \z0_p_reg[3]_i_8_n_0\,
      CO(2) => \z0_p_reg[3]_i_8_n_1\,
      CO(1) => \z0_p_reg[3]_i_8_n_2\,
      CO(0) => \z0_p_reg[3]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => Q(15),
      DI(2 downto 1) => B"00",
      DI(0) => \z0_p[3]_i_17_n_0\,
      O(3 downto 0) => \NLW_z0_p_reg[3]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[3]_i_18_n_0\,
      S(2) => \z0_p[3]_i_19_n_0\,
      S(1) => \z0_p[3]_i_20_n_0\,
      S(0) => \z0_p[3]_i_21_n_0\
    );
\z0_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(4),
      Q => z0_p(4)
    );
\z0_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(5),
      Q => z0_p(5)
    );
\z0_p_reg[5]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[5]_i_27_n_0\,
      CO(3) => \z0_p_reg[5]_i_11_n_0\,
      CO(2) => \z0_p_reg[5]_i_11_n_1\,
      CO(1) => \z0_p_reg[5]_i_11_n_2\,
      CO(0) => \z0_p_reg[5]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[5]_i_28_n_0\,
      DI(2) => '0',
      DI(1) => quad_correction_before_add_temp(17),
      DI(0) => '0',
      O(3 downto 0) => \NLW_z0_p_reg[5]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[5]_i_30_n_0\,
      S(2) => \z0_p[5]_i_31_n_0\,
      S(1) => \z0_p[5]_i_32_n_0\,
      S(0) => \z0_p[5]_i_33_n_0\
    );
\z0_p_reg[5]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[5]_i_36_n_0\,
      CO(3) => \z0_p_reg[5]_i_18_n_0\,
      CO(2) => \z0_p_reg[5]_i_18_n_1\,
      CO(1) => \z0_p_reg[5]_i_18_n_2\,
      CO(0) => \z0_p_reg[5]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[5]_i_37_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \z0_p[5]_i_38_n_0\,
      O(3 downto 0) => \NLW_z0_p_reg[5]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[5]_i_39_n_0\,
      S(2) => \z0_p[5]_i_40_n_0\,
      S(1) => \z0_p[5]_i_41_n_0\,
      S(0) => \z0_p[5]_i_42_n_0\
    );
\z0_p_reg[5]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[5]_i_43_n_0\,
      CO(3) => \z0_p_reg[5]_i_27_n_0\,
      CO(2) => \z0_p_reg[5]_i_27_n_1\,
      CO(1) => \z0_p_reg[5]_i_27_n_2\,
      CO(0) => \z0_p_reg[5]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[5]_i_44_n_0\,
      DI(2) => \z0_p[5]_i_45_n_0\,
      DI(1) => \z0_p[5]_i_46_n_0\,
      DI(0) => quad_correction_before_add_temp(7),
      O(3 downto 0) => \NLW_z0_p_reg[5]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[5]_i_48_n_0\,
      S(2) => \z0_p[5]_i_49_n_0\,
      S(1) => \z0_p[5]_i_50_n_0\,
      S(0) => \z0_p[5]_i_51_n_0\
    );
\z0_p_reg[5]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[5]_i_4_n_0\,
      CO(3) => \NLW_z0_p_reg[5]_i_2__2_CO_UNCONNECTED\(3),
      CO(2) => \z0_p_reg[5]_i_2__2_n_1\,
      CO(1) => \z0_p_reg[5]_i_2__2_n_2\,
      CO(0) => \z0_p_reg[5]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \z0_p[5]_i_5_n_0\,
      DI(1) => \z0_p[5]_i_6_n_0\,
      DI(0) => \z0_p[5]_i_7_n_0\,
      O(3 downto 0) => \NLW_z0_p_reg[5]_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \z0_p[5]_i_8_n_0\,
      S(1) => \z0_p[5]_i_9_n_0\,
      S(0) => \z0_p[5]_i_10_n_0\
    );
\z0_p_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[5]_i_11_n_0\,
      CO(3) => \NLW_z0_p_reg[5]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \z0_p_reg[5]_i_3_n_1\,
      CO(1) => \z0_p_reg[5]_i_3_n_2\,
      CO(0) => \z0_p_reg[5]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \z0_p[5]_i_12_n_0\,
      DI(1) => \z0_p[5]_i_13_n_0\,
      DI(0) => quad_correction_before_add_temp(23),
      O(3 downto 0) => \NLW_z0_p_reg[5]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \z0_p[5]_i_15_n_0\,
      S(1) => \z0_p[5]_i_16_n_0\,
      S(0) => \z0_p[5]_i_17_n_0\
    );
\z0_p_reg[5]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z0_p_reg[5]_i_36_n_0\,
      CO(2) => \z0_p_reg[5]_i_36_n_1\,
      CO(1) => \z0_p_reg[5]_i_36_n_2\,
      CO(0) => \z0_p_reg[5]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \z0_p[5]_i_56_n_0\,
      DI(1) => \z0_p[5]_i_57_n_0\,
      DI(0) => \z0_p[5]_i_58_n_0\,
      O(3 downto 0) => \NLW_z0_p_reg[5]_i_36_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[5]_i_59_n_0\,
      S(2) => \z0_p[5]_i_60_n_0\,
      S(1) => \z0_p[5]_i_61_n_0\,
      S(0) => \z0_p[5]_i_62_n_0\
    );
\z0_p_reg[5]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[5]_i_18_n_0\,
      CO(3) => \z0_p_reg[5]_i_4_n_0\,
      CO(2) => \z0_p_reg[5]_i_4_n_1\,
      CO(1) => \z0_p_reg[5]_i_4_n_2\,
      CO(0) => \z0_p_reg[5]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[5]_i_19_n_0\,
      DI(2) => \z0_p[5]_i_20_n_0\,
      DI(1) => \z0_p[5]_i_21_n_0\,
      DI(0) => \z0_p[5]_i_22_n_0\,
      O(3 downto 0) => \NLW_z0_p_reg[5]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[5]_i_23_n_0\,
      S(2) => \z0_p[5]_i_24_n_0\,
      S(1) => \z0_p[5]_i_25_n_0\,
      S(0) => \z0_p[5]_i_26_n_0\
    );
\z0_p_reg[5]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z0_p_reg[5]_i_43_n_0\,
      CO(2) => \z0_p_reg[5]_i_43_n_1\,
      CO(1) => \z0_p_reg[5]_i_43_n_2\,
      CO(0) => \z0_p_reg[5]_i_43_n_3\,
      CYINIT => '1',
      DI(3) => \z0_p[5]_i_63_n_0\,
      DI(2) => \z0_p[5]_i_64_n_0\,
      DI(1) => \z0_p[5]_i_65_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_z0_p_reg[5]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[5]_i_66_n_0\,
      S(2) => \z0_p[5]_i_67_n_0\,
      S(1) => \z0_p[5]_i_68_n_0\,
      S(0) => \z0_p[5]_i_69_n_0\
    );
\z0_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(6),
      Q => z0_p(6)
    );
\z0_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(7),
      Q => z0_p(7)
    );
\z0_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(8),
      Q => z0_p(8)
    );
\z0_p_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z0_p_reg[8]_i_3_n_0\,
      CO(2) => \z0_p_reg[8]_i_3_n_1\,
      CO(1) => \z0_p_reg[8]_i_3_n_2\,
      CO(0) => \z0_p_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(4 downto 1),
      O(3 downto 1) => quad_correction_before_th0(6 downto 4),
      O(0) => \NLW_z0_p_reg[8]_i_3_O_UNCONNECTED\(0),
      S(3) => \z0_p[8]_i_8_n_0\,
      S(2) => \z0_p[8]_i_9_n_0\,
      S(1) => \z0_p[8]_i_10_n_0\,
      S(0) => quad_correction_before_th0(3)
    );
\z0_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(9),
      Q => z0_p(9)
    );
\z1_p[12]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[12]_i_2__1_n_0\
    );
\z1_p[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[12]_i_3__1_n_0\
    );
\z1_p[12]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(12),
      O => \z1_p[12]_i_4__1_n_0\
    );
\z1_p[12]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(11),
      I1 => z0_p(10),
      O => \z1_p[12]_i_5__1_n_0\
    );
\z1_p[12]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(10),
      O => \z1_p[12]_i_6__1_n_0\
    );
\z1_p[12]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(9),
      I1 => z0_p(8),
      O => \z1_p[12]_i_7__1_n_0\
    );
\z1_p[16]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(15),
      I1 => z0_p(16),
      O => \z1_p[16]_i_2__1_n_0\
    );
\z1_p[16]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(14),
      I1 => z0_p(15),
      O => \z1_p[16]_i_3__1_n_0\
    );
\z1_p[16]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(13),
      I1 => z0_p(14),
      O => \z1_p[16]_i_4__1_n_0\
    );
\z1_p[16]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(12),
      I1 => z0_p(13),
      O => \z1_p[16]_i_5__1_n_0\
    );
\z1_p[20]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[20]_i_2__2_n_0\
    );
\z1_p[20]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(19),
      I1 => z0_p(20),
      O => \z1_p[20]_i_3__1_n_0\
    );
\z1_p[20]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(19),
      O => \z1_p[20]_i_4__2_n_0\
    );
\z1_p[20]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(18),
      I1 => z0_p(17),
      O => \z1_p[20]_i_5__1_n_0\
    );
\z1_p[20]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(16),
      I1 => z0_p(17),
      O => \z1_p[20]_i_6__1_n_0\
    );
\z1_p[24]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[24]_i_2__1_n_0\
    );
\z1_p[24]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(23),
      I1 => z0_p(24),
      O => \z1_p[24]_i_3__1_n_0\
    );
\z1_p[24]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(23),
      O => \z1_p[24]_i_4__1_n_0\
    );
\z1_p[24]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(22),
      I1 => z0_p(21),
      O => \z1_p[24]_i_5__1_n_0\
    );
\z1_p[24]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(20),
      I1 => z0_p(21),
      O => \z1_p[24]_i_6__1_n_0\
    );
\z1_p[28]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[28]_i_2__1_n_0\
    );
\z1_p[28]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(28),
      I1 => z0_p(27),
      O => \z1_p[28]_i_3__1_n_0\
    );
\z1_p[28]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(26),
      I1 => z0_p(27),
      O => \z1_p[28]_i_4__1_n_0\
    );
\z1_p[28]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(26),
      O => \z1_p[28]_i_5__1_n_0\
    );
\z1_p[28]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(25),
      I1 => z0_p(24),
      O => \z1_p[28]_i_6__1_n_0\
    );
\z1_p[31]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[31]_i_2__1_n_0\
    );
\z1_p[31]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(30),
      I1 => z0_p(29),
      O => \z1_p[31]_i_3__1_n_0\
    );
\z1_p[31]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(29),
      O => \z1_p[31]_i_4__1_n_0\
    );
\z1_p[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[4]_i_2__1_n_0\
    );
\z1_p[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(4),
      O => \z1_p[4]_i_3__1_n_0\
    );
\z1_p[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(3),
      I1 => z0_p(2),
      O => \z1_p[4]_i_4__1_n_0\
    );
\z1_p[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(2),
      O => \z1_p[4]_i_5__1_n_0\
    );
\z1_p[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[8]_i_2__1_n_0\
    );
\z1_p[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[8]_i_3__1_n_0\
    );
\z1_p[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(8),
      O => \z1_p[8]_i_4__1_n_0\
    );
\z1_p[8]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(7),
      I1 => z0_p(6),
      O => \z1_p[8]_i_5__1_n_0\
    );
\z1_p[8]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(6),
      O => \z1_p[8]_i_6__1_n_0\
    );
\z1_p[8]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(5),
      I1 => z0_p(4),
      O => \z1_p[8]_i_7__1_n_0\
    );
\z1_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[12]_i_1__1_n_6\,
      Q => z1_p(10)
    );
\z1_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[12]_i_1__1_n_5\,
      Q => z1_p(11)
    );
\z1_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[12]_i_1__1_n_4\,
      Q => z1_p(12)
    );
\z1_p_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[8]_i_1__1_n_0\,
      CO(3) => \z1_p_reg[12]_i_1__1_n_0\,
      CO(2) => \z1_p_reg[12]_i_1__1_n_1\,
      CO(1) => \z1_p_reg[12]_i_1__1_n_2\,
      CO(0) => \z1_p_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \z1_p[12]_i_2__1_n_0\,
      DI(2) => z0_p(10),
      DI(1) => \z1_p[12]_i_3__1_n_0\,
      DI(0) => z0_p(8),
      O(3) => \z1_p_reg[12]_i_1__1_n_4\,
      O(2) => \z1_p_reg[12]_i_1__1_n_5\,
      O(1) => \z1_p_reg[12]_i_1__1_n_6\,
      O(0) => \z1_p_reg[12]_i_1__1_n_7\,
      S(3) => \z1_p[12]_i_4__1_n_0\,
      S(2) => \z1_p[12]_i_5__1_n_0\,
      S(1) => \z1_p[12]_i_6__1_n_0\,
      S(0) => \z1_p[12]_i_7__1_n_0\
    );
\z1_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[16]_i_1__1_n_7\,
      Q => z1_p(13)
    );
\z1_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[16]_i_1__1_n_6\,
      Q => z1_p(14)
    );
\z1_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[16]_i_1__1_n_5\,
      Q => z1_p(15)
    );
\z1_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[16]_i_1__1_n_4\,
      Q => z1_p(16)
    );
\z1_p_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[12]_i_1__1_n_0\,
      CO(3) => \z1_p_reg[16]_i_1__1_n_0\,
      CO(2) => \z1_p_reg[16]_i_1__1_n_1\,
      CO(1) => \z1_p_reg[16]_i_1__1_n_2\,
      CO(0) => \z1_p_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z0_p(15 downto 12),
      O(3) => \z1_p_reg[16]_i_1__1_n_4\,
      O(2) => \z1_p_reg[16]_i_1__1_n_5\,
      O(1) => \z1_p_reg[16]_i_1__1_n_6\,
      O(0) => \z1_p_reg[16]_i_1__1_n_7\,
      S(3) => \z1_p[16]_i_2__1_n_0\,
      S(2) => \z1_p[16]_i_3__1_n_0\,
      S(1) => \z1_p[16]_i_4__1_n_0\,
      S(0) => \z1_p[16]_i_5__1_n_0\
    );
\z1_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[20]_i_1__2_n_7\,
      Q => z1_p(17)
    );
\z1_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[20]_i_1__2_n_6\,
      Q => z1_p(18)
    );
\z1_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[20]_i_1__2_n_5\,
      Q => z1_p(19)
    );
\z1_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[20]_i_1__2_n_4\,
      Q => z1_p(20)
    );
\z1_p_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[16]_i_1__1_n_0\,
      CO(3) => \z1_p_reg[20]_i_1__2_n_0\,
      CO(2) => \z1_p_reg[20]_i_1__2_n_1\,
      CO(1) => \z1_p_reg[20]_i_1__2_n_2\,
      CO(0) => \z1_p_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => z0_p(19),
      DI(2) => \z1_p[20]_i_2__2_n_0\,
      DI(1 downto 0) => z0_p(17 downto 16),
      O(3) => \z1_p_reg[20]_i_1__2_n_4\,
      O(2) => \z1_p_reg[20]_i_1__2_n_5\,
      O(1) => \z1_p_reg[20]_i_1__2_n_6\,
      O(0) => \z1_p_reg[20]_i_1__2_n_7\,
      S(3) => \z1_p[20]_i_3__1_n_0\,
      S(2) => \z1_p[20]_i_4__2_n_0\,
      S(1) => \z1_p[20]_i_5__1_n_0\,
      S(0) => \z1_p[20]_i_6__1_n_0\
    );
\z1_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[24]_i_1__1_n_7\,
      Q => z1_p(21)
    );
\z1_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[24]_i_1__1_n_6\,
      Q => z1_p(22)
    );
\z1_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[24]_i_1__1_n_5\,
      Q => z1_p(23)
    );
\z1_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[24]_i_1__1_n_4\,
      Q => z1_p(24)
    );
\z1_p_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[20]_i_1__2_n_0\,
      CO(3) => \z1_p_reg[24]_i_1__1_n_0\,
      CO(2) => \z1_p_reg[24]_i_1__1_n_1\,
      CO(1) => \z1_p_reg[24]_i_1__1_n_2\,
      CO(0) => \z1_p_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => z0_p(23),
      DI(2) => \z1_p[24]_i_2__1_n_0\,
      DI(1 downto 0) => z0_p(21 downto 20),
      O(3) => \z1_p_reg[24]_i_1__1_n_4\,
      O(2) => \z1_p_reg[24]_i_1__1_n_5\,
      O(1) => \z1_p_reg[24]_i_1__1_n_6\,
      O(0) => \z1_p_reg[24]_i_1__1_n_7\,
      S(3) => \z1_p[24]_i_3__1_n_0\,
      S(2) => \z1_p[24]_i_4__1_n_0\,
      S(1) => \z1_p[24]_i_5__1_n_0\,
      S(0) => \z1_p[24]_i_6__1_n_0\
    );
\z1_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[28]_i_1__1_n_7\,
      Q => z1_p(25)
    );
\z1_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[28]_i_1__1_n_6\,
      Q => z1_p(26)
    );
\z1_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[28]_i_1__1_n_5\,
      Q => z1_p(27)
    );
\z1_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[28]_i_1__1_n_4\,
      Q => z1_p(28)
    );
\z1_p_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[24]_i_1__1_n_0\,
      CO(3) => \z1_p_reg[28]_i_1__1_n_0\,
      CO(2) => \z1_p_reg[28]_i_1__1_n_1\,
      CO(1) => \z1_p_reg[28]_i_1__1_n_2\,
      CO(0) => \z1_p_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => z0_p(27 downto 26),
      DI(1) => \z1_p[28]_i_2__1_n_0\,
      DI(0) => z0_p(24),
      O(3) => \z1_p_reg[28]_i_1__1_n_4\,
      O(2) => \z1_p_reg[28]_i_1__1_n_5\,
      O(1) => \z1_p_reg[28]_i_1__1_n_6\,
      O(0) => \z1_p_reg[28]_i_1__1_n_7\,
      S(3) => \z1_p[28]_i_3__1_n_0\,
      S(2) => \z1_p[28]_i_4__1_n_0\,
      S(1) => \z1_p[28]_i_5__1_n_0\,
      S(0) => \z1_p[28]_i_6__1_n_0\
    );
\z1_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[31]_i_1__1_n_7\,
      Q => z1_p(29)
    );
\z1_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[4]_i_1__1_n_6\,
      Q => z1_p(2)
    );
\z1_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[31]_i_1__1_n_6\,
      Q => z1_p(30)
    );
\z1_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[31]_i_1__1_n_5\,
      Q => z1_p(31)
    );
\z1_p_reg[31]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[28]_i_1__1_n_0\,
      CO(3 downto 2) => \NLW_z1_p_reg[31]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z1_p_reg[31]_i_1__1_n_2\,
      CO(0) => \z1_p_reg[31]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => z0_p(29),
      DI(0) => \z1_p[31]_i_2__1_n_0\,
      O(3) => \NLW_z1_p_reg[31]_i_1__1_O_UNCONNECTED\(3),
      O(2) => \z1_p_reg[31]_i_1__1_n_5\,
      O(1) => \z1_p_reg[31]_i_1__1_n_6\,
      O(0) => \z1_p_reg[31]_i_1__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \z1_p[31]_i_3__1_n_0\,
      S(0) => \z1_p[31]_i_4__1_n_0\
    );
\z1_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[4]_i_1__1_n_5\,
      Q => z1_p(3)
    );
\z1_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[4]_i_1__1_n_4\,
      Q => z1_p(4)
    );
\z1_p_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z1_p_reg[4]_i_1__1_n_0\,
      CO(2) => \z1_p_reg[4]_i_1__1_n_1\,
      CO(1) => \z1_p_reg[4]_i_1__1_n_2\,
      CO(0) => \z1_p_reg[4]_i_1__1_n_3\,
      CYINIT => z0_p(31),
      DI(3) => \z1_p[4]_i_2__1_n_0\,
      DI(2) => z0_p(2),
      DI(1 downto 0) => B"00",
      O(3) => \z1_p_reg[4]_i_1__1_n_4\,
      O(2) => \z1_p_reg[4]_i_1__1_n_5\,
      O(1) => \z1_p_reg[4]_i_1__1_n_6\,
      O(0) => \NLW_z1_p_reg[4]_i_1__1_O_UNCONNECTED\(0),
      S(3) => \z1_p[4]_i_3__1_n_0\,
      S(2) => \z1_p[4]_i_4__1_n_0\,
      S(1) => \z1_p[4]_i_5__1_n_0\,
      S(0) => '1'
    );
\z1_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[8]_i_1__1_n_7\,
      Q => z1_p(5)
    );
\z1_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[8]_i_1__1_n_6\,
      Q => z1_p(6)
    );
\z1_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[8]_i_1__1_n_5\,
      Q => z1_p(7)
    );
\z1_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[8]_i_1__1_n_4\,
      Q => z1_p(8)
    );
\z1_p_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[4]_i_1__1_n_0\,
      CO(3) => \z1_p_reg[8]_i_1__1_n_0\,
      CO(2) => \z1_p_reg[8]_i_1__1_n_1\,
      CO(1) => \z1_p_reg[8]_i_1__1_n_2\,
      CO(0) => \z1_p_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \z1_p[8]_i_2__1_n_0\,
      DI(2) => z0_p(6),
      DI(1) => \z1_p[8]_i_3__1_n_0\,
      DI(0) => z0_p(4),
      O(3) => \z1_p_reg[8]_i_1__1_n_4\,
      O(2) => \z1_p_reg[8]_i_1__1_n_5\,
      O(1) => \z1_p_reg[8]_i_1__1_n_6\,
      O(0) => \z1_p_reg[8]_i_1__1_n_7\,
      S(3) => \z1_p[8]_i_4__1_n_0\,
      S(2) => \z1_p[8]_i_5__1_n_0\,
      S(1) => \z1_p[8]_i_6__1_n_0\,
      S(0) => \z1_p[8]_i_7__1_n_0\
    );
\z1_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[12]_i_1__1_n_7\,
      Q => z1_p(9)
    );
\z2_p[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x1_p(29),
      O => \z2_p[0]_i_1__2_n_0\
    );
\z2_p[12]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[12]_i_2__2_n_0\
    );
\z2_p[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[12]_i_3__2_n_0\
    );
\z2_p[12]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(12),
      O => \z2_p[12]_i_4__2_n_0\
    );
\z2_p[12]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(11),
      I1 => z1_p(10),
      O => \z2_p[12]_i_5__2_n_0\
    );
\z2_p[12]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(9),
      I1 => z1_p(10),
      O => \z2_p[12]_i_6__1_n_0\
    );
\z2_p[12]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(9),
      O => \z2_p[12]_i_7__2_n_0\
    );
\z2_p[16]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[16]_i_2__2_n_0\
    );
\z2_p[16]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[16]_i_3__1_n_0\
    );
\z2_p[16]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(16),
      O => \z2_p[16]_i_4__2_n_0\
    );
\z2_p[16]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(15),
      I1 => z1_p(14),
      O => \z2_p[16]_i_5__2_n_0\
    );
\z2_p[16]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(14),
      O => \z2_p[16]_i_6__2_n_0\
    );
\z2_p[16]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(13),
      I1 => z1_p(12),
      O => \z2_p[16]_i_7__1_n_0\
    );
\z2_p[20]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[20]_i_2__1_n_0\
    );
\z2_p[20]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(20),
      I1 => z1_p(19),
      O => \z2_p[20]_i_3__2_n_0\
    );
\z2_p[20]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(19),
      O => \z2_p[20]_i_4__2_n_0\
    );
\z2_p[20]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(18),
      I1 => z1_p(17),
      O => \z2_p[20]_i_5__2_n_0\
    );
\z2_p[20]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(16),
      I1 => z1_p(17),
      O => \z2_p[20]_i_6__2_n_0\
    );
\z2_p[24]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[24]_i_2__1_n_0\
    );
\z2_p[24]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[24]_i_3__1_n_0\
    );
\z2_p[24]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(23),
      I1 => z1_p(24),
      O => \z2_p[24]_i_4__1_n_0\
    );
\z2_p[24]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(23),
      O => \z2_p[24]_i_5__1_n_0\
    );
\z2_p[24]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(22),
      I1 => z1_p(21),
      O => \z2_p[24]_i_6__1_n_0\
    );
\z2_p[24]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(21),
      O => \z2_p[24]_i_7__1_n_0\
    );
\z2_p[28]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[28]_i_2__1_n_0\
    );
\z2_p[28]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(27),
      I1 => z1_p(28),
      O => \z2_p[28]_i_3__1_n_0\
    );
\z2_p[28]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(26),
      I1 => z1_p(27),
      O => \z2_p[28]_i_4__1_n_0\
    );
\z2_p[28]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(26),
      O => \z2_p[28]_i_5__1_n_0\
    );
\z2_p[28]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(25),
      I1 => z1_p(24),
      O => \z2_p[28]_i_6__1_n_0\
    );
\z2_p[31]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[31]_i_2__1_n_0\
    );
\z2_p[31]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(30),
      I1 => z1_p(31),
      O => \z2_p[31]_i_3__1_n_0\
    );
\z2_p[31]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(30),
      O => \z2_p[31]_i_4__1_n_0\
    );
\z2_p[31]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(29),
      I1 => z1_p(28),
      O => \z2_p[31]_i_5__1_n_0\
    );
\z2_p[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[4]_i_2__2_n_0\
    );
\z2_p[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[4]_i_3__2_n_0\
    );
\z2_p[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(3),
      I1 => z1_p(4),
      O => \z2_p[4]_i_4__1_n_0\
    );
\z2_p[4]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(3),
      I1 => z1_p(31),
      O => \z2_p[4]_i_5__2_n_0\
    );
\z2_p[4]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(2),
      O => \z2_p[4]_i_6__1_n_0\
    );
\z2_p[4]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \z2_p[4]_i_7__2_n_0\
    );
\z2_p[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(8),
      I1 => z1_p(7),
      O => \z2_p[8]_i_2__2_n_0\
    );
\z2_p[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(6),
      I1 => z1_p(7),
      O => \z2_p[8]_i_3__2_n_0\
    );
\z2_p[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(5),
      I1 => z1_p(6),
      O => \z2_p[8]_i_4__2_n_0\
    );
\z2_p[8]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(4),
      I1 => z1_p(5),
      O => \z2_p[8]_i_5__2_n_0\
    );
\z2_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p[0]_i_1__2_n_0\,
      Q => z2_p(0)
    );
\z2_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[12]_i_1__2_n_6\,
      Q => z2_p(10)
    );
\z2_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[12]_i_1__2_n_5\,
      Q => z2_p(11)
    );
\z2_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[12]_i_1__2_n_4\,
      Q => z2_p(12)
    );
\z2_p_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[8]_i_1__2_n_0\,
      CO(3) => \z2_p_reg[12]_i_1__2_n_0\,
      CO(2) => \z2_p_reg[12]_i_1__2_n_1\,
      CO(1) => \z2_p_reg[12]_i_1__2_n_2\,
      CO(0) => \z2_p_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \z2_p[12]_i_2__2_n_0\,
      DI(2 downto 1) => z1_p(10 downto 9),
      DI(0) => \z2_p[12]_i_3__2_n_0\,
      O(3) => \z2_p_reg[12]_i_1__2_n_4\,
      O(2) => \z2_p_reg[12]_i_1__2_n_5\,
      O(1) => \z2_p_reg[12]_i_1__2_n_6\,
      O(0) => \z2_p_reg[12]_i_1__2_n_7\,
      S(3) => \z2_p[12]_i_4__2_n_0\,
      S(2) => \z2_p[12]_i_5__2_n_0\,
      S(1) => \z2_p[12]_i_6__1_n_0\,
      S(0) => \z2_p[12]_i_7__2_n_0\
    );
\z2_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[16]_i_1__2_n_7\,
      Q => z2_p(13)
    );
\z2_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[16]_i_1__2_n_6\,
      Q => z2_p(14)
    );
\z2_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[16]_i_1__2_n_5\,
      Q => z2_p(15)
    );
\z2_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[16]_i_1__2_n_4\,
      Q => z2_p(16)
    );
\z2_p_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[12]_i_1__2_n_0\,
      CO(3) => \z2_p_reg[16]_i_1__2_n_0\,
      CO(2) => \z2_p_reg[16]_i_1__2_n_1\,
      CO(1) => \z2_p_reg[16]_i_1__2_n_2\,
      CO(0) => \z2_p_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \z2_p[16]_i_2__2_n_0\,
      DI(2) => z1_p(14),
      DI(1) => \z2_p[16]_i_3__1_n_0\,
      DI(0) => z1_p(12),
      O(3) => \z2_p_reg[16]_i_1__2_n_4\,
      O(2) => \z2_p_reg[16]_i_1__2_n_5\,
      O(1) => \z2_p_reg[16]_i_1__2_n_6\,
      O(0) => \z2_p_reg[16]_i_1__2_n_7\,
      S(3) => \z2_p[16]_i_4__2_n_0\,
      S(2) => \z2_p[16]_i_5__2_n_0\,
      S(1) => \z2_p[16]_i_6__2_n_0\,
      S(0) => \z2_p[16]_i_7__1_n_0\
    );
\z2_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[20]_i_1__2_n_7\,
      Q => z2_p(17)
    );
\z2_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[20]_i_1__2_n_6\,
      Q => z2_p(18)
    );
\z2_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[20]_i_1__2_n_5\,
      Q => z2_p(19)
    );
\z2_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[4]_i_1__2_n_7\,
      Q => z2_p(1)
    );
\z2_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[20]_i_1__2_n_4\,
      Q => z2_p(20)
    );
\z2_p_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[16]_i_1__2_n_0\,
      CO(3) => \z2_p_reg[20]_i_1__2_n_0\,
      CO(2) => \z2_p_reg[20]_i_1__2_n_1\,
      CO(1) => \z2_p_reg[20]_i_1__2_n_2\,
      CO(0) => \z2_p_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => z1_p(19),
      DI(2) => \z2_p[20]_i_2__1_n_0\,
      DI(1 downto 0) => z1_p(17 downto 16),
      O(3) => \z2_p_reg[20]_i_1__2_n_4\,
      O(2) => \z2_p_reg[20]_i_1__2_n_5\,
      O(1) => \z2_p_reg[20]_i_1__2_n_6\,
      O(0) => \z2_p_reg[20]_i_1__2_n_7\,
      S(3) => \z2_p[20]_i_3__2_n_0\,
      S(2) => \z2_p[20]_i_4__2_n_0\,
      S(1) => \z2_p[20]_i_5__2_n_0\,
      S(0) => \z2_p[20]_i_6__2_n_0\
    );
\z2_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[24]_i_1__1_n_7\,
      Q => z2_p(21)
    );
\z2_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[24]_i_1__1_n_6\,
      Q => z2_p(22)
    );
\z2_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[24]_i_1__1_n_5\,
      Q => z2_p(23)
    );
\z2_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[24]_i_1__1_n_4\,
      Q => z2_p(24)
    );
\z2_p_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[20]_i_1__2_n_0\,
      CO(3) => \z2_p_reg[24]_i_1__1_n_0\,
      CO(2) => \z2_p_reg[24]_i_1__1_n_1\,
      CO(1) => \z2_p_reg[24]_i_1__1_n_2\,
      CO(0) => \z2_p_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => z1_p(23),
      DI(2) => \z2_p[24]_i_2__1_n_0\,
      DI(1) => z1_p(21),
      DI(0) => \z2_p[24]_i_3__1_n_0\,
      O(3) => \z2_p_reg[24]_i_1__1_n_4\,
      O(2) => \z2_p_reg[24]_i_1__1_n_5\,
      O(1) => \z2_p_reg[24]_i_1__1_n_6\,
      O(0) => \z2_p_reg[24]_i_1__1_n_7\,
      S(3) => \z2_p[24]_i_4__1_n_0\,
      S(2) => \z2_p[24]_i_5__1_n_0\,
      S(1) => \z2_p[24]_i_6__1_n_0\,
      S(0) => \z2_p[24]_i_7__1_n_0\
    );
\z2_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[28]_i_1__1_n_7\,
      Q => z2_p(25)
    );
\z2_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[28]_i_1__1_n_6\,
      Q => z2_p(26)
    );
\z2_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[28]_i_1__1_n_5\,
      Q => z2_p(27)
    );
\z2_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[28]_i_1__1_n_4\,
      Q => z2_p(28)
    );
\z2_p_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[24]_i_1__1_n_0\,
      CO(3) => \z2_p_reg[28]_i_1__1_n_0\,
      CO(2) => \z2_p_reg[28]_i_1__1_n_1\,
      CO(1) => \z2_p_reg[28]_i_1__1_n_2\,
      CO(0) => \z2_p_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => z1_p(27 downto 26),
      DI(1) => \z2_p[28]_i_2__1_n_0\,
      DI(0) => z1_p(24),
      O(3) => \z2_p_reg[28]_i_1__1_n_4\,
      O(2) => \z2_p_reg[28]_i_1__1_n_5\,
      O(1) => \z2_p_reg[28]_i_1__1_n_6\,
      O(0) => \z2_p_reg[28]_i_1__1_n_7\,
      S(3) => \z2_p[28]_i_3__1_n_0\,
      S(2) => \z2_p[28]_i_4__1_n_0\,
      S(1) => \z2_p[28]_i_5__1_n_0\,
      S(0) => \z2_p[28]_i_6__1_n_0\
    );
\z2_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[31]_i_1__1_n_7\,
      Q => z2_p(29)
    );
\z2_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[4]_i_1__2_n_6\,
      Q => z2_p(2)
    );
\z2_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[31]_i_1__1_n_6\,
      Q => z2_p(30)
    );
\z2_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[31]_i_1__1_n_5\,
      Q => z2_p(31)
    );
\z2_p_reg[31]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[28]_i_1__1_n_0\,
      CO(3 downto 2) => \NLW_z2_p_reg[31]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z2_p_reg[31]_i_1__1_n_2\,
      CO(0) => \z2_p_reg[31]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \z2_p[31]_i_2__1_n_0\,
      DI(0) => z1_p(28),
      O(3) => \NLW_z2_p_reg[31]_i_1__1_O_UNCONNECTED\(3),
      O(2) => \z2_p_reg[31]_i_1__1_n_5\,
      O(1) => \z2_p_reg[31]_i_1__1_n_6\,
      O(0) => \z2_p_reg[31]_i_1__1_n_7\,
      S(3) => '0',
      S(2) => \z2_p[31]_i_3__1_n_0\,
      S(1) => \z2_p[31]_i_4__1_n_0\,
      S(0) => \z2_p[31]_i_5__1_n_0\
    );
\z2_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[4]_i_1__2_n_5\,
      Q => z2_p(3)
    );
\z2_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[4]_i_1__2_n_4\,
      Q => z2_p(4)
    );
\z2_p_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z2_p_reg[4]_i_1__2_n_0\,
      CO(2) => \z2_p_reg[4]_i_1__2_n_1\,
      CO(1) => \z2_p_reg[4]_i_1__2_n_2\,
      CO(0) => \z2_p_reg[4]_i_1__2_n_3\,
      CYINIT => x1_p(29),
      DI(3) => z1_p(3),
      DI(2) => \z2_p[4]_i_2__2_n_0\,
      DI(1) => \z2_p[4]_i_3__2_n_0\,
      DI(0) => y1_p(29),
      O(3) => \z2_p_reg[4]_i_1__2_n_4\,
      O(2) => \z2_p_reg[4]_i_1__2_n_5\,
      O(1) => \z2_p_reg[4]_i_1__2_n_6\,
      O(0) => \z2_p_reg[4]_i_1__2_n_7\,
      S(3) => \z2_p[4]_i_4__1_n_0\,
      S(2) => \z2_p[4]_i_5__2_n_0\,
      S(1) => \z2_p[4]_i_6__1_n_0\,
      S(0) => \z2_p[4]_i_7__2_n_0\
    );
\z2_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[8]_i_1__2_n_7\,
      Q => z2_p(5)
    );
\z2_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[8]_i_1__2_n_6\,
      Q => z2_p(6)
    );
\z2_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[8]_i_1__2_n_5\,
      Q => z2_p(7)
    );
\z2_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[8]_i_1__2_n_4\,
      Q => z2_p(8)
    );
\z2_p_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[4]_i_1__2_n_0\,
      CO(3) => \z2_p_reg[8]_i_1__2_n_0\,
      CO(2) => \z2_p_reg[8]_i_1__2_n_1\,
      CO(1) => \z2_p_reg[8]_i_1__2_n_2\,
      CO(0) => \z2_p_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z1_p(7 downto 4),
      O(3) => \z2_p_reg[8]_i_1__2_n_4\,
      O(2) => \z2_p_reg[8]_i_1__2_n_5\,
      O(1) => \z2_p_reg[8]_i_1__2_n_6\,
      O(0) => \z2_p_reg[8]_i_1__2_n_7\,
      S(3) => \z2_p[8]_i_2__2_n_0\,
      S(2) => \z2_p[8]_i_3__2_n_0\,
      S(1) => \z2_p[8]_i_4__2_n_0\,
      S(0) => \z2_p[8]_i_5__2_n_0\
    );
\z2_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[12]_i_1__2_n_7\,
      Q => z2_p(9)
    );
\z3_p[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(0),
      O => \z3_p[0]_i_1__2_n_0\
    );
\z3_p[12]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[12]_i_2__2_n_0\
    );
\z3_p[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[12]_i_3__2_n_0\
    );
\z3_p[12]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(11),
      I1 => z2_p(12),
      O => \z3_p[12]_i_4__1_n_0\
    );
\z3_p[12]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(11),
      O => \z3_p[12]_i_5__2_n_0\
    );
\z3_p[12]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(10),
      I1 => z2_p(9),
      O => \z3_p[12]_i_6__2_n_0\
    );
\z3_p[12]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(9),
      O => \z3_p[12]_i_7__2_n_0\
    );
\z3_p[16]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[16]_i_2__1_n_0\
    );
\z3_p[16]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(15),
      I1 => z2_p(16),
      O => \z3_p[16]_i_3__2_n_0\
    );
\z3_p[16]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(15),
      O => \z3_p[16]_i_4__2_n_0\
    );
\z3_p[16]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(14),
      I1 => z2_p(13),
      O => \z3_p[16]_i_5__2_n_0\
    );
\z3_p[16]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(12),
      I1 => z2_p(13),
      O => \z3_p[16]_i_6__1_n_0\
    );
\z3_p[20]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[20]_i_2__1_n_0\
    );
\z3_p[20]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(20),
      I1 => z2_p(19),
      O => \z3_p[20]_i_3__2_n_0\
    );
\z3_p[20]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(18),
      I1 => z2_p(19),
      O => \z3_p[20]_i_4__2_n_0\
    );
\z3_p[20]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(18),
      O => \z3_p[20]_i_5__2_n_0\
    );
\z3_p[20]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(17),
      I1 => z2_p(16),
      O => \z3_p[20]_i_6__2_n_0\
    );
\z3_p[24]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[24]_i_2__1_n_0\
    );
\z3_p[24]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[24]_i_3__1_n_0\
    );
\z3_p[24]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(23),
      I1 => z2_p(24),
      O => \z3_p[24]_i_4__1_n_0\
    );
\z3_p[24]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(23),
      O => \z3_p[24]_i_5__1_n_0\
    );
\z3_p[24]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(22),
      I1 => z2_p(21),
      O => \z3_p[24]_i_6__1_n_0\
    );
\z3_p[24]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(21),
      O => \z3_p[24]_i_7__1_n_0\
    );
\z3_p[28]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(28),
      I1 => z2_p(27),
      O => \z3_p[28]_i_2__1_n_0\
    );
\z3_p[28]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(26),
      I1 => z2_p(27),
      O => \z3_p[28]_i_3__1_n_0\
    );
\z3_p[28]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(25),
      I1 => z2_p(26),
      O => \z3_p[28]_i_4__1_n_0\
    );
\z3_p[28]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(24),
      I1 => z2_p(25),
      O => \z3_p[28]_i_5__1_n_0\
    );
\z3_p[31]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[31]_i_2__1_n_0\
    );
\z3_p[31]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(30),
      I1 => z2_p(31),
      O => \z3_p[31]_i_3__1_n_0\
    );
\z3_p[31]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(29),
      I1 => z2_p(30),
      O => \z3_p[31]_i_4__1_n_0\
    );
\z3_p[31]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(29),
      O => \z3_p[31]_i_5__1_n_0\
    );
\z3_p[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(2),
      O => \z3_p[4]_i_2__2_n_0\
    );
\z3_p[4]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(3),
      I1 => z2_p(4),
      O => \z3_p[4]_i_3__2_n_0\
    );
\z3_p[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(2),
      I1 => z2_p(3),
      O => \z3_p[4]_i_4__1_n_0\
    );
\z3_p[4]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(2),
      I1 => z2_p(31),
      O => \z3_p[4]_i_5__2_n_0\
    );
\z3_p[4]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(1),
      O => \z3_p[4]_i_6__2_n_0\
    );
\z3_p[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(8),
      I1 => z2_p(7),
      O => \z3_p[8]_i_2__2_n_0\
    );
\z3_p[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(6),
      I1 => z2_p(7),
      O => \z3_p[8]_i_3__2_n_0\
    );
\z3_p[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(5),
      I1 => z2_p(6),
      O => \z3_p[8]_i_4__1_n_0\
    );
\z3_p[8]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(4),
      I1 => z2_p(5),
      O => \z3_p[8]_i_5__1_n_0\
    );
\z3_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p[0]_i_1__2_n_0\,
      Q => z3_p(0)
    );
\z3_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[12]_i_1__2_n_6\,
      Q => z3_p(10)
    );
\z3_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[12]_i_1__2_n_5\,
      Q => z3_p(11)
    );
\z3_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[12]_i_1__2_n_4\,
      Q => z3_p(12)
    );
\z3_p_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[8]_i_1__2_n_0\,
      CO(3) => \z3_p_reg[12]_i_1__2_n_0\,
      CO(2) => \z3_p_reg[12]_i_1__2_n_1\,
      CO(1) => \z3_p_reg[12]_i_1__2_n_2\,
      CO(0) => \z3_p_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => z2_p(11),
      DI(2) => \z3_p[12]_i_2__2_n_0\,
      DI(1) => z2_p(9),
      DI(0) => \z3_p[12]_i_3__2_n_0\,
      O(3) => \z3_p_reg[12]_i_1__2_n_4\,
      O(2) => \z3_p_reg[12]_i_1__2_n_5\,
      O(1) => \z3_p_reg[12]_i_1__2_n_6\,
      O(0) => \z3_p_reg[12]_i_1__2_n_7\,
      S(3) => \z3_p[12]_i_4__1_n_0\,
      S(2) => \z3_p[12]_i_5__2_n_0\,
      S(1) => \z3_p[12]_i_6__2_n_0\,
      S(0) => \z3_p[12]_i_7__2_n_0\
    );
\z3_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[16]_i_1__2_n_7\,
      Q => z3_p(13)
    );
\z3_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[16]_i_1__2_n_6\,
      Q => z3_p(14)
    );
\z3_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[16]_i_1__2_n_5\,
      Q => z3_p(15)
    );
\z3_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[16]_i_1__2_n_4\,
      Q => z3_p(16)
    );
\z3_p_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[12]_i_1__2_n_0\,
      CO(3) => \z3_p_reg[16]_i_1__2_n_0\,
      CO(2) => \z3_p_reg[16]_i_1__2_n_1\,
      CO(1) => \z3_p_reg[16]_i_1__2_n_2\,
      CO(0) => \z3_p_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => z2_p(15),
      DI(2) => \z3_p[16]_i_2__1_n_0\,
      DI(1 downto 0) => z2_p(13 downto 12),
      O(3) => \z3_p_reg[16]_i_1__2_n_4\,
      O(2) => \z3_p_reg[16]_i_1__2_n_5\,
      O(1) => \z3_p_reg[16]_i_1__2_n_6\,
      O(0) => \z3_p_reg[16]_i_1__2_n_7\,
      S(3) => \z3_p[16]_i_3__2_n_0\,
      S(2) => \z3_p[16]_i_4__2_n_0\,
      S(1) => \z3_p[16]_i_5__2_n_0\,
      S(0) => \z3_p[16]_i_6__1_n_0\
    );
\z3_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[20]_i_1__2_n_7\,
      Q => z3_p(17)
    );
\z3_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[20]_i_1__2_n_6\,
      Q => z3_p(18)
    );
\z3_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[20]_i_1__2_n_5\,
      Q => z3_p(19)
    );
\z3_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[4]_i_1__2_n_7\,
      Q => z3_p(1)
    );
\z3_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[20]_i_1__2_n_4\,
      Q => z3_p(20)
    );
\z3_p_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[16]_i_1__2_n_0\,
      CO(3) => \z3_p_reg[20]_i_1__2_n_0\,
      CO(2) => \z3_p_reg[20]_i_1__2_n_1\,
      CO(1) => \z3_p_reg[20]_i_1__2_n_2\,
      CO(0) => \z3_p_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => z2_p(19 downto 18),
      DI(1) => \z3_p[20]_i_2__1_n_0\,
      DI(0) => z2_p(16),
      O(3) => \z3_p_reg[20]_i_1__2_n_4\,
      O(2) => \z3_p_reg[20]_i_1__2_n_5\,
      O(1) => \z3_p_reg[20]_i_1__2_n_6\,
      O(0) => \z3_p_reg[20]_i_1__2_n_7\,
      S(3) => \z3_p[20]_i_3__2_n_0\,
      S(2) => \z3_p[20]_i_4__2_n_0\,
      S(1) => \z3_p[20]_i_5__2_n_0\,
      S(0) => \z3_p[20]_i_6__2_n_0\
    );
\z3_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[24]_i_1__1_n_7\,
      Q => z3_p(21)
    );
\z3_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[24]_i_1__1_n_6\,
      Q => z3_p(22)
    );
\z3_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[24]_i_1__1_n_5\,
      Q => z3_p(23)
    );
\z3_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[24]_i_1__1_n_4\,
      Q => z3_p(24)
    );
\z3_p_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[20]_i_1__2_n_0\,
      CO(3) => \z3_p_reg[24]_i_1__1_n_0\,
      CO(2) => \z3_p_reg[24]_i_1__1_n_1\,
      CO(1) => \z3_p_reg[24]_i_1__1_n_2\,
      CO(0) => \z3_p_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => z2_p(23),
      DI(2) => \z3_p[24]_i_2__1_n_0\,
      DI(1) => z2_p(21),
      DI(0) => \z3_p[24]_i_3__1_n_0\,
      O(3) => \z3_p_reg[24]_i_1__1_n_4\,
      O(2) => \z3_p_reg[24]_i_1__1_n_5\,
      O(1) => \z3_p_reg[24]_i_1__1_n_6\,
      O(0) => \z3_p_reg[24]_i_1__1_n_7\,
      S(3) => \z3_p[24]_i_4__1_n_0\,
      S(2) => \z3_p[24]_i_5__1_n_0\,
      S(1) => \z3_p[24]_i_6__1_n_0\,
      S(0) => \z3_p[24]_i_7__1_n_0\
    );
\z3_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[28]_i_1__1_n_7\,
      Q => z3_p(25)
    );
\z3_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[28]_i_1__1_n_6\,
      Q => z3_p(26)
    );
\z3_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[28]_i_1__1_n_5\,
      Q => z3_p(27)
    );
\z3_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[28]_i_1__1_n_4\,
      Q => z3_p(28)
    );
\z3_p_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[24]_i_1__1_n_0\,
      CO(3) => \z3_p_reg[28]_i_1__1_n_0\,
      CO(2) => \z3_p_reg[28]_i_1__1_n_1\,
      CO(1) => \z3_p_reg[28]_i_1__1_n_2\,
      CO(0) => \z3_p_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z2_p(27 downto 24),
      O(3) => \z3_p_reg[28]_i_1__1_n_4\,
      O(2) => \z3_p_reg[28]_i_1__1_n_5\,
      O(1) => \z3_p_reg[28]_i_1__1_n_6\,
      O(0) => \z3_p_reg[28]_i_1__1_n_7\,
      S(3) => \z3_p[28]_i_2__1_n_0\,
      S(2) => \z3_p[28]_i_3__1_n_0\,
      S(1) => \z3_p[28]_i_4__1_n_0\,
      S(0) => \z3_p[28]_i_5__1_n_0\
    );
\z3_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[31]_i_1__1_n_7\,
      Q => z3_p(29)
    );
\z3_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[4]_i_1__2_n_6\,
      Q => z3_p(2)
    );
\z3_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[31]_i_1__1_n_6\,
      Q => z3_p(30)
    );
\z3_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[31]_i_1__1_n_5\,
      Q => z3_p(31)
    );
\z3_p_reg[31]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[28]_i_1__1_n_0\,
      CO(3 downto 2) => \NLW_z3_p_reg[31]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z3_p_reg[31]_i_1__1_n_2\,
      CO(0) => \z3_p_reg[31]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => z2_p(29),
      DI(0) => \z3_p[31]_i_2__1_n_0\,
      O(3) => \NLW_z3_p_reg[31]_i_1__1_O_UNCONNECTED\(3),
      O(2) => \z3_p_reg[31]_i_1__1_n_5\,
      O(1) => \z3_p_reg[31]_i_1__1_n_6\,
      O(0) => \z3_p_reg[31]_i_1__1_n_7\,
      S(3) => '0',
      S(2) => \z3_p[31]_i_3__1_n_0\,
      S(1) => \z3_p[31]_i_4__1_n_0\,
      S(0) => \z3_p[31]_i_5__1_n_0\
    );
\z3_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[4]_i_1__2_n_5\,
      Q => z3_p(3)
    );
\z3_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[4]_i_1__2_n_4\,
      Q => z3_p(4)
    );
\z3_p_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z3_p_reg[4]_i_1__2_n_0\,
      CO(2) => \z3_p_reg[4]_i_1__2_n_1\,
      CO(1) => \z3_p_reg[4]_i_1__2_n_2\,
      CO(0) => \z3_p_reg[4]_i_1__2_n_3\,
      CYINIT => z2_p(0),
      DI(3 downto 2) => z2_p(3 downto 2),
      DI(1) => \z3_p[4]_i_2__2_n_0\,
      DI(0) => z2_p(1),
      O(3) => \z3_p_reg[4]_i_1__2_n_4\,
      O(2) => \z3_p_reg[4]_i_1__2_n_5\,
      O(1) => \z3_p_reg[4]_i_1__2_n_6\,
      O(0) => \z3_p_reg[4]_i_1__2_n_7\,
      S(3) => \z3_p[4]_i_3__2_n_0\,
      S(2) => \z3_p[4]_i_4__1_n_0\,
      S(1) => \z3_p[4]_i_5__2_n_0\,
      S(0) => \z3_p[4]_i_6__2_n_0\
    );
\z3_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[8]_i_1__2_n_7\,
      Q => z3_p(5)
    );
\z3_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[8]_i_1__2_n_6\,
      Q => z3_p(6)
    );
\z3_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[8]_i_1__2_n_5\,
      Q => z3_p(7)
    );
\z3_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[8]_i_1__2_n_4\,
      Q => z3_p(8)
    );
\z3_p_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[4]_i_1__2_n_0\,
      CO(3) => \z3_p_reg[8]_i_1__2_n_0\,
      CO(2) => \z3_p_reg[8]_i_1__2_n_1\,
      CO(1) => \z3_p_reg[8]_i_1__2_n_2\,
      CO(0) => \z3_p_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z2_p(7 downto 4),
      O(3) => \z3_p_reg[8]_i_1__2_n_4\,
      O(2) => \z3_p_reg[8]_i_1__2_n_5\,
      O(1) => \z3_p_reg[8]_i_1__2_n_6\,
      O(0) => \z3_p_reg[8]_i_1__2_n_7\,
      S(3) => \z3_p[8]_i_2__2_n_0\,
      S(2) => \z3_p[8]_i_3__2_n_0\,
      S(1) => \z3_p[8]_i_4__1_n_0\,
      S(0) => \z3_p[8]_i_5__1_n_0\
    );
\z3_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[12]_i_1__2_n_7\,
      Q => z3_p(9)
    );
\z4_p[31]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(25),
      I1 => z3_p(26),
      O => \z4_p[31]_i_10__1_n_0\
    );
\z4_p[31]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(24),
      I1 => z3_p(25),
      O => \z4_p[31]_i_11__1_n_0\
    );
\z4_p[31]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(23),
      I1 => z3_p(24),
      O => \z4_p[31]_i_13__1_n_0\
    );
\z4_p[31]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(22),
      I1 => z3_p(23),
      O => \z4_p[31]_i_14__1_n_0\
    );
\z4_p[31]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(21),
      I1 => z3_p(22),
      O => \z4_p[31]_i_15__1_n_0\
    );
\z4_p[31]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(20),
      I1 => z3_p(21),
      O => \z4_p[31]_i_16__1_n_0\
    );
\z4_p[31]_i_18__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_18__1_n_0\
    );
\z4_p[31]_i_19__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_19__1_n_0\
    );
\z4_p[31]_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(20),
      O => \z4_p[31]_i_20__1_n_0\
    );
\z4_p[31]_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(19),
      I1 => z3_p(18),
      O => \z4_p[31]_i_21__1_n_0\
    );
\z4_p[31]_i_22__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(18),
      O => \z4_p[31]_i_22__1_n_0\
    );
\z4_p[31]_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(17),
      I1 => z3_p(16),
      O => \z4_p[31]_i_23__1_n_0\
    );
\z4_p[31]_i_25__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_25__1_n_0\
    );
\z4_p[31]_i_26__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_26__1_n_0\
    );
\z4_p[31]_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(16),
      O => \z4_p[31]_i_27__1_n_0\
    );
\z4_p[31]_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(15),
      I1 => z3_p(14),
      O => \z4_p[31]_i_28__1_n_0\
    );
\z4_p[31]_i_29__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(13),
      I1 => z3_p(14),
      O => \z4_p[31]_i_29__1_n_0\
    );
\z4_p[31]_i_30__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(13),
      O => \z4_p[31]_i_30__1_n_0\
    );
\z4_p[31]_i_32__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_32__1_n_0\
    );
\z4_p[31]_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(12),
      I1 => z3_p(11),
      O => \z4_p[31]_i_33__1_n_0\
    );
\z4_p[31]_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(10),
      I1 => z3_p(11),
      O => \z4_p[31]_i_34__1_n_0\
    );
\z4_p[31]_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(10),
      O => \z4_p[31]_i_35__1_n_0\
    );
\z4_p[31]_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(9),
      I1 => z3_p(8),
      O => \z4_p[31]_i_36__1_n_0\
    );
\z4_p[31]_i_38__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_38__1_n_0\
    );
\z4_p[31]_i_39__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_39__1_n_0\
    );
\z4_p[31]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(30),
      I1 => z3_p(31),
      O => \z4_p[31]_i_3__1_n_0\
    );
\z4_p[31]_i_40__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(8),
      O => \z4_p[31]_i_40__1_n_0\
    );
\z4_p[31]_i_41__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(7),
      I1 => z3_p(6),
      O => \z4_p[31]_i_41__1_n_0\
    );
\z4_p[31]_i_42__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(6),
      O => \z4_p[31]_i_42__1_n_0\
    );
\z4_p[31]_i_43__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(5),
      I1 => z3_p(4),
      O => \z4_p[31]_i_43__1_n_0\
    );
\z4_p[31]_i_44__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_44__1_n_0\
    );
\z4_p[31]_i_45__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(1),
      O => \z4_p[31]_i_45__1_n_0\
    );
\z4_p[31]_i_46__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(4),
      O => \z4_p[31]_i_46__1_n_0\
    );
\z4_p[31]_i_47__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(3),
      I1 => z3_p(2),
      O => \z4_p[31]_i_47__1_n_0\
    );
\z4_p[31]_i_48__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(1),
      I1 => z3_p(2),
      O => \z4_p[31]_i_48__1_n_0\
    );
\z4_p[31]_i_49__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(1),
      I1 => z3_p(31),
      O => \z4_p[31]_i_49__1_n_0\
    );
\z4_p[31]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(29),
      I1 => z3_p(30),
      O => \z4_p[31]_i_4__1_n_0\
    );
\z4_p[31]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(28),
      I1 => z3_p(29),
      O => \z4_p[31]_i_5__1_n_0\
    );
\z4_p[31]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_7__1_n_0\
    );
\z4_p[31]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(28),
      O => \z4_p[31]_i_8__1_n_0\
    );
\z4_p[31]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(27),
      I1 => z3_p(26),
      O => \z4_p[31]_i_9__1_n_0\
    );
\z4_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z4_p_reg[31]_i_1__1_n_5\,
      Q => z4_p(31)
    );
\z4_p_reg[31]_i_12__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_17__1_n_0\,
      CO(3) => \z4_p_reg[31]_i_12__1_n_0\,
      CO(2) => \z4_p_reg[31]_i_12__1_n_1\,
      CO(1) => \z4_p_reg[31]_i_12__1_n_2\,
      CO(0) => \z4_p_reg[31]_i_12__1_n_3\,
      CYINIT => '0',
      DI(3) => \z4_p[31]_i_18__1_n_0\,
      DI(2) => z3_p(18),
      DI(1) => \z4_p[31]_i_19__1_n_0\,
      DI(0) => z3_p(16),
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_12__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_20__1_n_0\,
      S(2) => \z4_p[31]_i_21__1_n_0\,
      S(1) => \z4_p[31]_i_22__1_n_0\,
      S(0) => \z4_p[31]_i_23__1_n_0\
    );
\z4_p_reg[31]_i_17__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_24__1_n_0\,
      CO(3) => \z4_p_reg[31]_i_17__1_n_0\,
      CO(2) => \z4_p_reg[31]_i_17__1_n_1\,
      CO(1) => \z4_p_reg[31]_i_17__1_n_2\,
      CO(0) => \z4_p_reg[31]_i_17__1_n_3\,
      CYINIT => '0',
      DI(3) => \z4_p[31]_i_25__1_n_0\,
      DI(2 downto 1) => z3_p(14 downto 13),
      DI(0) => \z4_p[31]_i_26__1_n_0\,
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_17__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_27__1_n_0\,
      S(2) => \z4_p[31]_i_28__1_n_0\,
      S(1) => \z4_p[31]_i_29__1_n_0\,
      S(0) => \z4_p[31]_i_30__1_n_0\
    );
\z4_p_reg[31]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_2__1_n_0\,
      CO(3 downto 2) => \NLW_z4_p_reg[31]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z4_p_reg[31]_i_1__1_n_2\,
      CO(0) => \z4_p_reg[31]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => z3_p(29 downto 28),
      O(3) => \NLW_z4_p_reg[31]_i_1__1_O_UNCONNECTED\(3),
      O(2) => \z4_p_reg[31]_i_1__1_n_5\,
      O(1) => \z4_p_reg[31]_i_1__1_n_6\,
      O(0) => \NLW_z4_p_reg[31]_i_1__1_O_UNCONNECTED\(0),
      S(3) => '0',
      S(2) => \z4_p[31]_i_3__1_n_0\,
      S(1) => \z4_p[31]_i_4__1_n_0\,
      S(0) => \z4_p[31]_i_5__1_n_0\
    );
\z4_p_reg[31]_i_24__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_31__1_n_0\,
      CO(3) => \z4_p_reg[31]_i_24__1_n_0\,
      CO(2) => \z4_p_reg[31]_i_24__1_n_1\,
      CO(1) => \z4_p_reg[31]_i_24__1_n_2\,
      CO(0) => \z4_p_reg[31]_i_24__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => z3_p(11 downto 10),
      DI(1) => \z4_p[31]_i_32__1_n_0\,
      DI(0) => z3_p(8),
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_24__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_33__1_n_0\,
      S(2) => \z4_p[31]_i_34__1_n_0\,
      S(1) => \z4_p[31]_i_35__1_n_0\,
      S(0) => \z4_p[31]_i_36__1_n_0\
    );
\z4_p_reg[31]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_6__1_n_0\,
      CO(3) => \z4_p_reg[31]_i_2__1_n_0\,
      CO(2) => \z4_p_reg[31]_i_2__1_n_1\,
      CO(1) => \z4_p_reg[31]_i_2__1_n_2\,
      CO(0) => \z4_p_reg[31]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \z4_p[31]_i_7__1_n_0\,
      DI(2 downto 0) => z3_p(26 downto 24),
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_8__1_n_0\,
      S(2) => \z4_p[31]_i_9__1_n_0\,
      S(1) => \z4_p[31]_i_10__1_n_0\,
      S(0) => \z4_p[31]_i_11__1_n_0\
    );
\z4_p_reg[31]_i_31__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_37__1_n_0\,
      CO(3) => \z4_p_reg[31]_i_31__1_n_0\,
      CO(2) => \z4_p_reg[31]_i_31__1_n_1\,
      CO(1) => \z4_p_reg[31]_i_31__1_n_2\,
      CO(0) => \z4_p_reg[31]_i_31__1_n_3\,
      CYINIT => '0',
      DI(3) => \z4_p[31]_i_38__1_n_0\,
      DI(2) => z3_p(6),
      DI(1) => \z4_p[31]_i_39__1_n_0\,
      DI(0) => z3_p(4),
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_31__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_40__1_n_0\,
      S(2) => \z4_p[31]_i_41__1_n_0\,
      S(1) => \z4_p[31]_i_42__1_n_0\,
      S(0) => \z4_p[31]_i_43__1_n_0\
    );
\z4_p_reg[31]_i_37__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z4_p_reg[31]_i_37__1_n_0\,
      CO(2) => \z4_p_reg[31]_i_37__1_n_1\,
      CO(1) => \z4_p_reg[31]_i_37__1_n_2\,
      CO(0) => \z4_p_reg[31]_i_37__1_n_3\,
      CYINIT => z3_p(0),
      DI(3) => \z4_p[31]_i_44__1_n_0\,
      DI(2 downto 1) => z3_p(2 downto 1),
      DI(0) => \z4_p[31]_i_45__1_n_0\,
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_37__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_46__1_n_0\,
      S(2) => \z4_p[31]_i_47__1_n_0\,
      S(1) => \z4_p[31]_i_48__1_n_0\,
      S(0) => \z4_p[31]_i_49__1_n_0\
    );
\z4_p_reg[31]_i_6__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_12__1_n_0\,
      CO(3) => \z4_p_reg[31]_i_6__1_n_0\,
      CO(2) => \z4_p_reg[31]_i_6__1_n_1\,
      CO(1) => \z4_p_reg[31]_i_6__1_n_2\,
      CO(0) => \z4_p_reg[31]_i_6__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z3_p(23 downto 20),
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_6__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_13__1_n_0\,
      S(2) => \z4_p[31]_i_14__1_n_0\,
      S(1) => \z4_p[31]_i_15__1_n_0\,
      S(0) => \z4_p[31]_i_16__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_core_0_0_Sin2 is
  port (
    \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC;
    Sin2_out1 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_0\ : out STD_LOGIC;
    \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_1\ : out STD_LOGIC;
    clk_enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    HwModeRegister1_reg_reg_c_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    quad_correction_before_add_temp : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \HDL_Counter1_out1_reg[30]\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \HDL_Counter1_out1_reg[29]\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    Sin3_out1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y5_p_reg[31]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Sin1_out1 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_core_0_0_Sin2 : entity is "Sin2";
end design_1_audio_core_0_0_Sin2;

architecture STRUCTURE of design_1_audio_core_0_0_Sin2 is
  signal B0 : STD_LOGIC;
  signal \^sin2_out1\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_43_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_44_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_45_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_31_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_31_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_31_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_31_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_43_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_44_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_45_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_46_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_47_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_48_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_49_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_50_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_43_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_44_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_45_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_43_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_44_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_45_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_20_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_20_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_20_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_20_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_22_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_23_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_25_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_12_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_12_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_12_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_12_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_13_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_14_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_15_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_22_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_23_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_25_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_3\ : STD_LOGIC;
  signal \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\ : STD_LOGIC;
  signal \^delaymatch1_reg_reg[2][30]_hwmoderegister1_reg_reg_c_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^delaymatch1_reg_reg[2][30]_hwmoderegister1_reg_reg_c_1_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \^negate_reg_reg_reg[4]_hwmoderegister1_reg_reg_c_3_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal negate_reg_reg_reg_gate_n_0 : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal quad_correction_after_cast_3 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal quad_correction_before_sub_temp : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal quad_correction_before_th0 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal quad_correction_before_th00_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal x1_p : STD_LOGIC_VECTOR ( 29 to 29 );
  signal \x2_p[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \x2_p[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \x2_p[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \x2_p[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \x2_p[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \x2_p[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \x2_p[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \x2_p[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \x2_p[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \x2_p[19]_i_3__1_n_0\ : STD_LOGIC;
  signal \x2_p[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \x2_p[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \x2_p[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \x2_p[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \x2_p[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \x2_p[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \x2_p[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \x2_p[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \x2_p[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \x2_p[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \x2_p[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \x2_p[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \x2_p[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \x2_p[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \x2_p[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \x2_p[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \x2_p[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \x2_p[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__1_n_4\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__1_n_5\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__1_n_6\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__1_n_7\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__1_n_4\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__1_n_5\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__1_n_6\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__1_n_7\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__1_n_1\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__1_n_2\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__1_n_3\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__1_n_4\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__1_n_5\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__1_n_6\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__1_n_7\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__0_n_5\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__0_n_6\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1__0_n_7\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__0_n_4\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__0_n_5\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__0_n_6\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1__0_n_7\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__0_n_1\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__0_n_4\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__0_n_5\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__0_n_6\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1__0_n_7\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__1_n_5\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__1_n_6\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__1_n_7\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__1_n_7\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[0]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[10]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[11]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[12]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[13]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[14]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[15]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[16]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[17]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[18]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[19]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[1]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[20]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[21]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[22]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[23]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[24]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[25]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[26]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[27]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[28]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[29]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[2]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[30]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[3]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[4]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[5]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[6]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[7]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[8]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[9]\ : STD_LOGIC;
  signal x3_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \x3_p[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \x3_p[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \x3_p[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \x3_p[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \x3_p[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \x3_p[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \x3_p[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \x3_p[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \x3_p[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \x3_p[19]_i_3__1_n_0\ : STD_LOGIC;
  signal \x3_p[19]_i_4__1_n_0\ : STD_LOGIC;
  signal \x3_p[19]_i_5__1_n_0\ : STD_LOGIC;
  signal \x3_p[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \x3_p[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \x3_p[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \x3_p[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \x3_p[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \x3_p[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \x3_p[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \x3_p[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \x3_p[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \x3_p[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \x3_p[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \x3_p[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \x3_p[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \x3_p[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \x3_p[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \x3_p[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__1_n_4\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__1_n_5\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__1_n_6\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__1_n_7\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__1_n_4\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__1_n_5\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__1_n_6\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__1_n_7\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__1_n_1\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__1_n_2\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__1_n_3\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__1_n_4\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__1_n_5\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__1_n_6\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__1_n_7\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__0_n_5\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__0_n_6\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1__0_n_7\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__0_n_4\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__0_n_5\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__0_n_6\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1__0_n_7\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__0_n_1\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__0_n_4\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__0_n_5\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__0_n_6\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1__0_n_7\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__1_n_5\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__1_n_6\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__1_n_7\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__1_n_7\ : STD_LOGIC;
  signal x4_p : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \x4_p[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \x4_p[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \x4_p[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \x4_p[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \x4_p[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \x4_p[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \x4_p[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \x4_p[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \x4_p[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \x4_p[19]_i_3__1_n_0\ : STD_LOGIC;
  signal \x4_p[19]_i_4__1_n_0\ : STD_LOGIC;
  signal \x4_p[19]_i_5__1_n_0\ : STD_LOGIC;
  signal \x4_p[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \x4_p[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \x4_p[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \x4_p[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \x4_p[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \x4_p[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \x4_p[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \x4_p[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \x4_p[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \x4_p[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \x4_p[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \x4_p[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_10__1_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_11__1_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__1_n_4\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__1_n_5\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__1_n_6\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__1_n_7\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__1_n_4\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__1_n_5\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__1_n_6\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__1_n_7\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__1_n_1\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__1_n_2\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__1_n_3\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__1_n_4\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__1_n_5\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__1_n_6\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__1_n_7\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__0_n_5\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__0_n_6\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1__0_n_7\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__0_n_4\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__0_n_5\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__0_n_6\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1__0_n_7\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__0_n_1\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__0_n_4\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__0_n_5\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__0_n_6\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1__0_n_7\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__1_n_7\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_2__1_n_1\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_2__1_n_2\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_2__1_n_3\ : STD_LOGIC;
  signal y1_p : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal \y1_p[29]_i_1__0_n_0\ : STD_LOGIC;
  signal y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y2_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y2_p[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \y2_p[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \y2_p[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \y2_p[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \y2_p[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \y2_p[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \y2_p[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \y2_p[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \y2_p[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \y2_p[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \y2_p[18]_i_4__0_n_0\ : STD_LOGIC;
  signal \y2_p[18]_i_5__0_n_0\ : STD_LOGIC;
  signal \y2_p[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \y2_p[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \y2_p[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \y2_p[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \y2_p[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \y2_p[26]_i_3__0_n_0\ : STD_LOGIC;
  signal \y2_p[26]_i_4__0_n_0\ : STD_LOGIC;
  signal \y2_p[26]_i_5__0_n_0\ : STD_LOGIC;
  signal \y2_p[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \y2_p[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \y2_p[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \y2_p[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \y2_p[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \y2_p[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \y2_p[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \y2_p[30]_i_5__0_n_0\ : STD_LOGIC;
  signal \y2_p[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \y2_p[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \y2_p[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \y2_p[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \y2_p[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \y2_p_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \y2_p_reg[10]_i_1__0_n_1\ : STD_LOGIC;
  signal \y2_p_reg[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \y2_p_reg[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \y2_p_reg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \y2_p_reg[14]_i_1__0_n_1\ : STD_LOGIC;
  signal \y2_p_reg[14]_i_1__0_n_2\ : STD_LOGIC;
  signal \y2_p_reg[14]_i_1__0_n_3\ : STD_LOGIC;
  signal \y2_p_reg[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \y2_p_reg[18]_i_1__0_n_1\ : STD_LOGIC;
  signal \y2_p_reg[18]_i_1__0_n_2\ : STD_LOGIC;
  signal \y2_p_reg[18]_i_1__0_n_3\ : STD_LOGIC;
  signal \y2_p_reg[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \y2_p_reg[22]_i_1__0_n_1\ : STD_LOGIC;
  signal \y2_p_reg[22]_i_1__0_n_2\ : STD_LOGIC;
  signal \y2_p_reg[22]_i_1__0_n_3\ : STD_LOGIC;
  signal \y2_p_reg[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \y2_p_reg[26]_i_1__0_n_1\ : STD_LOGIC;
  signal \y2_p_reg[26]_i_1__0_n_2\ : STD_LOGIC;
  signal \y2_p_reg[26]_i_1__0_n_3\ : STD_LOGIC;
  signal \y2_p_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \y2_p_reg[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \y2_p_reg[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \y2_p_reg[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \y2_p_reg[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \y2_p_reg[30]_i_1__0_n_1\ : STD_LOGIC;
  signal \y2_p_reg[30]_i_1__0_n_2\ : STD_LOGIC;
  signal \y2_p_reg[30]_i_1__0_n_3\ : STD_LOGIC;
  signal \y2_p_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \y2_p_reg[6]_i_1__0_n_1\ : STD_LOGIC;
  signal \y2_p_reg[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \y2_p_reg[6]_i_1__0_n_3\ : STD_LOGIC;
  signal y3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y3_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y3_p[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \y3_p[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \y3_p[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \y3_p[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \y3_p[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \y3_p[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \y3_p[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \y3_p[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \y3_p[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \y3_p[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \y3_p[18]_i_4__0_n_0\ : STD_LOGIC;
  signal \y3_p[18]_i_5__0_n_0\ : STD_LOGIC;
  signal \y3_p[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \y3_p[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \y3_p[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \y3_p[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \y3_p[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \y3_p[26]_i_3__0_n_0\ : STD_LOGIC;
  signal \y3_p[26]_i_4__0_n_0\ : STD_LOGIC;
  signal \y3_p[26]_i_5__0_n_0\ : STD_LOGIC;
  signal \y3_p[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \y3_p[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \y3_p[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \y3_p[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \y3_p[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \y3_p[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \y3_p[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \y3_p[30]_i_5__0_n_0\ : STD_LOGIC;
  signal \y3_p[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \y3_p[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \y3_p[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \y3_p[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \y3_p[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \y3_p_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \y3_p_reg[10]_i_1__0_n_1\ : STD_LOGIC;
  signal \y3_p_reg[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \y3_p_reg[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \y3_p_reg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \y3_p_reg[14]_i_1__0_n_1\ : STD_LOGIC;
  signal \y3_p_reg[14]_i_1__0_n_2\ : STD_LOGIC;
  signal \y3_p_reg[14]_i_1__0_n_3\ : STD_LOGIC;
  signal \y3_p_reg[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \y3_p_reg[18]_i_1__0_n_1\ : STD_LOGIC;
  signal \y3_p_reg[18]_i_1__0_n_2\ : STD_LOGIC;
  signal \y3_p_reg[18]_i_1__0_n_3\ : STD_LOGIC;
  signal \y3_p_reg[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \y3_p_reg[22]_i_1__0_n_1\ : STD_LOGIC;
  signal \y3_p_reg[22]_i_1__0_n_2\ : STD_LOGIC;
  signal \y3_p_reg[22]_i_1__0_n_3\ : STD_LOGIC;
  signal \y3_p_reg[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \y3_p_reg[26]_i_1__0_n_1\ : STD_LOGIC;
  signal \y3_p_reg[26]_i_1__0_n_2\ : STD_LOGIC;
  signal \y3_p_reg[26]_i_1__0_n_3\ : STD_LOGIC;
  signal \y3_p_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \y3_p_reg[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \y3_p_reg[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \y3_p_reg[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \y3_p_reg[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \y3_p_reg[30]_i_1__0_n_1\ : STD_LOGIC;
  signal \y3_p_reg[30]_i_1__0_n_2\ : STD_LOGIC;
  signal \y3_p_reg[30]_i_1__0_n_3\ : STD_LOGIC;
  signal \y3_p_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \y3_p_reg[6]_i_1__0_n_1\ : STD_LOGIC;
  signal \y3_p_reg[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \y3_p_reg[6]_i_1__0_n_3\ : STD_LOGIC;
  signal y4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y4_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y4_p[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \y4_p[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \y4_p[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \y4_p[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \y4_p[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \y4_p[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \y4_p[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \y4_p[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \y4_p[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \y4_p[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \y4_p[18]_i_4__0_n_0\ : STD_LOGIC;
  signal \y4_p[18]_i_5__0_n_0\ : STD_LOGIC;
  signal \y4_p[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \y4_p[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \y4_p[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \y4_p[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \y4_p[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \y4_p[26]_i_3__0_n_0\ : STD_LOGIC;
  signal \y4_p[26]_i_4__0_n_0\ : STD_LOGIC;
  signal \y4_p[26]_i_5__0_n_0\ : STD_LOGIC;
  signal \y4_p[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \y4_p[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \y4_p[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \y4_p[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \y4_p[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \y4_p[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \y4_p[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \y4_p[30]_i_5__0_n_0\ : STD_LOGIC;
  signal \y4_p[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \y4_p[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \y4_p[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \y4_p[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \y4_p[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \y4_p_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \y4_p_reg[10]_i_1__0_n_1\ : STD_LOGIC;
  signal \y4_p_reg[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \y4_p_reg[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \y4_p_reg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \y4_p_reg[14]_i_1__0_n_1\ : STD_LOGIC;
  signal \y4_p_reg[14]_i_1__0_n_2\ : STD_LOGIC;
  signal \y4_p_reg[14]_i_1__0_n_3\ : STD_LOGIC;
  signal \y4_p_reg[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \y4_p_reg[18]_i_1__0_n_1\ : STD_LOGIC;
  signal \y4_p_reg[18]_i_1__0_n_2\ : STD_LOGIC;
  signal \y4_p_reg[18]_i_1__0_n_3\ : STD_LOGIC;
  signal \y4_p_reg[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \y4_p_reg[22]_i_1__0_n_1\ : STD_LOGIC;
  signal \y4_p_reg[22]_i_1__0_n_2\ : STD_LOGIC;
  signal \y4_p_reg[22]_i_1__0_n_3\ : STD_LOGIC;
  signal \y4_p_reg[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \y4_p_reg[26]_i_1__0_n_1\ : STD_LOGIC;
  signal \y4_p_reg[26]_i_1__0_n_2\ : STD_LOGIC;
  signal \y4_p_reg[26]_i_1__0_n_3\ : STD_LOGIC;
  signal \y4_p_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \y4_p_reg[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \y4_p_reg[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \y4_p_reg[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \y4_p_reg[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \y4_p_reg[30]_i_1__0_n_1\ : STD_LOGIC;
  signal \y4_p_reg[30]_i_1__0_n_2\ : STD_LOGIC;
  signal \y4_p_reg[30]_i_1__0_n_3\ : STD_LOGIC;
  signal \y4_p_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \y4_p_reg[6]_i_1__0_n_1\ : STD_LOGIC;
  signal \y4_p_reg[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \y4_p_reg[6]_i_1__0_n_3\ : STD_LOGIC;
  signal y5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y5_p : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \y5_p[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \y5_p[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \y5_p[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \y5_p[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \y5_p[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \y5_p[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \y5_p[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \y5_p[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \y5_p[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \y5_p[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \y5_p[18]_i_4__0_n_0\ : STD_LOGIC;
  signal \y5_p[18]_i_5__0_n_0\ : STD_LOGIC;
  signal \y5_p[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \y5_p[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \y5_p[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \y5_p[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \y5_p[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \y5_p[26]_i_3__0_n_0\ : STD_LOGIC;
  signal \y5_p[26]_i_4__0_n_0\ : STD_LOGIC;
  signal \y5_p[26]_i_5__0_n_0\ : STD_LOGIC;
  signal \y5_p[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \y5_p[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \y5_p[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \y5_p[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \y5_p[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \y5_p[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \y5_p[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \y5_p[30]_i_5__0_n_0\ : STD_LOGIC;
  signal \y5_p[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \y5_p[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \y5_p[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \y5_p[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \y5_p[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \y5_p_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \y5_p_reg[10]_i_1__0_n_1\ : STD_LOGIC;
  signal \y5_p_reg[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \y5_p_reg[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \y5_p_reg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \y5_p_reg[14]_i_1__0_n_1\ : STD_LOGIC;
  signal \y5_p_reg[14]_i_1__0_n_2\ : STD_LOGIC;
  signal \y5_p_reg[14]_i_1__0_n_3\ : STD_LOGIC;
  signal \y5_p_reg[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \y5_p_reg[18]_i_1__0_n_1\ : STD_LOGIC;
  signal \y5_p_reg[18]_i_1__0_n_2\ : STD_LOGIC;
  signal \y5_p_reg[18]_i_1__0_n_3\ : STD_LOGIC;
  signal \y5_p_reg[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \y5_p_reg[22]_i_1__0_n_1\ : STD_LOGIC;
  signal \y5_p_reg[22]_i_1__0_n_2\ : STD_LOGIC;
  signal \y5_p_reg[22]_i_1__0_n_3\ : STD_LOGIC;
  signal \y5_p_reg[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \y5_p_reg[26]_i_1__0_n_1\ : STD_LOGIC;
  signal \y5_p_reg[26]_i_1__0_n_2\ : STD_LOGIC;
  signal \y5_p_reg[26]_i_1__0_n_3\ : STD_LOGIC;
  signal \y5_p_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \y5_p_reg[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \y5_p_reg[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \y5_p_reg[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \y5_p_reg[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \y5_p_reg[30]_i_1__0_n_1\ : STD_LOGIC;
  signal \y5_p_reg[30]_i_1__0_n_2\ : STD_LOGIC;
  signal \y5_p_reg[30]_i_1__0_n_3\ : STD_LOGIC;
  signal \y5_p_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \y5_p_reg[6]_i_1__0_n_1\ : STD_LOGIC;
  signal \y5_p_reg[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \y5_p_reg[6]_i_1__0_n_3\ : STD_LOGIC;
  signal z0 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal z0_p : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \z0_p[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \z0_p[13]_i_4__1_n_0\ : STD_LOGIC;
  signal \z0_p[13]_i_5__1_n_0\ : STD_LOGIC;
  signal \z0_p[13]_i_6__1_n_0\ : STD_LOGIC;
  signal \z0_p[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \z0_p[17]_i_4__1_n_0\ : STD_LOGIC;
  signal \z0_p[17]_i_5__1_n_0\ : STD_LOGIC;
  signal \z0_p[17]_i_6__0_n_0\ : STD_LOGIC;
  signal \z0_p[17]_i_7__0_n_0\ : STD_LOGIC;
  signal \z0_p[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \z0_p[21]_i_4__0_n_0\ : STD_LOGIC;
  signal \z0_p[21]_i_5__0_n_0\ : STD_LOGIC;
  signal \z0_p[21]_i_6__0_n_0\ : STD_LOGIC;
  signal \z0_p[21]_i_7__0_n_0\ : STD_LOGIC;
  signal \z0_p[21]_i_8__0_n_0\ : STD_LOGIC;
  signal \z0_p[25]_i_3__0_n_0\ : STD_LOGIC;
  signal \z0_p[25]_i_4__0_n_0\ : STD_LOGIC;
  signal \z0_p[25]_i_5__0_n_0\ : STD_LOGIC;
  signal \z0_p[25]_i_6__0_n_0\ : STD_LOGIC;
  signal \z0_p[25]_i_7__0_n_0\ : STD_LOGIC;
  signal \z0_p[25]_i_8__0_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_3__0_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_4__0_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_5__0_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_6__0_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_7__0_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_8__0_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_9__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_13__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_15__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_16__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_17__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_18__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_19__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_20__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_21__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_23__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_24__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_25__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_26__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_27__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_28__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_29__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_30__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_31__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_32__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_6__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_8__1_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_9__1_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \z0_p[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \z0_p[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \z0_p[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \z0_p[9]_i_6__0_n_0\ : STD_LOGIC;
  signal \z0_p_reg[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \z0_p_reg[13]_i_2__1_n_1\ : STD_LOGIC;
  signal \z0_p_reg[13]_i_2__1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[13]_i_2__1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \z0_p_reg[17]_i_2__1_n_1\ : STD_LOGIC;
  signal \z0_p_reg[17]_i_2__1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[17]_i_2__1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \z0_p_reg[21]_i_2__0_n_1\ : STD_LOGIC;
  signal \z0_p_reg[21]_i_2__0_n_2\ : STD_LOGIC;
  signal \z0_p_reg[21]_i_2__0_n_3\ : STD_LOGIC;
  signal \z0_p_reg[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \z0_p_reg[25]_i_2__0_n_1\ : STD_LOGIC;
  signal \z0_p_reg[25]_i_2__0_n_2\ : STD_LOGIC;
  signal \z0_p_reg[25]_i_2__0_n_3\ : STD_LOGIC;
  signal \z0_p_reg[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \z0_p_reg[29]_i_2__0_n_1\ : STD_LOGIC;
  signal \z0_p_reg[29]_i_2__0_n_2\ : STD_LOGIC;
  signal \z0_p_reg[29]_i_2__0_n_3\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_14__0_n_0\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_14__0_n_1\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_14__0_n_2\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_14__0_n_3\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_22__0_n_0\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_22__0_n_1\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_22__0_n_2\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_22__0_n_3\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_3__0_n_1\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_3__0_n_2\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_3__0_n_3\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_4__0_n_3\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_5__0_n_1\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_5__0_n_2\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_5__0_n_3\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_2__1_n_1\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_2__1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_2__1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \z0_p_reg[9]_i_2__1_n_1\ : STD_LOGIC;
  signal \z0_p_reg[9]_i_2__1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[9]_i_2__1_n_3\ : STD_LOGIC;
  signal z1_p : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \z1_p[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \z1_p[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \z1_p[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \z1_p[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \z1_p[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \z1_p[12]_i_7__0_n_0\ : STD_LOGIC;
  signal \z1_p[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \z1_p[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \z1_p[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \z1_p[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_6__0_n_0\ : STD_LOGIC;
  signal \z1_p[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \z1_p[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \z1_p[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \z1_p[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \z1_p[24]_i_6__0_n_0\ : STD_LOGIC;
  signal \z1_p[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \z1_p[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \z1_p[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \z1_p[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \z1_p[28]_i_6__0_n_0\ : STD_LOGIC;
  signal \z1_p[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \z1_p[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \z1_p[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \z1_p[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \z1_p[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \z1_p[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \z1_p[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \z1_p_reg[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \z1_p_reg[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \z1_p_reg[31]_i_1__0_n_5\ : STD_LOGIC;
  signal \z1_p_reg[31]_i_1__0_n_6\ : STD_LOGIC;
  signal \z1_p_reg[31]_i_1__0_n_7\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal z2_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \z2_p[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_7__1_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_6__1_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_6__1_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_6__0_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_7__0_n_0\ : STD_LOGIC;
  signal \z2_p[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \z2_p[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \z2_p[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \z2_p[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \z2_p[28]_i_6__0_n_0\ : STD_LOGIC;
  signal \z2_p[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \z2_p[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \z2_p[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \z2_p[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \z2_p_reg[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \z2_p_reg[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \z2_p_reg[31]_i_1__0_n_5\ : STD_LOGIC;
  signal \z2_p_reg[31]_i_1__0_n_6\ : STD_LOGIC;
  signal \z2_p_reg[31]_i_1__0_n_7\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal z3_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \z3_p[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_6__1_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_7__1_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_6__1_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_6__0_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_7__0_n_0\ : STD_LOGIC;
  signal \z3_p[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \z3_p[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \z3_p[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \z3_p[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \z3_p[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \z3_p[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \z3_p[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \z3_p[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \z3_p_reg[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \z3_p_reg[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \z3_p_reg[31]_i_1__0_n_5\ : STD_LOGIC;
  signal \z3_p_reg[31]_i_1__0_n_6\ : STD_LOGIC;
  signal \z3_p_reg[31]_i_1__0_n_7\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal z4_p : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \z4_p[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_13__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_14__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_15__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_16__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_18__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_19__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_20__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_21__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_22__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_23__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_25__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_26__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_27__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_28__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_29__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_30__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_32__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_33__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_34__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_35__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_36__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_38__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_39__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_40__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_41__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_42__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_43__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_44__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_45__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_46__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_47__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_48__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_49__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_12__0_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_12__0_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_12__0_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_17__0_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_17__0_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_17__0_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_17__0_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_1__0_n_5\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_1__0_n_6\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_24__0_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_24__0_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_24__0_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_24__0_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_2__0_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_2__0_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_2__0_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_31__0_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_31__0_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_31__0_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_31__0_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_37__0_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_37__0_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_37__0_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_37__0_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_6__0_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_6__0_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_6__0_n_3\ : STD_LOGIC;
  signal \NLW_delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x2_p_reg[31]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x3_p_reg[31]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x4_p_reg[31]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x4_p_reg[7]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y2_p_reg[2]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y2_p_reg[31]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y2_p_reg[31]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y3_p_reg[2]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y3_p_reg[31]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y3_p_reg[31]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y4_p_reg[2]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y4_p_reg[31]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y4_p_reg[31]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y5_p_reg[2]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y5_p_reg[31]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y5_p_reg[31]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_z0_p_reg[31]_i_14__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[31]_i_22__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[31]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[31]_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_z0_p_reg[31]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z0_p_reg[31]_i_5__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z1_p_reg[31]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z1_p_reg[31]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z1_p_reg[4]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_z2_p_reg[31]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z2_p_reg[31]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z3_p_reg[31]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z3_p_reg[31]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z4_p_reg[31]_i_12__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_17__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z4_p_reg[31]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_24__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_31__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_37__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_20\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_23\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_26\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_32\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_10\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_20\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_23\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_26\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_32\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_18\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_20\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_23\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_26\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_20\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_23\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_26\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_32\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_20\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_23\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_26\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_32\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_12\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_12\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_25\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_29\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_35\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_4\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_5\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_20\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_23\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_26\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_33\ : label is "soft_lutpair264";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Sin2/negate_reg_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Sin2/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[11]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[15]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[19]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[23]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[27]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[31]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[3]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[7]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[11]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[15]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[19]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[23]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[27]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[31]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[3]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[7]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[11]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[15]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[19]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[23]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[27]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[31]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[7]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[7]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[10]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[14]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[18]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[22]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[26]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[2]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[30]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[31]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[6]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[10]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[14]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[18]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[22]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[26]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[2]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[30]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[31]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[6]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[10]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[14]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[18]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[22]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[26]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[2]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[30]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[31]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[6]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[10]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[14]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[18]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[22]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[26]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[2]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[30]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[31]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[6]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \z0_p[10]_i_1__1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \z0_p[11]_i_1__1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \z0_p[12]_i_1__1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \z0_p[13]_i_1__1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \z0_p[14]_i_1__1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \z0_p[15]_i_1__1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \z0_p[16]_i_1__1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \z0_p[17]_i_1__1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \z0_p[18]_i_1__1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \z0_p[19]_i_1__1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \z0_p[20]_i_1__1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \z0_p[21]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \z0_p[22]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \z0_p[23]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \z0_p[24]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \z0_p[25]_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \z0_p[26]_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \z0_p[27]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \z0_p[28]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \z0_p[29]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \z0_p[2]_i_1__1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \z0_p[30]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \z0_p[31]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \z0_p[3]_i_1__1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \z0_p[4]_i_1__1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \z0_p[5]_i_1__1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \z0_p[6]_i_1__1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \z0_p[7]_i_1__1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \z0_p[8]_i_1__1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \z0_p[9]_i_1__1\ : label is "soft_lutpair253";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[13]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[17]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[21]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[25]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[29]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[31]_i_4__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[5]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[9]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[20]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[24]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[28]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[31]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[12]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[16]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[20]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[24]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[28]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[31]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[4]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[8]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[12]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[16]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[20]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[24]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[28]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[31]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[4]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[8]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_12__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_17__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_24__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_31__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_37__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_6__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Sin2_out1(28 downto 0) <= \^sin2_out1\(28 downto 0);
  \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1\ <= \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\;
  \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1\(1 downto 0) <= \^delaymatch1_reg_reg[2][30]_hwmoderegister1_reg_reg_c_1\(1 downto 0);
  \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_0\(2 downto 0) <= \^delaymatch1_reg_reg[2][30]_hwmoderegister1_reg_reg_c_1_0\(2 downto 0);
  \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\ <= \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\;
  \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0\(0) <= \^negate_reg_reg_reg[4]_hwmoderegister1_reg_reg_c_3_0\(0);
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(9),
      I1 => y5_p(9),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(8)
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(8),
      I1 => y5_p(8),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(7)
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(7),
      I1 => y5_p(7),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(6)
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(6),
      I1 => y5_p(6),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(5)
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_20_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(8 downto 5),
      S(3) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_0\,
      S(2) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_43_n_0\,
      S(1) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_44_n_0\,
      S(0) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_45_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(8),
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(7),
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_43_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(6),
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_44_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(5),
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_45_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => \y5_p_reg[31]_0\(0),
      I1 => quad_correction_after_cast_3(14),
      I2 => y5_p(14),
      I3 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      I4 => Sin1_out1(0),
      O => \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(13),
      I1 => y5_p(13),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(12)
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(12),
      I1 => y5_p(12),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(11)
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(11),
      I1 => y5_p(11),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(10)
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(10),
      I1 => y5_p(10),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(9)
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => quad_correction_after_cast_3(14),
      I1 => y5_p(14),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      I3 => Sin1_out1(0),
      I4 => \y5_p_reg[31]_0\(0),
      O => \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(17),
      I1 => y5_p(17),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(15)
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(16),
      I1 => y5_p(16),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(14)
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(15),
      I1 => y5_p(15),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(13)
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_31_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_31_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_31_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(16 downto 13),
      S(3) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_43_n_0\,
      S(2) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_44_n_0\,
      S(1) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_45_n_0\,
      S(0) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_46_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(12 downto 9),
      S(3) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_47_n_0\,
      S(2) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_48_n_0\,
      S(1) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_49_n_0\,
      S(0) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_50_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(16),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_43_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(15),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_44_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(14),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_45_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(13),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_46_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(12),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_47_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(11),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_48_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(10),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_49_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(9),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_50_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(21),
      I1 => y5_p(21),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(19)
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(20),
      I1 => y5_p(20),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(18)
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(19),
      I1 => y5_p(19),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(17)
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(18),
      I1 => y5_p(18),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(16)
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_31_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(20 downto 17),
      S(3) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_0\,
      S(2) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_43_n_0\,
      S(1) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_44_n_0\,
      S(0) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_45_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(20),
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(19),
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_43_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(18),
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_44_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(17),
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_45_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(25),
      I1 => y5_p(25),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(23)
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(24),
      I1 => y5_p(24),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(22)
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(23),
      I1 => y5_p(23),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(21)
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(22),
      I1 => y5_p(22),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(20)
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(24 downto 21),
      S(3) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_0\,
      S(2) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_43_n_0\,
      S(1) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_44_n_0\,
      S(0) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_45_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(24),
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_42_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(23),
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_43_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(22),
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_44_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(21),
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_45_n_0\
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(1),
      I1 => y5_p(1),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(0)
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_20_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_20_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_20_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_20_n_3\,
      CYINIT => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => quad_correction_after_cast_3(4 downto 3),
      O(1) => \^delaymatch1_reg_reg[2][30]_hwmoderegister1_reg_reg_c_1\(0),
      O(0) => quad_correction_after_cast_3(1),
      S(3) => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_22_n_0\,
      S(2) => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_23_n_0\,
      S(1) => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\,
      S(0) => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_25_n_0\
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^delaymatch1_reg_reg[2][30]_hwmoderegister1_reg_reg_c_1_0\(0),
      O => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(4),
      O => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_22_n_0\
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(3),
      O => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_23_n_0\
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^delaymatch1_reg_reg[2][30]_hwmoderegister1_reg_reg_c_1_0\(1),
      O => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(1),
      O => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_25_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(29),
      I1 => y5_p(29),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(27)
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => \y5_p_reg[31]_0\(1),
      I1 => \^delaymatch1_reg_reg[2][30]_hwmoderegister1_reg_reg_c_1\(1),
      I2 => \^delaymatch1_reg_reg[2][30]_hwmoderegister1_reg_reg_c_1_0\(2),
      I3 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      I4 => Sin1_out1(1),
      O => \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_1\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(28),
      I1 => y5_p(28),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(26)
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(27),
      I1 => y5_p(27),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(25)
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(26),
      I1 => y5_p(26),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(24)
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_12_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_12_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_12_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(28 downto 25),
      S(3) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_22_n_0\,
      S(2) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_23_n_0\,
      S(1) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\,
      S(0) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_25_n_0\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(31),
      O => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_13_n_0\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^delaymatch1_reg_reg[2][30]_hwmoderegister1_reg_reg_c_1_0\(2),
      O => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_14_n_0\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(29),
      O => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_15_n_0\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DDBDBB2"
    )
        port map (
      I0 => Sin3_out1(0),
      I1 => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\,
      I2 => \^sin2_out1\(28),
      I3 => \y5_p_reg[31]_0\(2),
      I4 => Sin1_out1(2),
      O => S(0)
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(28),
      O => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_22_n_0\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(27),
      O => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_23_n_0\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(26),
      O => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_24_n_0\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(25),
      O => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_25_n_0\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACAC00"
    )
        port map (
      I0 => \^delaymatch1_reg_reg[2][30]_hwmoderegister1_reg_reg_c_1\(1),
      I1 => \^delaymatch1_reg_reg[2][30]_hwmoderegister1_reg_reg_c_1_0\(2),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      I3 => Sin1_out1(1),
      I4 => \y5_p_reg[31]_0\(1),
      O => \^delaymatch1_reg_reg[2][31]_hwmoderegister1_reg_reg_c_1\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(31),
      I1 => y5_p(31),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(28)
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_12_n_0\,
      CO(3 downto 2) => \NLW_delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_8_O_UNCONNECTED\(3),
      O(2) => quad_correction_after_cast_3(31),
      O(1) => \^delaymatch1_reg_reg[2][30]_hwmoderegister1_reg_reg_c_1\(1),
      O(0) => quad_correction_after_cast_3(29),
      S(3) => '0',
      S(2) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_13_n_0\,
      S(1) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_14_n_0\,
      S(0) => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_15_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(5),
      I1 => y5_p(5),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(4)
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(4),
      I1 => y5_p(4),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(3)
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(3),
      I1 => y5_p(3),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(2)
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delaymatch1_reg_reg[2][30]_hwmoderegister1_reg_reg_c_1\(0),
      I1 => \^delaymatch1_reg_reg[2][30]_hwmoderegister1_reg_reg_c_1_0\(1),
      I2 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\,
      O => \^sin2_out1\(1)
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => p_4_out(5),
      Q => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_sub_temp(4),
      I1 => \HDL_Counter1_out1_reg[30]\(0),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_sub_temp(2),
      I1 => quad_correction_before_sub_temp(3),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(25),
      I1 => \HDL_Counter1_out1_reg[30]\(26),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(5),
      I1 => quad_correction_before_add_temp(6),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(3),
      I1 => quad_correction_before_add_temp(4),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => Q(0),
      I1 => quad_correction_before_add_temp(0),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(6),
      I1 => quad_correction_before_add_temp(5),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(4),
      I1 => quad_correction_before_add_temp(3),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(23),
      I1 => \HDL_Counter1_out1_reg[30]\(24),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(1),
      I1 => quad_correction_before_add_temp(2),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => quad_correction_before_add_temp(0),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(22),
      I1 => \HDL_Counter1_out1_reg[30]\(21),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(19),
      I1 => \HDL_Counter1_out1_reg[30]\(20),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_n_3\,
      CYINIT => '0',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__0_n_0\,
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__0_n_0\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__1_n_0\,
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__1_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__1_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__0_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__1_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(29),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(26),
      I1 => Q(27),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(30),
      I1 => Q(31),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(29),
      I1 => Q(28),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^negate_reg_reg_reg[4]_hwmoderegister1_reg_reg_c_3_0\(0),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I3 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      O => p_4_out(5)
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(26),
      I1 => Q(27),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => quad_correction_before_add_temp(20),
      DI(1) => '0',
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__0_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__0_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__1_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__0_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(30),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(27),
      I1 => quad_correction_before_add_temp(28),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(23),
      I1 => quad_correction_before_add_temp(24),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(29),
      I1 => quad_correction_before_add_temp(30),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(28),
      I1 => quad_correction_before_add_temp(27),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(25),
      I1 => quad_correction_before_add_temp(26),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(24),
      I1 => quad_correction_before_add_temp(23),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_n_0\,
      CO(3) => \^negate_reg_reg_reg[4]_hwmoderegister1_reg_reg_c_3_0\(0),
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter1_out1_reg[30]\(26),
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__0_n_0\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__0_n_0\,
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__0_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__1_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__0_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__1_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0_n_3\,
      CYINIT => '0',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61__0_n_0\,
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62__0_n_0\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63__0_n_0\,
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64__0_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65__0_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66__0_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67__0_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(16),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(11),
      I1 => \HDL_Counter1_out1_reg[30]\(12),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(17),
      I1 => \HDL_Counter1_out1_reg[30]\(18),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(16),
      I1 => \HDL_Counter1_out1_reg[30]\(15),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(13),
      I1 => \HDL_Counter1_out1_reg[30]\(14),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(11),
      I1 => \HDL_Counter1_out1_reg[30]\(12),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__0_n_0\,
      CO(3) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_CO_UNCONNECTED\(3),
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__0_n_0\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__0_n_0\,
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__1_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__0_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__1_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_n_3\,
      CYINIT => '0',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77__0_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78__0_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79__0_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80__0_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81__0_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(25),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(25),
      I1 => Q(24),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__0_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_3\,
      CYINIT => '0',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__0_n_0\,
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__0_n_0\,
      DI(1) => quad_correction_before_add_temp(26),
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__0_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__0_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__1_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__0_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_n_3\,
      CYINIT => '0',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84__0_n_0\,
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85__0_n_0\,
      DI(1) => quad_correction_before_add_temp(10),
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87__0_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88__0_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89__0_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90__0_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(15),
      I1 => quad_correction_before_add_temp(16),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(21),
      I1 => quad_correction_before_add_temp(22),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(19),
      I1 => quad_correction_before_add_temp(20),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(17),
      I1 => quad_correction_before_add_temp(18),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(16),
      I1 => quad_correction_before_add_temp(15),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__0_n_0\,
      DI(1) => '0',
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__1_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__1_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__1_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__1_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_n_3\,
      CYINIT => '1',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96__0_n_0\,
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97__0_n_0\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98__0_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99__0_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100__0_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101__0_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(9),
      I1 => \HDL_Counter1_out1_reg[30]\(10),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(7),
      I1 => \HDL_Counter1_out1_reg[30]\(8),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(6),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(3),
      I1 => \HDL_Counter1_out1_reg[30]\(4),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(9),
      I1 => \HDL_Counter1_out1_reg[30]\(10),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(7),
      I1 => \HDL_Counter1_out1_reg[30]\(8),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(6),
      I1 => \HDL_Counter1_out1_reg[30]\(5),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(3),
      I1 => \HDL_Counter1_out1_reg[30]\(4),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108__0_n_0\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109__0_n_0\,
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110__0_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111__0_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112__0_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113__0_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(17),
      I1 => Q(16),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(23),
      I1 => \HDL_Counter1_out1_reg[30]\(24),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_n_3\,
      CYINIT => '1',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115__0_n_0\,
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116__0_n_0\,
      DI(1) => '0',
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117__0_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118__0_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119__0_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120__0_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => quad_correction_before_add_temp(13),
      I1 => quad_correction_before_add_temp(14),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => quad_correction_before_add_temp(11),
      I1 => quad_correction_before_add_temp(12),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => quad_correction_before_add_temp(7),
      I1 => quad_correction_before_add_temp(8),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(13),
      I1 => quad_correction_before_add_temp(14),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(11),
      I1 => quad_correction_before_add_temp(12),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(22),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(9),
      I1 => quad_correction_before_add_temp(10),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(7),
      I1 => quad_correction_before_add_temp(8),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(1),
      I1 => \HDL_Counter1_out1_reg[30]\(2),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp(4),
      I1 => \HDL_Counter1_out1_reg[30]\(0),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp(2),
      I1 => quad_correction_before_sub_temp(3),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(1),
      I1 => \HDL_Counter1_out1_reg[30]\(2),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[30]\(19),
      I1 => \HDL_Counter1_out1_reg[30]\(20),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__0_n_0\
    );
\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\negate_reg_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => negate_reg_reg_reg_gate_n_0,
      Q => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\
    );
negate_reg_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => negate_reg_reg_reg_gate_n_0
    );
\x1_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => '1',
      Q => x1_p(29)
    );
\x2_p[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[11]_i_2__1_n_0\
    );
\x2_p[11]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[11]_i_3__1_n_0\
    );
\x2_p[11]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[11]_i_4__1_n_0\
    );
\x2_p[11]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[11]_i_5__0_n_0\
    );
\x2_p[15]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[15]_i_2__1_n_0\
    );
\x2_p[15]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[15]_i_3__1_n_0\
    );
\x2_p[15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[15]_i_4__0_n_0\
    );
\x2_p[15]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[15]_i_5__1_n_0\
    );
\x2_p[19]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[19]_i_2__1_n_0\
    );
\x2_p[19]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[19]_i_3__1_n_0\
    );
\x2_p[19]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[19]_i_4__0_n_0\
    );
\x2_p[19]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[19]_i_5__0_n_0\
    );
\x2_p[23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[23]_i_2__0_n_0\
    );
\x2_p[23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[23]_i_3__0_n_0\
    );
\x2_p[23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[23]_i_4__0_n_0\
    );
\x2_p[23]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[23]_i_5__0_n_0\
    );
\x2_p[27]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[27]_i_2__0_n_0\
    );
\x2_p[27]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[27]_i_3__0_n_0\
    );
\x2_p[27]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[27]_i_4__0_n_0\
    );
\x2_p[27]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[27]_i_5__0_n_0\
    );
\x2_p[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[31]_i_2__0_n_0\
    );
\x2_p[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[31]_i_3__0_n_0\
    );
\x2_p[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[31]_i_4__0_n_0\
    );
\x2_p[31]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[31]_i_5__0_n_0\
    );
\x2_p[3]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \x2_p[3]_i_2__1_n_0\
    );
\x2_p[3]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[3]_i_3__1_n_0\
    );
\x2_p[3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[3]_i_4__1_n_0\
    );
\x2_p[3]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[3]_i_5__1_n_0\
    );
\x2_p[3]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[3]_i_6__1_n_0\
    );
\x2_p[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[7]_i_2__0_n_0\
    );
\x2_p[7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[7]_i_3__1_n_0\
    );
\x2_p[7]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[7]_i_4__1_n_0\
    );
\x2_p[7]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[7]_i_5__1_n_0\
    );
\x2_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[3]_i_1__1_n_7\,
      Q => \x2_p_reg_n_0_[0]\
    );
\x2_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[11]_i_1__1_n_5\,
      Q => \x2_p_reg_n_0_[10]\
    );
\x2_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[11]_i_1__1_n_4\,
      Q => \x2_p_reg_n_0_[11]\
    );
\x2_p_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[7]_i_1__1_n_0\,
      CO(3) => \x2_p_reg[11]_i_1__1_n_0\,
      CO(2) => \x2_p_reg[11]_i_1__1_n_1\,
      CO(1) => \x2_p_reg[11]_i_1__1_n_2\,
      CO(0) => \x2_p_reg[11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => x1_p(29),
      DI(1) => '0',
      DI(0) => x1_p(29),
      O(3) => \x2_p_reg[11]_i_1__1_n_4\,
      O(2) => \x2_p_reg[11]_i_1__1_n_5\,
      O(1) => \x2_p_reg[11]_i_1__1_n_6\,
      O(0) => \x2_p_reg[11]_i_1__1_n_7\,
      S(3) => \x2_p[11]_i_2__1_n_0\,
      S(2) => \x2_p[11]_i_3__1_n_0\,
      S(1) => \x2_p[11]_i_4__1_n_0\,
      S(0) => \x2_p[11]_i_5__0_n_0\
    );
\x2_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[15]_i_1__1_n_7\,
      Q => \x2_p_reg_n_0_[12]\
    );
\x2_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[15]_i_1__1_n_6\,
      Q => \x2_p_reg_n_0_[13]\
    );
\x2_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[15]_i_1__1_n_5\,
      Q => \x2_p_reg_n_0_[14]\
    );
\x2_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[15]_i_1__1_n_4\,
      Q => \x2_p_reg_n_0_[15]\
    );
\x2_p_reg[15]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[11]_i_1__1_n_0\,
      CO(3) => \x2_p_reg[15]_i_1__1_n_0\,
      CO(2) => \x2_p_reg[15]_i_1__1_n_1\,
      CO(1) => \x2_p_reg[15]_i_1__1_n_2\,
      CO(0) => \x2_p_reg[15]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => x1_p(29),
      DI(2) => '0',
      DI(1) => x1_p(29),
      DI(0) => x1_p(29),
      O(3) => \x2_p_reg[15]_i_1__1_n_4\,
      O(2) => \x2_p_reg[15]_i_1__1_n_5\,
      O(1) => \x2_p_reg[15]_i_1__1_n_6\,
      O(0) => \x2_p_reg[15]_i_1__1_n_7\,
      S(3) => \x2_p[15]_i_2__1_n_0\,
      S(2) => \x2_p[15]_i_3__1_n_0\,
      S(1) => \x2_p[15]_i_4__0_n_0\,
      S(0) => \x2_p[15]_i_5__1_n_0\
    );
\x2_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[19]_i_1__1_n_7\,
      Q => \x2_p_reg_n_0_[16]\
    );
\x2_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[19]_i_1__1_n_6\,
      Q => \x2_p_reg_n_0_[17]\
    );
\x2_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[19]_i_1__1_n_5\,
      Q => \x2_p_reg_n_0_[18]\
    );
\x2_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[19]_i_1__1_n_4\,
      Q => \x2_p_reg_n_0_[19]\
    );
\x2_p_reg[19]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[15]_i_1__1_n_0\,
      CO(3) => \x2_p_reg[19]_i_1__1_n_0\,
      CO(2) => \x2_p_reg[19]_i_1__1_n_1\,
      CO(1) => \x2_p_reg[19]_i_1__1_n_2\,
      CO(0) => \x2_p_reg[19]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => x1_p(29),
      DI(0) => x1_p(29),
      O(3) => \x2_p_reg[19]_i_1__1_n_4\,
      O(2) => \x2_p_reg[19]_i_1__1_n_5\,
      O(1) => \x2_p_reg[19]_i_1__1_n_6\,
      O(0) => \x2_p_reg[19]_i_1__1_n_7\,
      S(3) => \x2_p[19]_i_2__1_n_0\,
      S(2) => \x2_p[19]_i_3__1_n_0\,
      S(1) => \x2_p[19]_i_4__0_n_0\,
      S(0) => \x2_p[19]_i_5__0_n_0\
    );
\x2_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[3]_i_1__1_n_6\,
      Q => \x2_p_reg_n_0_[1]\
    );
\x2_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[23]_i_1__0_n_7\,
      Q => \x2_p_reg_n_0_[20]\
    );
\x2_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[23]_i_1__0_n_6\,
      Q => \x2_p_reg_n_0_[21]\
    );
\x2_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[23]_i_1__0_n_5\,
      Q => \x2_p_reg_n_0_[22]\
    );
\x2_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[23]_i_1__0_n_4\,
      Q => \x2_p_reg_n_0_[23]\
    );
\x2_p_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[19]_i_1__1_n_0\,
      CO(3) => \x2_p_reg[23]_i_1__0_n_0\,
      CO(2) => \x2_p_reg[23]_i_1__0_n_1\,
      CO(1) => \x2_p_reg[23]_i_1__0_n_2\,
      CO(0) => \x2_p_reg[23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => x1_p(29),
      DI(2) => x1_p(29),
      DI(1) => x1_p(29),
      DI(0) => '0',
      O(3) => \x2_p_reg[23]_i_1__0_n_4\,
      O(2) => \x2_p_reg[23]_i_1__0_n_5\,
      O(1) => \x2_p_reg[23]_i_1__0_n_6\,
      O(0) => \x2_p_reg[23]_i_1__0_n_7\,
      S(3) => \x2_p[23]_i_2__0_n_0\,
      S(2) => \x2_p[23]_i_3__0_n_0\,
      S(1) => \x2_p[23]_i_4__0_n_0\,
      S(0) => \x2_p[23]_i_5__0_n_0\
    );
\x2_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[27]_i_1__0_n_7\,
      Q => \x2_p_reg_n_0_[24]\
    );
\x2_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[27]_i_1__0_n_6\,
      Q => \x2_p_reg_n_0_[25]\
    );
\x2_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[27]_i_1__0_n_5\,
      Q => \x2_p_reg_n_0_[26]\
    );
\x2_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[27]_i_1__0_n_4\,
      Q => \x2_p_reg_n_0_[27]\
    );
\x2_p_reg[27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[23]_i_1__0_n_0\,
      CO(3) => \x2_p_reg[27]_i_1__0_n_0\,
      CO(2) => \x2_p_reg[27]_i_1__0_n_1\,
      CO(1) => \x2_p_reg[27]_i_1__0_n_2\,
      CO(0) => \x2_p_reg[27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => x1_p(29),
      DI(1) => x1_p(29),
      DI(0) => '0',
      O(3) => \x2_p_reg[27]_i_1__0_n_4\,
      O(2) => \x2_p_reg[27]_i_1__0_n_5\,
      O(1) => \x2_p_reg[27]_i_1__0_n_6\,
      O(0) => \x2_p_reg[27]_i_1__0_n_7\,
      S(3) => \x2_p[27]_i_2__0_n_0\,
      S(2) => \x2_p[27]_i_3__0_n_0\,
      S(1) => \x2_p[27]_i_4__0_n_0\,
      S(0) => \x2_p[27]_i_5__0_n_0\
    );
\x2_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[31]_i_1__0_n_7\,
      Q => \x2_p_reg_n_0_[28]\
    );
\x2_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[31]_i_1__0_n_6\,
      Q => \x2_p_reg_n_0_[29]\
    );
\x2_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[3]_i_1__1_n_5\,
      Q => \x2_p_reg_n_0_[2]\
    );
\x2_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[31]_i_1__0_n_5\,
      Q => \x2_p_reg_n_0_[30]\
    );
\x2_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[31]_i_1__0_n_4\,
      Q => B0
    );
\x2_p_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[27]_i_1__0_n_0\,
      CO(3) => \NLW_x2_p_reg[31]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \x2_p_reg[31]_i_1__0_n_1\,
      CO(1) => \x2_p_reg[31]_i_1__0_n_2\,
      CO(0) => \x2_p_reg[31]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => x1_p(29),
      DI(0) => '0',
      O(3) => \x2_p_reg[31]_i_1__0_n_4\,
      O(2) => \x2_p_reg[31]_i_1__0_n_5\,
      O(1) => \x2_p_reg[31]_i_1__0_n_6\,
      O(0) => \x2_p_reg[31]_i_1__0_n_7\,
      S(3) => \x2_p[31]_i_2__0_n_0\,
      S(2) => \x2_p[31]_i_3__0_n_0\,
      S(1) => \x2_p[31]_i_4__0_n_0\,
      S(0) => \x2_p[31]_i_5__0_n_0\
    );
\x2_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[3]_i_1__1_n_4\,
      Q => \x2_p_reg_n_0_[3]\
    );
\x2_p_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x2_p_reg[3]_i_1__1_n_0\,
      CO(2) => \x2_p_reg[3]_i_1__1_n_1\,
      CO(1) => \x2_p_reg[3]_i_1__1_n_2\,
      CO(0) => \x2_p_reg[3]_i_1__1_n_3\,
      CYINIT => \x2_p[3]_i_2__1_n_0\,
      DI(3 downto 2) => B"00",
      DI(1) => x1_p(29),
      DI(0) => x1_p(29),
      O(3) => \x2_p_reg[3]_i_1__1_n_4\,
      O(2) => \x2_p_reg[3]_i_1__1_n_5\,
      O(1) => \x2_p_reg[3]_i_1__1_n_6\,
      O(0) => \x2_p_reg[3]_i_1__1_n_7\,
      S(3) => \x2_p[3]_i_3__1_n_0\,
      S(2) => \x2_p[3]_i_4__1_n_0\,
      S(1) => \x2_p[3]_i_5__1_n_0\,
      S(0) => \x2_p[3]_i_6__1_n_0\
    );
\x2_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[7]_i_1__1_n_7\,
      Q => \x2_p_reg_n_0_[4]\
    );
\x2_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[7]_i_1__1_n_6\,
      Q => \x2_p_reg_n_0_[5]\
    );
\x2_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[7]_i_1__1_n_5\,
      Q => \x2_p_reg_n_0_[6]\
    );
\x2_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[7]_i_1__1_n_4\,
      Q => \x2_p_reg_n_0_[7]\
    );
\x2_p_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[3]_i_1__1_n_0\,
      CO(3) => \x2_p_reg[7]_i_1__1_n_0\,
      CO(2) => \x2_p_reg[7]_i_1__1_n_1\,
      CO(1) => \x2_p_reg[7]_i_1__1_n_2\,
      CO(0) => \x2_p_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => x1_p(29),
      DI(2 downto 0) => B"000",
      O(3) => \x2_p_reg[7]_i_1__1_n_4\,
      O(2) => \x2_p_reg[7]_i_1__1_n_5\,
      O(1) => \x2_p_reg[7]_i_1__1_n_6\,
      O(0) => \x2_p_reg[7]_i_1__1_n_7\,
      S(3) => \x2_p[7]_i_2__0_n_0\,
      S(2) => \x2_p[7]_i_3__1_n_0\,
      S(1) => \x2_p[7]_i_4__1_n_0\,
      S(0) => \x2_p[7]_i_5__1_n_0\
    );
\x2_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[11]_i_1__1_n_7\,
      Q => \x2_p_reg_n_0_[8]\
    );
\x2_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[11]_i_1__1_n_6\,
      Q => \x2_p_reg_n_0_[9]\
    );
\x3_p[11]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[11]\,
      I1 => y2_p(13),
      I2 => z2_p(31),
      O => \x3_p[11]_i_2__1_n_0\
    );
\x3_p[11]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[10]\,
      I1 => y2_p(12),
      I2 => z2_p(31),
      O => \x3_p[11]_i_3__1_n_0\
    );
\x3_p[11]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[9]\,
      I1 => y2_p(11),
      I2 => z2_p(31),
      O => \x3_p[11]_i_4__1_n_0\
    );
\x3_p[11]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[8]\,
      I1 => y2_p(10),
      I2 => z2_p(31),
      O => \x3_p[11]_i_5__1_n_0\
    );
\x3_p[15]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[15]\,
      I1 => y2_p(17),
      I2 => z2_p(31),
      O => \x3_p[15]_i_2__1_n_0\
    );
\x3_p[15]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[14]\,
      I1 => y2_p(16),
      I2 => z2_p(31),
      O => \x3_p[15]_i_3__1_n_0\
    );
\x3_p[15]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[13]\,
      I1 => y2_p(15),
      I2 => z2_p(31),
      O => \x3_p[15]_i_4__1_n_0\
    );
\x3_p[15]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[12]\,
      I1 => y2_p(14),
      I2 => z2_p(31),
      O => \x3_p[15]_i_5__1_n_0\
    );
\x3_p[19]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[19]\,
      I1 => y2_p(21),
      I2 => z2_p(31),
      O => \x3_p[19]_i_2__1_n_0\
    );
\x3_p[19]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[18]\,
      I1 => y2_p(20),
      I2 => z2_p(31),
      O => \x3_p[19]_i_3__1_n_0\
    );
\x3_p[19]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[17]\,
      I1 => y2_p(19),
      I2 => z2_p(31),
      O => \x3_p[19]_i_4__1_n_0\
    );
\x3_p[19]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[16]\,
      I1 => y2_p(18),
      I2 => z2_p(31),
      O => \x3_p[19]_i_5__1_n_0\
    );
\x3_p[23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[23]\,
      I1 => y2_p(25),
      I2 => z2_p(31),
      O => \x3_p[23]_i_2__0_n_0\
    );
\x3_p[23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[22]\,
      I1 => y2_p(24),
      I2 => z2_p(31),
      O => \x3_p[23]_i_3__0_n_0\
    );
\x3_p[23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[21]\,
      I1 => y2_p(23),
      I2 => z2_p(31),
      O => \x3_p[23]_i_4__0_n_0\
    );
\x3_p[23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[20]\,
      I1 => y2_p(22),
      I2 => z2_p(31),
      O => \x3_p[23]_i_5__0_n_0\
    );
\x3_p[27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[27]\,
      I1 => y2_p(29),
      I2 => z2_p(31),
      O => \x3_p[27]_i_2__0_n_0\
    );
\x3_p[27]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[26]\,
      I1 => y2_p(28),
      I2 => z2_p(31),
      O => \x3_p[27]_i_3__0_n_0\
    );
\x3_p[27]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[25]\,
      I1 => y2_p(27),
      I2 => z2_p(31),
      O => \x3_p[27]_i_4__0_n_0\
    );
\x3_p[27]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[24]\,
      I1 => y2_p(26),
      I2 => z2_p(31),
      O => \x3_p[27]_i_5__0_n_0\
    );
\x3_p[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => B0,
      I1 => y2_p(31),
      I2 => z2_p(31),
      O => \x3_p[31]_i_2__0_n_0\
    );
\x3_p[31]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[30]\,
      I1 => y2_p(31),
      I2 => z2_p(31),
      O => \x3_p[31]_i_3__0_n_0\
    );
\x3_p[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[29]\,
      I1 => y2_p(31),
      I2 => z2_p(31),
      O => \x3_p[31]_i_4__0_n_0\
    );
\x3_p[31]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[28]\,
      I1 => y2_p(30),
      I2 => z2_p(31),
      O => \x3_p[31]_i_5__0_n_0\
    );
\x3_p[3]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \x3_p[3]_i_2__1_n_0\
    );
\x3_p[3]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[3]\,
      I1 => y2_p(5),
      I2 => z2_p(31),
      O => \x3_p[3]_i_3__1_n_0\
    );
\x3_p[3]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[2]\,
      I1 => y2_p(4),
      I2 => z2_p(31),
      O => \x3_p[3]_i_4__1_n_0\
    );
\x3_p[3]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[1]\,
      I1 => y2_p(3),
      I2 => z2_p(31),
      O => \x3_p[3]_i_5__1_n_0\
    );
\x3_p[3]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[0]\,
      I1 => y2_p(2),
      I2 => z2_p(31),
      O => \x3_p[3]_i_6__1_n_0\
    );
\x3_p[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[7]\,
      I1 => y2_p(9),
      I2 => z2_p(31),
      O => \x3_p[7]_i_2__1_n_0\
    );
\x3_p[7]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[6]\,
      I1 => y2_p(8),
      I2 => z2_p(31),
      O => \x3_p[7]_i_3__1_n_0\
    );
\x3_p[7]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[5]\,
      I1 => y2_p(7),
      I2 => z2_p(31),
      O => \x3_p[7]_i_4__1_n_0\
    );
\x3_p[7]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[4]\,
      I1 => y2_p(6),
      I2 => z2_p(31),
      O => \x3_p[7]_i_5__1_n_0\
    );
\x3_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[3]_i_1__1_n_7\,
      Q => x3_p(0)
    );
\x3_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[11]_i_1__1_n_5\,
      Q => x3_p(10)
    );
\x3_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[11]_i_1__1_n_4\,
      Q => x3_p(11)
    );
\x3_p_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[7]_i_1__1_n_0\,
      CO(3) => \x3_p_reg[11]_i_1__1_n_0\,
      CO(2) => \x3_p_reg[11]_i_1__1_n_1\,
      CO(1) => \x3_p_reg[11]_i_1__1_n_2\,
      CO(0) => \x3_p_reg[11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[11]\,
      DI(2) => \x2_p_reg_n_0_[10]\,
      DI(1) => \x2_p_reg_n_0_[9]\,
      DI(0) => \x2_p_reg_n_0_[8]\,
      O(3) => \x3_p_reg[11]_i_1__1_n_4\,
      O(2) => \x3_p_reg[11]_i_1__1_n_5\,
      O(1) => \x3_p_reg[11]_i_1__1_n_6\,
      O(0) => \x3_p_reg[11]_i_1__1_n_7\,
      S(3) => \x3_p[11]_i_2__1_n_0\,
      S(2) => \x3_p[11]_i_3__1_n_0\,
      S(1) => \x3_p[11]_i_4__1_n_0\,
      S(0) => \x3_p[11]_i_5__1_n_0\
    );
\x3_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[15]_i_1__1_n_7\,
      Q => x3_p(12)
    );
\x3_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[15]_i_1__1_n_6\,
      Q => x3_p(13)
    );
\x3_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[15]_i_1__1_n_5\,
      Q => x3_p(14)
    );
\x3_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[15]_i_1__1_n_4\,
      Q => x3_p(15)
    );
\x3_p_reg[15]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[11]_i_1__1_n_0\,
      CO(3) => \x3_p_reg[15]_i_1__1_n_0\,
      CO(2) => \x3_p_reg[15]_i_1__1_n_1\,
      CO(1) => \x3_p_reg[15]_i_1__1_n_2\,
      CO(0) => \x3_p_reg[15]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[15]\,
      DI(2) => \x2_p_reg_n_0_[14]\,
      DI(1) => \x2_p_reg_n_0_[13]\,
      DI(0) => \x2_p_reg_n_0_[12]\,
      O(3) => \x3_p_reg[15]_i_1__1_n_4\,
      O(2) => \x3_p_reg[15]_i_1__1_n_5\,
      O(1) => \x3_p_reg[15]_i_1__1_n_6\,
      O(0) => \x3_p_reg[15]_i_1__1_n_7\,
      S(3) => \x3_p[15]_i_2__1_n_0\,
      S(2) => \x3_p[15]_i_3__1_n_0\,
      S(1) => \x3_p[15]_i_4__1_n_0\,
      S(0) => \x3_p[15]_i_5__1_n_0\
    );
\x3_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[19]_i_1__1_n_7\,
      Q => x3_p(16)
    );
\x3_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[19]_i_1__1_n_6\,
      Q => x3_p(17)
    );
\x3_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[19]_i_1__1_n_5\,
      Q => x3_p(18)
    );
\x3_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[19]_i_1__1_n_4\,
      Q => x3_p(19)
    );
\x3_p_reg[19]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[15]_i_1__1_n_0\,
      CO(3) => \x3_p_reg[19]_i_1__1_n_0\,
      CO(2) => \x3_p_reg[19]_i_1__1_n_1\,
      CO(1) => \x3_p_reg[19]_i_1__1_n_2\,
      CO(0) => \x3_p_reg[19]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[19]\,
      DI(2) => \x2_p_reg_n_0_[18]\,
      DI(1) => \x2_p_reg_n_0_[17]\,
      DI(0) => \x2_p_reg_n_0_[16]\,
      O(3) => \x3_p_reg[19]_i_1__1_n_4\,
      O(2) => \x3_p_reg[19]_i_1__1_n_5\,
      O(1) => \x3_p_reg[19]_i_1__1_n_6\,
      O(0) => \x3_p_reg[19]_i_1__1_n_7\,
      S(3) => \x3_p[19]_i_2__1_n_0\,
      S(2) => \x3_p[19]_i_3__1_n_0\,
      S(1) => \x3_p[19]_i_4__1_n_0\,
      S(0) => \x3_p[19]_i_5__1_n_0\
    );
\x3_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[3]_i_1__1_n_6\,
      Q => x3_p(1)
    );
\x3_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[23]_i_1__0_n_7\,
      Q => x3_p(20)
    );
\x3_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[23]_i_1__0_n_6\,
      Q => x3_p(21)
    );
\x3_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[23]_i_1__0_n_5\,
      Q => x3_p(22)
    );
\x3_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[23]_i_1__0_n_4\,
      Q => x3_p(23)
    );
\x3_p_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[19]_i_1__1_n_0\,
      CO(3) => \x3_p_reg[23]_i_1__0_n_0\,
      CO(2) => \x3_p_reg[23]_i_1__0_n_1\,
      CO(1) => \x3_p_reg[23]_i_1__0_n_2\,
      CO(0) => \x3_p_reg[23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[23]\,
      DI(2) => \x2_p_reg_n_0_[22]\,
      DI(1) => \x2_p_reg_n_0_[21]\,
      DI(0) => \x2_p_reg_n_0_[20]\,
      O(3) => \x3_p_reg[23]_i_1__0_n_4\,
      O(2) => \x3_p_reg[23]_i_1__0_n_5\,
      O(1) => \x3_p_reg[23]_i_1__0_n_6\,
      O(0) => \x3_p_reg[23]_i_1__0_n_7\,
      S(3) => \x3_p[23]_i_2__0_n_0\,
      S(2) => \x3_p[23]_i_3__0_n_0\,
      S(1) => \x3_p[23]_i_4__0_n_0\,
      S(0) => \x3_p[23]_i_5__0_n_0\
    );
\x3_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[27]_i_1__0_n_7\,
      Q => x3_p(24)
    );
\x3_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[27]_i_1__0_n_6\,
      Q => x3_p(25)
    );
\x3_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[27]_i_1__0_n_5\,
      Q => x3_p(26)
    );
\x3_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[27]_i_1__0_n_4\,
      Q => x3_p(27)
    );
\x3_p_reg[27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[23]_i_1__0_n_0\,
      CO(3) => \x3_p_reg[27]_i_1__0_n_0\,
      CO(2) => \x3_p_reg[27]_i_1__0_n_1\,
      CO(1) => \x3_p_reg[27]_i_1__0_n_2\,
      CO(0) => \x3_p_reg[27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[27]\,
      DI(2) => \x2_p_reg_n_0_[26]\,
      DI(1) => \x2_p_reg_n_0_[25]\,
      DI(0) => \x2_p_reg_n_0_[24]\,
      O(3) => \x3_p_reg[27]_i_1__0_n_4\,
      O(2) => \x3_p_reg[27]_i_1__0_n_5\,
      O(1) => \x3_p_reg[27]_i_1__0_n_6\,
      O(0) => \x3_p_reg[27]_i_1__0_n_7\,
      S(3) => \x3_p[27]_i_2__0_n_0\,
      S(2) => \x3_p[27]_i_3__0_n_0\,
      S(1) => \x3_p[27]_i_4__0_n_0\,
      S(0) => \x3_p[27]_i_5__0_n_0\
    );
\x3_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[31]_i_1__0_n_7\,
      Q => x3_p(28)
    );
\x3_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[31]_i_1__0_n_6\,
      Q => x3_p(29)
    );
\x3_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[3]_i_1__1_n_5\,
      Q => x3_p(2)
    );
\x3_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[31]_i_1__0_n_5\,
      Q => x3_p(30)
    );
\x3_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[31]_i_1__0_n_4\,
      Q => x3_p(31)
    );
\x3_p_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[27]_i_1__0_n_0\,
      CO(3) => \NLW_x3_p_reg[31]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \x3_p_reg[31]_i_1__0_n_1\,
      CO(1) => \x3_p_reg[31]_i_1__0_n_2\,
      CO(0) => \x3_p_reg[31]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \x2_p_reg_n_0_[30]\,
      DI(1) => \x2_p_reg_n_0_[29]\,
      DI(0) => \x2_p_reg_n_0_[28]\,
      O(3) => \x3_p_reg[31]_i_1__0_n_4\,
      O(2) => \x3_p_reg[31]_i_1__0_n_5\,
      O(1) => \x3_p_reg[31]_i_1__0_n_6\,
      O(0) => \x3_p_reg[31]_i_1__0_n_7\,
      S(3) => \x3_p[31]_i_2__0_n_0\,
      S(2) => \x3_p[31]_i_3__0_n_0\,
      S(1) => \x3_p[31]_i_4__0_n_0\,
      S(0) => \x3_p[31]_i_5__0_n_0\
    );
\x3_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[3]_i_1__1_n_4\,
      Q => x3_p(3)
    );
\x3_p_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x3_p_reg[3]_i_1__1_n_0\,
      CO(2) => \x3_p_reg[3]_i_1__1_n_1\,
      CO(1) => \x3_p_reg[3]_i_1__1_n_2\,
      CO(0) => \x3_p_reg[3]_i_1__1_n_3\,
      CYINIT => \x3_p[3]_i_2__1_n_0\,
      DI(3) => \x2_p_reg_n_0_[3]\,
      DI(2) => \x2_p_reg_n_0_[2]\,
      DI(1) => \x2_p_reg_n_0_[1]\,
      DI(0) => \x2_p_reg_n_0_[0]\,
      O(3) => \x3_p_reg[3]_i_1__1_n_4\,
      O(2) => \x3_p_reg[3]_i_1__1_n_5\,
      O(1) => \x3_p_reg[3]_i_1__1_n_6\,
      O(0) => \x3_p_reg[3]_i_1__1_n_7\,
      S(3) => \x3_p[3]_i_3__1_n_0\,
      S(2) => \x3_p[3]_i_4__1_n_0\,
      S(1) => \x3_p[3]_i_5__1_n_0\,
      S(0) => \x3_p[3]_i_6__1_n_0\
    );
\x3_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[7]_i_1__1_n_7\,
      Q => x3_p(4)
    );
\x3_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[7]_i_1__1_n_6\,
      Q => x3_p(5)
    );
\x3_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[7]_i_1__1_n_5\,
      Q => x3_p(6)
    );
\x3_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[7]_i_1__1_n_4\,
      Q => x3_p(7)
    );
\x3_p_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[3]_i_1__1_n_0\,
      CO(3) => \x3_p_reg[7]_i_1__1_n_0\,
      CO(2) => \x3_p_reg[7]_i_1__1_n_1\,
      CO(1) => \x3_p_reg[7]_i_1__1_n_2\,
      CO(0) => \x3_p_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[7]\,
      DI(2) => \x2_p_reg_n_0_[6]\,
      DI(1) => \x2_p_reg_n_0_[5]\,
      DI(0) => \x2_p_reg_n_0_[4]\,
      O(3) => \x3_p_reg[7]_i_1__1_n_4\,
      O(2) => \x3_p_reg[7]_i_1__1_n_5\,
      O(1) => \x3_p_reg[7]_i_1__1_n_6\,
      O(0) => \x3_p_reg[7]_i_1__1_n_7\,
      S(3) => \x3_p[7]_i_2__1_n_0\,
      S(2) => \x3_p[7]_i_3__1_n_0\,
      S(1) => \x3_p[7]_i_4__1_n_0\,
      S(0) => \x3_p[7]_i_5__1_n_0\
    );
\x3_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[11]_i_1__1_n_7\,
      Q => x3_p(8)
    );
\x3_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[11]_i_1__1_n_6\,
      Q => x3_p(9)
    );
\x4_p[11]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(11),
      I1 => y3_p(14),
      I2 => z3_p(31),
      O => \x4_p[11]_i_2__1_n_0\
    );
\x4_p[11]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(10),
      I1 => y3_p(13),
      I2 => z3_p(31),
      O => \x4_p[11]_i_3__1_n_0\
    );
\x4_p[11]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(9),
      I1 => y3_p(12),
      I2 => z3_p(31),
      O => \x4_p[11]_i_4__1_n_0\
    );
\x4_p[11]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(8),
      I1 => y3_p(11),
      I2 => z3_p(31),
      O => \x4_p[11]_i_5__1_n_0\
    );
\x4_p[15]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(15),
      I1 => y3_p(18),
      I2 => z3_p(31),
      O => \x4_p[15]_i_2__1_n_0\
    );
\x4_p[15]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(14),
      I1 => y3_p(17),
      I2 => z3_p(31),
      O => \x4_p[15]_i_3__1_n_0\
    );
\x4_p[15]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(13),
      I1 => y3_p(16),
      I2 => z3_p(31),
      O => \x4_p[15]_i_4__1_n_0\
    );
\x4_p[15]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(12),
      I1 => y3_p(15),
      I2 => z3_p(31),
      O => \x4_p[15]_i_5__1_n_0\
    );
\x4_p[19]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(19),
      I1 => y3_p(22),
      I2 => z3_p(31),
      O => \x4_p[19]_i_2__1_n_0\
    );
\x4_p[19]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(18),
      I1 => y3_p(21),
      I2 => z3_p(31),
      O => \x4_p[19]_i_3__1_n_0\
    );
\x4_p[19]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(17),
      I1 => y3_p(20),
      I2 => z3_p(31),
      O => \x4_p[19]_i_4__1_n_0\
    );
\x4_p[19]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(16),
      I1 => y3_p(19),
      I2 => z3_p(31),
      O => \x4_p[19]_i_5__1_n_0\
    );
\x4_p[23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(23),
      I1 => y3_p(26),
      I2 => z3_p(31),
      O => \x4_p[23]_i_2__0_n_0\
    );
\x4_p[23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(22),
      I1 => y3_p(25),
      I2 => z3_p(31),
      O => \x4_p[23]_i_3__0_n_0\
    );
\x4_p[23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(21),
      I1 => y3_p(24),
      I2 => z3_p(31),
      O => \x4_p[23]_i_4__0_n_0\
    );
\x4_p[23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(20),
      I1 => y3_p(23),
      I2 => z3_p(31),
      O => \x4_p[23]_i_5__0_n_0\
    );
\x4_p[27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(27),
      I1 => y3_p(30),
      I2 => z3_p(31),
      O => \x4_p[27]_i_2__0_n_0\
    );
\x4_p[27]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(26),
      I1 => y3_p(29),
      I2 => z3_p(31),
      O => \x4_p[27]_i_3__0_n_0\
    );
\x4_p[27]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(25),
      I1 => y3_p(28),
      I2 => z3_p(31),
      O => \x4_p[27]_i_4__0_n_0\
    );
\x4_p[27]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(24),
      I1 => y3_p(27),
      I2 => z3_p(31),
      O => \x4_p[27]_i_5__0_n_0\
    );
\x4_p[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(31),
      I1 => y3_p(31),
      I2 => z3_p(31),
      O => \x4_p[31]_i_2__0_n_0\
    );
\x4_p[31]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(30),
      I1 => y3_p(31),
      I2 => z3_p(31),
      O => \x4_p[31]_i_3__0_n_0\
    );
\x4_p[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(29),
      I1 => y3_p(31),
      I2 => z3_p(31),
      O => \x4_p[31]_i_4__0_n_0\
    );
\x4_p[31]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(28),
      I1 => y3_p(31),
      I2 => z3_p(31),
      O => \x4_p[31]_i_5__0_n_0\
    );
\x4_p[7]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(1),
      I1 => y3_p(4),
      I2 => z3_p(31),
      O => \x4_p[7]_i_10__1_n_0\
    );
\x4_p[7]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(0),
      I1 => y3_p(3),
      I2 => z3_p(31),
      O => \x4_p[7]_i_11__1_n_0\
    );
\x4_p[7]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(7),
      I1 => y3_p(10),
      I2 => z3_p(31),
      O => \x4_p[7]_i_3__1_n_0\
    );
\x4_p[7]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(6),
      I1 => y3_p(9),
      I2 => z3_p(31),
      O => \x4_p[7]_i_4__1_n_0\
    );
\x4_p[7]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(5),
      I1 => y3_p(8),
      I2 => z3_p(31),
      O => \x4_p[7]_i_5__1_n_0\
    );
\x4_p[7]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(4),
      I1 => y3_p(7),
      I2 => z3_p(31),
      O => \x4_p[7]_i_6__1_n_0\
    );
\x4_p[7]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \x4_p[7]_i_7__1_n_0\
    );
\x4_p[7]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(3),
      I1 => y3_p(6),
      I2 => z3_p(31),
      O => \x4_p[7]_i_8__1_n_0\
    );
\x4_p[7]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(2),
      I1 => y3_p(5),
      I2 => z3_p(31),
      O => \x4_p[7]_i_9__1_n_0\
    );
\x4_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[11]_i_1__1_n_5\,
      Q => x4_p(10)
    );
\x4_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[11]_i_1__1_n_4\,
      Q => x4_p(11)
    );
\x4_p_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[7]_i_1__1_n_0\,
      CO(3) => \x4_p_reg[11]_i_1__1_n_0\,
      CO(2) => \x4_p_reg[11]_i_1__1_n_1\,
      CO(1) => \x4_p_reg[11]_i_1__1_n_2\,
      CO(0) => \x4_p_reg[11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(11 downto 8),
      O(3) => \x4_p_reg[11]_i_1__1_n_4\,
      O(2) => \x4_p_reg[11]_i_1__1_n_5\,
      O(1) => \x4_p_reg[11]_i_1__1_n_6\,
      O(0) => \x4_p_reg[11]_i_1__1_n_7\,
      S(3) => \x4_p[11]_i_2__1_n_0\,
      S(2) => \x4_p[11]_i_3__1_n_0\,
      S(1) => \x4_p[11]_i_4__1_n_0\,
      S(0) => \x4_p[11]_i_5__1_n_0\
    );
\x4_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[15]_i_1__1_n_7\,
      Q => x4_p(12)
    );
\x4_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[15]_i_1__1_n_6\,
      Q => x4_p(13)
    );
\x4_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[15]_i_1__1_n_5\,
      Q => x4_p(14)
    );
\x4_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[15]_i_1__1_n_4\,
      Q => x4_p(15)
    );
\x4_p_reg[15]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[11]_i_1__1_n_0\,
      CO(3) => \x4_p_reg[15]_i_1__1_n_0\,
      CO(2) => \x4_p_reg[15]_i_1__1_n_1\,
      CO(1) => \x4_p_reg[15]_i_1__1_n_2\,
      CO(0) => \x4_p_reg[15]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(15 downto 12),
      O(3) => \x4_p_reg[15]_i_1__1_n_4\,
      O(2) => \x4_p_reg[15]_i_1__1_n_5\,
      O(1) => \x4_p_reg[15]_i_1__1_n_6\,
      O(0) => \x4_p_reg[15]_i_1__1_n_7\,
      S(3) => \x4_p[15]_i_2__1_n_0\,
      S(2) => \x4_p[15]_i_3__1_n_0\,
      S(1) => \x4_p[15]_i_4__1_n_0\,
      S(0) => \x4_p[15]_i_5__1_n_0\
    );
\x4_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[19]_i_1__1_n_7\,
      Q => x4_p(16)
    );
\x4_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[19]_i_1__1_n_6\,
      Q => x4_p(17)
    );
\x4_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[19]_i_1__1_n_5\,
      Q => x4_p(18)
    );
\x4_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[19]_i_1__1_n_4\,
      Q => x4_p(19)
    );
\x4_p_reg[19]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[15]_i_1__1_n_0\,
      CO(3) => \x4_p_reg[19]_i_1__1_n_0\,
      CO(2) => \x4_p_reg[19]_i_1__1_n_1\,
      CO(1) => \x4_p_reg[19]_i_1__1_n_2\,
      CO(0) => \x4_p_reg[19]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(19 downto 16),
      O(3) => \x4_p_reg[19]_i_1__1_n_4\,
      O(2) => \x4_p_reg[19]_i_1__1_n_5\,
      O(1) => \x4_p_reg[19]_i_1__1_n_6\,
      O(0) => \x4_p_reg[19]_i_1__1_n_7\,
      S(3) => \x4_p[19]_i_2__1_n_0\,
      S(2) => \x4_p[19]_i_3__1_n_0\,
      S(1) => \x4_p[19]_i_4__1_n_0\,
      S(0) => \x4_p[19]_i_5__1_n_0\
    );
\x4_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[23]_i_1__0_n_7\,
      Q => x4_p(20)
    );
\x4_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[23]_i_1__0_n_6\,
      Q => x4_p(21)
    );
\x4_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[23]_i_1__0_n_5\,
      Q => x4_p(22)
    );
\x4_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[23]_i_1__0_n_4\,
      Q => x4_p(23)
    );
\x4_p_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[19]_i_1__1_n_0\,
      CO(3) => \x4_p_reg[23]_i_1__0_n_0\,
      CO(2) => \x4_p_reg[23]_i_1__0_n_1\,
      CO(1) => \x4_p_reg[23]_i_1__0_n_2\,
      CO(0) => \x4_p_reg[23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(23 downto 20),
      O(3) => \x4_p_reg[23]_i_1__0_n_4\,
      O(2) => \x4_p_reg[23]_i_1__0_n_5\,
      O(1) => \x4_p_reg[23]_i_1__0_n_6\,
      O(0) => \x4_p_reg[23]_i_1__0_n_7\,
      S(3) => \x4_p[23]_i_2__0_n_0\,
      S(2) => \x4_p[23]_i_3__0_n_0\,
      S(1) => \x4_p[23]_i_4__0_n_0\,
      S(0) => \x4_p[23]_i_5__0_n_0\
    );
\x4_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[27]_i_1__0_n_7\,
      Q => x4_p(24)
    );
\x4_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[27]_i_1__0_n_6\,
      Q => x4_p(25)
    );
\x4_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[27]_i_1__0_n_5\,
      Q => x4_p(26)
    );
\x4_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[27]_i_1__0_n_4\,
      Q => x4_p(27)
    );
\x4_p_reg[27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[23]_i_1__0_n_0\,
      CO(3) => \x4_p_reg[27]_i_1__0_n_0\,
      CO(2) => \x4_p_reg[27]_i_1__0_n_1\,
      CO(1) => \x4_p_reg[27]_i_1__0_n_2\,
      CO(0) => \x4_p_reg[27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(27 downto 24),
      O(3) => \x4_p_reg[27]_i_1__0_n_4\,
      O(2) => \x4_p_reg[27]_i_1__0_n_5\,
      O(1) => \x4_p_reg[27]_i_1__0_n_6\,
      O(0) => \x4_p_reg[27]_i_1__0_n_7\,
      S(3) => \x4_p[27]_i_2__0_n_0\,
      S(2) => \x4_p[27]_i_3__0_n_0\,
      S(1) => \x4_p[27]_i_4__0_n_0\,
      S(0) => \x4_p[27]_i_5__0_n_0\
    );
\x4_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[31]_i_1__0_n_7\,
      Q => x4_p(28)
    );
\x4_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[31]_i_1__0_n_6\,
      Q => x4_p(29)
    );
\x4_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[31]_i_1__0_n_5\,
      Q => x4_p(30)
    );
\x4_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[31]_i_1__0_n_4\,
      Q => x4_p(31)
    );
\x4_p_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[27]_i_1__0_n_0\,
      CO(3) => \NLW_x4_p_reg[31]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \x4_p_reg[31]_i_1__0_n_1\,
      CO(1) => \x4_p_reg[31]_i_1__0_n_2\,
      CO(0) => \x4_p_reg[31]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => x3_p(30 downto 28),
      O(3) => \x4_p_reg[31]_i_1__0_n_4\,
      O(2) => \x4_p_reg[31]_i_1__0_n_5\,
      O(1) => \x4_p_reg[31]_i_1__0_n_6\,
      O(0) => \x4_p_reg[31]_i_1__0_n_7\,
      S(3) => \x4_p[31]_i_2__0_n_0\,
      S(2) => \x4_p[31]_i_3__0_n_0\,
      S(1) => \x4_p[31]_i_4__0_n_0\,
      S(0) => \x4_p[31]_i_5__0_n_0\
    );
\x4_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[7]_i_1__1_n_7\,
      Q => x4_p(4)
    );
\x4_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[7]_i_1__1_n_6\,
      Q => x4_p(5)
    );
\x4_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[7]_i_1__1_n_5\,
      Q => x4_p(6)
    );
\x4_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[7]_i_1__1_n_4\,
      Q => x4_p(7)
    );
\x4_p_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[7]_i_2__1_n_0\,
      CO(3) => \x4_p_reg[7]_i_1__1_n_0\,
      CO(2) => \x4_p_reg[7]_i_1__1_n_1\,
      CO(1) => \x4_p_reg[7]_i_1__1_n_2\,
      CO(0) => \x4_p_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(7 downto 4),
      O(3) => \x4_p_reg[7]_i_1__1_n_4\,
      O(2) => \x4_p_reg[7]_i_1__1_n_5\,
      O(1) => \x4_p_reg[7]_i_1__1_n_6\,
      O(0) => \x4_p_reg[7]_i_1__1_n_7\,
      S(3) => \x4_p[7]_i_3__1_n_0\,
      S(2) => \x4_p[7]_i_4__1_n_0\,
      S(1) => \x4_p[7]_i_5__1_n_0\,
      S(0) => \x4_p[7]_i_6__1_n_0\
    );
\x4_p_reg[7]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x4_p_reg[7]_i_2__1_n_0\,
      CO(2) => \x4_p_reg[7]_i_2__1_n_1\,
      CO(1) => \x4_p_reg[7]_i_2__1_n_2\,
      CO(0) => \x4_p_reg[7]_i_2__1_n_3\,
      CYINIT => \x4_p[7]_i_7__1_n_0\,
      DI(3 downto 0) => x3_p(3 downto 0),
      O(3 downto 0) => \NLW_x4_p_reg[7]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \x4_p[7]_i_8__1_n_0\,
      S(2) => \x4_p[7]_i_9__1_n_0\,
      S(1) => \x4_p[7]_i_10__1_n_0\,
      S(0) => \x4_p[7]_i_11__1_n_0\
    );
\x4_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[11]_i_1__1_n_7\,
      Q => x4_p(8)
    );
\x4_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[11]_i_1__1_n_6\,
      Q => x4_p(9)
    );
\y1_p[29]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(31),
      O => \y1_p[29]_i_1__0_n_0\
    );
\y1_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \y1_p[29]_i_1__0_n_0\,
      Q => y1_p(29)
    );
\y1_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0_p(31),
      Q => y1_p(31)
    );
\y2_p[10]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[10]_i_2__0_n_0\
    );
\y2_p[10]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[10]_i_3__0_n_0\
    );
\y2_p[10]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[10]_i_4__0_n_0\
    );
\y2_p[10]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[10]_i_5__0_n_0\
    );
\y2_p[14]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[14]_i_2__0_n_0\
    );
\y2_p[14]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[14]_i_3__0_n_0\
    );
\y2_p[14]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[14]_i_4__0_n_0\
    );
\y2_p[14]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[14]_i_5__0_n_0\
    );
\y2_p[18]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[18]_i_2__0_n_0\
    );
\y2_p[18]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[18]_i_3__0_n_0\
    );
\y2_p[18]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[18]_i_4__0_n_0\
    );
\y2_p[18]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[18]_i_5__0_n_0\
    );
\y2_p[22]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[22]_i_2__0_n_0\
    );
\y2_p[22]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[22]_i_3__0_n_0\
    );
\y2_p[22]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[22]_i_4__0_n_0\
    );
\y2_p[22]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[22]_i_5__0_n_0\
    );
\y2_p[26]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[26]_i_2__0_n_0\
    );
\y2_p[26]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[26]_i_3__0_n_0\
    );
\y2_p[26]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[26]_i_4__0_n_0\
    );
\y2_p[26]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[26]_i_5__0_n_0\
    );
\y2_p[2]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \y2_p[2]_i_2__0_n_0\
    );
\y2_p[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[2]_i_3__0_n_0\
    );
\y2_p[2]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[2]_i_4__0_n_0\
    );
\y2_p[2]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \y2_p[2]_i_5__0_n_0\
    );
\y2_p[30]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[30]_i_2__0_n_0\
    );
\y2_p[30]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[30]_i_3__0_n_0\
    );
\y2_p[30]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[30]_i_4__0_n_0\
    );
\y2_p[30]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[30]_i_5__0_n_0\
    );
\y2_p[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[31]_i_2__0_n_0\
    );
\y2_p[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[6]_i_2__0_n_0\
    );
\y2_p[6]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[6]_i_3__0_n_0\
    );
\y2_p[6]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[6]_i_4__0_n_0\
    );
\y2_p[6]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[6]_i_5__0_n_0\
    );
\y2_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(0),
      Q => y2_p(0)
    );
\y2_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(10),
      Q => y2_p(10)
    );
\y2_p_reg[10]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[6]_i_1__0_n_0\,
      CO(3) => \y2_p_reg[10]_i_1__0_n_0\,
      CO(2) => \y2_p_reg[10]_i_1__0_n_1\,
      CO(1) => \y2_p_reg[10]_i_1__0_n_2\,
      CO(0) => \y2_p_reg[10]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(29),
      DI(2) => y1_p(31),
      DI(1) => y1_p(29),
      DI(0) => y1_p(29),
      O(3 downto 0) => y2(10 downto 7),
      S(3) => \y2_p[10]_i_2__0_n_0\,
      S(2) => \y2_p[10]_i_3__0_n_0\,
      S(1) => \y2_p[10]_i_4__0_n_0\,
      S(0) => \y2_p[10]_i_5__0_n_0\
    );
\y2_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(11),
      Q => y2_p(11)
    );
\y2_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(12),
      Q => y2_p(12)
    );
\y2_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(13),
      Q => y2_p(13)
    );
\y2_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(14),
      Q => y2_p(14)
    );
\y2_p_reg[14]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[10]_i_1__0_n_0\,
      CO(3) => \y2_p_reg[14]_i_1__0_n_0\,
      CO(2) => \y2_p_reg[14]_i_1__0_n_1\,
      CO(1) => \y2_p_reg[14]_i_1__0_n_2\,
      CO(0) => \y2_p_reg[14]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(31),
      DI(2) => y1_p(29),
      DI(1) => y1_p(29),
      DI(0) => y1_p(31),
      O(3 downto 0) => y2(14 downto 11),
      S(3) => \y2_p[14]_i_2__0_n_0\,
      S(2) => \y2_p[14]_i_3__0_n_0\,
      S(1) => \y2_p[14]_i_4__0_n_0\,
      S(0) => \y2_p[14]_i_5__0_n_0\
    );
\y2_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(15),
      Q => y2_p(15)
    );
\y2_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(16),
      Q => y2_p(16)
    );
\y2_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(17),
      Q => y2_p(17)
    );
\y2_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(18),
      Q => y2_p(18)
    );
\y2_p_reg[18]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[14]_i_1__0_n_0\,
      CO(3) => \y2_p_reg[18]_i_1__0_n_0\,
      CO(2) => \y2_p_reg[18]_i_1__0_n_1\,
      CO(1) => \y2_p_reg[18]_i_1__0_n_2\,
      CO(0) => \y2_p_reg[18]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(31),
      DI(2) => y1_p(29),
      DI(1) => y1_p(29),
      DI(0) => y1_p(29),
      O(3 downto 0) => y2(18 downto 15),
      S(3) => \y2_p[18]_i_2__0_n_0\,
      S(2) => \y2_p[18]_i_3__0_n_0\,
      S(1) => \y2_p[18]_i_4__0_n_0\,
      S(0) => \y2_p[18]_i_5__0_n_0\
    );
\y2_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(19),
      Q => y2_p(19)
    );
\y2_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(1),
      Q => y2_p(1)
    );
\y2_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(20),
      Q => y2_p(20)
    );
\y2_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(21),
      Q => y2_p(21)
    );
\y2_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(22),
      Q => y2_p(22)
    );
\y2_p_reg[22]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[18]_i_1__0_n_0\,
      CO(3) => \y2_p_reg[22]_i_1__0_n_0\,
      CO(2) => \y2_p_reg[22]_i_1__0_n_1\,
      CO(1) => \y2_p_reg[22]_i_1__0_n_2\,
      CO(0) => \y2_p_reg[22]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(29),
      DI(2) => y1_p(29),
      DI(1) => y1_p(31),
      DI(0) => y1_p(31),
      O(3 downto 0) => y2(22 downto 19),
      S(3) => \y2_p[22]_i_2__0_n_0\,
      S(2) => \y2_p[22]_i_3__0_n_0\,
      S(1) => \y2_p[22]_i_4__0_n_0\,
      S(0) => \y2_p[22]_i_5__0_n_0\
    );
\y2_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(23),
      Q => y2_p(23)
    );
\y2_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(24),
      Q => y2_p(24)
    );
\y2_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(25),
      Q => y2_p(25)
    );
\y2_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(26),
      Q => y2_p(26)
    );
\y2_p_reg[26]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[22]_i_1__0_n_0\,
      CO(3) => \y2_p_reg[26]_i_1__0_n_0\,
      CO(2) => \y2_p_reg[26]_i_1__0_n_1\,
      CO(1) => \y2_p_reg[26]_i_1__0_n_2\,
      CO(0) => \y2_p_reg[26]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(29),
      DI(2) => y1_p(29),
      DI(1) => y1_p(31),
      DI(0) => y1_p(29),
      O(3 downto 0) => y2(26 downto 23),
      S(3) => \y2_p[26]_i_2__0_n_0\,
      S(2) => \y2_p[26]_i_3__0_n_0\,
      S(1) => \y2_p[26]_i_4__0_n_0\,
      S(0) => \y2_p[26]_i_5__0_n_0\
    );
\y2_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(27),
      Q => y2_p(27)
    );
\y2_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(28),
      Q => y2_p(28)
    );
\y2_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(29),
      Q => y2_p(29)
    );
\y2_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(2),
      Q => y2_p(2)
    );
\y2_p_reg[2]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y2_p_reg[2]_i_1__0_n_0\,
      CO(2) => \y2_p_reg[2]_i_1__0_n_1\,
      CO(1) => \y2_p_reg[2]_i_1__0_n_2\,
      CO(0) => \y2_p_reg[2]_i_1__0_n_3\,
      CYINIT => \y2_p[2]_i_2__0_n_0\,
      DI(3) => y1_p(31),
      DI(2) => y1_p(29),
      DI(1) => x1_p(29),
      DI(0) => '0',
      O(3 downto 1) => y2(2 downto 0),
      O(0) => \NLW_y2_p_reg[2]_i_1__0_O_UNCONNECTED\(0),
      S(3) => \y2_p[2]_i_3__0_n_0\,
      S(2) => \y2_p[2]_i_4__0_n_0\,
      S(1) => \y2_p[2]_i_5__0_n_0\,
      S(0) => '1'
    );
\y2_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(30),
      Q => y2_p(30)
    );
\y2_p_reg[30]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[26]_i_1__0_n_0\,
      CO(3) => \y2_p_reg[30]_i_1__0_n_0\,
      CO(2) => \y2_p_reg[30]_i_1__0_n_1\,
      CO(1) => \y2_p_reg[30]_i_1__0_n_2\,
      CO(0) => \y2_p_reg[30]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(31),
      DI(2) => y1_p(29),
      DI(1) => y1_p(31),
      DI(0) => y1_p(31),
      O(3 downto 0) => y2(30 downto 27),
      S(3) => \y2_p[30]_i_2__0_n_0\,
      S(2) => \y2_p[30]_i_3__0_n_0\,
      S(1) => \y2_p[30]_i_4__0_n_0\,
      S(0) => \y2_p[30]_i_5__0_n_0\
    );
\y2_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(31),
      Q => y2_p(31)
    );
\y2_p_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[30]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_y2_p_reg[31]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y2_p_reg[31]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => y2(31),
      S(3 downto 1) => B"000",
      S(0) => \y2_p[31]_i_2__0_n_0\
    );
\y2_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(3),
      Q => y2_p(3)
    );
\y2_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(4),
      Q => y2_p(4)
    );
\y2_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(5),
      Q => y2_p(5)
    );
\y2_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(6),
      Q => y2_p(6)
    );
\y2_p_reg[6]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[2]_i_1__0_n_0\,
      CO(3) => \y2_p_reg[6]_i_1__0_n_0\,
      CO(2) => \y2_p_reg[6]_i_1__0_n_1\,
      CO(1) => \y2_p_reg[6]_i_1__0_n_2\,
      CO(0) => \y2_p_reg[6]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(31),
      DI(2) => y1_p(31),
      DI(1) => y1_p(31),
      DI(0) => y1_p(31),
      O(3 downto 0) => y2(6 downto 3),
      S(3) => \y2_p[6]_i_2__0_n_0\,
      S(2) => \y2_p[6]_i_3__0_n_0\,
      S(1) => \y2_p[6]_i_4__0_n_0\,
      S(0) => \y2_p[6]_i_5__0_n_0\
    );
\y2_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(7),
      Q => y2_p(7)
    );
\y2_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(8),
      Q => y2_p(8)
    );
\y2_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(9),
      Q => y2_p(9)
    );
\y3_p[10]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(10),
      I1 => \x2_p_reg_n_0_[12]\,
      I2 => z2_p(31),
      O => \y3_p[10]_i_2__0_n_0\
    );
\y3_p[10]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(9),
      I1 => \x2_p_reg_n_0_[11]\,
      I2 => z2_p(31),
      O => \y3_p[10]_i_3__0_n_0\
    );
\y3_p[10]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(8),
      I1 => \x2_p_reg_n_0_[10]\,
      I2 => z2_p(31),
      O => \y3_p[10]_i_4__0_n_0\
    );
\y3_p[10]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(7),
      I1 => \x2_p_reg_n_0_[9]\,
      I2 => z2_p(31),
      O => \y3_p[10]_i_5__0_n_0\
    );
\y3_p[14]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(14),
      I1 => \x2_p_reg_n_0_[16]\,
      I2 => z2_p(31),
      O => \y3_p[14]_i_2__0_n_0\
    );
\y3_p[14]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(13),
      I1 => \x2_p_reg_n_0_[15]\,
      I2 => z2_p(31),
      O => \y3_p[14]_i_3__0_n_0\
    );
\y3_p[14]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(12),
      I1 => \x2_p_reg_n_0_[14]\,
      I2 => z2_p(31),
      O => \y3_p[14]_i_4__0_n_0\
    );
\y3_p[14]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(11),
      I1 => \x2_p_reg_n_0_[13]\,
      I2 => z2_p(31),
      O => \y3_p[14]_i_5__0_n_0\
    );
\y3_p[18]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(18),
      I1 => \x2_p_reg_n_0_[20]\,
      I2 => z2_p(31),
      O => \y3_p[18]_i_2__0_n_0\
    );
\y3_p[18]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(17),
      I1 => \x2_p_reg_n_0_[19]\,
      I2 => z2_p(31),
      O => \y3_p[18]_i_3__0_n_0\
    );
\y3_p[18]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(16),
      I1 => \x2_p_reg_n_0_[18]\,
      I2 => z2_p(31),
      O => \y3_p[18]_i_4__0_n_0\
    );
\y3_p[18]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(15),
      I1 => \x2_p_reg_n_0_[17]\,
      I2 => z2_p(31),
      O => \y3_p[18]_i_5__0_n_0\
    );
\y3_p[22]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(22),
      I1 => \x2_p_reg_n_0_[24]\,
      I2 => z2_p(31),
      O => \y3_p[22]_i_2__0_n_0\
    );
\y3_p[22]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(21),
      I1 => \x2_p_reg_n_0_[23]\,
      I2 => z2_p(31),
      O => \y3_p[22]_i_3__0_n_0\
    );
\y3_p[22]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(20),
      I1 => \x2_p_reg_n_0_[22]\,
      I2 => z2_p(31),
      O => \y3_p[22]_i_4__0_n_0\
    );
\y3_p[22]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(19),
      I1 => \x2_p_reg_n_0_[21]\,
      I2 => z2_p(31),
      O => \y3_p[22]_i_5__0_n_0\
    );
\y3_p[26]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(26),
      I1 => \x2_p_reg_n_0_[28]\,
      I2 => z2_p(31),
      O => \y3_p[26]_i_2__0_n_0\
    );
\y3_p[26]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(25),
      I1 => \x2_p_reg_n_0_[27]\,
      I2 => z2_p(31),
      O => \y3_p[26]_i_3__0_n_0\
    );
\y3_p[26]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(24),
      I1 => \x2_p_reg_n_0_[26]\,
      I2 => z2_p(31),
      O => \y3_p[26]_i_4__0_n_0\
    );
\y3_p[26]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(23),
      I1 => \x2_p_reg_n_0_[25]\,
      I2 => z2_p(31),
      O => \y3_p[26]_i_5__0_n_0\
    );
\y3_p[2]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z2_p(31),
      O => \y3_p[2]_i_2__0_n_0\
    );
\y3_p[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(2),
      I1 => \x2_p_reg_n_0_[4]\,
      I2 => z2_p(31),
      O => \y3_p[2]_i_3__0_n_0\
    );
\y3_p[2]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(1),
      I1 => \x2_p_reg_n_0_[3]\,
      I2 => z2_p(31),
      O => \y3_p[2]_i_4__0_n_0\
    );
\y3_p[2]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(0),
      I1 => \x2_p_reg_n_0_[2]\,
      I2 => z2_p(31),
      O => \y3_p[2]_i_5__0_n_0\
    );
\y3_p[30]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(30),
      I1 => B0,
      I2 => z2_p(31),
      O => \y3_p[30]_i_2__0_n_0\
    );
\y3_p[30]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(29),
      I1 => B0,
      I2 => z2_p(31),
      O => \y3_p[30]_i_3__0_n_0\
    );
\y3_p[30]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(28),
      I1 => \x2_p_reg_n_0_[30]\,
      I2 => z2_p(31),
      O => \y3_p[30]_i_4__0_n_0\
    );
\y3_p[30]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(27),
      I1 => \x2_p_reg_n_0_[29]\,
      I2 => z2_p(31),
      O => \y3_p[30]_i_5__0_n_0\
    );
\y3_p[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(31),
      I1 => B0,
      I2 => z2_p(31),
      O => \y3_p[31]_i_2__0_n_0\
    );
\y3_p[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(6),
      I1 => \x2_p_reg_n_0_[8]\,
      I2 => z2_p(31),
      O => \y3_p[6]_i_2__0_n_0\
    );
\y3_p[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(5),
      I1 => \x2_p_reg_n_0_[7]\,
      I2 => z2_p(31),
      O => \y3_p[6]_i_3__0_n_0\
    );
\y3_p[6]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(4),
      I1 => \x2_p_reg_n_0_[6]\,
      I2 => z2_p(31),
      O => \y3_p[6]_i_4__0_n_0\
    );
\y3_p[6]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(3),
      I1 => \x2_p_reg_n_0_[5]\,
      I2 => z2_p(31),
      O => \y3_p[6]_i_5__0_n_0\
    );
\y3_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(0),
      Q => y3_p(0)
    );
\y3_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(10),
      Q => y3_p(10)
    );
\y3_p_reg[10]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[6]_i_1__0_n_0\,
      CO(3) => \y3_p_reg[10]_i_1__0_n_0\,
      CO(2) => \y3_p_reg[10]_i_1__0_n_1\,
      CO(1) => \y3_p_reg[10]_i_1__0_n_2\,
      CO(0) => \y3_p_reg[10]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(10 downto 7),
      O(3 downto 0) => y3(10 downto 7),
      S(3) => \y3_p[10]_i_2__0_n_0\,
      S(2) => \y3_p[10]_i_3__0_n_0\,
      S(1) => \y3_p[10]_i_4__0_n_0\,
      S(0) => \y3_p[10]_i_5__0_n_0\
    );
\y3_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(11),
      Q => y3_p(11)
    );
\y3_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(12),
      Q => y3_p(12)
    );
\y3_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(13),
      Q => y3_p(13)
    );
\y3_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(14),
      Q => y3_p(14)
    );
\y3_p_reg[14]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[10]_i_1__0_n_0\,
      CO(3) => \y3_p_reg[14]_i_1__0_n_0\,
      CO(2) => \y3_p_reg[14]_i_1__0_n_1\,
      CO(1) => \y3_p_reg[14]_i_1__0_n_2\,
      CO(0) => \y3_p_reg[14]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(14 downto 11),
      O(3 downto 0) => y3(14 downto 11),
      S(3) => \y3_p[14]_i_2__0_n_0\,
      S(2) => \y3_p[14]_i_3__0_n_0\,
      S(1) => \y3_p[14]_i_4__0_n_0\,
      S(0) => \y3_p[14]_i_5__0_n_0\
    );
\y3_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(15),
      Q => y3_p(15)
    );
\y3_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(16),
      Q => y3_p(16)
    );
\y3_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(17),
      Q => y3_p(17)
    );
\y3_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(18),
      Q => y3_p(18)
    );
\y3_p_reg[18]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[14]_i_1__0_n_0\,
      CO(3) => \y3_p_reg[18]_i_1__0_n_0\,
      CO(2) => \y3_p_reg[18]_i_1__0_n_1\,
      CO(1) => \y3_p_reg[18]_i_1__0_n_2\,
      CO(0) => \y3_p_reg[18]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(18 downto 15),
      O(3 downto 0) => y3(18 downto 15),
      S(3) => \y3_p[18]_i_2__0_n_0\,
      S(2) => \y3_p[18]_i_3__0_n_0\,
      S(1) => \y3_p[18]_i_4__0_n_0\,
      S(0) => \y3_p[18]_i_5__0_n_0\
    );
\y3_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(19),
      Q => y3_p(19)
    );
\y3_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(1),
      Q => y3_p(1)
    );
\y3_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(20),
      Q => y3_p(20)
    );
\y3_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(21),
      Q => y3_p(21)
    );
\y3_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(22),
      Q => y3_p(22)
    );
\y3_p_reg[22]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[18]_i_1__0_n_0\,
      CO(3) => \y3_p_reg[22]_i_1__0_n_0\,
      CO(2) => \y3_p_reg[22]_i_1__0_n_1\,
      CO(1) => \y3_p_reg[22]_i_1__0_n_2\,
      CO(0) => \y3_p_reg[22]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(22 downto 19),
      O(3 downto 0) => y3(22 downto 19),
      S(3) => \y3_p[22]_i_2__0_n_0\,
      S(2) => \y3_p[22]_i_3__0_n_0\,
      S(1) => \y3_p[22]_i_4__0_n_0\,
      S(0) => \y3_p[22]_i_5__0_n_0\
    );
\y3_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(23),
      Q => y3_p(23)
    );
\y3_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(24),
      Q => y3_p(24)
    );
\y3_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(25),
      Q => y3_p(25)
    );
\y3_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(26),
      Q => y3_p(26)
    );
\y3_p_reg[26]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[22]_i_1__0_n_0\,
      CO(3) => \y3_p_reg[26]_i_1__0_n_0\,
      CO(2) => \y3_p_reg[26]_i_1__0_n_1\,
      CO(1) => \y3_p_reg[26]_i_1__0_n_2\,
      CO(0) => \y3_p_reg[26]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(26 downto 23),
      O(3 downto 0) => y3(26 downto 23),
      S(3) => \y3_p[26]_i_2__0_n_0\,
      S(2) => \y3_p[26]_i_3__0_n_0\,
      S(1) => \y3_p[26]_i_4__0_n_0\,
      S(0) => \y3_p[26]_i_5__0_n_0\
    );
\y3_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(27),
      Q => y3_p(27)
    );
\y3_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(28),
      Q => y3_p(28)
    );
\y3_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(29),
      Q => y3_p(29)
    );
\y3_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(2),
      Q => y3_p(2)
    );
\y3_p_reg[2]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y3_p_reg[2]_i_1__0_n_0\,
      CO(2) => \y3_p_reg[2]_i_1__0_n_1\,
      CO(1) => \y3_p_reg[2]_i_1__0_n_2\,
      CO(0) => \y3_p_reg[2]_i_1__0_n_3\,
      CYINIT => \y3_p[2]_i_2__0_n_0\,
      DI(3 downto 1) => y2_p(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => y3(2 downto 0),
      O(0) => \NLW_y3_p_reg[2]_i_1__0_O_UNCONNECTED\(0),
      S(3) => \y3_p[2]_i_3__0_n_0\,
      S(2) => \y3_p[2]_i_4__0_n_0\,
      S(1) => \y3_p[2]_i_5__0_n_0\,
      S(0) => '1'
    );
\y3_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(30),
      Q => y3_p(30)
    );
\y3_p_reg[30]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[26]_i_1__0_n_0\,
      CO(3) => \y3_p_reg[30]_i_1__0_n_0\,
      CO(2) => \y3_p_reg[30]_i_1__0_n_1\,
      CO(1) => \y3_p_reg[30]_i_1__0_n_2\,
      CO(0) => \y3_p_reg[30]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(30 downto 27),
      O(3 downto 0) => y3(30 downto 27),
      S(3) => \y3_p[30]_i_2__0_n_0\,
      S(2) => \y3_p[30]_i_3__0_n_0\,
      S(1) => \y3_p[30]_i_4__0_n_0\,
      S(0) => \y3_p[30]_i_5__0_n_0\
    );
\y3_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(31),
      Q => y3_p(31)
    );
\y3_p_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[30]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_y3_p_reg[31]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y3_p_reg[31]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => y3(31),
      S(3 downto 1) => B"000",
      S(0) => \y3_p[31]_i_2__0_n_0\
    );
\y3_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(3),
      Q => y3_p(3)
    );
\y3_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(4),
      Q => y3_p(4)
    );
\y3_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(5),
      Q => y3_p(5)
    );
\y3_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(6),
      Q => y3_p(6)
    );
\y3_p_reg[6]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[2]_i_1__0_n_0\,
      CO(3) => \y3_p_reg[6]_i_1__0_n_0\,
      CO(2) => \y3_p_reg[6]_i_1__0_n_1\,
      CO(1) => \y3_p_reg[6]_i_1__0_n_2\,
      CO(0) => \y3_p_reg[6]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(6 downto 3),
      O(3 downto 0) => y3(6 downto 3),
      S(3) => \y3_p[6]_i_2__0_n_0\,
      S(2) => \y3_p[6]_i_3__0_n_0\,
      S(1) => \y3_p[6]_i_4__0_n_0\,
      S(0) => \y3_p[6]_i_5__0_n_0\
    );
\y3_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(7),
      Q => y3_p(7)
    );
\y3_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(8),
      Q => y3_p(8)
    );
\y3_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(9),
      Q => y3_p(9)
    );
\y4_p[10]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(10),
      I1 => x3_p(13),
      I2 => z3_p(31),
      O => \y4_p[10]_i_2__0_n_0\
    );
\y4_p[10]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(9),
      I1 => x3_p(12),
      I2 => z3_p(31),
      O => \y4_p[10]_i_3__0_n_0\
    );
\y4_p[10]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(8),
      I1 => x3_p(11),
      I2 => z3_p(31),
      O => \y4_p[10]_i_4__0_n_0\
    );
\y4_p[10]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(7),
      I1 => x3_p(10),
      I2 => z3_p(31),
      O => \y4_p[10]_i_5__0_n_0\
    );
\y4_p[14]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(14),
      I1 => x3_p(17),
      I2 => z3_p(31),
      O => \y4_p[14]_i_2__0_n_0\
    );
\y4_p[14]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(13),
      I1 => x3_p(16),
      I2 => z3_p(31),
      O => \y4_p[14]_i_3__0_n_0\
    );
\y4_p[14]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(12),
      I1 => x3_p(15),
      I2 => z3_p(31),
      O => \y4_p[14]_i_4__0_n_0\
    );
\y4_p[14]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(11),
      I1 => x3_p(14),
      I2 => z3_p(31),
      O => \y4_p[14]_i_5__0_n_0\
    );
\y4_p[18]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(18),
      I1 => x3_p(21),
      I2 => z3_p(31),
      O => \y4_p[18]_i_2__0_n_0\
    );
\y4_p[18]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(17),
      I1 => x3_p(20),
      I2 => z3_p(31),
      O => \y4_p[18]_i_3__0_n_0\
    );
\y4_p[18]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(16),
      I1 => x3_p(19),
      I2 => z3_p(31),
      O => \y4_p[18]_i_4__0_n_0\
    );
\y4_p[18]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(15),
      I1 => x3_p(18),
      I2 => z3_p(31),
      O => \y4_p[18]_i_5__0_n_0\
    );
\y4_p[22]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(22),
      I1 => x3_p(25),
      I2 => z3_p(31),
      O => \y4_p[22]_i_2__0_n_0\
    );
\y4_p[22]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(21),
      I1 => x3_p(24),
      I2 => z3_p(31),
      O => \y4_p[22]_i_3__0_n_0\
    );
\y4_p[22]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(20),
      I1 => x3_p(23),
      I2 => z3_p(31),
      O => \y4_p[22]_i_4__0_n_0\
    );
\y4_p[22]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(19),
      I1 => x3_p(22),
      I2 => z3_p(31),
      O => \y4_p[22]_i_5__0_n_0\
    );
\y4_p[26]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(26),
      I1 => x3_p(29),
      I2 => z3_p(31),
      O => \y4_p[26]_i_2__0_n_0\
    );
\y4_p[26]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(25),
      I1 => x3_p(28),
      I2 => z3_p(31),
      O => \y4_p[26]_i_3__0_n_0\
    );
\y4_p[26]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(24),
      I1 => x3_p(27),
      I2 => z3_p(31),
      O => \y4_p[26]_i_4__0_n_0\
    );
\y4_p[26]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(23),
      I1 => x3_p(26),
      I2 => z3_p(31),
      O => \y4_p[26]_i_5__0_n_0\
    );
\y4_p[2]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(31),
      O => \y4_p[2]_i_2__0_n_0\
    );
\y4_p[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(2),
      I1 => x3_p(5),
      I2 => z3_p(31),
      O => \y4_p[2]_i_3__0_n_0\
    );
\y4_p[2]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(1),
      I1 => x3_p(4),
      I2 => z3_p(31),
      O => \y4_p[2]_i_4__0_n_0\
    );
\y4_p[2]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(0),
      I1 => x3_p(3),
      I2 => z3_p(31),
      O => \y4_p[2]_i_5__0_n_0\
    );
\y4_p[30]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(30),
      I1 => x3_p(31),
      I2 => z3_p(31),
      O => \y4_p[30]_i_2__0_n_0\
    );
\y4_p[30]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(29),
      I1 => x3_p(31),
      I2 => z3_p(31),
      O => \y4_p[30]_i_3__0_n_0\
    );
\y4_p[30]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(28),
      I1 => x3_p(31),
      I2 => z3_p(31),
      O => \y4_p[30]_i_4__0_n_0\
    );
\y4_p[30]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(27),
      I1 => x3_p(30),
      I2 => z3_p(31),
      O => \y4_p[30]_i_5__0_n_0\
    );
\y4_p[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(31),
      I1 => x3_p(31),
      I2 => z3_p(31),
      O => \y4_p[31]_i_2__0_n_0\
    );
\y4_p[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(6),
      I1 => x3_p(9),
      I2 => z3_p(31),
      O => \y4_p[6]_i_2__0_n_0\
    );
\y4_p[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(5),
      I1 => x3_p(8),
      I2 => z3_p(31),
      O => \y4_p[6]_i_3__0_n_0\
    );
\y4_p[6]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(4),
      I1 => x3_p(7),
      I2 => z3_p(31),
      O => \y4_p[6]_i_4__0_n_0\
    );
\y4_p[6]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(3),
      I1 => x3_p(6),
      I2 => z3_p(31),
      O => \y4_p[6]_i_5__0_n_0\
    );
\y4_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(0),
      Q => y4_p(0)
    );
\y4_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(10),
      Q => y4_p(10)
    );
\y4_p_reg[10]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[6]_i_1__0_n_0\,
      CO(3) => \y4_p_reg[10]_i_1__0_n_0\,
      CO(2) => \y4_p_reg[10]_i_1__0_n_1\,
      CO(1) => \y4_p_reg[10]_i_1__0_n_2\,
      CO(0) => \y4_p_reg[10]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(10 downto 7),
      O(3 downto 0) => y4(10 downto 7),
      S(3) => \y4_p[10]_i_2__0_n_0\,
      S(2) => \y4_p[10]_i_3__0_n_0\,
      S(1) => \y4_p[10]_i_4__0_n_0\,
      S(0) => \y4_p[10]_i_5__0_n_0\
    );
\y4_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(11),
      Q => y4_p(11)
    );
\y4_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(12),
      Q => y4_p(12)
    );
\y4_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(13),
      Q => y4_p(13)
    );
\y4_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(14),
      Q => y4_p(14)
    );
\y4_p_reg[14]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[10]_i_1__0_n_0\,
      CO(3) => \y4_p_reg[14]_i_1__0_n_0\,
      CO(2) => \y4_p_reg[14]_i_1__0_n_1\,
      CO(1) => \y4_p_reg[14]_i_1__0_n_2\,
      CO(0) => \y4_p_reg[14]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(14 downto 11),
      O(3 downto 0) => y4(14 downto 11),
      S(3) => \y4_p[14]_i_2__0_n_0\,
      S(2) => \y4_p[14]_i_3__0_n_0\,
      S(1) => \y4_p[14]_i_4__0_n_0\,
      S(0) => \y4_p[14]_i_5__0_n_0\
    );
\y4_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(15),
      Q => y4_p(15)
    );
\y4_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(16),
      Q => y4_p(16)
    );
\y4_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(17),
      Q => y4_p(17)
    );
\y4_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(18),
      Q => y4_p(18)
    );
\y4_p_reg[18]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[14]_i_1__0_n_0\,
      CO(3) => \y4_p_reg[18]_i_1__0_n_0\,
      CO(2) => \y4_p_reg[18]_i_1__0_n_1\,
      CO(1) => \y4_p_reg[18]_i_1__0_n_2\,
      CO(0) => \y4_p_reg[18]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(18 downto 15),
      O(3 downto 0) => y4(18 downto 15),
      S(3) => \y4_p[18]_i_2__0_n_0\,
      S(2) => \y4_p[18]_i_3__0_n_0\,
      S(1) => \y4_p[18]_i_4__0_n_0\,
      S(0) => \y4_p[18]_i_5__0_n_0\
    );
\y4_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(19),
      Q => y4_p(19)
    );
\y4_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(1),
      Q => y4_p(1)
    );
\y4_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(20),
      Q => y4_p(20)
    );
\y4_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(21),
      Q => y4_p(21)
    );
\y4_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(22),
      Q => y4_p(22)
    );
\y4_p_reg[22]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[18]_i_1__0_n_0\,
      CO(3) => \y4_p_reg[22]_i_1__0_n_0\,
      CO(2) => \y4_p_reg[22]_i_1__0_n_1\,
      CO(1) => \y4_p_reg[22]_i_1__0_n_2\,
      CO(0) => \y4_p_reg[22]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(22 downto 19),
      O(3 downto 0) => y4(22 downto 19),
      S(3) => \y4_p[22]_i_2__0_n_0\,
      S(2) => \y4_p[22]_i_3__0_n_0\,
      S(1) => \y4_p[22]_i_4__0_n_0\,
      S(0) => \y4_p[22]_i_5__0_n_0\
    );
\y4_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(23),
      Q => y4_p(23)
    );
\y4_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(24),
      Q => y4_p(24)
    );
\y4_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(25),
      Q => y4_p(25)
    );
\y4_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(26),
      Q => y4_p(26)
    );
\y4_p_reg[26]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[22]_i_1__0_n_0\,
      CO(3) => \y4_p_reg[26]_i_1__0_n_0\,
      CO(2) => \y4_p_reg[26]_i_1__0_n_1\,
      CO(1) => \y4_p_reg[26]_i_1__0_n_2\,
      CO(0) => \y4_p_reg[26]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(26 downto 23),
      O(3 downto 0) => y4(26 downto 23),
      S(3) => \y4_p[26]_i_2__0_n_0\,
      S(2) => \y4_p[26]_i_3__0_n_0\,
      S(1) => \y4_p[26]_i_4__0_n_0\,
      S(0) => \y4_p[26]_i_5__0_n_0\
    );
\y4_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(27),
      Q => y4_p(27)
    );
\y4_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(28),
      Q => y4_p(28)
    );
\y4_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(29),
      Q => y4_p(29)
    );
\y4_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(2),
      Q => y4_p(2)
    );
\y4_p_reg[2]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y4_p_reg[2]_i_1__0_n_0\,
      CO(2) => \y4_p_reg[2]_i_1__0_n_1\,
      CO(1) => \y4_p_reg[2]_i_1__0_n_2\,
      CO(0) => \y4_p_reg[2]_i_1__0_n_3\,
      CYINIT => \y4_p[2]_i_2__0_n_0\,
      DI(3 downto 1) => y3_p(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => y4(2 downto 0),
      O(0) => \NLW_y4_p_reg[2]_i_1__0_O_UNCONNECTED\(0),
      S(3) => \y4_p[2]_i_3__0_n_0\,
      S(2) => \y4_p[2]_i_4__0_n_0\,
      S(1) => \y4_p[2]_i_5__0_n_0\,
      S(0) => '1'
    );
\y4_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(30),
      Q => y4_p(30)
    );
\y4_p_reg[30]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[26]_i_1__0_n_0\,
      CO(3) => \y4_p_reg[30]_i_1__0_n_0\,
      CO(2) => \y4_p_reg[30]_i_1__0_n_1\,
      CO(1) => \y4_p_reg[30]_i_1__0_n_2\,
      CO(0) => \y4_p_reg[30]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(30 downto 27),
      O(3 downto 0) => y4(30 downto 27),
      S(3) => \y4_p[30]_i_2__0_n_0\,
      S(2) => \y4_p[30]_i_3__0_n_0\,
      S(1) => \y4_p[30]_i_4__0_n_0\,
      S(0) => \y4_p[30]_i_5__0_n_0\
    );
\y4_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(31),
      Q => y4_p(31)
    );
\y4_p_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[30]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_y4_p_reg[31]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y4_p_reg[31]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => y4(31),
      S(3 downto 1) => B"000",
      S(0) => \y4_p[31]_i_2__0_n_0\
    );
\y4_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(3),
      Q => y4_p(3)
    );
\y4_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(4),
      Q => y4_p(4)
    );
\y4_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(5),
      Q => y4_p(5)
    );
\y4_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(6),
      Q => y4_p(6)
    );
\y4_p_reg[6]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[2]_i_1__0_n_0\,
      CO(3) => \y4_p_reg[6]_i_1__0_n_0\,
      CO(2) => \y4_p_reg[6]_i_1__0_n_1\,
      CO(1) => \y4_p_reg[6]_i_1__0_n_2\,
      CO(0) => \y4_p_reg[6]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(6 downto 3),
      O(3 downto 0) => y4(6 downto 3),
      S(3) => \y4_p[6]_i_2__0_n_0\,
      S(2) => \y4_p[6]_i_3__0_n_0\,
      S(1) => \y4_p[6]_i_4__0_n_0\,
      S(0) => \y4_p[6]_i_5__0_n_0\
    );
\y4_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(7),
      Q => y4_p(7)
    );
\y4_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(8),
      Q => y4_p(8)
    );
\y4_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(9),
      Q => y4_p(9)
    );
\y5_p[10]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(10),
      I1 => x4_p(14),
      I2 => z4_p(31),
      O => \y5_p[10]_i_2__0_n_0\
    );
\y5_p[10]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(9),
      I1 => x4_p(13),
      I2 => z4_p(31),
      O => \y5_p[10]_i_3__0_n_0\
    );
\y5_p[10]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(8),
      I1 => x4_p(12),
      I2 => z4_p(31),
      O => \y5_p[10]_i_4__0_n_0\
    );
\y5_p[10]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(7),
      I1 => x4_p(11),
      I2 => z4_p(31),
      O => \y5_p[10]_i_5__0_n_0\
    );
\y5_p[14]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(14),
      I1 => x4_p(18),
      I2 => z4_p(31),
      O => \y5_p[14]_i_2__0_n_0\
    );
\y5_p[14]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(13),
      I1 => x4_p(17),
      I2 => z4_p(31),
      O => \y5_p[14]_i_3__0_n_0\
    );
\y5_p[14]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(12),
      I1 => x4_p(16),
      I2 => z4_p(31),
      O => \y5_p[14]_i_4__0_n_0\
    );
\y5_p[14]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(11),
      I1 => x4_p(15),
      I2 => z4_p(31),
      O => \y5_p[14]_i_5__0_n_0\
    );
\y5_p[18]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(18),
      I1 => x4_p(22),
      I2 => z4_p(31),
      O => \y5_p[18]_i_2__0_n_0\
    );
\y5_p[18]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(17),
      I1 => x4_p(21),
      I2 => z4_p(31),
      O => \y5_p[18]_i_3__0_n_0\
    );
\y5_p[18]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(16),
      I1 => x4_p(20),
      I2 => z4_p(31),
      O => \y5_p[18]_i_4__0_n_0\
    );
\y5_p[18]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(15),
      I1 => x4_p(19),
      I2 => z4_p(31),
      O => \y5_p[18]_i_5__0_n_0\
    );
\y5_p[22]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(22),
      I1 => x4_p(26),
      I2 => z4_p(31),
      O => \y5_p[22]_i_2__0_n_0\
    );
\y5_p[22]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(21),
      I1 => x4_p(25),
      I2 => z4_p(31),
      O => \y5_p[22]_i_3__0_n_0\
    );
\y5_p[22]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(20),
      I1 => x4_p(24),
      I2 => z4_p(31),
      O => \y5_p[22]_i_4__0_n_0\
    );
\y5_p[22]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(19),
      I1 => x4_p(23),
      I2 => z4_p(31),
      O => \y5_p[22]_i_5__0_n_0\
    );
\y5_p[26]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(26),
      I1 => x4_p(30),
      I2 => z4_p(31),
      O => \y5_p[26]_i_2__0_n_0\
    );
\y5_p[26]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(25),
      I1 => x4_p(29),
      I2 => z4_p(31),
      O => \y5_p[26]_i_3__0_n_0\
    );
\y5_p[26]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(24),
      I1 => x4_p(28),
      I2 => z4_p(31),
      O => \y5_p[26]_i_4__0_n_0\
    );
\y5_p[26]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(23),
      I1 => x4_p(27),
      I2 => z4_p(31),
      O => \y5_p[26]_i_5__0_n_0\
    );
\y5_p[2]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z4_p(31),
      O => \y5_p[2]_i_2__0_n_0\
    );
\y5_p[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(2),
      I1 => x4_p(6),
      I2 => z4_p(31),
      O => \y5_p[2]_i_3__0_n_0\
    );
\y5_p[2]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(1),
      I1 => x4_p(5),
      I2 => z4_p(31),
      O => \y5_p[2]_i_4__0_n_0\
    );
\y5_p[2]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(0),
      I1 => x4_p(4),
      I2 => z4_p(31),
      O => \y5_p[2]_i_5__0_n_0\
    );
\y5_p[30]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(30),
      I1 => x4_p(31),
      I2 => z4_p(31),
      O => \y5_p[30]_i_2__0_n_0\
    );
\y5_p[30]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(29),
      I1 => x4_p(31),
      I2 => z4_p(31),
      O => \y5_p[30]_i_3__0_n_0\
    );
\y5_p[30]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(28),
      I1 => x4_p(31),
      I2 => z4_p(31),
      O => \y5_p[30]_i_4__0_n_0\
    );
\y5_p[30]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(27),
      I1 => x4_p(31),
      I2 => z4_p(31),
      O => \y5_p[30]_i_5__0_n_0\
    );
\y5_p[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(31),
      I1 => x4_p(31),
      I2 => z4_p(31),
      O => \y5_p[31]_i_2__0_n_0\
    );
\y5_p[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(6),
      I1 => x4_p(10),
      I2 => z4_p(31),
      O => \y5_p[6]_i_2__0_n_0\
    );
\y5_p[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(5),
      I1 => x4_p(9),
      I2 => z4_p(31),
      O => \y5_p[6]_i_3__0_n_0\
    );
\y5_p[6]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(4),
      I1 => x4_p(8),
      I2 => z4_p(31),
      O => \y5_p[6]_i_4__0_n_0\
    );
\y5_p[6]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(3),
      I1 => x4_p(7),
      I2 => z4_p(31),
      O => \y5_p[6]_i_5__0_n_0\
    );
\y5_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(0),
      Q => \^delaymatch1_reg_reg[2][30]_hwmoderegister1_reg_reg_c_1_0\(0)
    );
\y5_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(10),
      Q => y5_p(10)
    );
\y5_p_reg[10]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[6]_i_1__0_n_0\,
      CO(3) => \y5_p_reg[10]_i_1__0_n_0\,
      CO(2) => \y5_p_reg[10]_i_1__0_n_1\,
      CO(1) => \y5_p_reg[10]_i_1__0_n_2\,
      CO(0) => \y5_p_reg[10]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(10 downto 7),
      O(3 downto 0) => y5(10 downto 7),
      S(3) => \y5_p[10]_i_2__0_n_0\,
      S(2) => \y5_p[10]_i_3__0_n_0\,
      S(1) => \y5_p[10]_i_4__0_n_0\,
      S(0) => \y5_p[10]_i_5__0_n_0\
    );
\y5_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(11),
      Q => y5_p(11)
    );
\y5_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(12),
      Q => y5_p(12)
    );
\y5_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(13),
      Q => y5_p(13)
    );
\y5_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(14),
      Q => y5_p(14)
    );
\y5_p_reg[14]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[10]_i_1__0_n_0\,
      CO(3) => \y5_p_reg[14]_i_1__0_n_0\,
      CO(2) => \y5_p_reg[14]_i_1__0_n_1\,
      CO(1) => \y5_p_reg[14]_i_1__0_n_2\,
      CO(0) => \y5_p_reg[14]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(14 downto 11),
      O(3 downto 0) => y5(14 downto 11),
      S(3) => \y5_p[14]_i_2__0_n_0\,
      S(2) => \y5_p[14]_i_3__0_n_0\,
      S(1) => \y5_p[14]_i_4__0_n_0\,
      S(0) => \y5_p[14]_i_5__0_n_0\
    );
\y5_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(15),
      Q => y5_p(15)
    );
\y5_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(16),
      Q => y5_p(16)
    );
\y5_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(17),
      Q => y5_p(17)
    );
\y5_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(18),
      Q => y5_p(18)
    );
\y5_p_reg[18]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[14]_i_1__0_n_0\,
      CO(3) => \y5_p_reg[18]_i_1__0_n_0\,
      CO(2) => \y5_p_reg[18]_i_1__0_n_1\,
      CO(1) => \y5_p_reg[18]_i_1__0_n_2\,
      CO(0) => \y5_p_reg[18]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(18 downto 15),
      O(3 downto 0) => y5(18 downto 15),
      S(3) => \y5_p[18]_i_2__0_n_0\,
      S(2) => \y5_p[18]_i_3__0_n_0\,
      S(1) => \y5_p[18]_i_4__0_n_0\,
      S(0) => \y5_p[18]_i_5__0_n_0\
    );
\y5_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(19),
      Q => y5_p(19)
    );
\y5_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(1),
      Q => y5_p(1)
    );
\y5_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(20),
      Q => y5_p(20)
    );
\y5_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(21),
      Q => y5_p(21)
    );
\y5_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(22),
      Q => y5_p(22)
    );
\y5_p_reg[22]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[18]_i_1__0_n_0\,
      CO(3) => \y5_p_reg[22]_i_1__0_n_0\,
      CO(2) => \y5_p_reg[22]_i_1__0_n_1\,
      CO(1) => \y5_p_reg[22]_i_1__0_n_2\,
      CO(0) => \y5_p_reg[22]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(22 downto 19),
      O(3 downto 0) => y5(22 downto 19),
      S(3) => \y5_p[22]_i_2__0_n_0\,
      S(2) => \y5_p[22]_i_3__0_n_0\,
      S(1) => \y5_p[22]_i_4__0_n_0\,
      S(0) => \y5_p[22]_i_5__0_n_0\
    );
\y5_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(23),
      Q => y5_p(23)
    );
\y5_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(24),
      Q => y5_p(24)
    );
\y5_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(25),
      Q => y5_p(25)
    );
\y5_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(26),
      Q => y5_p(26)
    );
\y5_p_reg[26]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[22]_i_1__0_n_0\,
      CO(3) => \y5_p_reg[26]_i_1__0_n_0\,
      CO(2) => \y5_p_reg[26]_i_1__0_n_1\,
      CO(1) => \y5_p_reg[26]_i_1__0_n_2\,
      CO(0) => \y5_p_reg[26]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(26 downto 23),
      O(3 downto 0) => y5(26 downto 23),
      S(3) => \y5_p[26]_i_2__0_n_0\,
      S(2) => \y5_p[26]_i_3__0_n_0\,
      S(1) => \y5_p[26]_i_4__0_n_0\,
      S(0) => \y5_p[26]_i_5__0_n_0\
    );
\y5_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(27),
      Q => y5_p(27)
    );
\y5_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(28),
      Q => y5_p(28)
    );
\y5_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(29),
      Q => y5_p(29)
    );
\y5_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(2),
      Q => \^delaymatch1_reg_reg[2][30]_hwmoderegister1_reg_reg_c_1_0\(1)
    );
\y5_p_reg[2]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y5_p_reg[2]_i_1__0_n_0\,
      CO(2) => \y5_p_reg[2]_i_1__0_n_1\,
      CO(1) => \y5_p_reg[2]_i_1__0_n_2\,
      CO(0) => \y5_p_reg[2]_i_1__0_n_3\,
      CYINIT => \y5_p[2]_i_2__0_n_0\,
      DI(3 downto 1) => y4_p(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => y5(2 downto 0),
      O(0) => \NLW_y5_p_reg[2]_i_1__0_O_UNCONNECTED\(0),
      S(3) => \y5_p[2]_i_3__0_n_0\,
      S(2) => \y5_p[2]_i_4__0_n_0\,
      S(1) => \y5_p[2]_i_5__0_n_0\,
      S(0) => '1'
    );
\y5_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(30),
      Q => \^delaymatch1_reg_reg[2][30]_hwmoderegister1_reg_reg_c_1_0\(2)
    );
\y5_p_reg[30]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[26]_i_1__0_n_0\,
      CO(3) => \y5_p_reg[30]_i_1__0_n_0\,
      CO(2) => \y5_p_reg[30]_i_1__0_n_1\,
      CO(1) => \y5_p_reg[30]_i_1__0_n_2\,
      CO(0) => \y5_p_reg[30]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(30 downto 27),
      O(3 downto 0) => y5(30 downto 27),
      S(3) => \y5_p[30]_i_2__0_n_0\,
      S(2) => \y5_p[30]_i_3__0_n_0\,
      S(1) => \y5_p[30]_i_4__0_n_0\,
      S(0) => \y5_p[30]_i_5__0_n_0\
    );
\y5_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(31),
      Q => y5_p(31)
    );
\y5_p_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[30]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_y5_p_reg[31]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y5_p_reg[31]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => y5(31),
      S(3 downto 1) => B"000",
      S(0) => \y5_p[31]_i_2__0_n_0\
    );
\y5_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(3),
      Q => y5_p(3)
    );
\y5_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(4),
      Q => y5_p(4)
    );
\y5_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(5),
      Q => y5_p(5)
    );
\y5_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(6),
      Q => y5_p(6)
    );
\y5_p_reg[6]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[2]_i_1__0_n_0\,
      CO(3) => \y5_p_reg[6]_i_1__0_n_0\,
      CO(2) => \y5_p_reg[6]_i_1__0_n_1\,
      CO(1) => \y5_p_reg[6]_i_1__0_n_2\,
      CO(0) => \y5_p_reg[6]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(6 downto 3),
      O(3 downto 0) => y5(6 downto 3),
      S(3) => \y5_p[6]_i_2__0_n_0\,
      S(2) => \y5_p[6]_i_3__0_n_0\,
      S(1) => \y5_p[6]_i_4__0_n_0\,
      S(0) => \y5_p[6]_i_5__0_n_0\
    );
\y5_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(7),
      Q => y5_p(7)
    );
\y5_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(8),
      Q => y5_p(8)
    );
\y5_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(9),
      Q => y5_p(9)
    );
\z0_p[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(6),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(8),
      O => z0(10)
    );
\z0_p[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(7),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(9),
      O => z0(11)
    );
\z0_p[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(8),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(10),
      O => z0(12)
    );
\z0_p[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(9),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(11),
      O => z0(13)
    );
\z0_p[13]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I2 => Q(11),
      O => \z0_p[13]_i_3__0_n_0\
    );
\z0_p[13]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I1 => Q(10),
      O => \z0_p[13]_i_4__1_n_0\
    );
\z0_p[13]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      I2 => Q(9),
      O => \z0_p[13]_i_5__1_n_0\
    );
\z0_p[13]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I2 => Q(8),
      O => \z0_p[13]_i_6__1_n_0\
    );
\z0_p[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(10),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(12),
      O => z0(14)
    );
\z0_p[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(11),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(13),
      O => z0(15)
    );
\z0_p[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(12),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(14),
      O => z0(16)
    );
\z0_p[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(13),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(15),
      O => z0(17)
    );
\z0_p[17]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => \z0_p[17]_i_3__0_n_0\
    );
\z0_p[17]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \z0_p[17]_i_4__1_n_0\
    );
\z0_p[17]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      O => \z0_p[17]_i_5__1_n_0\
    );
\z0_p[17]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      O => \z0_p[17]_i_6__0_n_0\
    );
\z0_p[17]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      I2 => Q(12),
      O => \z0_p[17]_i_7__0_n_0\
    );
\z0_p[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(14),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(16),
      O => z0(18)
    );
\z0_p[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(15),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(17),
      O => z0(19)
    );
\z0_p[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(16),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(18),
      O => z0(20)
    );
\z0_p[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(17),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(19),
      O => z0(21)
    );
\z0_p[21]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => Q(19),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I2 => Q(17),
      O => \z0_p[21]_i_3__0_n_0\
    );
\z0_p[21]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => Q(18),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      O => \z0_p[21]_i_4__0_n_0\
    );
\z0_p[21]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69A566A5"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      I2 => Q(18),
      I3 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I4 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      O => \z0_p[21]_i_5__0_n_0\
    );
\z0_p[21]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(18),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I3 => Q(17),
      O => \z0_p[21]_i_6__0_n_0\
    );
\z0_p[21]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      O => \z0_p[21]_i_7__0_n_0\
    );
\z0_p[21]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => Q(16),
      O => \z0_p[21]_i_8__0_n_0\
    );
\z0_p[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(18),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(20),
      O => z0(22)
    );
\z0_p[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(19),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(21),
      O => z0(23)
    );
\z0_p[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(20),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(22),
      O => z0(24)
    );
\z0_p[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(21),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(23),
      O => z0(25)
    );
\z0_p[25]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      I2 => Q(22),
      O => \z0_p[25]_i_3__0_n_0\
    );
\z0_p[25]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(17),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I2 => Q(19),
      O => \z0_p[25]_i_4__0_n_0\
    );
\z0_p[25]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C969"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I3 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      O => \z0_p[25]_i_5__0_n_0\
    );
\z0_p[25]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(22),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I3 => Q(21),
      O => \z0_p[25]_i_6__0_n_0\
    );
\z0_p[25]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      O => \z0_p[25]_i_7__0_n_0\
    );
\z0_p[25]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => Q(19),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I2 => Q(17),
      I3 => Q(20),
      O => \z0_p[25]_i_8__0_n_0\
    );
\z0_p[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(22),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(24),
      O => z0(26)
    );
\z0_p[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(23),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(25),
      O => z0(27)
    );
\z0_p[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(24),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(26),
      O => z0(28)
    );
\z0_p[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(25),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(27),
      O => z0(29)
    );
\z0_p[29]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I2 => Q(26),
      O => \z0_p[29]_i_3__0_n_0\
    );
\z0_p[29]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      I2 => Q(25),
      O => \z0_p[29]_i_4__0_n_0\
    );
\z0_p[29]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I2 => Q(23),
      O => \z0_p[29]_i_5__0_n_0\
    );
\z0_p[29]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE51"
    )
        port map (
      I0 => Q(26),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      I3 => Q(27),
      O => \z0_p[29]_i_6__0_n_0\
    );
\z0_p[29]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C969"
    )
        port map (
      I0 => Q(25),
      I1 => Q(26),
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I3 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      O => \z0_p[29]_i_7__0_n_0\
    );
\z0_p[29]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(25),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I3 => Q(24),
      O => \z0_p[29]_i_8__0_n_0\
    );
\z0_p[29]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE51"
    )
        port map (
      I0 => Q(23),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      I3 => Q(24),
      O => \z0_p[29]_i_9__0_n_0\
    );
\z0_p[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => Q(0),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(0),
      O => z0(2)
    );
\z0_p[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(26),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(28),
      O => z0(30)
    );
\z0_p[31]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      O => \z0_p[31]_i_10__0_n_0\
    );
\z0_p[31]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(24),
      I1 => Q(25),
      O => \z0_p[31]_i_11__0_n_0\
    );
\z0_p[31]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EA5"
    )
        port map (
      I0 => Q(28),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      I2 => Q(29),
      I3 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      O => \z0_p[31]_i_12__0_n_0\
    );
\z0_p[31]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(28),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I3 => Q(27),
      O => \z0_p[31]_i_13__0_n_0\
    );
\z0_p[31]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      O => \z0_p[31]_i_15__0_n_0\
    );
\z0_p[31]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      O => \z0_p[31]_i_16__0_n_0\
    );
\z0_p[31]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      O => \z0_p[31]_i_17__0_n_0\
    );
\z0_p[31]_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      O => \z0_p[31]_i_18__0_n_0\
    );
\z0_p[31]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(21),
      I1 => Q(20),
      O => \z0_p[31]_i_19__0_n_0\
    );
\z0_p[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(27),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(29),
      O => z0(31)
    );
\z0_p[31]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      O => \z0_p[31]_i_20__0_n_0\
    );
\z0_p[31]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      O => \z0_p[31]_i_21__0_n_0\
    );
\z0_p[31]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \z0_p[31]_i_23__0_n_0\
    );
\z0_p[31]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \z0_p[31]_i_24__0_n_0\
    );
\z0_p[31]_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \z0_p[31]_i_25__0_n_0\
    );
\z0_p[31]_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      O => \z0_p[31]_i_26__0_n_0\
    );
\z0_p[31]_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \z0_p[31]_i_27__0_n_0\
    );
\z0_p[31]_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \z0_p[31]_i_28__0_n_0\
    );
\z0_p[31]_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \z0_p[31]_i_29__0_n_0\
    );
\z0_p[31]_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \z0_p[31]_i_30__0_n_0\
    );
\z0_p[31]_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \z0_p[31]_i_31__0_n_0\
    );
\z0_p[31]_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \z0_p[31]_i_32__0_n_0\
    );
\z0_p[31]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(30),
      I1 => Q(31),
      O => \z0_p[31]_i_6__1_n_0\
    );
\z0_p[31]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(26),
      I1 => Q(27),
      O => \z0_p[31]_i_7__0_n_0\
    );
\z0_p[31]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(30),
      I1 => Q(31),
      O => \z0_p[31]_i_8__1_n_0\
    );
\z0_p[31]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(28),
      I1 => Q(29),
      O => \z0_p[31]_i_9__1_n_0\
    );
\z0_p[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(1),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(1),
      O => z0(3)
    );
\z0_p[3]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \z0_p[3]_i_3__0_n_0\
    );
\z0_p[3]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \z0_p[3]_i_4__0_n_0\
    );
\z0_p[3]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \z0_p[3]_i_5__0_n_0\
    );
\z0_p[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(0),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(2),
      O => z0(4)
    );
\z0_p[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(1),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(3),
      O => z0(5)
    );
\z0_p[5]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      I2 => Q(3),
      O => \z0_p[5]_i_3__0_n_0\
    );
\z0_p[5]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I1 => Q(0),
      O => \z0_p[5]_i_4__0_n_0\
    );
\z0_p[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(2),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(4),
      O => z0(6)
    );
\z0_p[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(3),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(5),
      O => z0(7)
    );
\z0_p[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(4),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(6),
      O => z0(8)
    );
\z0_p[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg[29]\(5),
      I1 => \z0_p_reg[31]_i_3__0_n_0\,
      I2 => quad_correction_before_th0(7),
      O => z0(9)
    );
\z0_p[9]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      I2 => Q(7),
      O => \z0_p[9]_i_3__0_n_0\
    );
\z0_p[9]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I2 => Q(6),
      O => \z0_p[9]_i_4__0_n_0\
    );
\z0_p[9]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      I2 => Q(5),
      O => \z0_p[9]_i_5__0_n_0\
    );
\z0_p[9]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__0_n_0\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      I2 => Q(4),
      O => \z0_p[9]_i_6__0_n_0\
    );
\z0_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(10),
      Q => z0_p(10)
    );
\z0_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(11),
      Q => z0_p(11)
    );
\z0_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(12),
      Q => z0_p(12)
    );
\z0_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(13),
      Q => z0_p(13)
    );
\z0_p_reg[13]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[9]_i_2__1_n_0\,
      CO(3) => \z0_p_reg[13]_i_2__1_n_0\,
      CO(2) => \z0_p_reg[13]_i_2__1_n_1\,
      CO(1) => \z0_p_reg[13]_i_2__1_n_2\,
      CO(0) => \z0_p_reg[13]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      DI(1 downto 0) => Q(9 downto 8),
      O(3 downto 0) => quad_correction_before_th0(11 downto 8),
      S(3) => \z0_p[13]_i_3__0_n_0\,
      S(2) => \z0_p[13]_i_4__1_n_0\,
      S(1) => \z0_p[13]_i_5__1_n_0\,
      S(0) => \z0_p[13]_i_6__1_n_0\
    );
\z0_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(14),
      Q => z0_p(14)
    );
\z0_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(15),
      Q => z0_p(15)
    );
\z0_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(16),
      Q => z0_p(16)
    );
\z0_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(17),
      Q => z0_p(17)
    );
\z0_p_reg[17]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[13]_i_2__1_n_0\,
      CO(3) => \z0_p_reg[17]_i_2__1_n_0\,
      CO(2) => \z0_p_reg[17]_i_2__1_n_1\,
      CO(1) => \z0_p_reg[17]_i_2__1_n_2\,
      CO(0) => \z0_p_reg[17]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(14 downto 13),
      DI(1) => \z0_p[17]_i_3__0_n_0\,
      DI(0) => Q(12),
      O(3 downto 0) => quad_correction_before_th0(15 downto 12),
      S(3) => \z0_p[17]_i_4__1_n_0\,
      S(2) => \z0_p[17]_i_5__1_n_0\,
      S(1) => \z0_p[17]_i_6__0_n_0\,
      S(0) => \z0_p[17]_i_7__0_n_0\
    );
\z0_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(18),
      Q => z0_p(18)
    );
\z0_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(19),
      Q => z0_p(19)
    );
\z0_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(20),
      Q => z0_p(20)
    );
\z0_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(21),
      Q => z0_p(21)
    );
\z0_p_reg[21]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[17]_i_2__1_n_0\,
      CO(3) => \z0_p_reg[21]_i_2__0_n_0\,
      CO(2) => \z0_p_reg[21]_i_2__0_n_1\,
      CO(1) => \z0_p_reg[21]_i_2__0_n_2\,
      CO(0) => \z0_p_reg[21]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[21]_i_3__0_n_0\,
      DI(2) => \z0_p[21]_i_4__0_n_0\,
      DI(1 downto 0) => Q(16 downto 15),
      O(3 downto 0) => quad_correction_before_th0(19 downto 16),
      S(3) => \z0_p[21]_i_5__0_n_0\,
      S(2) => \z0_p[21]_i_6__0_n_0\,
      S(1) => \z0_p[21]_i_7__0_n_0\,
      S(0) => \z0_p[21]_i_8__0_n_0\
    );
\z0_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(22),
      Q => z0_p(22)
    );
\z0_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(23),
      Q => z0_p(23)
    );
\z0_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(24),
      Q => z0_p(24)
    );
\z0_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(25),
      Q => z0_p(25)
    );
\z0_p_reg[25]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[21]_i_2__0_n_0\,
      CO(3) => \z0_p_reg[25]_i_2__0_n_0\,
      CO(2) => \z0_p_reg[25]_i_2__0_n_1\,
      CO(1) => \z0_p_reg[25]_i_2__0_n_2\,
      CO(0) => \z0_p_reg[25]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[25]_i_3__0_n_0\,
      DI(2 downto 1) => Q(21 downto 20),
      DI(0) => \z0_p[25]_i_4__0_n_0\,
      O(3 downto 0) => quad_correction_before_th0(23 downto 20),
      S(3) => \z0_p[25]_i_5__0_n_0\,
      S(2) => \z0_p[25]_i_6__0_n_0\,
      S(1) => \z0_p[25]_i_7__0_n_0\,
      S(0) => \z0_p[25]_i_8__0_n_0\
    );
\z0_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(26),
      Q => z0_p(26)
    );
\z0_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(27),
      Q => z0_p(27)
    );
\z0_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(28),
      Q => z0_p(28)
    );
\z0_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(29),
      Q => z0_p(29)
    );
\z0_p_reg[29]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[25]_i_2__0_n_0\,
      CO(3) => \z0_p_reg[29]_i_2__0_n_0\,
      CO(2) => \z0_p_reg[29]_i_2__0_n_1\,
      CO(1) => \z0_p_reg[29]_i_2__0_n_2\,
      CO(0) => \z0_p_reg[29]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[29]_i_3__0_n_0\,
      DI(2) => \z0_p[29]_i_4__0_n_0\,
      DI(1) => Q(24),
      DI(0) => \z0_p[29]_i_5__0_n_0\,
      O(3 downto 0) => quad_correction_before_th0(27 downto 24),
      S(3) => \z0_p[29]_i_6__0_n_0\,
      S(2) => \z0_p[29]_i_7__0_n_0\,
      S(1) => \z0_p[29]_i_8__0_n_0\,
      S(0) => \z0_p[29]_i_9__0_n_0\
    );
\z0_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(2),
      Q => z0_p(2)
    );
\z0_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(30),
      Q => z0_p(30)
    );
\z0_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(31),
      Q => z0_p(31)
    );
\z0_p_reg[31]_i_14__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[31]_i_22__0_n_0\,
      CO(3) => \z0_p_reg[31]_i_14__0_n_0\,
      CO(2) => \z0_p_reg[31]_i_14__0_n_1\,
      CO(1) => \z0_p_reg[31]_i_14__0_n_2\,
      CO(0) => \z0_p_reg[31]_i_14__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \z0_p[31]_i_23__0_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_z0_p_reg[31]_i_14__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[31]_i_24__0_n_0\,
      S(2) => \z0_p[31]_i_25__0_n_0\,
      S(1) => \z0_p[31]_i_26__0_n_0\,
      S(0) => \z0_p[31]_i_27__0_n_0\
    );
\z0_p_reg[31]_i_22__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z0_p_reg[31]_i_22__0_n_0\,
      CO(2) => \z0_p_reg[31]_i_22__0_n_1\,
      CO(1) => \z0_p_reg[31]_i_22__0_n_2\,
      CO(0) => \z0_p_reg[31]_i_22__0_n_3\,
      CYINIT => '0',
      DI(3) => Q(7),
      DI(2) => Q(5),
      DI(1) => Q(3),
      DI(0) => \z0_p[31]_i_28__0_n_0\,
      O(3 downto 0) => \NLW_z0_p_reg[31]_i_22__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[31]_i_29__0_n_0\,
      S(2) => \z0_p[31]_i_30__0_n_0\,
      S(1) => \z0_p[31]_i_31__0_n_0\,
      S(0) => \z0_p[31]_i_32__0_n_0\
    );
\z0_p_reg[31]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[31]_i_5__0_n_0\,
      CO(3) => \z0_p_reg[31]_i_3__0_n_0\,
      CO(2) => \z0_p_reg[31]_i_3__0_n_1\,
      CO(1) => \z0_p_reg[31]_i_3__0_n_2\,
      CO(0) => \z0_p_reg[31]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[31]_i_6__1_n_0\,
      DI(2) => Q(29),
      DI(1) => \z0_p[31]_i_7__0_n_0\,
      DI(0) => Q(25),
      O(3 downto 0) => \NLW_z0_p_reg[31]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[31]_i_8__1_n_0\,
      S(2) => \z0_p[31]_i_9__1_n_0\,
      S(1) => \z0_p[31]_i_10__0_n_0\,
      S(0) => \z0_p[31]_i_11__0_n_0\
    );
\z0_p_reg[31]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[29]_i_2__0_n_0\,
      CO(3 downto 1) => \NLW_z0_p_reg[31]_i_4__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \z0_p_reg[31]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(27),
      O(3 downto 2) => \NLW_z0_p_reg[31]_i_4__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => quad_correction_before_th0(29 downto 28),
      S(3 downto 2) => B"00",
      S(1) => \z0_p[31]_i_12__0_n_0\,
      S(0) => \z0_p[31]_i_13__0_n_0\
    );
\z0_p_reg[31]_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[31]_i_14__0_n_0\,
      CO(3) => \z0_p_reg[31]_i_5__0_n_0\,
      CO(2) => \z0_p_reg[31]_i_5__0_n_1\,
      CO(1) => \z0_p_reg[31]_i_5__0_n_2\,
      CO(0) => \z0_p_reg[31]_i_5__0_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[31]_i_15__0_n_0\,
      DI(2) => \z0_p[31]_i_16__0_n_0\,
      DI(1) => \z0_p[31]_i_17__0_n_0\,
      DI(0) => Q(17),
      O(3 downto 0) => \NLW_z0_p_reg[31]_i_5__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[31]_i_18__0_n_0\,
      S(2) => \z0_p[31]_i_19__0_n_0\,
      S(1) => \z0_p[31]_i_20__0_n_0\,
      S(0) => \z0_p[31]_i_21__0_n_0\
    );
\z0_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(3),
      Q => z0_p(3)
    );
\z0_p_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \z0_p_reg[3]_i_2__0_n_1\,
      CO(1) => \z0_p_reg[3]_i_2__0_n_2\,
      CO(0) => \z0_p_reg[3]_i_2__0_n_3\,
      CYINIT => Q(0),
      DI(3) => Q(4),
      DI(2) => '0',
      DI(1 downto 0) => Q(2 downto 1),
      O(3 downto 1) => quad_correction_before_sub_temp(4 downto 2),
      O(0) => quad_correction_before_th00_in(1),
      S(3) => \z0_p[3]_i_3__0_n_0\,
      S(2) => Q(3),
      S(1) => \z0_p[3]_i_4__0_n_0\,
      S(0) => \z0_p[3]_i_5__0_n_0\
    );
\z0_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(4),
      Q => z0_p(4)
    );
\z0_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(5),
      Q => z0_p(5)
    );
\z0_p_reg[5]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z0_p_reg[5]_i_2__1_n_0\,
      CO(2) => \z0_p_reg[5]_i_2__1_n_1\,
      CO(1) => \z0_p_reg[5]_i_2__1_n_2\,
      CO(0) => \z0_p_reg[5]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => Q(3),
      DI(2 downto 1) => B"00",
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_1\,
      O(3 downto 0) => quad_correction_before_th0(3 downto 0),
      S(3) => \z0_p[5]_i_3__0_n_0\,
      S(2 downto 1) => Q(2 downto 1),
      S(0) => \z0_p[5]_i_4__0_n_0\
    );
\z0_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(6),
      Q => z0_p(6)
    );
\z0_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(7),
      Q => z0_p(7)
    );
\z0_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(8),
      Q => z0_p(8)
    );
\z0_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(9),
      Q => z0_p(9)
    );
\z0_p_reg[9]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[5]_i_2__1_n_0\,
      CO(3) => \z0_p_reg[9]_i_2__1_n_0\,
      CO(2) => \z0_p_reg[9]_i_2__1_n_1\,
      CO(1) => \z0_p_reg[9]_i_2__1_n_2\,
      CO(0) => \z0_p_reg[9]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => quad_correction_before_th0(7 downto 4),
      S(3) => \z0_p[9]_i_3__0_n_0\,
      S(2) => \z0_p[9]_i_4__0_n_0\,
      S(1) => \z0_p[9]_i_5__0_n_0\,
      S(0) => \z0_p[9]_i_6__0_n_0\
    );
\z1_p[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[12]_i_2__0_n_0\
    );
\z1_p[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[12]_i_3__0_n_0\
    );
\z1_p[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(12),
      O => \z1_p[12]_i_4__0_n_0\
    );
\z1_p[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(11),
      I1 => z0_p(10),
      O => \z1_p[12]_i_5__0_n_0\
    );
\z1_p[12]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(10),
      O => \z1_p[12]_i_6__0_n_0\
    );
\z1_p[12]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(9),
      I1 => z0_p(8),
      O => \z1_p[12]_i_7__0_n_0\
    );
\z1_p[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(15),
      I1 => z0_p(16),
      O => \z1_p[16]_i_2__0_n_0\
    );
\z1_p[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(14),
      I1 => z0_p(15),
      O => \z1_p[16]_i_3__0_n_0\
    );
\z1_p[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(13),
      I1 => z0_p(14),
      O => \z1_p[16]_i_4__0_n_0\
    );
\z1_p[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(12),
      I1 => z0_p(13),
      O => \z1_p[16]_i_5__0_n_0\
    );
\z1_p[20]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[20]_i_2__1_n_0\
    );
\z1_p[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(19),
      I1 => z0_p(20),
      O => \z1_p[20]_i_3__0_n_0\
    );
\z1_p[20]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(19),
      O => \z1_p[20]_i_4__1_n_0\
    );
\z1_p[20]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(18),
      I1 => z0_p(17),
      O => \z1_p[20]_i_5__0_n_0\
    );
\z1_p[20]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(16),
      I1 => z0_p(17),
      O => \z1_p[20]_i_6__0_n_0\
    );
\z1_p[24]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[24]_i_2__0_n_0\
    );
\z1_p[24]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(23),
      I1 => z0_p(24),
      O => \z1_p[24]_i_3__0_n_0\
    );
\z1_p[24]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(23),
      O => \z1_p[24]_i_4__0_n_0\
    );
\z1_p[24]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(22),
      I1 => z0_p(21),
      O => \z1_p[24]_i_5__0_n_0\
    );
\z1_p[24]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(20),
      I1 => z0_p(21),
      O => \z1_p[24]_i_6__0_n_0\
    );
\z1_p[28]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[28]_i_2__0_n_0\
    );
\z1_p[28]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(28),
      I1 => z0_p(27),
      O => \z1_p[28]_i_3__0_n_0\
    );
\z1_p[28]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(26),
      I1 => z0_p(27),
      O => \z1_p[28]_i_4__0_n_0\
    );
\z1_p[28]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(26),
      O => \z1_p[28]_i_5__0_n_0\
    );
\z1_p[28]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(25),
      I1 => z0_p(24),
      O => \z1_p[28]_i_6__0_n_0\
    );
\z1_p[31]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[31]_i_2__0_n_0\
    );
\z1_p[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(30),
      I1 => z0_p(29),
      O => \z1_p[31]_i_3__0_n_0\
    );
\z1_p[31]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(29),
      O => \z1_p[31]_i_4__0_n_0\
    );
\z1_p[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[4]_i_2__0_n_0\
    );
\z1_p[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(4),
      O => \z1_p[4]_i_3__0_n_0\
    );
\z1_p[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(3),
      I1 => z0_p(2),
      O => \z1_p[4]_i_4__0_n_0\
    );
\z1_p[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(2),
      O => \z1_p[4]_i_5__0_n_0\
    );
\z1_p[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[8]_i_2__0_n_0\
    );
\z1_p[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[8]_i_3__0_n_0\
    );
\z1_p[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(8),
      O => \z1_p[8]_i_4__0_n_0\
    );
\z1_p[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(7),
      I1 => z0_p(6),
      O => \z1_p[8]_i_5__0_n_0\
    );
\z1_p[8]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(6),
      O => \z1_p[8]_i_6__0_n_0\
    );
\z1_p[8]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(5),
      I1 => z0_p(4),
      O => \z1_p[8]_i_7__0_n_0\
    );
\z1_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[12]_i_1__0_n_6\,
      Q => z1_p(10)
    );
\z1_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[12]_i_1__0_n_5\,
      Q => z1_p(11)
    );
\z1_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[12]_i_1__0_n_4\,
      Q => z1_p(12)
    );
\z1_p_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[8]_i_1__0_n_0\,
      CO(3) => \z1_p_reg[12]_i_1__0_n_0\,
      CO(2) => \z1_p_reg[12]_i_1__0_n_1\,
      CO(1) => \z1_p_reg[12]_i_1__0_n_2\,
      CO(0) => \z1_p_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \z1_p[12]_i_2__0_n_0\,
      DI(2) => z0_p(10),
      DI(1) => \z1_p[12]_i_3__0_n_0\,
      DI(0) => z0_p(8),
      O(3) => \z1_p_reg[12]_i_1__0_n_4\,
      O(2) => \z1_p_reg[12]_i_1__0_n_5\,
      O(1) => \z1_p_reg[12]_i_1__0_n_6\,
      O(0) => \z1_p_reg[12]_i_1__0_n_7\,
      S(3) => \z1_p[12]_i_4__0_n_0\,
      S(2) => \z1_p[12]_i_5__0_n_0\,
      S(1) => \z1_p[12]_i_6__0_n_0\,
      S(0) => \z1_p[12]_i_7__0_n_0\
    );
\z1_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[16]_i_1__0_n_7\,
      Q => z1_p(13)
    );
\z1_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[16]_i_1__0_n_6\,
      Q => z1_p(14)
    );
\z1_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[16]_i_1__0_n_5\,
      Q => z1_p(15)
    );
\z1_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[16]_i_1__0_n_4\,
      Q => z1_p(16)
    );
\z1_p_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[12]_i_1__0_n_0\,
      CO(3) => \z1_p_reg[16]_i_1__0_n_0\,
      CO(2) => \z1_p_reg[16]_i_1__0_n_1\,
      CO(1) => \z1_p_reg[16]_i_1__0_n_2\,
      CO(0) => \z1_p_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z0_p(15 downto 12),
      O(3) => \z1_p_reg[16]_i_1__0_n_4\,
      O(2) => \z1_p_reg[16]_i_1__0_n_5\,
      O(1) => \z1_p_reg[16]_i_1__0_n_6\,
      O(0) => \z1_p_reg[16]_i_1__0_n_7\,
      S(3) => \z1_p[16]_i_2__0_n_0\,
      S(2) => \z1_p[16]_i_3__0_n_0\,
      S(1) => \z1_p[16]_i_4__0_n_0\,
      S(0) => \z1_p[16]_i_5__0_n_0\
    );
\z1_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[20]_i_1__1_n_7\,
      Q => z1_p(17)
    );
\z1_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[20]_i_1__1_n_6\,
      Q => z1_p(18)
    );
\z1_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[20]_i_1__1_n_5\,
      Q => z1_p(19)
    );
\z1_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[20]_i_1__1_n_4\,
      Q => z1_p(20)
    );
\z1_p_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[16]_i_1__0_n_0\,
      CO(3) => \z1_p_reg[20]_i_1__1_n_0\,
      CO(2) => \z1_p_reg[20]_i_1__1_n_1\,
      CO(1) => \z1_p_reg[20]_i_1__1_n_2\,
      CO(0) => \z1_p_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => z0_p(19),
      DI(2) => \z1_p[20]_i_2__1_n_0\,
      DI(1 downto 0) => z0_p(17 downto 16),
      O(3) => \z1_p_reg[20]_i_1__1_n_4\,
      O(2) => \z1_p_reg[20]_i_1__1_n_5\,
      O(1) => \z1_p_reg[20]_i_1__1_n_6\,
      O(0) => \z1_p_reg[20]_i_1__1_n_7\,
      S(3) => \z1_p[20]_i_3__0_n_0\,
      S(2) => \z1_p[20]_i_4__1_n_0\,
      S(1) => \z1_p[20]_i_5__0_n_0\,
      S(0) => \z1_p[20]_i_6__0_n_0\
    );
\z1_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[24]_i_1__0_n_7\,
      Q => z1_p(21)
    );
\z1_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[24]_i_1__0_n_6\,
      Q => z1_p(22)
    );
\z1_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[24]_i_1__0_n_5\,
      Q => z1_p(23)
    );
\z1_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[24]_i_1__0_n_4\,
      Q => z1_p(24)
    );
\z1_p_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[20]_i_1__1_n_0\,
      CO(3) => \z1_p_reg[24]_i_1__0_n_0\,
      CO(2) => \z1_p_reg[24]_i_1__0_n_1\,
      CO(1) => \z1_p_reg[24]_i_1__0_n_2\,
      CO(0) => \z1_p_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => z0_p(23),
      DI(2) => \z1_p[24]_i_2__0_n_0\,
      DI(1 downto 0) => z0_p(21 downto 20),
      O(3) => \z1_p_reg[24]_i_1__0_n_4\,
      O(2) => \z1_p_reg[24]_i_1__0_n_5\,
      O(1) => \z1_p_reg[24]_i_1__0_n_6\,
      O(0) => \z1_p_reg[24]_i_1__0_n_7\,
      S(3) => \z1_p[24]_i_3__0_n_0\,
      S(2) => \z1_p[24]_i_4__0_n_0\,
      S(1) => \z1_p[24]_i_5__0_n_0\,
      S(0) => \z1_p[24]_i_6__0_n_0\
    );
\z1_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[28]_i_1__0_n_7\,
      Q => z1_p(25)
    );
\z1_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[28]_i_1__0_n_6\,
      Q => z1_p(26)
    );
\z1_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[28]_i_1__0_n_5\,
      Q => z1_p(27)
    );
\z1_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[28]_i_1__0_n_4\,
      Q => z1_p(28)
    );
\z1_p_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[24]_i_1__0_n_0\,
      CO(3) => \z1_p_reg[28]_i_1__0_n_0\,
      CO(2) => \z1_p_reg[28]_i_1__0_n_1\,
      CO(1) => \z1_p_reg[28]_i_1__0_n_2\,
      CO(0) => \z1_p_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => z0_p(27 downto 26),
      DI(1) => \z1_p[28]_i_2__0_n_0\,
      DI(0) => z0_p(24),
      O(3) => \z1_p_reg[28]_i_1__0_n_4\,
      O(2) => \z1_p_reg[28]_i_1__0_n_5\,
      O(1) => \z1_p_reg[28]_i_1__0_n_6\,
      O(0) => \z1_p_reg[28]_i_1__0_n_7\,
      S(3) => \z1_p[28]_i_3__0_n_0\,
      S(2) => \z1_p[28]_i_4__0_n_0\,
      S(1) => \z1_p[28]_i_5__0_n_0\,
      S(0) => \z1_p[28]_i_6__0_n_0\
    );
\z1_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[31]_i_1__0_n_7\,
      Q => z1_p(29)
    );
\z1_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[4]_i_1__0_n_6\,
      Q => z1_p(2)
    );
\z1_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[31]_i_1__0_n_6\,
      Q => z1_p(30)
    );
\z1_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[31]_i_1__0_n_5\,
      Q => z1_p(31)
    );
\z1_p_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[28]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_z1_p_reg[31]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z1_p_reg[31]_i_1__0_n_2\,
      CO(0) => \z1_p_reg[31]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => z0_p(29),
      DI(0) => \z1_p[31]_i_2__0_n_0\,
      O(3) => \NLW_z1_p_reg[31]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \z1_p_reg[31]_i_1__0_n_5\,
      O(1) => \z1_p_reg[31]_i_1__0_n_6\,
      O(0) => \z1_p_reg[31]_i_1__0_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \z1_p[31]_i_3__0_n_0\,
      S(0) => \z1_p[31]_i_4__0_n_0\
    );
\z1_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[4]_i_1__0_n_5\,
      Q => z1_p(3)
    );
\z1_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[4]_i_1__0_n_4\,
      Q => z1_p(4)
    );
\z1_p_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z1_p_reg[4]_i_1__0_n_0\,
      CO(2) => \z1_p_reg[4]_i_1__0_n_1\,
      CO(1) => \z1_p_reg[4]_i_1__0_n_2\,
      CO(0) => \z1_p_reg[4]_i_1__0_n_3\,
      CYINIT => z0_p(31),
      DI(3) => \z1_p[4]_i_2__0_n_0\,
      DI(2) => z0_p(2),
      DI(1 downto 0) => B"00",
      O(3) => \z1_p_reg[4]_i_1__0_n_4\,
      O(2) => \z1_p_reg[4]_i_1__0_n_5\,
      O(1) => \z1_p_reg[4]_i_1__0_n_6\,
      O(0) => \NLW_z1_p_reg[4]_i_1__0_O_UNCONNECTED\(0),
      S(3) => \z1_p[4]_i_3__0_n_0\,
      S(2) => \z1_p[4]_i_4__0_n_0\,
      S(1) => \z1_p[4]_i_5__0_n_0\,
      S(0) => '1'
    );
\z1_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[8]_i_1__0_n_7\,
      Q => z1_p(5)
    );
\z1_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[8]_i_1__0_n_6\,
      Q => z1_p(6)
    );
\z1_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[8]_i_1__0_n_5\,
      Q => z1_p(7)
    );
\z1_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[8]_i_1__0_n_4\,
      Q => z1_p(8)
    );
\z1_p_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[4]_i_1__0_n_0\,
      CO(3) => \z1_p_reg[8]_i_1__0_n_0\,
      CO(2) => \z1_p_reg[8]_i_1__0_n_1\,
      CO(1) => \z1_p_reg[8]_i_1__0_n_2\,
      CO(0) => \z1_p_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \z1_p[8]_i_2__0_n_0\,
      DI(2) => z0_p(6),
      DI(1) => \z1_p[8]_i_3__0_n_0\,
      DI(0) => z0_p(4),
      O(3) => \z1_p_reg[8]_i_1__0_n_4\,
      O(2) => \z1_p_reg[8]_i_1__0_n_5\,
      O(1) => \z1_p_reg[8]_i_1__0_n_6\,
      O(0) => \z1_p_reg[8]_i_1__0_n_7\,
      S(3) => \z1_p[8]_i_4__0_n_0\,
      S(2) => \z1_p[8]_i_5__0_n_0\,
      S(1) => \z1_p[8]_i_6__0_n_0\,
      S(0) => \z1_p[8]_i_7__0_n_0\
    );
\z1_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[12]_i_1__0_n_7\,
      Q => z1_p(9)
    );
\z2_p[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x1_p(29),
      O => \z2_p[0]_i_1__1_n_0\
    );
\z2_p[12]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[12]_i_2__1_n_0\
    );
\z2_p[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[12]_i_3__1_n_0\
    );
\z2_p[12]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(12),
      O => \z2_p[12]_i_4__1_n_0\
    );
\z2_p[12]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(11),
      I1 => z1_p(10),
      O => \z2_p[12]_i_5__1_n_0\
    );
\z2_p[12]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(9),
      I1 => z1_p(10),
      O => \z2_p[12]_i_6__0_n_0\
    );
\z2_p[12]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(9),
      O => \z2_p[12]_i_7__1_n_0\
    );
\z2_p[16]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[16]_i_2__1_n_0\
    );
\z2_p[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[16]_i_3__0_n_0\
    );
\z2_p[16]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(16),
      O => \z2_p[16]_i_4__1_n_0\
    );
\z2_p[16]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(15),
      I1 => z1_p(14),
      O => \z2_p[16]_i_5__1_n_0\
    );
\z2_p[16]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(14),
      O => \z2_p[16]_i_6__1_n_0\
    );
\z2_p[16]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(13),
      I1 => z1_p(12),
      O => \z2_p[16]_i_7__0_n_0\
    );
\z2_p[20]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[20]_i_2__0_n_0\
    );
\z2_p[20]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(20),
      I1 => z1_p(19),
      O => \z2_p[20]_i_3__1_n_0\
    );
\z2_p[20]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(19),
      O => \z2_p[20]_i_4__1_n_0\
    );
\z2_p[20]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(18),
      I1 => z1_p(17),
      O => \z2_p[20]_i_5__1_n_0\
    );
\z2_p[20]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(16),
      I1 => z1_p(17),
      O => \z2_p[20]_i_6__1_n_0\
    );
\z2_p[24]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[24]_i_2__0_n_0\
    );
\z2_p[24]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[24]_i_3__0_n_0\
    );
\z2_p[24]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(23),
      I1 => z1_p(24),
      O => \z2_p[24]_i_4__0_n_0\
    );
\z2_p[24]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(23),
      O => \z2_p[24]_i_5__0_n_0\
    );
\z2_p[24]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(22),
      I1 => z1_p(21),
      O => \z2_p[24]_i_6__0_n_0\
    );
\z2_p[24]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(21),
      O => \z2_p[24]_i_7__0_n_0\
    );
\z2_p[28]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[28]_i_2__0_n_0\
    );
\z2_p[28]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(27),
      I1 => z1_p(28),
      O => \z2_p[28]_i_3__0_n_0\
    );
\z2_p[28]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(26),
      I1 => z1_p(27),
      O => \z2_p[28]_i_4__0_n_0\
    );
\z2_p[28]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(26),
      O => \z2_p[28]_i_5__0_n_0\
    );
\z2_p[28]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(25),
      I1 => z1_p(24),
      O => \z2_p[28]_i_6__0_n_0\
    );
\z2_p[31]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[31]_i_2__0_n_0\
    );
\z2_p[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(30),
      I1 => z1_p(31),
      O => \z2_p[31]_i_3__0_n_0\
    );
\z2_p[31]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(30),
      O => \z2_p[31]_i_4__0_n_0\
    );
\z2_p[31]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(29),
      I1 => z1_p(28),
      O => \z2_p[31]_i_5__0_n_0\
    );
\z2_p[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[4]_i_2__1_n_0\
    );
\z2_p[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[4]_i_3__1_n_0\
    );
\z2_p[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(3),
      I1 => z1_p(4),
      O => \z2_p[4]_i_4__0_n_0\
    );
\z2_p[4]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(3),
      I1 => z1_p(31),
      O => \z2_p[4]_i_5__1_n_0\
    );
\z2_p[4]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(2),
      O => \z2_p[4]_i_6__0_n_0\
    );
\z2_p[4]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \z2_p[4]_i_7__1_n_0\
    );
\z2_p[8]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(8),
      I1 => z1_p(7),
      O => \z2_p[8]_i_2__1_n_0\
    );
\z2_p[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(6),
      I1 => z1_p(7),
      O => \z2_p[8]_i_3__1_n_0\
    );
\z2_p[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(5),
      I1 => z1_p(6),
      O => \z2_p[8]_i_4__1_n_0\
    );
\z2_p[8]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(4),
      I1 => z1_p(5),
      O => \z2_p[8]_i_5__1_n_0\
    );
\z2_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p[0]_i_1__1_n_0\,
      Q => z2_p(0)
    );
\z2_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[12]_i_1__1_n_6\,
      Q => z2_p(10)
    );
\z2_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[12]_i_1__1_n_5\,
      Q => z2_p(11)
    );
\z2_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[12]_i_1__1_n_4\,
      Q => z2_p(12)
    );
\z2_p_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[8]_i_1__1_n_0\,
      CO(3) => \z2_p_reg[12]_i_1__1_n_0\,
      CO(2) => \z2_p_reg[12]_i_1__1_n_1\,
      CO(1) => \z2_p_reg[12]_i_1__1_n_2\,
      CO(0) => \z2_p_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \z2_p[12]_i_2__1_n_0\,
      DI(2 downto 1) => z1_p(10 downto 9),
      DI(0) => \z2_p[12]_i_3__1_n_0\,
      O(3) => \z2_p_reg[12]_i_1__1_n_4\,
      O(2) => \z2_p_reg[12]_i_1__1_n_5\,
      O(1) => \z2_p_reg[12]_i_1__1_n_6\,
      O(0) => \z2_p_reg[12]_i_1__1_n_7\,
      S(3) => \z2_p[12]_i_4__1_n_0\,
      S(2) => \z2_p[12]_i_5__1_n_0\,
      S(1) => \z2_p[12]_i_6__0_n_0\,
      S(0) => \z2_p[12]_i_7__1_n_0\
    );
\z2_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[16]_i_1__1_n_7\,
      Q => z2_p(13)
    );
\z2_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[16]_i_1__1_n_6\,
      Q => z2_p(14)
    );
\z2_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[16]_i_1__1_n_5\,
      Q => z2_p(15)
    );
\z2_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[16]_i_1__1_n_4\,
      Q => z2_p(16)
    );
\z2_p_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[12]_i_1__1_n_0\,
      CO(3) => \z2_p_reg[16]_i_1__1_n_0\,
      CO(2) => \z2_p_reg[16]_i_1__1_n_1\,
      CO(1) => \z2_p_reg[16]_i_1__1_n_2\,
      CO(0) => \z2_p_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \z2_p[16]_i_2__1_n_0\,
      DI(2) => z1_p(14),
      DI(1) => \z2_p[16]_i_3__0_n_0\,
      DI(0) => z1_p(12),
      O(3) => \z2_p_reg[16]_i_1__1_n_4\,
      O(2) => \z2_p_reg[16]_i_1__1_n_5\,
      O(1) => \z2_p_reg[16]_i_1__1_n_6\,
      O(0) => \z2_p_reg[16]_i_1__1_n_7\,
      S(3) => \z2_p[16]_i_4__1_n_0\,
      S(2) => \z2_p[16]_i_5__1_n_0\,
      S(1) => \z2_p[16]_i_6__1_n_0\,
      S(0) => \z2_p[16]_i_7__0_n_0\
    );
\z2_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[20]_i_1__1_n_7\,
      Q => z2_p(17)
    );
\z2_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[20]_i_1__1_n_6\,
      Q => z2_p(18)
    );
\z2_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[20]_i_1__1_n_5\,
      Q => z2_p(19)
    );
\z2_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[4]_i_1__1_n_7\,
      Q => z2_p(1)
    );
\z2_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[20]_i_1__1_n_4\,
      Q => z2_p(20)
    );
\z2_p_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[16]_i_1__1_n_0\,
      CO(3) => \z2_p_reg[20]_i_1__1_n_0\,
      CO(2) => \z2_p_reg[20]_i_1__1_n_1\,
      CO(1) => \z2_p_reg[20]_i_1__1_n_2\,
      CO(0) => \z2_p_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => z1_p(19),
      DI(2) => \z2_p[20]_i_2__0_n_0\,
      DI(1 downto 0) => z1_p(17 downto 16),
      O(3) => \z2_p_reg[20]_i_1__1_n_4\,
      O(2) => \z2_p_reg[20]_i_1__1_n_5\,
      O(1) => \z2_p_reg[20]_i_1__1_n_6\,
      O(0) => \z2_p_reg[20]_i_1__1_n_7\,
      S(3) => \z2_p[20]_i_3__1_n_0\,
      S(2) => \z2_p[20]_i_4__1_n_0\,
      S(1) => \z2_p[20]_i_5__1_n_0\,
      S(0) => \z2_p[20]_i_6__1_n_0\
    );
\z2_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[24]_i_1__0_n_7\,
      Q => z2_p(21)
    );
\z2_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[24]_i_1__0_n_6\,
      Q => z2_p(22)
    );
\z2_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[24]_i_1__0_n_5\,
      Q => z2_p(23)
    );
\z2_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[24]_i_1__0_n_4\,
      Q => z2_p(24)
    );
\z2_p_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[20]_i_1__1_n_0\,
      CO(3) => \z2_p_reg[24]_i_1__0_n_0\,
      CO(2) => \z2_p_reg[24]_i_1__0_n_1\,
      CO(1) => \z2_p_reg[24]_i_1__0_n_2\,
      CO(0) => \z2_p_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => z1_p(23),
      DI(2) => \z2_p[24]_i_2__0_n_0\,
      DI(1) => z1_p(21),
      DI(0) => \z2_p[24]_i_3__0_n_0\,
      O(3) => \z2_p_reg[24]_i_1__0_n_4\,
      O(2) => \z2_p_reg[24]_i_1__0_n_5\,
      O(1) => \z2_p_reg[24]_i_1__0_n_6\,
      O(0) => \z2_p_reg[24]_i_1__0_n_7\,
      S(3) => \z2_p[24]_i_4__0_n_0\,
      S(2) => \z2_p[24]_i_5__0_n_0\,
      S(1) => \z2_p[24]_i_6__0_n_0\,
      S(0) => \z2_p[24]_i_7__0_n_0\
    );
\z2_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[28]_i_1__0_n_7\,
      Q => z2_p(25)
    );
\z2_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[28]_i_1__0_n_6\,
      Q => z2_p(26)
    );
\z2_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[28]_i_1__0_n_5\,
      Q => z2_p(27)
    );
\z2_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[28]_i_1__0_n_4\,
      Q => z2_p(28)
    );
\z2_p_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[24]_i_1__0_n_0\,
      CO(3) => \z2_p_reg[28]_i_1__0_n_0\,
      CO(2) => \z2_p_reg[28]_i_1__0_n_1\,
      CO(1) => \z2_p_reg[28]_i_1__0_n_2\,
      CO(0) => \z2_p_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => z1_p(27 downto 26),
      DI(1) => \z2_p[28]_i_2__0_n_0\,
      DI(0) => z1_p(24),
      O(3) => \z2_p_reg[28]_i_1__0_n_4\,
      O(2) => \z2_p_reg[28]_i_1__0_n_5\,
      O(1) => \z2_p_reg[28]_i_1__0_n_6\,
      O(0) => \z2_p_reg[28]_i_1__0_n_7\,
      S(3) => \z2_p[28]_i_3__0_n_0\,
      S(2) => \z2_p[28]_i_4__0_n_0\,
      S(1) => \z2_p[28]_i_5__0_n_0\,
      S(0) => \z2_p[28]_i_6__0_n_0\
    );
\z2_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[31]_i_1__0_n_7\,
      Q => z2_p(29)
    );
\z2_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[4]_i_1__1_n_6\,
      Q => z2_p(2)
    );
\z2_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[31]_i_1__0_n_6\,
      Q => z2_p(30)
    );
\z2_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[31]_i_1__0_n_5\,
      Q => z2_p(31)
    );
\z2_p_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[28]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_z2_p_reg[31]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z2_p_reg[31]_i_1__0_n_2\,
      CO(0) => \z2_p_reg[31]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \z2_p[31]_i_2__0_n_0\,
      DI(0) => z1_p(28),
      O(3) => \NLW_z2_p_reg[31]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \z2_p_reg[31]_i_1__0_n_5\,
      O(1) => \z2_p_reg[31]_i_1__0_n_6\,
      O(0) => \z2_p_reg[31]_i_1__0_n_7\,
      S(3) => '0',
      S(2) => \z2_p[31]_i_3__0_n_0\,
      S(1) => \z2_p[31]_i_4__0_n_0\,
      S(0) => \z2_p[31]_i_5__0_n_0\
    );
\z2_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[4]_i_1__1_n_5\,
      Q => z2_p(3)
    );
\z2_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[4]_i_1__1_n_4\,
      Q => z2_p(4)
    );
\z2_p_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z2_p_reg[4]_i_1__1_n_0\,
      CO(2) => \z2_p_reg[4]_i_1__1_n_1\,
      CO(1) => \z2_p_reg[4]_i_1__1_n_2\,
      CO(0) => \z2_p_reg[4]_i_1__1_n_3\,
      CYINIT => x1_p(29),
      DI(3) => z1_p(3),
      DI(2) => \z2_p[4]_i_2__1_n_0\,
      DI(1) => \z2_p[4]_i_3__1_n_0\,
      DI(0) => y1_p(29),
      O(3) => \z2_p_reg[4]_i_1__1_n_4\,
      O(2) => \z2_p_reg[4]_i_1__1_n_5\,
      O(1) => \z2_p_reg[4]_i_1__1_n_6\,
      O(0) => \z2_p_reg[4]_i_1__1_n_7\,
      S(3) => \z2_p[4]_i_4__0_n_0\,
      S(2) => \z2_p[4]_i_5__1_n_0\,
      S(1) => \z2_p[4]_i_6__0_n_0\,
      S(0) => \z2_p[4]_i_7__1_n_0\
    );
\z2_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[8]_i_1__1_n_7\,
      Q => z2_p(5)
    );
\z2_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[8]_i_1__1_n_6\,
      Q => z2_p(6)
    );
\z2_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[8]_i_1__1_n_5\,
      Q => z2_p(7)
    );
\z2_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[8]_i_1__1_n_4\,
      Q => z2_p(8)
    );
\z2_p_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[4]_i_1__1_n_0\,
      CO(3) => \z2_p_reg[8]_i_1__1_n_0\,
      CO(2) => \z2_p_reg[8]_i_1__1_n_1\,
      CO(1) => \z2_p_reg[8]_i_1__1_n_2\,
      CO(0) => \z2_p_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z1_p(7 downto 4),
      O(3) => \z2_p_reg[8]_i_1__1_n_4\,
      O(2) => \z2_p_reg[8]_i_1__1_n_5\,
      O(1) => \z2_p_reg[8]_i_1__1_n_6\,
      O(0) => \z2_p_reg[8]_i_1__1_n_7\,
      S(3) => \z2_p[8]_i_2__1_n_0\,
      S(2) => \z2_p[8]_i_3__1_n_0\,
      S(1) => \z2_p[8]_i_4__1_n_0\,
      S(0) => \z2_p[8]_i_5__1_n_0\
    );
\z2_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[12]_i_1__1_n_7\,
      Q => z2_p(9)
    );
\z3_p[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(0),
      O => \z3_p[0]_i_1__1_n_0\
    );
\z3_p[12]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[12]_i_2__1_n_0\
    );
\z3_p[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[12]_i_3__1_n_0\
    );
\z3_p[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(11),
      I1 => z2_p(12),
      O => \z3_p[12]_i_4__0_n_0\
    );
\z3_p[12]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(11),
      O => \z3_p[12]_i_5__1_n_0\
    );
\z3_p[12]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(10),
      I1 => z2_p(9),
      O => \z3_p[12]_i_6__1_n_0\
    );
\z3_p[12]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(9),
      O => \z3_p[12]_i_7__1_n_0\
    );
\z3_p[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[16]_i_2__0_n_0\
    );
\z3_p[16]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(15),
      I1 => z2_p(16),
      O => \z3_p[16]_i_3__1_n_0\
    );
\z3_p[16]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(15),
      O => \z3_p[16]_i_4__1_n_0\
    );
\z3_p[16]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(14),
      I1 => z2_p(13),
      O => \z3_p[16]_i_5__1_n_0\
    );
\z3_p[16]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(12),
      I1 => z2_p(13),
      O => \z3_p[16]_i_6__0_n_0\
    );
\z3_p[20]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[20]_i_2__0_n_0\
    );
\z3_p[20]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(20),
      I1 => z2_p(19),
      O => \z3_p[20]_i_3__1_n_0\
    );
\z3_p[20]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(18),
      I1 => z2_p(19),
      O => \z3_p[20]_i_4__1_n_0\
    );
\z3_p[20]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(18),
      O => \z3_p[20]_i_5__1_n_0\
    );
\z3_p[20]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(17),
      I1 => z2_p(16),
      O => \z3_p[20]_i_6__1_n_0\
    );
\z3_p[24]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[24]_i_2__0_n_0\
    );
\z3_p[24]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[24]_i_3__0_n_0\
    );
\z3_p[24]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(23),
      I1 => z2_p(24),
      O => \z3_p[24]_i_4__0_n_0\
    );
\z3_p[24]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(23),
      O => \z3_p[24]_i_5__0_n_0\
    );
\z3_p[24]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(22),
      I1 => z2_p(21),
      O => \z3_p[24]_i_6__0_n_0\
    );
\z3_p[24]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(21),
      O => \z3_p[24]_i_7__0_n_0\
    );
\z3_p[28]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(28),
      I1 => z2_p(27),
      O => \z3_p[28]_i_2__0_n_0\
    );
\z3_p[28]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(26),
      I1 => z2_p(27),
      O => \z3_p[28]_i_3__0_n_0\
    );
\z3_p[28]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(25),
      I1 => z2_p(26),
      O => \z3_p[28]_i_4__0_n_0\
    );
\z3_p[28]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(24),
      I1 => z2_p(25),
      O => \z3_p[28]_i_5__0_n_0\
    );
\z3_p[31]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[31]_i_2__0_n_0\
    );
\z3_p[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(30),
      I1 => z2_p(31),
      O => \z3_p[31]_i_3__0_n_0\
    );
\z3_p[31]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(29),
      I1 => z2_p(30),
      O => \z3_p[31]_i_4__0_n_0\
    );
\z3_p[31]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(29),
      O => \z3_p[31]_i_5__0_n_0\
    );
\z3_p[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(2),
      O => \z3_p[4]_i_2__1_n_0\
    );
\z3_p[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(3),
      I1 => z2_p(4),
      O => \z3_p[4]_i_3__1_n_0\
    );
\z3_p[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(2),
      I1 => z2_p(3),
      O => \z3_p[4]_i_4__0_n_0\
    );
\z3_p[4]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(2),
      I1 => z2_p(31),
      O => \z3_p[4]_i_5__1_n_0\
    );
\z3_p[4]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(1),
      O => \z3_p[4]_i_6__1_n_0\
    );
\z3_p[8]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(8),
      I1 => z2_p(7),
      O => \z3_p[8]_i_2__1_n_0\
    );
\z3_p[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(6),
      I1 => z2_p(7),
      O => \z3_p[8]_i_3__1_n_0\
    );
\z3_p[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(5),
      I1 => z2_p(6),
      O => \z3_p[8]_i_4__0_n_0\
    );
\z3_p[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(4),
      I1 => z2_p(5),
      O => \z3_p[8]_i_5__0_n_0\
    );
\z3_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p[0]_i_1__1_n_0\,
      Q => z3_p(0)
    );
\z3_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[12]_i_1__1_n_6\,
      Q => z3_p(10)
    );
\z3_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[12]_i_1__1_n_5\,
      Q => z3_p(11)
    );
\z3_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[12]_i_1__1_n_4\,
      Q => z3_p(12)
    );
\z3_p_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[8]_i_1__1_n_0\,
      CO(3) => \z3_p_reg[12]_i_1__1_n_0\,
      CO(2) => \z3_p_reg[12]_i_1__1_n_1\,
      CO(1) => \z3_p_reg[12]_i_1__1_n_2\,
      CO(0) => \z3_p_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => z2_p(11),
      DI(2) => \z3_p[12]_i_2__1_n_0\,
      DI(1) => z2_p(9),
      DI(0) => \z3_p[12]_i_3__1_n_0\,
      O(3) => \z3_p_reg[12]_i_1__1_n_4\,
      O(2) => \z3_p_reg[12]_i_1__1_n_5\,
      O(1) => \z3_p_reg[12]_i_1__1_n_6\,
      O(0) => \z3_p_reg[12]_i_1__1_n_7\,
      S(3) => \z3_p[12]_i_4__0_n_0\,
      S(2) => \z3_p[12]_i_5__1_n_0\,
      S(1) => \z3_p[12]_i_6__1_n_0\,
      S(0) => \z3_p[12]_i_7__1_n_0\
    );
\z3_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[16]_i_1__1_n_7\,
      Q => z3_p(13)
    );
\z3_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[16]_i_1__1_n_6\,
      Q => z3_p(14)
    );
\z3_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[16]_i_1__1_n_5\,
      Q => z3_p(15)
    );
\z3_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[16]_i_1__1_n_4\,
      Q => z3_p(16)
    );
\z3_p_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[12]_i_1__1_n_0\,
      CO(3) => \z3_p_reg[16]_i_1__1_n_0\,
      CO(2) => \z3_p_reg[16]_i_1__1_n_1\,
      CO(1) => \z3_p_reg[16]_i_1__1_n_2\,
      CO(0) => \z3_p_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => z2_p(15),
      DI(2) => \z3_p[16]_i_2__0_n_0\,
      DI(1 downto 0) => z2_p(13 downto 12),
      O(3) => \z3_p_reg[16]_i_1__1_n_4\,
      O(2) => \z3_p_reg[16]_i_1__1_n_5\,
      O(1) => \z3_p_reg[16]_i_1__1_n_6\,
      O(0) => \z3_p_reg[16]_i_1__1_n_7\,
      S(3) => \z3_p[16]_i_3__1_n_0\,
      S(2) => \z3_p[16]_i_4__1_n_0\,
      S(1) => \z3_p[16]_i_5__1_n_0\,
      S(0) => \z3_p[16]_i_6__0_n_0\
    );
\z3_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[20]_i_1__1_n_7\,
      Q => z3_p(17)
    );
\z3_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[20]_i_1__1_n_6\,
      Q => z3_p(18)
    );
\z3_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[20]_i_1__1_n_5\,
      Q => z3_p(19)
    );
\z3_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[4]_i_1__1_n_7\,
      Q => z3_p(1)
    );
\z3_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[20]_i_1__1_n_4\,
      Q => z3_p(20)
    );
\z3_p_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[16]_i_1__1_n_0\,
      CO(3) => \z3_p_reg[20]_i_1__1_n_0\,
      CO(2) => \z3_p_reg[20]_i_1__1_n_1\,
      CO(1) => \z3_p_reg[20]_i_1__1_n_2\,
      CO(0) => \z3_p_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => z2_p(19 downto 18),
      DI(1) => \z3_p[20]_i_2__0_n_0\,
      DI(0) => z2_p(16),
      O(3) => \z3_p_reg[20]_i_1__1_n_4\,
      O(2) => \z3_p_reg[20]_i_1__1_n_5\,
      O(1) => \z3_p_reg[20]_i_1__1_n_6\,
      O(0) => \z3_p_reg[20]_i_1__1_n_7\,
      S(3) => \z3_p[20]_i_3__1_n_0\,
      S(2) => \z3_p[20]_i_4__1_n_0\,
      S(1) => \z3_p[20]_i_5__1_n_0\,
      S(0) => \z3_p[20]_i_6__1_n_0\
    );
\z3_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[24]_i_1__0_n_7\,
      Q => z3_p(21)
    );
\z3_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[24]_i_1__0_n_6\,
      Q => z3_p(22)
    );
\z3_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[24]_i_1__0_n_5\,
      Q => z3_p(23)
    );
\z3_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[24]_i_1__0_n_4\,
      Q => z3_p(24)
    );
\z3_p_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[20]_i_1__1_n_0\,
      CO(3) => \z3_p_reg[24]_i_1__0_n_0\,
      CO(2) => \z3_p_reg[24]_i_1__0_n_1\,
      CO(1) => \z3_p_reg[24]_i_1__0_n_2\,
      CO(0) => \z3_p_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => z2_p(23),
      DI(2) => \z3_p[24]_i_2__0_n_0\,
      DI(1) => z2_p(21),
      DI(0) => \z3_p[24]_i_3__0_n_0\,
      O(3) => \z3_p_reg[24]_i_1__0_n_4\,
      O(2) => \z3_p_reg[24]_i_1__0_n_5\,
      O(1) => \z3_p_reg[24]_i_1__0_n_6\,
      O(0) => \z3_p_reg[24]_i_1__0_n_7\,
      S(3) => \z3_p[24]_i_4__0_n_0\,
      S(2) => \z3_p[24]_i_5__0_n_0\,
      S(1) => \z3_p[24]_i_6__0_n_0\,
      S(0) => \z3_p[24]_i_7__0_n_0\
    );
\z3_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[28]_i_1__0_n_7\,
      Q => z3_p(25)
    );
\z3_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[28]_i_1__0_n_6\,
      Q => z3_p(26)
    );
\z3_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[28]_i_1__0_n_5\,
      Q => z3_p(27)
    );
\z3_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[28]_i_1__0_n_4\,
      Q => z3_p(28)
    );
\z3_p_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[24]_i_1__0_n_0\,
      CO(3) => \z3_p_reg[28]_i_1__0_n_0\,
      CO(2) => \z3_p_reg[28]_i_1__0_n_1\,
      CO(1) => \z3_p_reg[28]_i_1__0_n_2\,
      CO(0) => \z3_p_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z2_p(27 downto 24),
      O(3) => \z3_p_reg[28]_i_1__0_n_4\,
      O(2) => \z3_p_reg[28]_i_1__0_n_5\,
      O(1) => \z3_p_reg[28]_i_1__0_n_6\,
      O(0) => \z3_p_reg[28]_i_1__0_n_7\,
      S(3) => \z3_p[28]_i_2__0_n_0\,
      S(2) => \z3_p[28]_i_3__0_n_0\,
      S(1) => \z3_p[28]_i_4__0_n_0\,
      S(0) => \z3_p[28]_i_5__0_n_0\
    );
\z3_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[31]_i_1__0_n_7\,
      Q => z3_p(29)
    );
\z3_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[4]_i_1__1_n_6\,
      Q => z3_p(2)
    );
\z3_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[31]_i_1__0_n_6\,
      Q => z3_p(30)
    );
\z3_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[31]_i_1__0_n_5\,
      Q => z3_p(31)
    );
\z3_p_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[28]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_z3_p_reg[31]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z3_p_reg[31]_i_1__0_n_2\,
      CO(0) => \z3_p_reg[31]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => z2_p(29),
      DI(0) => \z3_p[31]_i_2__0_n_0\,
      O(3) => \NLW_z3_p_reg[31]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \z3_p_reg[31]_i_1__0_n_5\,
      O(1) => \z3_p_reg[31]_i_1__0_n_6\,
      O(0) => \z3_p_reg[31]_i_1__0_n_7\,
      S(3) => '0',
      S(2) => \z3_p[31]_i_3__0_n_0\,
      S(1) => \z3_p[31]_i_4__0_n_0\,
      S(0) => \z3_p[31]_i_5__0_n_0\
    );
\z3_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[4]_i_1__1_n_5\,
      Q => z3_p(3)
    );
\z3_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[4]_i_1__1_n_4\,
      Q => z3_p(4)
    );
\z3_p_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z3_p_reg[4]_i_1__1_n_0\,
      CO(2) => \z3_p_reg[4]_i_1__1_n_1\,
      CO(1) => \z3_p_reg[4]_i_1__1_n_2\,
      CO(0) => \z3_p_reg[4]_i_1__1_n_3\,
      CYINIT => z2_p(0),
      DI(3 downto 2) => z2_p(3 downto 2),
      DI(1) => \z3_p[4]_i_2__1_n_0\,
      DI(0) => z2_p(1),
      O(3) => \z3_p_reg[4]_i_1__1_n_4\,
      O(2) => \z3_p_reg[4]_i_1__1_n_5\,
      O(1) => \z3_p_reg[4]_i_1__1_n_6\,
      O(0) => \z3_p_reg[4]_i_1__1_n_7\,
      S(3) => \z3_p[4]_i_3__1_n_0\,
      S(2) => \z3_p[4]_i_4__0_n_0\,
      S(1) => \z3_p[4]_i_5__1_n_0\,
      S(0) => \z3_p[4]_i_6__1_n_0\
    );
\z3_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[8]_i_1__1_n_7\,
      Q => z3_p(5)
    );
\z3_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[8]_i_1__1_n_6\,
      Q => z3_p(6)
    );
\z3_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[8]_i_1__1_n_5\,
      Q => z3_p(7)
    );
\z3_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[8]_i_1__1_n_4\,
      Q => z3_p(8)
    );
\z3_p_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[4]_i_1__1_n_0\,
      CO(3) => \z3_p_reg[8]_i_1__1_n_0\,
      CO(2) => \z3_p_reg[8]_i_1__1_n_1\,
      CO(1) => \z3_p_reg[8]_i_1__1_n_2\,
      CO(0) => \z3_p_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z2_p(7 downto 4),
      O(3) => \z3_p_reg[8]_i_1__1_n_4\,
      O(2) => \z3_p_reg[8]_i_1__1_n_5\,
      O(1) => \z3_p_reg[8]_i_1__1_n_6\,
      O(0) => \z3_p_reg[8]_i_1__1_n_7\,
      S(3) => \z3_p[8]_i_2__1_n_0\,
      S(2) => \z3_p[8]_i_3__1_n_0\,
      S(1) => \z3_p[8]_i_4__0_n_0\,
      S(0) => \z3_p[8]_i_5__0_n_0\
    );
\z3_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[12]_i_1__1_n_7\,
      Q => z3_p(9)
    );
\z4_p[31]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(25),
      I1 => z3_p(26),
      O => \z4_p[31]_i_10__0_n_0\
    );
\z4_p[31]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(24),
      I1 => z3_p(25),
      O => \z4_p[31]_i_11__0_n_0\
    );
\z4_p[31]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(23),
      I1 => z3_p(24),
      O => \z4_p[31]_i_13__0_n_0\
    );
\z4_p[31]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(22),
      I1 => z3_p(23),
      O => \z4_p[31]_i_14__0_n_0\
    );
\z4_p[31]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(21),
      I1 => z3_p(22),
      O => \z4_p[31]_i_15__0_n_0\
    );
\z4_p[31]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(20),
      I1 => z3_p(21),
      O => \z4_p[31]_i_16__0_n_0\
    );
\z4_p[31]_i_18__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_18__0_n_0\
    );
\z4_p[31]_i_19__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_19__0_n_0\
    );
\z4_p[31]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(20),
      O => \z4_p[31]_i_20__0_n_0\
    );
\z4_p[31]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(19),
      I1 => z3_p(18),
      O => \z4_p[31]_i_21__0_n_0\
    );
\z4_p[31]_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(18),
      O => \z4_p[31]_i_22__0_n_0\
    );
\z4_p[31]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(17),
      I1 => z3_p(16),
      O => \z4_p[31]_i_23__0_n_0\
    );
\z4_p[31]_i_25__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_25__0_n_0\
    );
\z4_p[31]_i_26__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_26__0_n_0\
    );
\z4_p[31]_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(16),
      O => \z4_p[31]_i_27__0_n_0\
    );
\z4_p[31]_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(15),
      I1 => z3_p(14),
      O => \z4_p[31]_i_28__0_n_0\
    );
\z4_p[31]_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(13),
      I1 => z3_p(14),
      O => \z4_p[31]_i_29__0_n_0\
    );
\z4_p[31]_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(13),
      O => \z4_p[31]_i_30__0_n_0\
    );
\z4_p[31]_i_32__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_32__0_n_0\
    );
\z4_p[31]_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(12),
      I1 => z3_p(11),
      O => \z4_p[31]_i_33__0_n_0\
    );
\z4_p[31]_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(10),
      I1 => z3_p(11),
      O => \z4_p[31]_i_34__0_n_0\
    );
\z4_p[31]_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(10),
      O => \z4_p[31]_i_35__0_n_0\
    );
\z4_p[31]_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(9),
      I1 => z3_p(8),
      O => \z4_p[31]_i_36__0_n_0\
    );
\z4_p[31]_i_38__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_38__0_n_0\
    );
\z4_p[31]_i_39__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_39__0_n_0\
    );
\z4_p[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(30),
      I1 => z3_p(31),
      O => \z4_p[31]_i_3__0_n_0\
    );
\z4_p[31]_i_40__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(8),
      O => \z4_p[31]_i_40__0_n_0\
    );
\z4_p[31]_i_41__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(7),
      I1 => z3_p(6),
      O => \z4_p[31]_i_41__0_n_0\
    );
\z4_p[31]_i_42__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(6),
      O => \z4_p[31]_i_42__0_n_0\
    );
\z4_p[31]_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(5),
      I1 => z3_p(4),
      O => \z4_p[31]_i_43__0_n_0\
    );
\z4_p[31]_i_44__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_44__0_n_0\
    );
\z4_p[31]_i_45__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(1),
      O => \z4_p[31]_i_45__0_n_0\
    );
\z4_p[31]_i_46__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(4),
      O => \z4_p[31]_i_46__0_n_0\
    );
\z4_p[31]_i_47__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(3),
      I1 => z3_p(2),
      O => \z4_p[31]_i_47__0_n_0\
    );
\z4_p[31]_i_48__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(1),
      I1 => z3_p(2),
      O => \z4_p[31]_i_48__0_n_0\
    );
\z4_p[31]_i_49__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(1),
      I1 => z3_p(31),
      O => \z4_p[31]_i_49__0_n_0\
    );
\z4_p[31]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(29),
      I1 => z3_p(30),
      O => \z4_p[31]_i_4__0_n_0\
    );
\z4_p[31]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(28),
      I1 => z3_p(29),
      O => \z4_p[31]_i_5__0_n_0\
    );
\z4_p[31]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_7__0_n_0\
    );
\z4_p[31]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(28),
      O => \z4_p[31]_i_8__0_n_0\
    );
\z4_p[31]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(27),
      I1 => z3_p(26),
      O => \z4_p[31]_i_9__0_n_0\
    );
\z4_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z4_p_reg[31]_i_1__0_n_5\,
      Q => z4_p(31)
    );
\z4_p_reg[31]_i_12__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_17__0_n_0\,
      CO(3) => \z4_p_reg[31]_i_12__0_n_0\,
      CO(2) => \z4_p_reg[31]_i_12__0_n_1\,
      CO(1) => \z4_p_reg[31]_i_12__0_n_2\,
      CO(0) => \z4_p_reg[31]_i_12__0_n_3\,
      CYINIT => '0',
      DI(3) => \z4_p[31]_i_18__0_n_0\,
      DI(2) => z3_p(18),
      DI(1) => \z4_p[31]_i_19__0_n_0\,
      DI(0) => z3_p(16),
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_12__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_20__0_n_0\,
      S(2) => \z4_p[31]_i_21__0_n_0\,
      S(1) => \z4_p[31]_i_22__0_n_0\,
      S(0) => \z4_p[31]_i_23__0_n_0\
    );
\z4_p_reg[31]_i_17__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_24__0_n_0\,
      CO(3) => \z4_p_reg[31]_i_17__0_n_0\,
      CO(2) => \z4_p_reg[31]_i_17__0_n_1\,
      CO(1) => \z4_p_reg[31]_i_17__0_n_2\,
      CO(0) => \z4_p_reg[31]_i_17__0_n_3\,
      CYINIT => '0',
      DI(3) => \z4_p[31]_i_25__0_n_0\,
      DI(2 downto 1) => z3_p(14 downto 13),
      DI(0) => \z4_p[31]_i_26__0_n_0\,
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_17__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_27__0_n_0\,
      S(2) => \z4_p[31]_i_28__0_n_0\,
      S(1) => \z4_p[31]_i_29__0_n_0\,
      S(0) => \z4_p[31]_i_30__0_n_0\
    );
\z4_p_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_2__0_n_0\,
      CO(3 downto 2) => \NLW_z4_p_reg[31]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z4_p_reg[31]_i_1__0_n_2\,
      CO(0) => \z4_p_reg[31]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => z3_p(29 downto 28),
      O(3) => \NLW_z4_p_reg[31]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \z4_p_reg[31]_i_1__0_n_5\,
      O(1) => \z4_p_reg[31]_i_1__0_n_6\,
      O(0) => \NLW_z4_p_reg[31]_i_1__0_O_UNCONNECTED\(0),
      S(3) => '0',
      S(2) => \z4_p[31]_i_3__0_n_0\,
      S(1) => \z4_p[31]_i_4__0_n_0\,
      S(0) => \z4_p[31]_i_5__0_n_0\
    );
\z4_p_reg[31]_i_24__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_31__0_n_0\,
      CO(3) => \z4_p_reg[31]_i_24__0_n_0\,
      CO(2) => \z4_p_reg[31]_i_24__0_n_1\,
      CO(1) => \z4_p_reg[31]_i_24__0_n_2\,
      CO(0) => \z4_p_reg[31]_i_24__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => z3_p(11 downto 10),
      DI(1) => \z4_p[31]_i_32__0_n_0\,
      DI(0) => z3_p(8),
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_24__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_33__0_n_0\,
      S(2) => \z4_p[31]_i_34__0_n_0\,
      S(1) => \z4_p[31]_i_35__0_n_0\,
      S(0) => \z4_p[31]_i_36__0_n_0\
    );
\z4_p_reg[31]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_6__0_n_0\,
      CO(3) => \z4_p_reg[31]_i_2__0_n_0\,
      CO(2) => \z4_p_reg[31]_i_2__0_n_1\,
      CO(1) => \z4_p_reg[31]_i_2__0_n_2\,
      CO(0) => \z4_p_reg[31]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \z4_p[31]_i_7__0_n_0\,
      DI(2 downto 0) => z3_p(26 downto 24),
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_8__0_n_0\,
      S(2) => \z4_p[31]_i_9__0_n_0\,
      S(1) => \z4_p[31]_i_10__0_n_0\,
      S(0) => \z4_p[31]_i_11__0_n_0\
    );
\z4_p_reg[31]_i_31__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_37__0_n_0\,
      CO(3) => \z4_p_reg[31]_i_31__0_n_0\,
      CO(2) => \z4_p_reg[31]_i_31__0_n_1\,
      CO(1) => \z4_p_reg[31]_i_31__0_n_2\,
      CO(0) => \z4_p_reg[31]_i_31__0_n_3\,
      CYINIT => '0',
      DI(3) => \z4_p[31]_i_38__0_n_0\,
      DI(2) => z3_p(6),
      DI(1) => \z4_p[31]_i_39__0_n_0\,
      DI(0) => z3_p(4),
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_31__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_40__0_n_0\,
      S(2) => \z4_p[31]_i_41__0_n_0\,
      S(1) => \z4_p[31]_i_42__0_n_0\,
      S(0) => \z4_p[31]_i_43__0_n_0\
    );
\z4_p_reg[31]_i_37__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z4_p_reg[31]_i_37__0_n_0\,
      CO(2) => \z4_p_reg[31]_i_37__0_n_1\,
      CO(1) => \z4_p_reg[31]_i_37__0_n_2\,
      CO(0) => \z4_p_reg[31]_i_37__0_n_3\,
      CYINIT => z3_p(0),
      DI(3) => \z4_p[31]_i_44__0_n_0\,
      DI(2 downto 1) => z3_p(2 downto 1),
      DI(0) => \z4_p[31]_i_45__0_n_0\,
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_37__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_46__0_n_0\,
      S(2) => \z4_p[31]_i_47__0_n_0\,
      S(1) => \z4_p[31]_i_48__0_n_0\,
      S(0) => \z4_p[31]_i_49__0_n_0\
    );
\z4_p_reg[31]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_12__0_n_0\,
      CO(3) => \z4_p_reg[31]_i_6__0_n_0\,
      CO(2) => \z4_p_reg[31]_i_6__0_n_1\,
      CO(1) => \z4_p_reg[31]_i_6__0_n_2\,
      CO(0) => \z4_p_reg[31]_i_6__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z3_p(23 downto 20),
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_6__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_13__0_n_0\,
      S(2) => \z4_p[31]_i_14__0_n_0\,
      S(1) => \z4_p[31]_i_15__0_n_0\,
      S(0) => \z4_p[31]_i_16__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_core_0_0_Sin3 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Type_Conversion7_out1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk_enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    HwModeRegister1_reg_reg_c_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    quad_correction_before_add_temp : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \HDL_Counter4_out1_reg[30]\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \HDL_Counter4_out1_reg[29]\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \negate_reg_reg_reg[5]_0\ : in STD_LOGIC;
    \y5_p_reg[1]_0\ : in STD_LOGIC;
    \y5_p_reg[3]_0\ : in STD_LOGIC;
    \y5_p_reg[2]_0\ : in STD_LOGIC;
    \negate_reg_reg_reg[5]_1\ : in STD_LOGIC;
    \y5_p_reg[3]_1\ : in STD_LOGIC;
    \y5_p_reg[5]_0\ : in STD_LOGIC;
    \y5_p_reg[4]_0\ : in STD_LOGIC;
    \negate_reg_reg_reg[5]_2\ : in STD_LOGIC;
    \y5_p_reg[5]_1\ : in STD_LOGIC;
    \y5_p_reg[7]_0\ : in STD_LOGIC;
    \y5_p_reg[6]_0\ : in STD_LOGIC;
    \negate_reg_reg_reg[5]_3\ : in STD_LOGIC;
    \y5_p_reg[7]_1\ : in STD_LOGIC;
    \y5_p_reg[9]_0\ : in STD_LOGIC;
    \y5_p_reg[8]_0\ : in STD_LOGIC;
    \negate_reg_reg_reg[5]_4\ : in STD_LOGIC;
    \y5_p_reg[9]_1\ : in STD_LOGIC;
    \y5_p_reg[11]_0\ : in STD_LOGIC;
    \y5_p_reg[10]_0\ : in STD_LOGIC;
    \negate_reg_reg_reg[5]_5\ : in STD_LOGIC;
    \y5_p_reg[11]_1\ : in STD_LOGIC;
    \y5_p_reg[13]_0\ : in STD_LOGIC;
    \y5_p_reg[12]_0\ : in STD_LOGIC;
    \y5_p_reg[14]_0\ : in STD_LOGIC;
    \y5_p_reg[13]_1\ : in STD_LOGIC;
    \negate_reg_reg_reg[5]_6\ : in STD_LOGIC;
    \y5_p_reg[14]_1\ : in STD_LOGIC;
    \y5_p_reg[16]_0\ : in STD_LOGIC;
    \y5_p_reg[15]_0\ : in STD_LOGIC;
    \negate_reg_reg_reg[5]_7\ : in STD_LOGIC;
    \y5_p_reg[16]_1\ : in STD_LOGIC;
    \y5_p_reg[18]_0\ : in STD_LOGIC;
    \y5_p_reg[17]_0\ : in STD_LOGIC;
    \negate_reg_reg_reg[5]_8\ : in STD_LOGIC;
    \y5_p_reg[18]_1\ : in STD_LOGIC;
    \y5_p_reg[20]_0\ : in STD_LOGIC;
    \y5_p_reg[19]_0\ : in STD_LOGIC;
    \negate_reg_reg_reg[5]_9\ : in STD_LOGIC;
    \y5_p_reg[20]_1\ : in STD_LOGIC;
    \y5_p_reg[22]_0\ : in STD_LOGIC;
    \y5_p_reg[21]_0\ : in STD_LOGIC;
    \negate_reg_reg_reg[5]_10\ : in STD_LOGIC;
    \y5_p_reg[22]_1\ : in STD_LOGIC;
    \y5_p_reg[24]_0\ : in STD_LOGIC;
    \y5_p_reg[23]_0\ : in STD_LOGIC;
    \negate_reg_reg_reg[5]_11\ : in STD_LOGIC;
    \y5_p_reg[24]_1\ : in STD_LOGIC;
    \y5_p_reg[26]_0\ : in STD_LOGIC;
    \y5_p_reg[25]_0\ : in STD_LOGIC;
    \negate_reg_reg_reg[5]_12\ : in STD_LOGIC;
    \y5_p_reg[26]_1\ : in STD_LOGIC;
    \y5_p_reg[28]_0\ : in STD_LOGIC;
    \y5_p_reg[27]_0\ : in STD_LOGIC;
    \negate_reg_reg_reg[5]_13\ : in STD_LOGIC;
    \y5_p_reg[28]_1\ : in STD_LOGIC;
    \y5_p_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y5_p_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y5_p_reg[1]_2\ : in STD_LOGIC;
    \y5_p_reg[0]_0\ : in STD_LOGIC;
    \y5_p_reg[30]_0\ : in STD_LOGIC;
    \y5_p_reg[29]_0\ : in STD_LOGIC;
    \y5_p_reg[31]_1\ : in STD_LOGIC;
    \y5_p_reg[30]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_core_0_0_Sin3 : entity is "Sin3";
end design_1_audio_core_0_0_Sin3;

architecture STRUCTURE of design_1_audio_core_0_0_Sin3 is
  signal B0 : STD_LOGIC;
  signal Sin3_out1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_28_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_29_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_28_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_29_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_28_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_29_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_28_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_29_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_28_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_29_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_18_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_18_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_31_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_32_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_1\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_2\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_3\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_28_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_29_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_31_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\ : STD_LOGIC;
  signal \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \^negate_reg_reg_reg[4]_hwmoderegister1_reg_reg_c_3_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal negate_reg_reg_reg_gate_n_0 : STD_LOGIC;
  signal \negate_reg_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal quad_correction_after_cast_3 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal quad_correction_before_sub_temp : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal quad_correction_before_th0 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal quad_correction_before_th00_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal x1_p : STD_LOGIC_VECTOR ( 29 to 29 );
  signal \x2_p[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \x2_p[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \x2_p[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \x2_p[11]_i_5_n_0\ : STD_LOGIC;
  signal \x2_p[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \x2_p[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \x2_p[15]_i_4_n_0\ : STD_LOGIC;
  signal \x2_p[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \x2_p[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \x2_p[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \x2_p[19]_i_4_n_0\ : STD_LOGIC;
  signal \x2_p[19]_i_5_n_0\ : STD_LOGIC;
  signal \x2_p[23]_i_2_n_0\ : STD_LOGIC;
  signal \x2_p[23]_i_3_n_0\ : STD_LOGIC;
  signal \x2_p[23]_i_4_n_0\ : STD_LOGIC;
  signal \x2_p[23]_i_5_n_0\ : STD_LOGIC;
  signal \x2_p[27]_i_2_n_0\ : STD_LOGIC;
  signal \x2_p[27]_i_3_n_0\ : STD_LOGIC;
  signal \x2_p[27]_i_4_n_0\ : STD_LOGIC;
  signal \x2_p[27]_i_5_n_0\ : STD_LOGIC;
  signal \x2_p[31]_i_2_n_0\ : STD_LOGIC;
  signal \x2_p[31]_i_3_n_0\ : STD_LOGIC;
  signal \x2_p[31]_i_4_n_0\ : STD_LOGIC;
  signal \x2_p[31]_i_5_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \x2_p[7]_i_2_n_0\ : STD_LOGIC;
  signal \x2_p[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \x2_p[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \x2_p[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__0_n_4\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__0_n_5\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__0_n_6\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1__0_n_7\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__0_n_4\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__0_n_5\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__0_n_6\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1__0_n_7\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \x2_p_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \x2_p_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \x2_p_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1__0_n_7\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[0]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[10]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[11]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[12]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[13]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[14]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[15]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[16]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[17]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[18]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[19]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[1]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[20]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[21]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[22]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[23]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[24]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[25]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[26]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[27]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[28]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[29]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[2]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[30]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[3]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[4]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[5]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[6]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[7]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[8]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[9]\ : STD_LOGIC;
  signal x3_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \x3_p[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \x3_p[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \x3_p[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \x3_p[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \x3_p[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \x3_p[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \x3_p[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \x3_p[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \x3_p[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \x3_p[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \x3_p[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \x3_p[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \x3_p[23]_i_2_n_0\ : STD_LOGIC;
  signal \x3_p[23]_i_3_n_0\ : STD_LOGIC;
  signal \x3_p[23]_i_4_n_0\ : STD_LOGIC;
  signal \x3_p[23]_i_5_n_0\ : STD_LOGIC;
  signal \x3_p[27]_i_2_n_0\ : STD_LOGIC;
  signal \x3_p[27]_i_3_n_0\ : STD_LOGIC;
  signal \x3_p[27]_i_4_n_0\ : STD_LOGIC;
  signal \x3_p[27]_i_5_n_0\ : STD_LOGIC;
  signal \x3_p[31]_i_2_n_0\ : STD_LOGIC;
  signal \x3_p[31]_i_3_n_0\ : STD_LOGIC;
  signal \x3_p[31]_i_4_n_0\ : STD_LOGIC;
  signal \x3_p[31]_i_5_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \x3_p[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \x3_p[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \x3_p[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \x3_p[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__0_n_4\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__0_n_5\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__0_n_6\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1__0_n_7\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__0_n_4\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__0_n_5\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__0_n_6\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1__0_n_7\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \x3_p_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \x3_p_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \x3_p_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1__0_n_7\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal x4_p : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \x4_p[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \x4_p[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \x4_p[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \x4_p[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \x4_p[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \x4_p[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \x4_p[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \x4_p[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \x4_p[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \x4_p[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \x4_p[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \x4_p[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \x4_p[23]_i_2_n_0\ : STD_LOGIC;
  signal \x4_p[23]_i_3_n_0\ : STD_LOGIC;
  signal \x4_p[23]_i_4_n_0\ : STD_LOGIC;
  signal \x4_p[23]_i_5_n_0\ : STD_LOGIC;
  signal \x4_p[27]_i_2_n_0\ : STD_LOGIC;
  signal \x4_p[27]_i_3_n_0\ : STD_LOGIC;
  signal \x4_p[27]_i_4_n_0\ : STD_LOGIC;
  signal \x4_p[27]_i_5_n_0\ : STD_LOGIC;
  signal \x4_p[31]_i_2_n_0\ : STD_LOGIC;
  signal \x4_p[31]_i_3_n_0\ : STD_LOGIC;
  signal \x4_p[31]_i_4_n_0\ : STD_LOGIC;
  signal \x4_p[31]_i_5_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__0_n_4\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__0_n_5\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__0_n_6\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1__0_n_7\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__0_n_4\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__0_n_5\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__0_n_6\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1__0_n_7\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \x4_p_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \x4_p_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \x4_p_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_2__0_n_1\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_2__0_n_3\ : STD_LOGIC;
  signal y1_p : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal \y1_p[29]_i_1_n_0\ : STD_LOGIC;
  signal y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y2_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y2_p[10]_i_2_n_0\ : STD_LOGIC;
  signal \y2_p[10]_i_3_n_0\ : STD_LOGIC;
  signal \y2_p[10]_i_4_n_0\ : STD_LOGIC;
  signal \y2_p[10]_i_5_n_0\ : STD_LOGIC;
  signal \y2_p[14]_i_2_n_0\ : STD_LOGIC;
  signal \y2_p[14]_i_3_n_0\ : STD_LOGIC;
  signal \y2_p[14]_i_4_n_0\ : STD_LOGIC;
  signal \y2_p[14]_i_5_n_0\ : STD_LOGIC;
  signal \y2_p[18]_i_2_n_0\ : STD_LOGIC;
  signal \y2_p[18]_i_3_n_0\ : STD_LOGIC;
  signal \y2_p[18]_i_4_n_0\ : STD_LOGIC;
  signal \y2_p[18]_i_5_n_0\ : STD_LOGIC;
  signal \y2_p[22]_i_2_n_0\ : STD_LOGIC;
  signal \y2_p[22]_i_3_n_0\ : STD_LOGIC;
  signal \y2_p[22]_i_4_n_0\ : STD_LOGIC;
  signal \y2_p[22]_i_5_n_0\ : STD_LOGIC;
  signal \y2_p[26]_i_2_n_0\ : STD_LOGIC;
  signal \y2_p[26]_i_3_n_0\ : STD_LOGIC;
  signal \y2_p[26]_i_4_n_0\ : STD_LOGIC;
  signal \y2_p[26]_i_5_n_0\ : STD_LOGIC;
  signal \y2_p[2]_i_2_n_0\ : STD_LOGIC;
  signal \y2_p[2]_i_3_n_0\ : STD_LOGIC;
  signal \y2_p[2]_i_4_n_0\ : STD_LOGIC;
  signal \y2_p[2]_i_5_n_0\ : STD_LOGIC;
  signal \y2_p[30]_i_2_n_0\ : STD_LOGIC;
  signal \y2_p[30]_i_3_n_0\ : STD_LOGIC;
  signal \y2_p[30]_i_4_n_0\ : STD_LOGIC;
  signal \y2_p[30]_i_5_n_0\ : STD_LOGIC;
  signal \y2_p[31]_i_2_n_0\ : STD_LOGIC;
  signal \y2_p[6]_i_2_n_0\ : STD_LOGIC;
  signal \y2_p[6]_i_3_n_0\ : STD_LOGIC;
  signal \y2_p[6]_i_4_n_0\ : STD_LOGIC;
  signal \y2_p[6]_i_5_n_0\ : STD_LOGIC;
  signal \y2_p_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \y2_p_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \y2_p_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \y2_p_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \y2_p_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \y2_p_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \y2_p_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \y2_p_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal y3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y3_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y3_p[10]_i_2_n_0\ : STD_LOGIC;
  signal \y3_p[10]_i_3_n_0\ : STD_LOGIC;
  signal \y3_p[10]_i_4_n_0\ : STD_LOGIC;
  signal \y3_p[10]_i_5_n_0\ : STD_LOGIC;
  signal \y3_p[14]_i_2_n_0\ : STD_LOGIC;
  signal \y3_p[14]_i_3_n_0\ : STD_LOGIC;
  signal \y3_p[14]_i_4_n_0\ : STD_LOGIC;
  signal \y3_p[14]_i_5_n_0\ : STD_LOGIC;
  signal \y3_p[18]_i_2_n_0\ : STD_LOGIC;
  signal \y3_p[18]_i_3_n_0\ : STD_LOGIC;
  signal \y3_p[18]_i_4_n_0\ : STD_LOGIC;
  signal \y3_p[18]_i_5_n_0\ : STD_LOGIC;
  signal \y3_p[22]_i_2_n_0\ : STD_LOGIC;
  signal \y3_p[22]_i_3_n_0\ : STD_LOGIC;
  signal \y3_p[22]_i_4_n_0\ : STD_LOGIC;
  signal \y3_p[22]_i_5_n_0\ : STD_LOGIC;
  signal \y3_p[26]_i_2_n_0\ : STD_LOGIC;
  signal \y3_p[26]_i_3_n_0\ : STD_LOGIC;
  signal \y3_p[26]_i_4_n_0\ : STD_LOGIC;
  signal \y3_p[26]_i_5_n_0\ : STD_LOGIC;
  signal \y3_p[2]_i_2_n_0\ : STD_LOGIC;
  signal \y3_p[2]_i_3_n_0\ : STD_LOGIC;
  signal \y3_p[2]_i_4_n_0\ : STD_LOGIC;
  signal \y3_p[2]_i_5_n_0\ : STD_LOGIC;
  signal \y3_p[30]_i_2_n_0\ : STD_LOGIC;
  signal \y3_p[30]_i_3_n_0\ : STD_LOGIC;
  signal \y3_p[30]_i_4_n_0\ : STD_LOGIC;
  signal \y3_p[30]_i_5_n_0\ : STD_LOGIC;
  signal \y3_p[31]_i_2_n_0\ : STD_LOGIC;
  signal \y3_p[6]_i_2_n_0\ : STD_LOGIC;
  signal \y3_p[6]_i_3_n_0\ : STD_LOGIC;
  signal \y3_p[6]_i_4_n_0\ : STD_LOGIC;
  signal \y3_p[6]_i_5_n_0\ : STD_LOGIC;
  signal \y3_p_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \y3_p_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \y3_p_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \y3_p_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \y3_p_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \y3_p_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \y3_p_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \y3_p_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal y4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y4_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y4_p[10]_i_2_n_0\ : STD_LOGIC;
  signal \y4_p[10]_i_3_n_0\ : STD_LOGIC;
  signal \y4_p[10]_i_4_n_0\ : STD_LOGIC;
  signal \y4_p[10]_i_5_n_0\ : STD_LOGIC;
  signal \y4_p[14]_i_2_n_0\ : STD_LOGIC;
  signal \y4_p[14]_i_3_n_0\ : STD_LOGIC;
  signal \y4_p[14]_i_4_n_0\ : STD_LOGIC;
  signal \y4_p[14]_i_5_n_0\ : STD_LOGIC;
  signal \y4_p[18]_i_2_n_0\ : STD_LOGIC;
  signal \y4_p[18]_i_3_n_0\ : STD_LOGIC;
  signal \y4_p[18]_i_4_n_0\ : STD_LOGIC;
  signal \y4_p[18]_i_5_n_0\ : STD_LOGIC;
  signal \y4_p[22]_i_2_n_0\ : STD_LOGIC;
  signal \y4_p[22]_i_3_n_0\ : STD_LOGIC;
  signal \y4_p[22]_i_4_n_0\ : STD_LOGIC;
  signal \y4_p[22]_i_5_n_0\ : STD_LOGIC;
  signal \y4_p[26]_i_2_n_0\ : STD_LOGIC;
  signal \y4_p[26]_i_3_n_0\ : STD_LOGIC;
  signal \y4_p[26]_i_4_n_0\ : STD_LOGIC;
  signal \y4_p[26]_i_5_n_0\ : STD_LOGIC;
  signal \y4_p[2]_i_2_n_0\ : STD_LOGIC;
  signal \y4_p[2]_i_3_n_0\ : STD_LOGIC;
  signal \y4_p[2]_i_4_n_0\ : STD_LOGIC;
  signal \y4_p[2]_i_5_n_0\ : STD_LOGIC;
  signal \y4_p[30]_i_2_n_0\ : STD_LOGIC;
  signal \y4_p[30]_i_3_n_0\ : STD_LOGIC;
  signal \y4_p[30]_i_4_n_0\ : STD_LOGIC;
  signal \y4_p[30]_i_5_n_0\ : STD_LOGIC;
  signal \y4_p[31]_i_2_n_0\ : STD_LOGIC;
  signal \y4_p[6]_i_2_n_0\ : STD_LOGIC;
  signal \y4_p[6]_i_3_n_0\ : STD_LOGIC;
  signal \y4_p[6]_i_4_n_0\ : STD_LOGIC;
  signal \y4_p[6]_i_5_n_0\ : STD_LOGIC;
  signal \y4_p_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \y4_p_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \y4_p_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \y4_p_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \y4_p_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \y4_p_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \y4_p_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \y4_p_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal y5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y5_p : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \y5_p[10]_i_2_n_0\ : STD_LOGIC;
  signal \y5_p[10]_i_3_n_0\ : STD_LOGIC;
  signal \y5_p[10]_i_4_n_0\ : STD_LOGIC;
  signal \y5_p[10]_i_5_n_0\ : STD_LOGIC;
  signal \y5_p[14]_i_2_n_0\ : STD_LOGIC;
  signal \y5_p[14]_i_3_n_0\ : STD_LOGIC;
  signal \y5_p[14]_i_4_n_0\ : STD_LOGIC;
  signal \y5_p[14]_i_5_n_0\ : STD_LOGIC;
  signal \y5_p[18]_i_2_n_0\ : STD_LOGIC;
  signal \y5_p[18]_i_3_n_0\ : STD_LOGIC;
  signal \y5_p[18]_i_4_n_0\ : STD_LOGIC;
  signal \y5_p[18]_i_5_n_0\ : STD_LOGIC;
  signal \y5_p[22]_i_2_n_0\ : STD_LOGIC;
  signal \y5_p[22]_i_3_n_0\ : STD_LOGIC;
  signal \y5_p[22]_i_4_n_0\ : STD_LOGIC;
  signal \y5_p[22]_i_5_n_0\ : STD_LOGIC;
  signal \y5_p[26]_i_2_n_0\ : STD_LOGIC;
  signal \y5_p[26]_i_3_n_0\ : STD_LOGIC;
  signal \y5_p[26]_i_4_n_0\ : STD_LOGIC;
  signal \y5_p[26]_i_5_n_0\ : STD_LOGIC;
  signal \y5_p[2]_i_2_n_0\ : STD_LOGIC;
  signal \y5_p[2]_i_3_n_0\ : STD_LOGIC;
  signal \y5_p[2]_i_4_n_0\ : STD_LOGIC;
  signal \y5_p[2]_i_5_n_0\ : STD_LOGIC;
  signal \y5_p[30]_i_2_n_0\ : STD_LOGIC;
  signal \y5_p[30]_i_3_n_0\ : STD_LOGIC;
  signal \y5_p[30]_i_4_n_0\ : STD_LOGIC;
  signal \y5_p[30]_i_5_n_0\ : STD_LOGIC;
  signal \y5_p[31]_i_2_n_0\ : STD_LOGIC;
  signal \y5_p[6]_i_2_n_0\ : STD_LOGIC;
  signal \y5_p[6]_i_3_n_0\ : STD_LOGIC;
  signal \y5_p[6]_i_4_n_0\ : STD_LOGIC;
  signal \y5_p[6]_i_5_n_0\ : STD_LOGIC;
  signal \y5_p_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \y5_p_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \y5_p_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \y5_p_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \y5_p_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \y5_p_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \y5_p_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \y5_p_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal z0 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal z0_p : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \z0_p[13]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p[13]_i_4__0_n_0\ : STD_LOGIC;
  signal \z0_p[13]_i_5__0_n_0\ : STD_LOGIC;
  signal \z0_p[13]_i_6__0_n_0\ : STD_LOGIC;
  signal \z0_p[17]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p[17]_i_4__0_n_0\ : STD_LOGIC;
  signal \z0_p[17]_i_5__0_n_0\ : STD_LOGIC;
  signal \z0_p[17]_i_6_n_0\ : STD_LOGIC;
  signal \z0_p[17]_i_7_n_0\ : STD_LOGIC;
  signal \z0_p[21]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p[21]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[21]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[21]_i_6_n_0\ : STD_LOGIC;
  signal \z0_p[21]_i_7_n_0\ : STD_LOGIC;
  signal \z0_p[21]_i_8_n_0\ : STD_LOGIC;
  signal \z0_p[25]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p[25]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[25]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[25]_i_6_n_0\ : STD_LOGIC;
  signal \z0_p[25]_i_7_n_0\ : STD_LOGIC;
  signal \z0_p[25]_i_8_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_6_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_7_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_8_n_0\ : STD_LOGIC;
  signal \z0_p[29]_i_9_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_10_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_11_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_12_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_13_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_15_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_16_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_17_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_18_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_19_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_20_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_21_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_23_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_24_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_25_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_26_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_27_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_28_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_29_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_30_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_31_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_32_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_7_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[3]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[9]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p[9]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[9]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[9]_i_6_n_0\ : STD_LOGIC;
  signal \z0_p_reg[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \z0_p_reg[13]_i_2__0_n_1\ : STD_LOGIC;
  signal \z0_p_reg[13]_i_2__0_n_2\ : STD_LOGIC;
  signal \z0_p_reg[13]_i_2__0_n_3\ : STD_LOGIC;
  signal \z0_p_reg[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \z0_p_reg[17]_i_2__0_n_1\ : STD_LOGIC;
  signal \z0_p_reg[17]_i_2__0_n_2\ : STD_LOGIC;
  signal \z0_p_reg[17]_i_2__0_n_3\ : STD_LOGIC;
  signal \z0_p_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[21]_i_2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[21]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[21]_i_2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[25]_i_2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[25]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[29]_i_2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[29]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[29]_i_2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_14_n_0\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_14_n_1\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_14_n_2\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_14_n_3\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_22_n_0\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_22_n_1\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_22_n_2\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_22_n_3\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_5_n_1\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_2__0_n_1\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_2__0_n_2\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_2__0_n_3\ : STD_LOGIC;
  signal \z0_p_reg[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \z0_p_reg[9]_i_2__0_n_1\ : STD_LOGIC;
  signal \z0_p_reg[9]_i_2__0_n_2\ : STD_LOGIC;
  signal \z0_p_reg[9]_i_2__0_n_3\ : STD_LOGIC;
  signal z1_p : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \z1_p[12]_i_2_n_0\ : STD_LOGIC;
  signal \z1_p[12]_i_3_n_0\ : STD_LOGIC;
  signal \z1_p[12]_i_4_n_0\ : STD_LOGIC;
  signal \z1_p[12]_i_5_n_0\ : STD_LOGIC;
  signal \z1_p[12]_i_6_n_0\ : STD_LOGIC;
  signal \z1_p[12]_i_7_n_0\ : STD_LOGIC;
  signal \z1_p[16]_i_2_n_0\ : STD_LOGIC;
  signal \z1_p[16]_i_3_n_0\ : STD_LOGIC;
  signal \z1_p[16]_i_4_n_0\ : STD_LOGIC;
  signal \z1_p[16]_i_5_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_3_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_5_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_6_n_0\ : STD_LOGIC;
  signal \z1_p[24]_i_2_n_0\ : STD_LOGIC;
  signal \z1_p[24]_i_3_n_0\ : STD_LOGIC;
  signal \z1_p[24]_i_4_n_0\ : STD_LOGIC;
  signal \z1_p[24]_i_5_n_0\ : STD_LOGIC;
  signal \z1_p[24]_i_6_n_0\ : STD_LOGIC;
  signal \z1_p[28]_i_2_n_0\ : STD_LOGIC;
  signal \z1_p[28]_i_3_n_0\ : STD_LOGIC;
  signal \z1_p[28]_i_4_n_0\ : STD_LOGIC;
  signal \z1_p[28]_i_5_n_0\ : STD_LOGIC;
  signal \z1_p[28]_i_6_n_0\ : STD_LOGIC;
  signal \z1_p[31]_i_2_n_0\ : STD_LOGIC;
  signal \z1_p[31]_i_3_n_0\ : STD_LOGIC;
  signal \z1_p[31]_i_4_n_0\ : STD_LOGIC;
  signal \z1_p[4]_i_2_n_0\ : STD_LOGIC;
  signal \z1_p[4]_i_3_n_0\ : STD_LOGIC;
  signal \z1_p[4]_i_4_n_0\ : STD_LOGIC;
  signal \z1_p[4]_i_5_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_2_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_3_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_4_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_5_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_6_n_0\ : STD_LOGIC;
  signal \z1_p[8]_i_7_n_0\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \z1_p_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \z1_p_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \z1_p_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \z1_p_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \z1_p_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \z1_p_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \z1_p_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \z1_p_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \z1_p_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \z1_p_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \z1_p_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal z2_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \z2_p[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_6_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_7__0_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_3_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_7_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_2_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_6__0_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_2_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_3_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_4_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_5_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_6_n_0\ : STD_LOGIC;
  signal \z2_p[24]_i_7_n_0\ : STD_LOGIC;
  signal \z2_p[28]_i_2_n_0\ : STD_LOGIC;
  signal \z2_p[28]_i_3_n_0\ : STD_LOGIC;
  signal \z2_p[28]_i_4_n_0\ : STD_LOGIC;
  signal \z2_p[28]_i_5_n_0\ : STD_LOGIC;
  signal \z2_p[28]_i_6_n_0\ : STD_LOGIC;
  signal \z2_p[31]_i_2_n_0\ : STD_LOGIC;
  signal \z2_p[31]_i_3_n_0\ : STD_LOGIC;
  signal \z2_p[31]_i_4_n_0\ : STD_LOGIC;
  signal \z2_p[31]_i_5_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_4_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_6_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \z2_p_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \z2_p_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \z2_p_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \z2_p_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \z2_p_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \z2_p_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \z2_p_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal z3_p : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \z3_p[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_4_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_7__0_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_2_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_6_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_2_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_6__0_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_2_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_3_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_4_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_5_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_6_n_0\ : STD_LOGIC;
  signal \z3_p[24]_i_7_n_0\ : STD_LOGIC;
  signal \z3_p[28]_i_2_n_0\ : STD_LOGIC;
  signal \z3_p[28]_i_3_n_0\ : STD_LOGIC;
  signal \z3_p[28]_i_4_n_0\ : STD_LOGIC;
  signal \z3_p[28]_i_5_n_0\ : STD_LOGIC;
  signal \z3_p[31]_i_2_n_0\ : STD_LOGIC;
  signal \z3_p[31]_i_3_n_0\ : STD_LOGIC;
  signal \z3_p[31]_i_4_n_0\ : STD_LOGIC;
  signal \z3_p[31]_i_5_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_4_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_4_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_5_n_0\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \z3_p_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \z3_p_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \z3_p_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \z3_p_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \z3_p_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \z3_p_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \z3_p_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal z4_p : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \z4_p[31]_i_10_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_11_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_13_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_14_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_15_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_16_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_18_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_19_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_20_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_21_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_22_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_23_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_25_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_26_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_27_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_28_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_29_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_30_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_32_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_33_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_34_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_35_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_36_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_38_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_39_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_3_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_40_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_41_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_42_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_43_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_44_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_45_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_46_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_47_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_48_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_49_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_4_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_5_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_7_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_8_n_0\ : STD_LOGIC;
  signal \z4_p[31]_i_9_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_12_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_12_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_17_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_17_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_17_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_17_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_24_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_24_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_24_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_24_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_31_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_31_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_31_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_31_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_37_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_37_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_37_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_37_n_3\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_6_n_1\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \z4_p_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \NLW_delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x2_p_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x3_p_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x4_p_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x4_p_reg[7]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y2_p_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y2_p_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y2_p_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y3_p_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y3_p_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y3_p_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y4_p_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y4_p_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y4_p_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y5_p_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y5_p_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y5_p_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_z0_p_reg[31]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[31]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_z0_p_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z0_p_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z1_p_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z1_p_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z1_p_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_z2_p_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z2_p_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z3_p_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z3_p_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z4_p_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z4_p_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_15\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_3\ : label is "soft_lutpair293";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Sin3/negate_reg_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Sin3/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[11]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[15]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[19]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[3]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[7]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[11]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[15]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[19]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[3]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[7]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[11]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[15]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[19]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[7]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[7]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[10]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[14]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[18]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[22]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[26]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[2]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[30]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[6]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[10]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[14]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[18]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[22]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[26]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[2]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[30]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[6]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[10]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[14]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[18]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[22]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[26]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[2]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[30]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[6]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[10]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[14]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[18]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[22]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[26]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[2]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[30]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[6]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \z0_p[10]_i_1__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \z0_p[11]_i_1__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \z0_p[12]_i_1__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \z0_p[13]_i_1__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \z0_p[14]_i_1__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \z0_p[15]_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \z0_p[16]_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \z0_p[17]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \z0_p[18]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \z0_p[19]_i_1__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \z0_p[20]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \z0_p[21]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \z0_p[22]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \z0_p[23]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \z0_p[24]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \z0_p[25]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \z0_p[26]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \z0_p[27]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \z0_p[28]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \z0_p[29]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \z0_p[2]_i_1__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \z0_p[30]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \z0_p[31]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \z0_p[3]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \z0_p[4]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \z0_p[5]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \z0_p[6]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \z0_p[7]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \z0_p[8]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \z0_p[9]_i_1__0\ : label is "soft_lutpair282";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[13]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[17]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[21]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[25]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[29]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[5]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[9]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[20]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[20]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[20]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_17\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_24\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_31\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_37\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[31]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1\(0) <= \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\(0);
  \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0\(0) <= \^negate_reg_reg_reg[4]_hwmoderegister1_reg_reg_c_3_0\(0);
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\,
      DI(2) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\,
      DI(1) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\,
      DI(0) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\,
      O(3 downto 0) => Data_Type_Conversion7_out1(10 downto 7),
      S(3) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\,
      S(2) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\,
      S(1) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\,
      S(0) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(8 downto 5),
      S(3) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\,
      S(2) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_28_n_0\,
      S(1) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_29_n_0\,
      S(0) => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \negate_reg_reg_reg[5]_4\,
      I1 => \y5_p_reg[9]_1\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(10),
      I4 => quad_correction_after_cast_3(10),
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(8),
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(7),
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_28_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(6),
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_29_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \y5_p_reg[9]_0\,
      I1 => \y5_p_reg[8]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(9),
      I4 => quad_correction_after_cast_3(9),
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(5),
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \negate_reg_reg_reg[5]_3\,
      I1 => \y5_p_reg[7]_1\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(8),
      I4 => quad_correction_after_cast_3(8),
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \y5_p_reg[7]_0\,
      I1 => \y5_p_reg[6]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(7),
      I4 => quad_correction_after_cast_3(7),
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\,
      I1 => \y5_p_reg[11]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(11),
      I4 => quad_correction_after_cast_3(11),
      I5 => \y5_p_reg[10]_0\,
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\,
      I1 => \negate_reg_reg_reg[5]_4\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(10),
      I4 => quad_correction_after_cast_3(10),
      I5 => \y5_p_reg[9]_1\,
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\,
      I1 => \y5_p_reg[9]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(9),
      I4 => quad_correction_after_cast_3(9),
      I5 => \y5_p_reg[8]_0\,
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\,
      I1 => \negate_reg_reg_reg[5]_3\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(8),
      I4 => quad_correction_after_cast_3(8),
      I5 => \y5_p_reg[7]_1\,
      O => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\,
      DI(2) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\,
      DI(1) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\,
      DI(0) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\,
      O(3 downto 0) => Data_Type_Conversion7_out1(14 downto 11),
      S(3) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\,
      S(2) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\,
      S(1) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\,
      S(0) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(12 downto 9),
      S(3) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\,
      S(2) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_28_n_0\,
      S(1) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_29_n_0\,
      S(0) => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \y5_p_reg[14]_0\,
      I1 => \y5_p_reg[13]_1\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(14),
      I4 => quad_correction_after_cast_3(14),
      O => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(12),
      O => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(11),
      O => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_28_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(10),
      O => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_29_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \y5_p_reg[13]_0\,
      I1 => \y5_p_reg[12]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(13),
      I4 => quad_correction_after_cast_3(13),
      O => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(9),
      O => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \negate_reg_reg_reg[5]_5\,
      I1 => \y5_p_reg[11]_1\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(12),
      I4 => quad_correction_after_cast_3(12),
      O => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \y5_p_reg[11]_0\,
      I1 => \y5_p_reg[10]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(11),
      I4 => quad_correction_after_cast_3(11),
      O => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\,
      I1 => \negate_reg_reg_reg[5]_6\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(15),
      I4 => quad_correction_after_cast_3(15),
      I5 => \y5_p_reg[14]_1\,
      O => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\,
      I1 => \y5_p_reg[14]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(14),
      I4 => quad_correction_after_cast_3(14),
      I5 => \y5_p_reg[13]_1\,
      O => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\,
      I1 => \y5_p_reg[13]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(13),
      I4 => quad_correction_after_cast_3(13),
      I5 => \y5_p_reg[12]_0\,
      O => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\,
      I1 => \negate_reg_reg_reg[5]_5\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(12),
      I4 => quad_correction_after_cast_3(12),
      I5 => \y5_p_reg[11]_1\,
      O => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\,
      DI(2) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\,
      DI(1) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\,
      DI(0) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\,
      O(3 downto 0) => Data_Type_Conversion7_out1(18 downto 15),
      S(3) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\,
      S(2) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\,
      S(1) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\,
      S(0) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(16 downto 13),
      S(3) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\,
      S(2) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_28_n_0\,
      S(1) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_29_n_0\,
      S(0) => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \y5_p_reg[18]_0\,
      I1 => \y5_p_reg[17]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(18),
      I4 => quad_correction_after_cast_3(18),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(16),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(15),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_28_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(14),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_29_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \negate_reg_reg_reg[5]_7\,
      I1 => \y5_p_reg[16]_1\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(17),
      I4 => quad_correction_after_cast_3(17),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(13),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \y5_p_reg[16]_0\,
      I1 => \y5_p_reg[15]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(16),
      I4 => quad_correction_after_cast_3(16),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \negate_reg_reg_reg[5]_6\,
      I1 => \y5_p_reg[14]_1\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(15),
      I4 => quad_correction_after_cast_3(15),
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\,
      I1 => \negate_reg_reg_reg[5]_8\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(19),
      I4 => quad_correction_after_cast_3(19),
      I5 => \y5_p_reg[18]_1\,
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\,
      I1 => \y5_p_reg[18]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(18),
      I4 => quad_correction_after_cast_3(18),
      I5 => \y5_p_reg[17]_0\,
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\,
      I1 => \negate_reg_reg_reg[5]_7\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(17),
      I4 => quad_correction_after_cast_3(17),
      I5 => \y5_p_reg[16]_1\,
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\,
      I1 => \y5_p_reg[16]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(16),
      I4 => quad_correction_after_cast_3(16),
      I5 => \y5_p_reg[15]_0\,
      O => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\,
      DI(2) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\,
      DI(1) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\,
      DI(0) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\,
      O(3 downto 0) => Data_Type_Conversion7_out1(22 downto 19),
      S(3) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\,
      S(2) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\,
      S(1) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\,
      S(0) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(20 downto 17),
      S(3) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\,
      S(2) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_28_n_0\,
      S(1) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_29_n_0\,
      S(0) => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \y5_p_reg[22]_0\,
      I1 => \y5_p_reg[21]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(22),
      I4 => quad_correction_after_cast_3(22),
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(20),
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(19),
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_28_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(18),
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_29_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \negate_reg_reg_reg[5]_9\,
      I1 => \y5_p_reg[20]_1\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(21),
      I4 => quad_correction_after_cast_3(21),
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(17),
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \y5_p_reg[20]_0\,
      I1 => \y5_p_reg[19]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(20),
      I4 => quad_correction_after_cast_3(20),
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \negate_reg_reg_reg[5]_8\,
      I1 => \y5_p_reg[18]_1\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(19),
      I4 => quad_correction_after_cast_3(19),
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\,
      I1 => \negate_reg_reg_reg[5]_10\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(23),
      I4 => quad_correction_after_cast_3(23),
      I5 => \y5_p_reg[22]_1\,
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\,
      I1 => \y5_p_reg[22]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(22),
      I4 => quad_correction_after_cast_3(22),
      I5 => \y5_p_reg[21]_0\,
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\,
      I1 => \negate_reg_reg_reg[5]_9\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(21),
      I4 => quad_correction_after_cast_3(21),
      I5 => \y5_p_reg[20]_1\,
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\,
      I1 => \y5_p_reg[20]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(20),
      I4 => quad_correction_after_cast_3(20),
      I5 => \y5_p_reg[19]_0\,
      O => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\,
      DI(2) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\,
      DI(1) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\,
      DI(0) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\,
      O(3 downto 0) => Data_Type_Conversion7_out1(26 downto 23),
      S(3) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\,
      S(2) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\,
      S(1) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\,
      S(0) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(24 downto 21),
      S(3) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\,
      S(2) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_28_n_0\,
      S(1) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_29_n_0\,
      S(0) => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \y5_p_reg[26]_0\,
      I1 => \y5_p_reg[25]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(26),
      I4 => quad_correction_after_cast_3(26),
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(24),
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(23),
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_28_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(22),
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_29_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \negate_reg_reg_reg[5]_11\,
      I1 => \y5_p_reg[24]_1\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(25),
      I4 => quad_correction_after_cast_3(25),
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(21),
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \y5_p_reg[24]_0\,
      I1 => \y5_p_reg[23]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(24),
      I4 => quad_correction_after_cast_3(24),
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \negate_reg_reg_reg[5]_10\,
      I1 => \y5_p_reg[22]_1\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(23),
      I4 => quad_correction_after_cast_3(23),
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\,
      I1 => \negate_reg_reg_reg[5]_12\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(27),
      I4 => quad_correction_after_cast_3(27),
      I5 => \y5_p_reg[26]_1\,
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\,
      I1 => \y5_p_reg[26]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(26),
      I4 => quad_correction_after_cast_3(26),
      I5 => \y5_p_reg[25]_0\,
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\,
      I1 => \negate_reg_reg_reg[5]_11\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(25),
      I4 => quad_correction_after_cast_3(25),
      I5 => \y5_p_reg[24]_1\,
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\,
      I1 => \y5_p_reg[24]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(24),
      I4 => quad_correction_after_cast_3(24),
      I5 => \y5_p_reg[23]_0\,
      O => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\,
      DI(2) => \y5_p_reg[1]_1\(0),
      DI(1) => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\,
      DI(0) => Sin3_out1(0),
      O(3 downto 1) => Data_Type_Conversion7_out1(2 downto 0),
      O(0) => \NLW_delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_1_O_UNCONNECTED\(0),
      S(3) => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\,
      S(2) => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\,
      S(1) => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\,
      S(0) => S(0)
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(2),
      I1 => y5_p(2),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(0)
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \negate_reg_reg_reg[5]_0\,
      I1 => \y5_p_reg[1]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(2),
      I4 => quad_correction_after_cast_3(2),
      O => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \y5_p_reg[1]_2\,
      I1 => \negate_reg_reg_reg_n_0_[5]\,
      I2 => y5_p(1),
      I3 => quad_correction_after_cast_3(1),
      O => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\(0),
      O => Sin3_out1(0)
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\,
      I1 => \y5_p_reg[3]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(3),
      I4 => quad_correction_after_cast_3(3),
      I5 => \y5_p_reg[2]_0\,
      O => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A6A66AA"
    )
        port map (
      I0 => \y5_p_reg[1]_1\(0),
      I1 => \y5_p_reg[1]_2\,
      I2 => quad_correction_after_cast_3(1),
      I3 => y5_p(1),
      I4 => \negate_reg_reg_reg_n_0_[5]\,
      O => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5353AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(1),
      I1 => y5_p(1),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => \y5_p_reg[1]_2\,
      I4 => \y5_p_reg[0]_0\,
      O => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\,
      DI(1) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\,
      DI(0) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\,
      O(3 downto 0) => Data_Type_Conversion7_out1(30 downto 27),
      S(3) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\,
      S(2) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\,
      S(1) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\,
      S(0) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(30),
      I1 => y5_p(30),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(1)
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\,
      CO(3 downto 2) => \NLW_delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_18_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_18_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_18_O_UNCONNECTED\(3),
      O(2 downto 0) => quad_correction_after_cast_3(31 downto 29),
      S(3) => '0',
      S(2) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\,
      S(1) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_31_n_0\,
      S(0) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_32_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(28 downto 25),
      S(3) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\,
      S(2) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\,
      S(1) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\,
      S(0) => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \negate_reg_reg_reg[5]_13\,
      I1 => \y5_p_reg[28]_1\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(29),
      I4 => quad_correction_after_cast_3(29),
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(31),
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(30),
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_31_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(29),
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_32_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(28),
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_36_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(27),
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_37_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(26),
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_38_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(25),
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_39_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \y5_p_reg[28]_0\,
      I1 => \y5_p_reg[27]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(28),
      I4 => quad_correction_after_cast_3(28),
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \negate_reg_reg_reg[5]_12\,
      I1 => \y5_p_reg[26]_1\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(27),
      I4 => quad_correction_after_cast_3(27),
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => DI(0),
      I1 => \y5_p_reg[31]_1\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(31),
      I4 => quad_correction_after_cast_3(31),
      I5 => \y5_p_reg[30]_1\,
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\,
      I1 => \y5_p_reg[30]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(30),
      I4 => quad_correction_after_cast_3(30),
      I5 => \y5_p_reg[29]_0\,
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\,
      I1 => \negate_reg_reg_reg[5]_13\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(29),
      I4 => quad_correction_after_cast_3(29),
      I5 => \y5_p_reg[28]_1\,
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\,
      I1 => \y5_p_reg[28]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(28),
      I4 => quad_correction_after_cast_3(28),
      I5 => \y5_p_reg[27]_0\,
      O => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\,
      CO(3 downto 0) => \NLW_delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => Data_Type_Conversion7_out1(31),
      S(3 downto 1) => B"000",
      S(0) => \y5_p_reg[31]_0\(0)
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(31),
      I1 => y5_p(31),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(2)
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\,
      CO(3) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\,
      DI(2) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\,
      DI(1) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\,
      DI(0) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\,
      O(3 downto 0) => Data_Type_Conversion7_out1(6 downto 3),
      S(3) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\,
      S(2) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\,
      S(1) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\,
      S(0) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_0\,
      CO(2) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_1\,
      CO(1) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_2\,
      CO(0) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_16_n_3\,
      CYINIT => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(4 downto 1),
      S(3) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_28_n_0\,
      S(2) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_29_n_0\,
      S(1) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\,
      S(0) => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_31_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \negate_reg_reg_reg[5]_2\,
      I1 => \y5_p_reg[5]_1\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(6),
      I4 => quad_correction_after_cast_3(6),
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\(0),
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_27_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(4),
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_28_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(3),
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_29_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \y5_p_reg[5]_0\,
      I1 => \y5_p_reg[4]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(5),
      I4 => quad_correction_after_cast_3(5),
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(2),
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_30_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(1),
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_31_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \negate_reg_reg_reg[5]_1\,
      I1 => \y5_p_reg[3]_1\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(4),
      I4 => quad_correction_after_cast_3(4),
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE88E88"
    )
        port map (
      I0 => \y5_p_reg[3]_0\,
      I1 => \y5_p_reg[2]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(3),
      I4 => quad_correction_after_cast_3(3),
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_2_n_0\,
      I1 => \y5_p_reg[7]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(7),
      I4 => quad_correction_after_cast_3(7),
      I5 => \y5_p_reg[6]_0\,
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_6_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_3_n_0\,
      I1 => \negate_reg_reg_reg[5]_2\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(6),
      I4 => quad_correction_after_cast_3(6),
      I5 => \y5_p_reg[5]_1\,
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_7_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_4_n_0\,
      I1 => \y5_p_reg[5]_0\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(5),
      I4 => quad_correction_after_cast_3(5),
      I5 => \y5_p_reg[4]_0\,
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_8_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_5_n_0\,
      I1 => \negate_reg_reg_reg[5]_1\,
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      I3 => y5_p(4),
      I4 => quad_correction_after_cast_3(4),
      I5 => \y5_p_reg[3]_1\,
      O => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_i_9_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => p_4_out(5),
      Q => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_sub_temp(4),
      I1 => \HDL_Counter4_out1_reg[30]\(0),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_sub_temp(2),
      I1 => quad_correction_before_sub_temp(3),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(25),
      I1 => \HDL_Counter4_out1_reg[30]\(26),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(23),
      I1 => \HDL_Counter4_out1_reg[30]\(24),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(5),
      I1 => quad_correction_before_add_temp(6),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(3),
      I1 => quad_correction_before_add_temp(4),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => Q(0),
      I1 => quad_correction_before_add_temp(0),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(6),
      I1 => quad_correction_before_add_temp(5),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(4),
      I1 => quad_correction_before_add_temp(3),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(1),
      I1 => quad_correction_before_add_temp(2),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => quad_correction_before_add_temp(0),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(22),
      I1 => \HDL_Counter4_out1_reg[30]\(21),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(19),
      I1 => \HDL_Counter4_out1_reg[30]\(20),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42_n_0\,
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43_n_0\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__0_n_0\,
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__0_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__0_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__0_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(29),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(26),
      I1 => Q(27),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(30),
      I1 => Q(31),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(29),
      I1 => Q(28),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^negate_reg_reg_reg[4]_hwmoderegister1_reg_reg_c_3_0\(0),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I3 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      O => p_4_out(5)
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_n_0\,
      CO(3) => \^negate_reg_reg_reg[4]_hwmoderegister1_reg_reg_c_3_0\(0),
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter4_out1_reg[30]\(26),
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7_n_0\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8_n_0\,
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10__0_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__0_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(26),
      I1 => Q(27),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => quad_correction_before_add_temp(20),
      DI(1) => '0',
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__0_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(30),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(27),
      I1 => quad_correction_before_add_temp(28),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(23),
      I1 => quad_correction_before_add_temp(24),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(29),
      I1 => quad_correction_before_add_temp(30),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(28),
      I1 => quad_correction_before_add_temp(27),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(25),
      I1 => quad_correction_before_add_temp(26),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(24),
      I1 => quad_correction_before_add_temp(23),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14_n_0\,
      CO(3) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_CO_UNCONNECTED\(3),
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15_n_0\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16_n_0\,
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17__0_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19__0_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61_n_0\,
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62_n_0\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63_n_0\,
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(16),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(11),
      I1 => \HDL_Counter4_out1_reg[30]\(12),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(17),
      I1 => \HDL_Counter4_out1_reg[30]\(18),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(16),
      I1 => \HDL_Counter4_out1_reg[30]\(15),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(13),
      I1 => \HDL_Counter4_out1_reg[30]\(14),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(11),
      I1 => \HDL_Counter4_out1_reg[30]\(12),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22_n_0\,
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23_n_0\,
      DI(1) => quad_correction_before_add_temp(26),
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27__0_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(25),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(25),
      I1 => Q(24),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31_n_0\,
      DI(1) => '0',
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32__0_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33__0_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34__0_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35__0_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84_n_0\,
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85_n_0\,
      DI(1) => quad_correction_before_add_temp(10),
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(15),
      I1 => quad_correction_before_add_temp(16),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(21),
      I1 => quad_correction_before_add_temp(22),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(19),
      I1 => quad_correction_before_add_temp(20),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(17),
      I1 => quad_correction_before_add_temp(18),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(16),
      I1 => quad_correction_before_add_temp(15),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_56_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_n_3\,
      CYINIT => '1',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96_n_0\,
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97_n_0\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_60_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_100_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_101_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_102_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(9),
      I1 => \HDL_Counter4_out1_reg[30]\(10),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_61_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(7),
      I1 => \HDL_Counter4_out1_reg[30]\(8),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_62_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(6),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_63_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(3),
      I1 => \HDL_Counter4_out1_reg[30]\(4),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_64_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(9),
      I1 => \HDL_Counter4_out1_reg[30]\(10),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_65_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(7),
      I1 => \HDL_Counter4_out1_reg[30]\(8),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_66_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(6),
      I1 => \HDL_Counter4_out1_reg[30]\(5),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_67_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(3),
      I1 => \HDL_Counter4_out1_reg[30]\(4),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_68_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(23),
      I1 => \HDL_Counter4_out1_reg[30]\(24),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_108_n_0\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_109_n_0\,
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_110_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_76_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_111_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_112_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_113_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_114_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_77_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_78_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(17),
      I1 => Q(16),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_79_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(22),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_80_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_81_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_82_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_n_3\,
      CYINIT => '1',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_115_n_0\,
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_116_n_0\,
      DI(1) => '0',
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_117_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_83_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_118_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_119_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_120_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_121_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => quad_correction_before_add_temp(13),
      I1 => quad_correction_before_add_temp(14),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_84_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => quad_correction_before_add_temp(11),
      I1 => quad_correction_before_add_temp(12),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_85_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => quad_correction_before_add_temp(7),
      I1 => quad_correction_before_add_temp(8),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_87_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(13),
      I1 => quad_correction_before_add_temp(14),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_88_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(11),
      I1 => quad_correction_before_add_temp(12),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_89_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(19),
      I1 => \HDL_Counter4_out1_reg[30]\(20),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(9),
      I1 => quad_correction_before_add_temp(10),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_90_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(7),
      I1 => quad_correction_before_add_temp(8),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_91_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(1),
      I1 => \HDL_Counter4_out1_reg[30]\(2),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_96_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp(4),
      I1 => \HDL_Counter4_out1_reg[30]\(0),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_97_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp(2),
      I1 => quad_correction_before_sub_temp(3),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_98_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[30]\(1),
      I1 => \HDL_Counter4_out1_reg[30]\(2),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_99_n_0\
    );
\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\negate_reg_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => negate_reg_reg_reg_gate_n_0,
      Q => \negate_reg_reg_reg_n_0_[5]\
    );
negate_reg_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => negate_reg_reg_reg_gate_n_0
    );
\x1_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => '1',
      Q => x1_p(29)
    );
\x2_p[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[11]_i_2__0_n_0\
    );
\x2_p[11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[11]_i_3__0_n_0\
    );
\x2_p[11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[11]_i_4__0_n_0\
    );
\x2_p[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[11]_i_5_n_0\
    );
\x2_p[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[15]_i_2__0_n_0\
    );
\x2_p[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[15]_i_3__0_n_0\
    );
\x2_p[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[15]_i_4_n_0\
    );
\x2_p[15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[15]_i_5__0_n_0\
    );
\x2_p[19]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[19]_i_2__0_n_0\
    );
\x2_p[19]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[19]_i_3__0_n_0\
    );
\x2_p[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[19]_i_4_n_0\
    );
\x2_p[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[19]_i_5_n_0\
    );
\x2_p[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[23]_i_2_n_0\
    );
\x2_p[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[23]_i_3_n_0\
    );
\x2_p[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[23]_i_4_n_0\
    );
\x2_p[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[23]_i_5_n_0\
    );
\x2_p[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[27]_i_2_n_0\
    );
\x2_p[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[27]_i_3_n_0\
    );
\x2_p[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[27]_i_4_n_0\
    );
\x2_p[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[27]_i_5_n_0\
    );
\x2_p[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[31]_i_2_n_0\
    );
\x2_p[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[31]_i_3_n_0\
    );
\x2_p[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[31]_i_4_n_0\
    );
\x2_p[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[31]_i_5_n_0\
    );
\x2_p[3]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \x2_p[3]_i_2__0_n_0\
    );
\x2_p[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[3]_i_3__0_n_0\
    );
\x2_p[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[3]_i_4__0_n_0\
    );
\x2_p[3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(31),
      I2 => z1_p(31),
      O => \x2_p[3]_i_5__0_n_0\
    );
\x2_p[3]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[3]_i_6__0_n_0\
    );
\x2_p[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x1_p(29),
      I1 => y1_p(29),
      I2 => z1_p(31),
      O => \x2_p[7]_i_2_n_0\
    );
\x2_p[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \x2_p[7]_i_3__0_n_0\
    );
\x2_p[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[7]_i_4__0_n_0\
    );
\x2_p[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(31),
      O => \x2_p[7]_i_5__0_n_0\
    );
\x2_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[3]_i_1__0_n_7\,
      Q => \x2_p_reg_n_0_[0]\
    );
\x2_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[11]_i_1__0_n_5\,
      Q => \x2_p_reg_n_0_[10]\
    );
\x2_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[11]_i_1__0_n_4\,
      Q => \x2_p_reg_n_0_[11]\
    );
\x2_p_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[7]_i_1__0_n_0\,
      CO(3) => \x2_p_reg[11]_i_1__0_n_0\,
      CO(2) => \x2_p_reg[11]_i_1__0_n_1\,
      CO(1) => \x2_p_reg[11]_i_1__0_n_2\,
      CO(0) => \x2_p_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => x1_p(29),
      DI(1) => '0',
      DI(0) => x1_p(29),
      O(3) => \x2_p_reg[11]_i_1__0_n_4\,
      O(2) => \x2_p_reg[11]_i_1__0_n_5\,
      O(1) => \x2_p_reg[11]_i_1__0_n_6\,
      O(0) => \x2_p_reg[11]_i_1__0_n_7\,
      S(3) => \x2_p[11]_i_2__0_n_0\,
      S(2) => \x2_p[11]_i_3__0_n_0\,
      S(1) => \x2_p[11]_i_4__0_n_0\,
      S(0) => \x2_p[11]_i_5_n_0\
    );
\x2_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[15]_i_1__0_n_7\,
      Q => \x2_p_reg_n_0_[12]\
    );
\x2_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[15]_i_1__0_n_6\,
      Q => \x2_p_reg_n_0_[13]\
    );
\x2_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[15]_i_1__0_n_5\,
      Q => \x2_p_reg_n_0_[14]\
    );
\x2_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[15]_i_1__0_n_4\,
      Q => \x2_p_reg_n_0_[15]\
    );
\x2_p_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[11]_i_1__0_n_0\,
      CO(3) => \x2_p_reg[15]_i_1__0_n_0\,
      CO(2) => \x2_p_reg[15]_i_1__0_n_1\,
      CO(1) => \x2_p_reg[15]_i_1__0_n_2\,
      CO(0) => \x2_p_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => x1_p(29),
      DI(2) => '0',
      DI(1) => x1_p(29),
      DI(0) => x1_p(29),
      O(3) => \x2_p_reg[15]_i_1__0_n_4\,
      O(2) => \x2_p_reg[15]_i_1__0_n_5\,
      O(1) => \x2_p_reg[15]_i_1__0_n_6\,
      O(0) => \x2_p_reg[15]_i_1__0_n_7\,
      S(3) => \x2_p[15]_i_2__0_n_0\,
      S(2) => \x2_p[15]_i_3__0_n_0\,
      S(1) => \x2_p[15]_i_4_n_0\,
      S(0) => \x2_p[15]_i_5__0_n_0\
    );
\x2_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[19]_i_1__0_n_7\,
      Q => \x2_p_reg_n_0_[16]\
    );
\x2_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[19]_i_1__0_n_6\,
      Q => \x2_p_reg_n_0_[17]\
    );
\x2_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[19]_i_1__0_n_5\,
      Q => \x2_p_reg_n_0_[18]\
    );
\x2_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[19]_i_1__0_n_4\,
      Q => \x2_p_reg_n_0_[19]\
    );
\x2_p_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[15]_i_1__0_n_0\,
      CO(3) => \x2_p_reg[19]_i_1__0_n_0\,
      CO(2) => \x2_p_reg[19]_i_1__0_n_1\,
      CO(1) => \x2_p_reg[19]_i_1__0_n_2\,
      CO(0) => \x2_p_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => x1_p(29),
      DI(0) => x1_p(29),
      O(3) => \x2_p_reg[19]_i_1__0_n_4\,
      O(2) => \x2_p_reg[19]_i_1__0_n_5\,
      O(1) => \x2_p_reg[19]_i_1__0_n_6\,
      O(0) => \x2_p_reg[19]_i_1__0_n_7\,
      S(3) => \x2_p[19]_i_2__0_n_0\,
      S(2) => \x2_p[19]_i_3__0_n_0\,
      S(1) => \x2_p[19]_i_4_n_0\,
      S(0) => \x2_p[19]_i_5_n_0\
    );
\x2_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[3]_i_1__0_n_6\,
      Q => \x2_p_reg_n_0_[1]\
    );
\x2_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[23]_i_1_n_7\,
      Q => \x2_p_reg_n_0_[20]\
    );
\x2_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[23]_i_1_n_6\,
      Q => \x2_p_reg_n_0_[21]\
    );
\x2_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[23]_i_1_n_5\,
      Q => \x2_p_reg_n_0_[22]\
    );
\x2_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[23]_i_1_n_4\,
      Q => \x2_p_reg_n_0_[23]\
    );
\x2_p_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[19]_i_1__0_n_0\,
      CO(3) => \x2_p_reg[23]_i_1_n_0\,
      CO(2) => \x2_p_reg[23]_i_1_n_1\,
      CO(1) => \x2_p_reg[23]_i_1_n_2\,
      CO(0) => \x2_p_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => x1_p(29),
      DI(2) => x1_p(29),
      DI(1) => x1_p(29),
      DI(0) => '0',
      O(3) => \x2_p_reg[23]_i_1_n_4\,
      O(2) => \x2_p_reg[23]_i_1_n_5\,
      O(1) => \x2_p_reg[23]_i_1_n_6\,
      O(0) => \x2_p_reg[23]_i_1_n_7\,
      S(3) => \x2_p[23]_i_2_n_0\,
      S(2) => \x2_p[23]_i_3_n_0\,
      S(1) => \x2_p[23]_i_4_n_0\,
      S(0) => \x2_p[23]_i_5_n_0\
    );
\x2_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[27]_i_1_n_7\,
      Q => \x2_p_reg_n_0_[24]\
    );
\x2_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[27]_i_1_n_6\,
      Q => \x2_p_reg_n_0_[25]\
    );
\x2_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[27]_i_1_n_5\,
      Q => \x2_p_reg_n_0_[26]\
    );
\x2_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[27]_i_1_n_4\,
      Q => \x2_p_reg_n_0_[27]\
    );
\x2_p_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[23]_i_1_n_0\,
      CO(3) => \x2_p_reg[27]_i_1_n_0\,
      CO(2) => \x2_p_reg[27]_i_1_n_1\,
      CO(1) => \x2_p_reg[27]_i_1_n_2\,
      CO(0) => \x2_p_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => x1_p(29),
      DI(1) => x1_p(29),
      DI(0) => '0',
      O(3) => \x2_p_reg[27]_i_1_n_4\,
      O(2) => \x2_p_reg[27]_i_1_n_5\,
      O(1) => \x2_p_reg[27]_i_1_n_6\,
      O(0) => \x2_p_reg[27]_i_1_n_7\,
      S(3) => \x2_p[27]_i_2_n_0\,
      S(2) => \x2_p[27]_i_3_n_0\,
      S(1) => \x2_p[27]_i_4_n_0\,
      S(0) => \x2_p[27]_i_5_n_0\
    );
\x2_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[31]_i_1_n_7\,
      Q => \x2_p_reg_n_0_[28]\
    );
\x2_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[31]_i_1_n_6\,
      Q => \x2_p_reg_n_0_[29]\
    );
\x2_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[3]_i_1__0_n_5\,
      Q => \x2_p_reg_n_0_[2]\
    );
\x2_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[31]_i_1_n_5\,
      Q => \x2_p_reg_n_0_[30]\
    );
\x2_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[31]_i_1_n_4\,
      Q => B0
    );
\x2_p_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[27]_i_1_n_0\,
      CO(3) => \NLW_x2_p_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \x2_p_reg[31]_i_1_n_1\,
      CO(1) => \x2_p_reg[31]_i_1_n_2\,
      CO(0) => \x2_p_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => x1_p(29),
      DI(0) => '0',
      O(3) => \x2_p_reg[31]_i_1_n_4\,
      O(2) => \x2_p_reg[31]_i_1_n_5\,
      O(1) => \x2_p_reg[31]_i_1_n_6\,
      O(0) => \x2_p_reg[31]_i_1_n_7\,
      S(3) => \x2_p[31]_i_2_n_0\,
      S(2) => \x2_p[31]_i_3_n_0\,
      S(1) => \x2_p[31]_i_4_n_0\,
      S(0) => \x2_p[31]_i_5_n_0\
    );
\x2_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[3]_i_1__0_n_4\,
      Q => \x2_p_reg_n_0_[3]\
    );
\x2_p_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x2_p_reg[3]_i_1__0_n_0\,
      CO(2) => \x2_p_reg[3]_i_1__0_n_1\,
      CO(1) => \x2_p_reg[3]_i_1__0_n_2\,
      CO(0) => \x2_p_reg[3]_i_1__0_n_3\,
      CYINIT => \x2_p[3]_i_2__0_n_0\,
      DI(3 downto 2) => B"00",
      DI(1) => x1_p(29),
      DI(0) => x1_p(29),
      O(3) => \x2_p_reg[3]_i_1__0_n_4\,
      O(2) => \x2_p_reg[3]_i_1__0_n_5\,
      O(1) => \x2_p_reg[3]_i_1__0_n_6\,
      O(0) => \x2_p_reg[3]_i_1__0_n_7\,
      S(3) => \x2_p[3]_i_3__0_n_0\,
      S(2) => \x2_p[3]_i_4__0_n_0\,
      S(1) => \x2_p[3]_i_5__0_n_0\,
      S(0) => \x2_p[3]_i_6__0_n_0\
    );
\x2_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[7]_i_1__0_n_7\,
      Q => \x2_p_reg_n_0_[4]\
    );
\x2_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[7]_i_1__0_n_6\,
      Q => \x2_p_reg_n_0_[5]\
    );
\x2_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[7]_i_1__0_n_5\,
      Q => \x2_p_reg_n_0_[6]\
    );
\x2_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[7]_i_1__0_n_4\,
      Q => \x2_p_reg_n_0_[7]\
    );
\x2_p_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[3]_i_1__0_n_0\,
      CO(3) => \x2_p_reg[7]_i_1__0_n_0\,
      CO(2) => \x2_p_reg[7]_i_1__0_n_1\,
      CO(1) => \x2_p_reg[7]_i_1__0_n_2\,
      CO(0) => \x2_p_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => x1_p(29),
      DI(2 downto 0) => B"000",
      O(3) => \x2_p_reg[7]_i_1__0_n_4\,
      O(2) => \x2_p_reg[7]_i_1__0_n_5\,
      O(1) => \x2_p_reg[7]_i_1__0_n_6\,
      O(0) => \x2_p_reg[7]_i_1__0_n_7\,
      S(3) => \x2_p[7]_i_2_n_0\,
      S(2) => \x2_p[7]_i_3__0_n_0\,
      S(1) => \x2_p[7]_i_4__0_n_0\,
      S(0) => \x2_p[7]_i_5__0_n_0\
    );
\x2_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[11]_i_1__0_n_7\,
      Q => \x2_p_reg_n_0_[8]\
    );
\x2_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[11]_i_1__0_n_6\,
      Q => \x2_p_reg_n_0_[9]\
    );
\x3_p[11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[11]\,
      I1 => y2_p(13),
      I2 => z2_p(31),
      O => \x3_p[11]_i_2__0_n_0\
    );
\x3_p[11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[10]\,
      I1 => y2_p(12),
      I2 => z2_p(31),
      O => \x3_p[11]_i_3__0_n_0\
    );
\x3_p[11]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[9]\,
      I1 => y2_p(11),
      I2 => z2_p(31),
      O => \x3_p[11]_i_4__0_n_0\
    );
\x3_p[11]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[8]\,
      I1 => y2_p(10),
      I2 => z2_p(31),
      O => \x3_p[11]_i_5__0_n_0\
    );
\x3_p[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[15]\,
      I1 => y2_p(17),
      I2 => z2_p(31),
      O => \x3_p[15]_i_2__0_n_0\
    );
\x3_p[15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[14]\,
      I1 => y2_p(16),
      I2 => z2_p(31),
      O => \x3_p[15]_i_3__0_n_0\
    );
\x3_p[15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[13]\,
      I1 => y2_p(15),
      I2 => z2_p(31),
      O => \x3_p[15]_i_4__0_n_0\
    );
\x3_p[15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[12]\,
      I1 => y2_p(14),
      I2 => z2_p(31),
      O => \x3_p[15]_i_5__0_n_0\
    );
\x3_p[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[19]\,
      I1 => y2_p(21),
      I2 => z2_p(31),
      O => \x3_p[19]_i_2__0_n_0\
    );
\x3_p[19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[18]\,
      I1 => y2_p(20),
      I2 => z2_p(31),
      O => \x3_p[19]_i_3__0_n_0\
    );
\x3_p[19]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[17]\,
      I1 => y2_p(19),
      I2 => z2_p(31),
      O => \x3_p[19]_i_4__0_n_0\
    );
\x3_p[19]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[16]\,
      I1 => y2_p(18),
      I2 => z2_p(31),
      O => \x3_p[19]_i_5__0_n_0\
    );
\x3_p[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[23]\,
      I1 => y2_p(25),
      I2 => z2_p(31),
      O => \x3_p[23]_i_2_n_0\
    );
\x3_p[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[22]\,
      I1 => y2_p(24),
      I2 => z2_p(31),
      O => \x3_p[23]_i_3_n_0\
    );
\x3_p[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[21]\,
      I1 => y2_p(23),
      I2 => z2_p(31),
      O => \x3_p[23]_i_4_n_0\
    );
\x3_p[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[20]\,
      I1 => y2_p(22),
      I2 => z2_p(31),
      O => \x3_p[23]_i_5_n_0\
    );
\x3_p[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[27]\,
      I1 => y2_p(29),
      I2 => z2_p(31),
      O => \x3_p[27]_i_2_n_0\
    );
\x3_p[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[26]\,
      I1 => y2_p(28),
      I2 => z2_p(31),
      O => \x3_p[27]_i_3_n_0\
    );
\x3_p[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[25]\,
      I1 => y2_p(27),
      I2 => z2_p(31),
      O => \x3_p[27]_i_4_n_0\
    );
\x3_p[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[24]\,
      I1 => y2_p(26),
      I2 => z2_p(31),
      O => \x3_p[27]_i_5_n_0\
    );
\x3_p[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => B0,
      I1 => y2_p(31),
      I2 => z2_p(31),
      O => \x3_p[31]_i_2_n_0\
    );
\x3_p[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[30]\,
      I1 => y2_p(31),
      I2 => z2_p(31),
      O => \x3_p[31]_i_3_n_0\
    );
\x3_p[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[29]\,
      I1 => y2_p(31),
      I2 => z2_p(31),
      O => \x3_p[31]_i_4_n_0\
    );
\x3_p[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[28]\,
      I1 => y2_p(30),
      I2 => z2_p(31),
      O => \x3_p[31]_i_5_n_0\
    );
\x3_p[3]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \x3_p[3]_i_2__0_n_0\
    );
\x3_p[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[3]\,
      I1 => y2_p(5),
      I2 => z2_p(31),
      O => \x3_p[3]_i_3__0_n_0\
    );
\x3_p[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[2]\,
      I1 => y2_p(4),
      I2 => z2_p(31),
      O => \x3_p[3]_i_4__0_n_0\
    );
\x3_p[3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[1]\,
      I1 => y2_p(3),
      I2 => z2_p(31),
      O => \x3_p[3]_i_5__0_n_0\
    );
\x3_p[3]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[0]\,
      I1 => y2_p(2),
      I2 => z2_p(31),
      O => \x3_p[3]_i_6__0_n_0\
    );
\x3_p[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[7]\,
      I1 => y2_p(9),
      I2 => z2_p(31),
      O => \x3_p[7]_i_2__0_n_0\
    );
\x3_p[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[6]\,
      I1 => y2_p(8),
      I2 => z2_p(31),
      O => \x3_p[7]_i_3__0_n_0\
    );
\x3_p[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[5]\,
      I1 => y2_p(7),
      I2 => z2_p(31),
      O => \x3_p[7]_i_4__0_n_0\
    );
\x3_p[7]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[4]\,
      I1 => y2_p(6),
      I2 => z2_p(31),
      O => \x3_p[7]_i_5__0_n_0\
    );
\x3_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[3]_i_1__0_n_7\,
      Q => x3_p(0)
    );
\x3_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[11]_i_1__0_n_5\,
      Q => x3_p(10)
    );
\x3_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[11]_i_1__0_n_4\,
      Q => x3_p(11)
    );
\x3_p_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[7]_i_1__0_n_0\,
      CO(3) => \x3_p_reg[11]_i_1__0_n_0\,
      CO(2) => \x3_p_reg[11]_i_1__0_n_1\,
      CO(1) => \x3_p_reg[11]_i_1__0_n_2\,
      CO(0) => \x3_p_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[11]\,
      DI(2) => \x2_p_reg_n_0_[10]\,
      DI(1) => \x2_p_reg_n_0_[9]\,
      DI(0) => \x2_p_reg_n_0_[8]\,
      O(3) => \x3_p_reg[11]_i_1__0_n_4\,
      O(2) => \x3_p_reg[11]_i_1__0_n_5\,
      O(1) => \x3_p_reg[11]_i_1__0_n_6\,
      O(0) => \x3_p_reg[11]_i_1__0_n_7\,
      S(3) => \x3_p[11]_i_2__0_n_0\,
      S(2) => \x3_p[11]_i_3__0_n_0\,
      S(1) => \x3_p[11]_i_4__0_n_0\,
      S(0) => \x3_p[11]_i_5__0_n_0\
    );
\x3_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[15]_i_1__0_n_7\,
      Q => x3_p(12)
    );
\x3_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[15]_i_1__0_n_6\,
      Q => x3_p(13)
    );
\x3_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[15]_i_1__0_n_5\,
      Q => x3_p(14)
    );
\x3_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[15]_i_1__0_n_4\,
      Q => x3_p(15)
    );
\x3_p_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[11]_i_1__0_n_0\,
      CO(3) => \x3_p_reg[15]_i_1__0_n_0\,
      CO(2) => \x3_p_reg[15]_i_1__0_n_1\,
      CO(1) => \x3_p_reg[15]_i_1__0_n_2\,
      CO(0) => \x3_p_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[15]\,
      DI(2) => \x2_p_reg_n_0_[14]\,
      DI(1) => \x2_p_reg_n_0_[13]\,
      DI(0) => \x2_p_reg_n_0_[12]\,
      O(3) => \x3_p_reg[15]_i_1__0_n_4\,
      O(2) => \x3_p_reg[15]_i_1__0_n_5\,
      O(1) => \x3_p_reg[15]_i_1__0_n_6\,
      O(0) => \x3_p_reg[15]_i_1__0_n_7\,
      S(3) => \x3_p[15]_i_2__0_n_0\,
      S(2) => \x3_p[15]_i_3__0_n_0\,
      S(1) => \x3_p[15]_i_4__0_n_0\,
      S(0) => \x3_p[15]_i_5__0_n_0\
    );
\x3_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[19]_i_1__0_n_7\,
      Q => x3_p(16)
    );
\x3_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[19]_i_1__0_n_6\,
      Q => x3_p(17)
    );
\x3_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[19]_i_1__0_n_5\,
      Q => x3_p(18)
    );
\x3_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[19]_i_1__0_n_4\,
      Q => x3_p(19)
    );
\x3_p_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[15]_i_1__0_n_0\,
      CO(3) => \x3_p_reg[19]_i_1__0_n_0\,
      CO(2) => \x3_p_reg[19]_i_1__0_n_1\,
      CO(1) => \x3_p_reg[19]_i_1__0_n_2\,
      CO(0) => \x3_p_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[19]\,
      DI(2) => \x2_p_reg_n_0_[18]\,
      DI(1) => \x2_p_reg_n_0_[17]\,
      DI(0) => \x2_p_reg_n_0_[16]\,
      O(3) => \x3_p_reg[19]_i_1__0_n_4\,
      O(2) => \x3_p_reg[19]_i_1__0_n_5\,
      O(1) => \x3_p_reg[19]_i_1__0_n_6\,
      O(0) => \x3_p_reg[19]_i_1__0_n_7\,
      S(3) => \x3_p[19]_i_2__0_n_0\,
      S(2) => \x3_p[19]_i_3__0_n_0\,
      S(1) => \x3_p[19]_i_4__0_n_0\,
      S(0) => \x3_p[19]_i_5__0_n_0\
    );
\x3_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[3]_i_1__0_n_6\,
      Q => x3_p(1)
    );
\x3_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[23]_i_1_n_7\,
      Q => x3_p(20)
    );
\x3_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[23]_i_1_n_6\,
      Q => x3_p(21)
    );
\x3_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[23]_i_1_n_5\,
      Q => x3_p(22)
    );
\x3_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[23]_i_1_n_4\,
      Q => x3_p(23)
    );
\x3_p_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[19]_i_1__0_n_0\,
      CO(3) => \x3_p_reg[23]_i_1_n_0\,
      CO(2) => \x3_p_reg[23]_i_1_n_1\,
      CO(1) => \x3_p_reg[23]_i_1_n_2\,
      CO(0) => \x3_p_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[23]\,
      DI(2) => \x2_p_reg_n_0_[22]\,
      DI(1) => \x2_p_reg_n_0_[21]\,
      DI(0) => \x2_p_reg_n_0_[20]\,
      O(3) => \x3_p_reg[23]_i_1_n_4\,
      O(2) => \x3_p_reg[23]_i_1_n_5\,
      O(1) => \x3_p_reg[23]_i_1_n_6\,
      O(0) => \x3_p_reg[23]_i_1_n_7\,
      S(3) => \x3_p[23]_i_2_n_0\,
      S(2) => \x3_p[23]_i_3_n_0\,
      S(1) => \x3_p[23]_i_4_n_0\,
      S(0) => \x3_p[23]_i_5_n_0\
    );
\x3_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[27]_i_1_n_7\,
      Q => x3_p(24)
    );
\x3_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[27]_i_1_n_6\,
      Q => x3_p(25)
    );
\x3_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[27]_i_1_n_5\,
      Q => x3_p(26)
    );
\x3_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[27]_i_1_n_4\,
      Q => x3_p(27)
    );
\x3_p_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[23]_i_1_n_0\,
      CO(3) => \x3_p_reg[27]_i_1_n_0\,
      CO(2) => \x3_p_reg[27]_i_1_n_1\,
      CO(1) => \x3_p_reg[27]_i_1_n_2\,
      CO(0) => \x3_p_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[27]\,
      DI(2) => \x2_p_reg_n_0_[26]\,
      DI(1) => \x2_p_reg_n_0_[25]\,
      DI(0) => \x2_p_reg_n_0_[24]\,
      O(3) => \x3_p_reg[27]_i_1_n_4\,
      O(2) => \x3_p_reg[27]_i_1_n_5\,
      O(1) => \x3_p_reg[27]_i_1_n_6\,
      O(0) => \x3_p_reg[27]_i_1_n_7\,
      S(3) => \x3_p[27]_i_2_n_0\,
      S(2) => \x3_p[27]_i_3_n_0\,
      S(1) => \x3_p[27]_i_4_n_0\,
      S(0) => \x3_p[27]_i_5_n_0\
    );
\x3_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[31]_i_1_n_7\,
      Q => x3_p(28)
    );
\x3_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[31]_i_1_n_6\,
      Q => x3_p(29)
    );
\x3_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[3]_i_1__0_n_5\,
      Q => x3_p(2)
    );
\x3_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[31]_i_1_n_5\,
      Q => x3_p(30)
    );
\x3_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[31]_i_1_n_4\,
      Q => x3_p(31)
    );
\x3_p_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[27]_i_1_n_0\,
      CO(3) => \NLW_x3_p_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \x3_p_reg[31]_i_1_n_1\,
      CO(1) => \x3_p_reg[31]_i_1_n_2\,
      CO(0) => \x3_p_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \x2_p_reg_n_0_[30]\,
      DI(1) => \x2_p_reg_n_0_[29]\,
      DI(0) => \x2_p_reg_n_0_[28]\,
      O(3) => \x3_p_reg[31]_i_1_n_4\,
      O(2) => \x3_p_reg[31]_i_1_n_5\,
      O(1) => \x3_p_reg[31]_i_1_n_6\,
      O(0) => \x3_p_reg[31]_i_1_n_7\,
      S(3) => \x3_p[31]_i_2_n_0\,
      S(2) => \x3_p[31]_i_3_n_0\,
      S(1) => \x3_p[31]_i_4_n_0\,
      S(0) => \x3_p[31]_i_5_n_0\
    );
\x3_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[3]_i_1__0_n_4\,
      Q => x3_p(3)
    );
\x3_p_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x3_p_reg[3]_i_1__0_n_0\,
      CO(2) => \x3_p_reg[3]_i_1__0_n_1\,
      CO(1) => \x3_p_reg[3]_i_1__0_n_2\,
      CO(0) => \x3_p_reg[3]_i_1__0_n_3\,
      CYINIT => \x3_p[3]_i_2__0_n_0\,
      DI(3) => \x2_p_reg_n_0_[3]\,
      DI(2) => \x2_p_reg_n_0_[2]\,
      DI(1) => \x2_p_reg_n_0_[1]\,
      DI(0) => \x2_p_reg_n_0_[0]\,
      O(3) => \x3_p_reg[3]_i_1__0_n_4\,
      O(2) => \x3_p_reg[3]_i_1__0_n_5\,
      O(1) => \x3_p_reg[3]_i_1__0_n_6\,
      O(0) => \x3_p_reg[3]_i_1__0_n_7\,
      S(3) => \x3_p[3]_i_3__0_n_0\,
      S(2) => \x3_p[3]_i_4__0_n_0\,
      S(1) => \x3_p[3]_i_5__0_n_0\,
      S(0) => \x3_p[3]_i_6__0_n_0\
    );
\x3_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[7]_i_1__0_n_7\,
      Q => x3_p(4)
    );
\x3_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[7]_i_1__0_n_6\,
      Q => x3_p(5)
    );
\x3_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[7]_i_1__0_n_5\,
      Q => x3_p(6)
    );
\x3_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[7]_i_1__0_n_4\,
      Q => x3_p(7)
    );
\x3_p_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[3]_i_1__0_n_0\,
      CO(3) => \x3_p_reg[7]_i_1__0_n_0\,
      CO(2) => \x3_p_reg[7]_i_1__0_n_1\,
      CO(1) => \x3_p_reg[7]_i_1__0_n_2\,
      CO(0) => \x3_p_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[7]\,
      DI(2) => \x2_p_reg_n_0_[6]\,
      DI(1) => \x2_p_reg_n_0_[5]\,
      DI(0) => \x2_p_reg_n_0_[4]\,
      O(3) => \x3_p_reg[7]_i_1__0_n_4\,
      O(2) => \x3_p_reg[7]_i_1__0_n_5\,
      O(1) => \x3_p_reg[7]_i_1__0_n_6\,
      O(0) => \x3_p_reg[7]_i_1__0_n_7\,
      S(3) => \x3_p[7]_i_2__0_n_0\,
      S(2) => \x3_p[7]_i_3__0_n_0\,
      S(1) => \x3_p[7]_i_4__0_n_0\,
      S(0) => \x3_p[7]_i_5__0_n_0\
    );
\x3_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[11]_i_1__0_n_7\,
      Q => x3_p(8)
    );
\x3_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[11]_i_1__0_n_6\,
      Q => x3_p(9)
    );
\x4_p[11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(11),
      I1 => y3_p(14),
      I2 => z3_p(31),
      O => \x4_p[11]_i_2__0_n_0\
    );
\x4_p[11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(10),
      I1 => y3_p(13),
      I2 => z3_p(31),
      O => \x4_p[11]_i_3__0_n_0\
    );
\x4_p[11]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(9),
      I1 => y3_p(12),
      I2 => z3_p(31),
      O => \x4_p[11]_i_4__0_n_0\
    );
\x4_p[11]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(8),
      I1 => y3_p(11),
      I2 => z3_p(31),
      O => \x4_p[11]_i_5__0_n_0\
    );
\x4_p[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(15),
      I1 => y3_p(18),
      I2 => z3_p(31),
      O => \x4_p[15]_i_2__0_n_0\
    );
\x4_p[15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(14),
      I1 => y3_p(17),
      I2 => z3_p(31),
      O => \x4_p[15]_i_3__0_n_0\
    );
\x4_p[15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(13),
      I1 => y3_p(16),
      I2 => z3_p(31),
      O => \x4_p[15]_i_4__0_n_0\
    );
\x4_p[15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(12),
      I1 => y3_p(15),
      I2 => z3_p(31),
      O => \x4_p[15]_i_5__0_n_0\
    );
\x4_p[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(19),
      I1 => y3_p(22),
      I2 => z3_p(31),
      O => \x4_p[19]_i_2__0_n_0\
    );
\x4_p[19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(18),
      I1 => y3_p(21),
      I2 => z3_p(31),
      O => \x4_p[19]_i_3__0_n_0\
    );
\x4_p[19]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(17),
      I1 => y3_p(20),
      I2 => z3_p(31),
      O => \x4_p[19]_i_4__0_n_0\
    );
\x4_p[19]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(16),
      I1 => y3_p(19),
      I2 => z3_p(31),
      O => \x4_p[19]_i_5__0_n_0\
    );
\x4_p[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(23),
      I1 => y3_p(26),
      I2 => z3_p(31),
      O => \x4_p[23]_i_2_n_0\
    );
\x4_p[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(22),
      I1 => y3_p(25),
      I2 => z3_p(31),
      O => \x4_p[23]_i_3_n_0\
    );
\x4_p[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(21),
      I1 => y3_p(24),
      I2 => z3_p(31),
      O => \x4_p[23]_i_4_n_0\
    );
\x4_p[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(20),
      I1 => y3_p(23),
      I2 => z3_p(31),
      O => \x4_p[23]_i_5_n_0\
    );
\x4_p[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(27),
      I1 => y3_p(30),
      I2 => z3_p(31),
      O => \x4_p[27]_i_2_n_0\
    );
\x4_p[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(26),
      I1 => y3_p(29),
      I2 => z3_p(31),
      O => \x4_p[27]_i_3_n_0\
    );
\x4_p[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(25),
      I1 => y3_p(28),
      I2 => z3_p(31),
      O => \x4_p[27]_i_4_n_0\
    );
\x4_p[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(24),
      I1 => y3_p(27),
      I2 => z3_p(31),
      O => \x4_p[27]_i_5_n_0\
    );
\x4_p[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(31),
      I1 => y3_p(31),
      I2 => z3_p(31),
      O => \x4_p[31]_i_2_n_0\
    );
\x4_p[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(30),
      I1 => y3_p(31),
      I2 => z3_p(31),
      O => \x4_p[31]_i_3_n_0\
    );
\x4_p[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(29),
      I1 => y3_p(31),
      I2 => z3_p(31),
      O => \x4_p[31]_i_4_n_0\
    );
\x4_p[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(28),
      I1 => y3_p(31),
      I2 => z3_p(31),
      O => \x4_p[31]_i_5_n_0\
    );
\x4_p[7]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(1),
      I1 => y3_p(4),
      I2 => z3_p(31),
      O => \x4_p[7]_i_10__0_n_0\
    );
\x4_p[7]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(0),
      I1 => y3_p(3),
      I2 => z3_p(31),
      O => \x4_p[7]_i_11__0_n_0\
    );
\x4_p[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(7),
      I1 => y3_p(10),
      I2 => z3_p(31),
      O => \x4_p[7]_i_3__0_n_0\
    );
\x4_p[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(6),
      I1 => y3_p(9),
      I2 => z3_p(31),
      O => \x4_p[7]_i_4__0_n_0\
    );
\x4_p[7]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(5),
      I1 => y3_p(8),
      I2 => z3_p(31),
      O => \x4_p[7]_i_5__0_n_0\
    );
\x4_p[7]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(4),
      I1 => y3_p(7),
      I2 => z3_p(31),
      O => \x4_p[7]_i_6__0_n_0\
    );
\x4_p[7]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \x4_p[7]_i_7__0_n_0\
    );
\x4_p[7]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(3),
      I1 => y3_p(6),
      I2 => z3_p(31),
      O => \x4_p[7]_i_8__0_n_0\
    );
\x4_p[7]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(2),
      I1 => y3_p(5),
      I2 => z3_p(31),
      O => \x4_p[7]_i_9__0_n_0\
    );
\x4_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[11]_i_1__0_n_5\,
      Q => x4_p(10)
    );
\x4_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[11]_i_1__0_n_4\,
      Q => x4_p(11)
    );
\x4_p_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[7]_i_1__0_n_0\,
      CO(3) => \x4_p_reg[11]_i_1__0_n_0\,
      CO(2) => \x4_p_reg[11]_i_1__0_n_1\,
      CO(1) => \x4_p_reg[11]_i_1__0_n_2\,
      CO(0) => \x4_p_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(11 downto 8),
      O(3) => \x4_p_reg[11]_i_1__0_n_4\,
      O(2) => \x4_p_reg[11]_i_1__0_n_5\,
      O(1) => \x4_p_reg[11]_i_1__0_n_6\,
      O(0) => \x4_p_reg[11]_i_1__0_n_7\,
      S(3) => \x4_p[11]_i_2__0_n_0\,
      S(2) => \x4_p[11]_i_3__0_n_0\,
      S(1) => \x4_p[11]_i_4__0_n_0\,
      S(0) => \x4_p[11]_i_5__0_n_0\
    );
\x4_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[15]_i_1__0_n_7\,
      Q => x4_p(12)
    );
\x4_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[15]_i_1__0_n_6\,
      Q => x4_p(13)
    );
\x4_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[15]_i_1__0_n_5\,
      Q => x4_p(14)
    );
\x4_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[15]_i_1__0_n_4\,
      Q => x4_p(15)
    );
\x4_p_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[11]_i_1__0_n_0\,
      CO(3) => \x4_p_reg[15]_i_1__0_n_0\,
      CO(2) => \x4_p_reg[15]_i_1__0_n_1\,
      CO(1) => \x4_p_reg[15]_i_1__0_n_2\,
      CO(0) => \x4_p_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(15 downto 12),
      O(3) => \x4_p_reg[15]_i_1__0_n_4\,
      O(2) => \x4_p_reg[15]_i_1__0_n_5\,
      O(1) => \x4_p_reg[15]_i_1__0_n_6\,
      O(0) => \x4_p_reg[15]_i_1__0_n_7\,
      S(3) => \x4_p[15]_i_2__0_n_0\,
      S(2) => \x4_p[15]_i_3__0_n_0\,
      S(1) => \x4_p[15]_i_4__0_n_0\,
      S(0) => \x4_p[15]_i_5__0_n_0\
    );
\x4_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[19]_i_1__0_n_7\,
      Q => x4_p(16)
    );
\x4_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[19]_i_1__0_n_6\,
      Q => x4_p(17)
    );
\x4_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[19]_i_1__0_n_5\,
      Q => x4_p(18)
    );
\x4_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[19]_i_1__0_n_4\,
      Q => x4_p(19)
    );
\x4_p_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[15]_i_1__0_n_0\,
      CO(3) => \x4_p_reg[19]_i_1__0_n_0\,
      CO(2) => \x4_p_reg[19]_i_1__0_n_1\,
      CO(1) => \x4_p_reg[19]_i_1__0_n_2\,
      CO(0) => \x4_p_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(19 downto 16),
      O(3) => \x4_p_reg[19]_i_1__0_n_4\,
      O(2) => \x4_p_reg[19]_i_1__0_n_5\,
      O(1) => \x4_p_reg[19]_i_1__0_n_6\,
      O(0) => \x4_p_reg[19]_i_1__0_n_7\,
      S(3) => \x4_p[19]_i_2__0_n_0\,
      S(2) => \x4_p[19]_i_3__0_n_0\,
      S(1) => \x4_p[19]_i_4__0_n_0\,
      S(0) => \x4_p[19]_i_5__0_n_0\
    );
\x4_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[23]_i_1_n_7\,
      Q => x4_p(20)
    );
\x4_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[23]_i_1_n_6\,
      Q => x4_p(21)
    );
\x4_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[23]_i_1_n_5\,
      Q => x4_p(22)
    );
\x4_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[23]_i_1_n_4\,
      Q => x4_p(23)
    );
\x4_p_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[19]_i_1__0_n_0\,
      CO(3) => \x4_p_reg[23]_i_1_n_0\,
      CO(2) => \x4_p_reg[23]_i_1_n_1\,
      CO(1) => \x4_p_reg[23]_i_1_n_2\,
      CO(0) => \x4_p_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(23 downto 20),
      O(3) => \x4_p_reg[23]_i_1_n_4\,
      O(2) => \x4_p_reg[23]_i_1_n_5\,
      O(1) => \x4_p_reg[23]_i_1_n_6\,
      O(0) => \x4_p_reg[23]_i_1_n_7\,
      S(3) => \x4_p[23]_i_2_n_0\,
      S(2) => \x4_p[23]_i_3_n_0\,
      S(1) => \x4_p[23]_i_4_n_0\,
      S(0) => \x4_p[23]_i_5_n_0\
    );
\x4_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[27]_i_1_n_7\,
      Q => x4_p(24)
    );
\x4_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[27]_i_1_n_6\,
      Q => x4_p(25)
    );
\x4_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[27]_i_1_n_5\,
      Q => x4_p(26)
    );
\x4_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[27]_i_1_n_4\,
      Q => x4_p(27)
    );
\x4_p_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[23]_i_1_n_0\,
      CO(3) => \x4_p_reg[27]_i_1_n_0\,
      CO(2) => \x4_p_reg[27]_i_1_n_1\,
      CO(1) => \x4_p_reg[27]_i_1_n_2\,
      CO(0) => \x4_p_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(27 downto 24),
      O(3) => \x4_p_reg[27]_i_1_n_4\,
      O(2) => \x4_p_reg[27]_i_1_n_5\,
      O(1) => \x4_p_reg[27]_i_1_n_6\,
      O(0) => \x4_p_reg[27]_i_1_n_7\,
      S(3) => \x4_p[27]_i_2_n_0\,
      S(2) => \x4_p[27]_i_3_n_0\,
      S(1) => \x4_p[27]_i_4_n_0\,
      S(0) => \x4_p[27]_i_5_n_0\
    );
\x4_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[31]_i_1_n_7\,
      Q => x4_p(28)
    );
\x4_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[31]_i_1_n_6\,
      Q => x4_p(29)
    );
\x4_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[31]_i_1_n_5\,
      Q => x4_p(30)
    );
\x4_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[31]_i_1_n_4\,
      Q => x4_p(31)
    );
\x4_p_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[27]_i_1_n_0\,
      CO(3) => \NLW_x4_p_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \x4_p_reg[31]_i_1_n_1\,
      CO(1) => \x4_p_reg[31]_i_1_n_2\,
      CO(0) => \x4_p_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => x3_p(30 downto 28),
      O(3) => \x4_p_reg[31]_i_1_n_4\,
      O(2) => \x4_p_reg[31]_i_1_n_5\,
      O(1) => \x4_p_reg[31]_i_1_n_6\,
      O(0) => \x4_p_reg[31]_i_1_n_7\,
      S(3) => \x4_p[31]_i_2_n_0\,
      S(2) => \x4_p[31]_i_3_n_0\,
      S(1) => \x4_p[31]_i_4_n_0\,
      S(0) => \x4_p[31]_i_5_n_0\
    );
\x4_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[7]_i_1__0_n_7\,
      Q => x4_p(4)
    );
\x4_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[7]_i_1__0_n_6\,
      Q => x4_p(5)
    );
\x4_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[7]_i_1__0_n_5\,
      Q => x4_p(6)
    );
\x4_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[7]_i_1__0_n_4\,
      Q => x4_p(7)
    );
\x4_p_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[7]_i_2__0_n_0\,
      CO(3) => \x4_p_reg[7]_i_1__0_n_0\,
      CO(2) => \x4_p_reg[7]_i_1__0_n_1\,
      CO(1) => \x4_p_reg[7]_i_1__0_n_2\,
      CO(0) => \x4_p_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(7 downto 4),
      O(3) => \x4_p_reg[7]_i_1__0_n_4\,
      O(2) => \x4_p_reg[7]_i_1__0_n_5\,
      O(1) => \x4_p_reg[7]_i_1__0_n_6\,
      O(0) => \x4_p_reg[7]_i_1__0_n_7\,
      S(3) => \x4_p[7]_i_3__0_n_0\,
      S(2) => \x4_p[7]_i_4__0_n_0\,
      S(1) => \x4_p[7]_i_5__0_n_0\,
      S(0) => \x4_p[7]_i_6__0_n_0\
    );
\x4_p_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x4_p_reg[7]_i_2__0_n_0\,
      CO(2) => \x4_p_reg[7]_i_2__0_n_1\,
      CO(1) => \x4_p_reg[7]_i_2__0_n_2\,
      CO(0) => \x4_p_reg[7]_i_2__0_n_3\,
      CYINIT => \x4_p[7]_i_7__0_n_0\,
      DI(3 downto 0) => x3_p(3 downto 0),
      O(3 downto 0) => \NLW_x4_p_reg[7]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \x4_p[7]_i_8__0_n_0\,
      S(2) => \x4_p[7]_i_9__0_n_0\,
      S(1) => \x4_p[7]_i_10__0_n_0\,
      S(0) => \x4_p[7]_i_11__0_n_0\
    );
\x4_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[11]_i_1__0_n_7\,
      Q => x4_p(8)
    );
\x4_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[11]_i_1__0_n_6\,
      Q => x4_p(9)
    );
\y1_p[29]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(31),
      O => \y1_p[29]_i_1_n_0\
    );
\y1_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \y1_p[29]_i_1_n_0\,
      Q => y1_p(29)
    );
\y1_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0_p(31),
      Q => y1_p(31)
    );
\y2_p[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[10]_i_2_n_0\
    );
\y2_p[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[10]_i_3_n_0\
    );
\y2_p[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[10]_i_4_n_0\
    );
\y2_p[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[10]_i_5_n_0\
    );
\y2_p[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[14]_i_2_n_0\
    );
\y2_p[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[14]_i_3_n_0\
    );
\y2_p[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[14]_i_4_n_0\
    );
\y2_p[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[14]_i_5_n_0\
    );
\y2_p[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[18]_i_2_n_0\
    );
\y2_p[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[18]_i_3_n_0\
    );
\y2_p[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[18]_i_4_n_0\
    );
\y2_p[18]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[18]_i_5_n_0\
    );
\y2_p[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[22]_i_2_n_0\
    );
\y2_p[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[22]_i_3_n_0\
    );
\y2_p[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[22]_i_4_n_0\
    );
\y2_p[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[22]_i_5_n_0\
    );
\y2_p[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[26]_i_2_n_0\
    );
\y2_p[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(29),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[26]_i_3_n_0\
    );
\y2_p[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[26]_i_4_n_0\
    );
\y2_p[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[26]_i_5_n_0\
    );
\y2_p[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \y2_p[2]_i_2_n_0\
    );
\y2_p[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[2]_i_3_n_0\
    );
\y2_p[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[2]_i_4_n_0\
    );
\y2_p[2]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \y2_p[2]_i_5_n_0\
    );
\y2_p[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[30]_i_2_n_0\
    );
\y2_p[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(29),
      I1 => z1_p(31),
      O => \y2_p[30]_i_3_n_0\
    );
\y2_p[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[30]_i_4_n_0\
    );
\y2_p[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[30]_i_5_n_0\
    );
\y2_p[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[31]_i_2_n_0\
    );
\y2_p[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(31),
      I1 => x1_p(29),
      I2 => z1_p(31),
      O => \y2_p[6]_i_2_n_0\
    );
\y2_p[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[6]_i_3_n_0\
    );
\y2_p[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[6]_i_4_n_0\
    );
\y2_p[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(31),
      I1 => z1_p(31),
      O => \y2_p[6]_i_5_n_0\
    );
\y2_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(0),
      Q => y2_p(0)
    );
\y2_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(10),
      Q => y2_p(10)
    );
\y2_p_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[6]_i_1_n_0\,
      CO(3) => \y2_p_reg[10]_i_1_n_0\,
      CO(2) => \y2_p_reg[10]_i_1_n_1\,
      CO(1) => \y2_p_reg[10]_i_1_n_2\,
      CO(0) => \y2_p_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(29),
      DI(2) => y1_p(31),
      DI(1) => y1_p(29),
      DI(0) => y1_p(29),
      O(3 downto 0) => y2(10 downto 7),
      S(3) => \y2_p[10]_i_2_n_0\,
      S(2) => \y2_p[10]_i_3_n_0\,
      S(1) => \y2_p[10]_i_4_n_0\,
      S(0) => \y2_p[10]_i_5_n_0\
    );
\y2_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(11),
      Q => y2_p(11)
    );
\y2_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(12),
      Q => y2_p(12)
    );
\y2_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(13),
      Q => y2_p(13)
    );
\y2_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(14),
      Q => y2_p(14)
    );
\y2_p_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[10]_i_1_n_0\,
      CO(3) => \y2_p_reg[14]_i_1_n_0\,
      CO(2) => \y2_p_reg[14]_i_1_n_1\,
      CO(1) => \y2_p_reg[14]_i_1_n_2\,
      CO(0) => \y2_p_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(31),
      DI(2) => y1_p(29),
      DI(1) => y1_p(29),
      DI(0) => y1_p(31),
      O(3 downto 0) => y2(14 downto 11),
      S(3) => \y2_p[14]_i_2_n_0\,
      S(2) => \y2_p[14]_i_3_n_0\,
      S(1) => \y2_p[14]_i_4_n_0\,
      S(0) => \y2_p[14]_i_5_n_0\
    );
\y2_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(15),
      Q => y2_p(15)
    );
\y2_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(16),
      Q => y2_p(16)
    );
\y2_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(17),
      Q => y2_p(17)
    );
\y2_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(18),
      Q => y2_p(18)
    );
\y2_p_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[14]_i_1_n_0\,
      CO(3) => \y2_p_reg[18]_i_1_n_0\,
      CO(2) => \y2_p_reg[18]_i_1_n_1\,
      CO(1) => \y2_p_reg[18]_i_1_n_2\,
      CO(0) => \y2_p_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(31),
      DI(2) => y1_p(29),
      DI(1) => y1_p(29),
      DI(0) => y1_p(29),
      O(3 downto 0) => y2(18 downto 15),
      S(3) => \y2_p[18]_i_2_n_0\,
      S(2) => \y2_p[18]_i_3_n_0\,
      S(1) => \y2_p[18]_i_4_n_0\,
      S(0) => \y2_p[18]_i_5_n_0\
    );
\y2_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(19),
      Q => y2_p(19)
    );
\y2_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(1),
      Q => y2_p(1)
    );
\y2_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(20),
      Q => y2_p(20)
    );
\y2_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(21),
      Q => y2_p(21)
    );
\y2_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(22),
      Q => y2_p(22)
    );
\y2_p_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[18]_i_1_n_0\,
      CO(3) => \y2_p_reg[22]_i_1_n_0\,
      CO(2) => \y2_p_reg[22]_i_1_n_1\,
      CO(1) => \y2_p_reg[22]_i_1_n_2\,
      CO(0) => \y2_p_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(29),
      DI(2) => y1_p(29),
      DI(1) => y1_p(31),
      DI(0) => y1_p(31),
      O(3 downto 0) => y2(22 downto 19),
      S(3) => \y2_p[22]_i_2_n_0\,
      S(2) => \y2_p[22]_i_3_n_0\,
      S(1) => \y2_p[22]_i_4_n_0\,
      S(0) => \y2_p[22]_i_5_n_0\
    );
\y2_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(23),
      Q => y2_p(23)
    );
\y2_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(24),
      Q => y2_p(24)
    );
\y2_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(25),
      Q => y2_p(25)
    );
\y2_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(26),
      Q => y2_p(26)
    );
\y2_p_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[22]_i_1_n_0\,
      CO(3) => \y2_p_reg[26]_i_1_n_0\,
      CO(2) => \y2_p_reg[26]_i_1_n_1\,
      CO(1) => \y2_p_reg[26]_i_1_n_2\,
      CO(0) => \y2_p_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(29),
      DI(2) => y1_p(29),
      DI(1) => y1_p(31),
      DI(0) => y1_p(29),
      O(3 downto 0) => y2(26 downto 23),
      S(3) => \y2_p[26]_i_2_n_0\,
      S(2) => \y2_p[26]_i_3_n_0\,
      S(1) => \y2_p[26]_i_4_n_0\,
      S(0) => \y2_p[26]_i_5_n_0\
    );
\y2_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(27),
      Q => y2_p(27)
    );
\y2_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(28),
      Q => y2_p(28)
    );
\y2_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(29),
      Q => y2_p(29)
    );
\y2_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(2),
      Q => y2_p(2)
    );
\y2_p_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y2_p_reg[2]_i_1_n_0\,
      CO(2) => \y2_p_reg[2]_i_1_n_1\,
      CO(1) => \y2_p_reg[2]_i_1_n_2\,
      CO(0) => \y2_p_reg[2]_i_1_n_3\,
      CYINIT => \y2_p[2]_i_2_n_0\,
      DI(3) => y1_p(31),
      DI(2) => y1_p(29),
      DI(1) => x1_p(29),
      DI(0) => '0',
      O(3 downto 1) => y2(2 downto 0),
      O(0) => \NLW_y2_p_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \y2_p[2]_i_3_n_0\,
      S(2) => \y2_p[2]_i_4_n_0\,
      S(1) => \y2_p[2]_i_5_n_0\,
      S(0) => '1'
    );
\y2_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(30),
      Q => y2_p(30)
    );
\y2_p_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[26]_i_1_n_0\,
      CO(3) => \y2_p_reg[30]_i_1_n_0\,
      CO(2) => \y2_p_reg[30]_i_1_n_1\,
      CO(1) => \y2_p_reg[30]_i_1_n_2\,
      CO(0) => \y2_p_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(31),
      DI(2) => y1_p(29),
      DI(1) => y1_p(31),
      DI(0) => y1_p(31),
      O(3 downto 0) => y2(30 downto 27),
      S(3) => \y2_p[30]_i_2_n_0\,
      S(2) => \y2_p[30]_i_3_n_0\,
      S(1) => \y2_p[30]_i_4_n_0\,
      S(0) => \y2_p[30]_i_5_n_0\
    );
\y2_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(31),
      Q => y2_p(31)
    );
\y2_p_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_y2_p_reg[31]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y2_p_reg[31]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => y2(31),
      S(3 downto 1) => B"000",
      S(0) => \y2_p[31]_i_2_n_0\
    );
\y2_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(3),
      Q => y2_p(3)
    );
\y2_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(4),
      Q => y2_p(4)
    );
\y2_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(5),
      Q => y2_p(5)
    );
\y2_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(6),
      Q => y2_p(6)
    );
\y2_p_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[2]_i_1_n_0\,
      CO(3) => \y2_p_reg[6]_i_1_n_0\,
      CO(2) => \y2_p_reg[6]_i_1_n_1\,
      CO(1) => \y2_p_reg[6]_i_1_n_2\,
      CO(0) => \y2_p_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(31),
      DI(2) => y1_p(31),
      DI(1) => y1_p(31),
      DI(0) => y1_p(31),
      O(3 downto 0) => y2(6 downto 3),
      S(3) => \y2_p[6]_i_2_n_0\,
      S(2) => \y2_p[6]_i_3_n_0\,
      S(1) => \y2_p[6]_i_4_n_0\,
      S(0) => \y2_p[6]_i_5_n_0\
    );
\y2_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(7),
      Q => y2_p(7)
    );
\y2_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(8),
      Q => y2_p(8)
    );
\y2_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(9),
      Q => y2_p(9)
    );
\y3_p[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(10),
      I1 => \x2_p_reg_n_0_[12]\,
      I2 => z2_p(31),
      O => \y3_p[10]_i_2_n_0\
    );
\y3_p[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(9),
      I1 => \x2_p_reg_n_0_[11]\,
      I2 => z2_p(31),
      O => \y3_p[10]_i_3_n_0\
    );
\y3_p[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(8),
      I1 => \x2_p_reg_n_0_[10]\,
      I2 => z2_p(31),
      O => \y3_p[10]_i_4_n_0\
    );
\y3_p[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(7),
      I1 => \x2_p_reg_n_0_[9]\,
      I2 => z2_p(31),
      O => \y3_p[10]_i_5_n_0\
    );
\y3_p[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(14),
      I1 => \x2_p_reg_n_0_[16]\,
      I2 => z2_p(31),
      O => \y3_p[14]_i_2_n_0\
    );
\y3_p[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(13),
      I1 => \x2_p_reg_n_0_[15]\,
      I2 => z2_p(31),
      O => \y3_p[14]_i_3_n_0\
    );
\y3_p[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(12),
      I1 => \x2_p_reg_n_0_[14]\,
      I2 => z2_p(31),
      O => \y3_p[14]_i_4_n_0\
    );
\y3_p[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(11),
      I1 => \x2_p_reg_n_0_[13]\,
      I2 => z2_p(31),
      O => \y3_p[14]_i_5_n_0\
    );
\y3_p[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(18),
      I1 => \x2_p_reg_n_0_[20]\,
      I2 => z2_p(31),
      O => \y3_p[18]_i_2_n_0\
    );
\y3_p[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(17),
      I1 => \x2_p_reg_n_0_[19]\,
      I2 => z2_p(31),
      O => \y3_p[18]_i_3_n_0\
    );
\y3_p[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(16),
      I1 => \x2_p_reg_n_0_[18]\,
      I2 => z2_p(31),
      O => \y3_p[18]_i_4_n_0\
    );
\y3_p[18]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(15),
      I1 => \x2_p_reg_n_0_[17]\,
      I2 => z2_p(31),
      O => \y3_p[18]_i_5_n_0\
    );
\y3_p[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(22),
      I1 => \x2_p_reg_n_0_[24]\,
      I2 => z2_p(31),
      O => \y3_p[22]_i_2_n_0\
    );
\y3_p[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(21),
      I1 => \x2_p_reg_n_0_[23]\,
      I2 => z2_p(31),
      O => \y3_p[22]_i_3_n_0\
    );
\y3_p[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(20),
      I1 => \x2_p_reg_n_0_[22]\,
      I2 => z2_p(31),
      O => \y3_p[22]_i_4_n_0\
    );
\y3_p[22]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(19),
      I1 => \x2_p_reg_n_0_[21]\,
      I2 => z2_p(31),
      O => \y3_p[22]_i_5_n_0\
    );
\y3_p[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(26),
      I1 => \x2_p_reg_n_0_[28]\,
      I2 => z2_p(31),
      O => \y3_p[26]_i_2_n_0\
    );
\y3_p[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(25),
      I1 => \x2_p_reg_n_0_[27]\,
      I2 => z2_p(31),
      O => \y3_p[26]_i_3_n_0\
    );
\y3_p[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(24),
      I1 => \x2_p_reg_n_0_[26]\,
      I2 => z2_p(31),
      O => \y3_p[26]_i_4_n_0\
    );
\y3_p[26]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(23),
      I1 => \x2_p_reg_n_0_[25]\,
      I2 => z2_p(31),
      O => \y3_p[26]_i_5_n_0\
    );
\y3_p[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z2_p(31),
      O => \y3_p[2]_i_2_n_0\
    );
\y3_p[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(2),
      I1 => \x2_p_reg_n_0_[4]\,
      I2 => z2_p(31),
      O => \y3_p[2]_i_3_n_0\
    );
\y3_p[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(1),
      I1 => \x2_p_reg_n_0_[3]\,
      I2 => z2_p(31),
      O => \y3_p[2]_i_4_n_0\
    );
\y3_p[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(0),
      I1 => \x2_p_reg_n_0_[2]\,
      I2 => z2_p(31),
      O => \y3_p[2]_i_5_n_0\
    );
\y3_p[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(30),
      I1 => B0,
      I2 => z2_p(31),
      O => \y3_p[30]_i_2_n_0\
    );
\y3_p[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(29),
      I1 => B0,
      I2 => z2_p(31),
      O => \y3_p[30]_i_3_n_0\
    );
\y3_p[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(28),
      I1 => \x2_p_reg_n_0_[30]\,
      I2 => z2_p(31),
      O => \y3_p[30]_i_4_n_0\
    );
\y3_p[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(27),
      I1 => \x2_p_reg_n_0_[29]\,
      I2 => z2_p(31),
      O => \y3_p[30]_i_5_n_0\
    );
\y3_p[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(31),
      I1 => B0,
      I2 => z2_p(31),
      O => \y3_p[31]_i_2_n_0\
    );
\y3_p[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(6),
      I1 => \x2_p_reg_n_0_[8]\,
      I2 => z2_p(31),
      O => \y3_p[6]_i_2_n_0\
    );
\y3_p[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(5),
      I1 => \x2_p_reg_n_0_[7]\,
      I2 => z2_p(31),
      O => \y3_p[6]_i_3_n_0\
    );
\y3_p[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(4),
      I1 => \x2_p_reg_n_0_[6]\,
      I2 => z2_p(31),
      O => \y3_p[6]_i_4_n_0\
    );
\y3_p[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(3),
      I1 => \x2_p_reg_n_0_[5]\,
      I2 => z2_p(31),
      O => \y3_p[6]_i_5_n_0\
    );
\y3_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(0),
      Q => y3_p(0)
    );
\y3_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(10),
      Q => y3_p(10)
    );
\y3_p_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[6]_i_1_n_0\,
      CO(3) => \y3_p_reg[10]_i_1_n_0\,
      CO(2) => \y3_p_reg[10]_i_1_n_1\,
      CO(1) => \y3_p_reg[10]_i_1_n_2\,
      CO(0) => \y3_p_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(10 downto 7),
      O(3 downto 0) => y3(10 downto 7),
      S(3) => \y3_p[10]_i_2_n_0\,
      S(2) => \y3_p[10]_i_3_n_0\,
      S(1) => \y3_p[10]_i_4_n_0\,
      S(0) => \y3_p[10]_i_5_n_0\
    );
\y3_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(11),
      Q => y3_p(11)
    );
\y3_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(12),
      Q => y3_p(12)
    );
\y3_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(13),
      Q => y3_p(13)
    );
\y3_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(14),
      Q => y3_p(14)
    );
\y3_p_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[10]_i_1_n_0\,
      CO(3) => \y3_p_reg[14]_i_1_n_0\,
      CO(2) => \y3_p_reg[14]_i_1_n_1\,
      CO(1) => \y3_p_reg[14]_i_1_n_2\,
      CO(0) => \y3_p_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(14 downto 11),
      O(3 downto 0) => y3(14 downto 11),
      S(3) => \y3_p[14]_i_2_n_0\,
      S(2) => \y3_p[14]_i_3_n_0\,
      S(1) => \y3_p[14]_i_4_n_0\,
      S(0) => \y3_p[14]_i_5_n_0\
    );
\y3_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(15),
      Q => y3_p(15)
    );
\y3_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(16),
      Q => y3_p(16)
    );
\y3_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(17),
      Q => y3_p(17)
    );
\y3_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(18),
      Q => y3_p(18)
    );
\y3_p_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[14]_i_1_n_0\,
      CO(3) => \y3_p_reg[18]_i_1_n_0\,
      CO(2) => \y3_p_reg[18]_i_1_n_1\,
      CO(1) => \y3_p_reg[18]_i_1_n_2\,
      CO(0) => \y3_p_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(18 downto 15),
      O(3 downto 0) => y3(18 downto 15),
      S(3) => \y3_p[18]_i_2_n_0\,
      S(2) => \y3_p[18]_i_3_n_0\,
      S(1) => \y3_p[18]_i_4_n_0\,
      S(0) => \y3_p[18]_i_5_n_0\
    );
\y3_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(19),
      Q => y3_p(19)
    );
\y3_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(1),
      Q => y3_p(1)
    );
\y3_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(20),
      Q => y3_p(20)
    );
\y3_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(21),
      Q => y3_p(21)
    );
\y3_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(22),
      Q => y3_p(22)
    );
\y3_p_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[18]_i_1_n_0\,
      CO(3) => \y3_p_reg[22]_i_1_n_0\,
      CO(2) => \y3_p_reg[22]_i_1_n_1\,
      CO(1) => \y3_p_reg[22]_i_1_n_2\,
      CO(0) => \y3_p_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(22 downto 19),
      O(3 downto 0) => y3(22 downto 19),
      S(3) => \y3_p[22]_i_2_n_0\,
      S(2) => \y3_p[22]_i_3_n_0\,
      S(1) => \y3_p[22]_i_4_n_0\,
      S(0) => \y3_p[22]_i_5_n_0\
    );
\y3_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(23),
      Q => y3_p(23)
    );
\y3_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(24),
      Q => y3_p(24)
    );
\y3_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(25),
      Q => y3_p(25)
    );
\y3_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(26),
      Q => y3_p(26)
    );
\y3_p_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[22]_i_1_n_0\,
      CO(3) => \y3_p_reg[26]_i_1_n_0\,
      CO(2) => \y3_p_reg[26]_i_1_n_1\,
      CO(1) => \y3_p_reg[26]_i_1_n_2\,
      CO(0) => \y3_p_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(26 downto 23),
      O(3 downto 0) => y3(26 downto 23),
      S(3) => \y3_p[26]_i_2_n_0\,
      S(2) => \y3_p[26]_i_3_n_0\,
      S(1) => \y3_p[26]_i_4_n_0\,
      S(0) => \y3_p[26]_i_5_n_0\
    );
\y3_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(27),
      Q => y3_p(27)
    );
\y3_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(28),
      Q => y3_p(28)
    );
\y3_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(29),
      Q => y3_p(29)
    );
\y3_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(2),
      Q => y3_p(2)
    );
\y3_p_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y3_p_reg[2]_i_1_n_0\,
      CO(2) => \y3_p_reg[2]_i_1_n_1\,
      CO(1) => \y3_p_reg[2]_i_1_n_2\,
      CO(0) => \y3_p_reg[2]_i_1_n_3\,
      CYINIT => \y3_p[2]_i_2_n_0\,
      DI(3 downto 1) => y2_p(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => y3(2 downto 0),
      O(0) => \NLW_y3_p_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \y3_p[2]_i_3_n_0\,
      S(2) => \y3_p[2]_i_4_n_0\,
      S(1) => \y3_p[2]_i_5_n_0\,
      S(0) => '1'
    );
\y3_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(30),
      Q => y3_p(30)
    );
\y3_p_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[26]_i_1_n_0\,
      CO(3) => \y3_p_reg[30]_i_1_n_0\,
      CO(2) => \y3_p_reg[30]_i_1_n_1\,
      CO(1) => \y3_p_reg[30]_i_1_n_2\,
      CO(0) => \y3_p_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(30 downto 27),
      O(3 downto 0) => y3(30 downto 27),
      S(3) => \y3_p[30]_i_2_n_0\,
      S(2) => \y3_p[30]_i_3_n_0\,
      S(1) => \y3_p[30]_i_4_n_0\,
      S(0) => \y3_p[30]_i_5_n_0\
    );
\y3_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(31),
      Q => y3_p(31)
    );
\y3_p_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_y3_p_reg[31]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y3_p_reg[31]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => y3(31),
      S(3 downto 1) => B"000",
      S(0) => \y3_p[31]_i_2_n_0\
    );
\y3_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(3),
      Q => y3_p(3)
    );
\y3_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(4),
      Q => y3_p(4)
    );
\y3_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(5),
      Q => y3_p(5)
    );
\y3_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(6),
      Q => y3_p(6)
    );
\y3_p_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[2]_i_1_n_0\,
      CO(3) => \y3_p_reg[6]_i_1_n_0\,
      CO(2) => \y3_p_reg[6]_i_1_n_1\,
      CO(1) => \y3_p_reg[6]_i_1_n_2\,
      CO(0) => \y3_p_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(6 downto 3),
      O(3 downto 0) => y3(6 downto 3),
      S(3) => \y3_p[6]_i_2_n_0\,
      S(2) => \y3_p[6]_i_3_n_0\,
      S(1) => \y3_p[6]_i_4_n_0\,
      S(0) => \y3_p[6]_i_5_n_0\
    );
\y3_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(7),
      Q => y3_p(7)
    );
\y3_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(8),
      Q => y3_p(8)
    );
\y3_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(9),
      Q => y3_p(9)
    );
\y4_p[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(10),
      I1 => x3_p(13),
      I2 => z3_p(31),
      O => \y4_p[10]_i_2_n_0\
    );
\y4_p[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(9),
      I1 => x3_p(12),
      I2 => z3_p(31),
      O => \y4_p[10]_i_3_n_0\
    );
\y4_p[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(8),
      I1 => x3_p(11),
      I2 => z3_p(31),
      O => \y4_p[10]_i_4_n_0\
    );
\y4_p[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(7),
      I1 => x3_p(10),
      I2 => z3_p(31),
      O => \y4_p[10]_i_5_n_0\
    );
\y4_p[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(14),
      I1 => x3_p(17),
      I2 => z3_p(31),
      O => \y4_p[14]_i_2_n_0\
    );
\y4_p[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(13),
      I1 => x3_p(16),
      I2 => z3_p(31),
      O => \y4_p[14]_i_3_n_0\
    );
\y4_p[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(12),
      I1 => x3_p(15),
      I2 => z3_p(31),
      O => \y4_p[14]_i_4_n_0\
    );
\y4_p[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(11),
      I1 => x3_p(14),
      I2 => z3_p(31),
      O => \y4_p[14]_i_5_n_0\
    );
\y4_p[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(18),
      I1 => x3_p(21),
      I2 => z3_p(31),
      O => \y4_p[18]_i_2_n_0\
    );
\y4_p[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(17),
      I1 => x3_p(20),
      I2 => z3_p(31),
      O => \y4_p[18]_i_3_n_0\
    );
\y4_p[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(16),
      I1 => x3_p(19),
      I2 => z3_p(31),
      O => \y4_p[18]_i_4_n_0\
    );
\y4_p[18]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(15),
      I1 => x3_p(18),
      I2 => z3_p(31),
      O => \y4_p[18]_i_5_n_0\
    );
\y4_p[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(22),
      I1 => x3_p(25),
      I2 => z3_p(31),
      O => \y4_p[22]_i_2_n_0\
    );
\y4_p[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(21),
      I1 => x3_p(24),
      I2 => z3_p(31),
      O => \y4_p[22]_i_3_n_0\
    );
\y4_p[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(20),
      I1 => x3_p(23),
      I2 => z3_p(31),
      O => \y4_p[22]_i_4_n_0\
    );
\y4_p[22]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(19),
      I1 => x3_p(22),
      I2 => z3_p(31),
      O => \y4_p[22]_i_5_n_0\
    );
\y4_p[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(26),
      I1 => x3_p(29),
      I2 => z3_p(31),
      O => \y4_p[26]_i_2_n_0\
    );
\y4_p[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(25),
      I1 => x3_p(28),
      I2 => z3_p(31),
      O => \y4_p[26]_i_3_n_0\
    );
\y4_p[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(24),
      I1 => x3_p(27),
      I2 => z3_p(31),
      O => \y4_p[26]_i_4_n_0\
    );
\y4_p[26]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(23),
      I1 => x3_p(26),
      I2 => z3_p(31),
      O => \y4_p[26]_i_5_n_0\
    );
\y4_p[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(31),
      O => \y4_p[2]_i_2_n_0\
    );
\y4_p[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(2),
      I1 => x3_p(5),
      I2 => z3_p(31),
      O => \y4_p[2]_i_3_n_0\
    );
\y4_p[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(1),
      I1 => x3_p(4),
      I2 => z3_p(31),
      O => \y4_p[2]_i_4_n_0\
    );
\y4_p[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(0),
      I1 => x3_p(3),
      I2 => z3_p(31),
      O => \y4_p[2]_i_5_n_0\
    );
\y4_p[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(30),
      I1 => x3_p(31),
      I2 => z3_p(31),
      O => \y4_p[30]_i_2_n_0\
    );
\y4_p[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(29),
      I1 => x3_p(31),
      I2 => z3_p(31),
      O => \y4_p[30]_i_3_n_0\
    );
\y4_p[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(28),
      I1 => x3_p(31),
      I2 => z3_p(31),
      O => \y4_p[30]_i_4_n_0\
    );
\y4_p[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(27),
      I1 => x3_p(30),
      I2 => z3_p(31),
      O => \y4_p[30]_i_5_n_0\
    );
\y4_p[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(31),
      I1 => x3_p(31),
      I2 => z3_p(31),
      O => \y4_p[31]_i_2_n_0\
    );
\y4_p[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(6),
      I1 => x3_p(9),
      I2 => z3_p(31),
      O => \y4_p[6]_i_2_n_0\
    );
\y4_p[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(5),
      I1 => x3_p(8),
      I2 => z3_p(31),
      O => \y4_p[6]_i_3_n_0\
    );
\y4_p[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(4),
      I1 => x3_p(7),
      I2 => z3_p(31),
      O => \y4_p[6]_i_4_n_0\
    );
\y4_p[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(3),
      I1 => x3_p(6),
      I2 => z3_p(31),
      O => \y4_p[6]_i_5_n_0\
    );
\y4_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(0),
      Q => y4_p(0)
    );
\y4_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(10),
      Q => y4_p(10)
    );
\y4_p_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[6]_i_1_n_0\,
      CO(3) => \y4_p_reg[10]_i_1_n_0\,
      CO(2) => \y4_p_reg[10]_i_1_n_1\,
      CO(1) => \y4_p_reg[10]_i_1_n_2\,
      CO(0) => \y4_p_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(10 downto 7),
      O(3 downto 0) => y4(10 downto 7),
      S(3) => \y4_p[10]_i_2_n_0\,
      S(2) => \y4_p[10]_i_3_n_0\,
      S(1) => \y4_p[10]_i_4_n_0\,
      S(0) => \y4_p[10]_i_5_n_0\
    );
\y4_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(11),
      Q => y4_p(11)
    );
\y4_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(12),
      Q => y4_p(12)
    );
\y4_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(13),
      Q => y4_p(13)
    );
\y4_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(14),
      Q => y4_p(14)
    );
\y4_p_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[10]_i_1_n_0\,
      CO(3) => \y4_p_reg[14]_i_1_n_0\,
      CO(2) => \y4_p_reg[14]_i_1_n_1\,
      CO(1) => \y4_p_reg[14]_i_1_n_2\,
      CO(0) => \y4_p_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(14 downto 11),
      O(3 downto 0) => y4(14 downto 11),
      S(3) => \y4_p[14]_i_2_n_0\,
      S(2) => \y4_p[14]_i_3_n_0\,
      S(1) => \y4_p[14]_i_4_n_0\,
      S(0) => \y4_p[14]_i_5_n_0\
    );
\y4_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(15),
      Q => y4_p(15)
    );
\y4_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(16),
      Q => y4_p(16)
    );
\y4_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(17),
      Q => y4_p(17)
    );
\y4_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(18),
      Q => y4_p(18)
    );
\y4_p_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[14]_i_1_n_0\,
      CO(3) => \y4_p_reg[18]_i_1_n_0\,
      CO(2) => \y4_p_reg[18]_i_1_n_1\,
      CO(1) => \y4_p_reg[18]_i_1_n_2\,
      CO(0) => \y4_p_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(18 downto 15),
      O(3 downto 0) => y4(18 downto 15),
      S(3) => \y4_p[18]_i_2_n_0\,
      S(2) => \y4_p[18]_i_3_n_0\,
      S(1) => \y4_p[18]_i_4_n_0\,
      S(0) => \y4_p[18]_i_5_n_0\
    );
\y4_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(19),
      Q => y4_p(19)
    );
\y4_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(1),
      Q => y4_p(1)
    );
\y4_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(20),
      Q => y4_p(20)
    );
\y4_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(21),
      Q => y4_p(21)
    );
\y4_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(22),
      Q => y4_p(22)
    );
\y4_p_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[18]_i_1_n_0\,
      CO(3) => \y4_p_reg[22]_i_1_n_0\,
      CO(2) => \y4_p_reg[22]_i_1_n_1\,
      CO(1) => \y4_p_reg[22]_i_1_n_2\,
      CO(0) => \y4_p_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(22 downto 19),
      O(3 downto 0) => y4(22 downto 19),
      S(3) => \y4_p[22]_i_2_n_0\,
      S(2) => \y4_p[22]_i_3_n_0\,
      S(1) => \y4_p[22]_i_4_n_0\,
      S(0) => \y4_p[22]_i_5_n_0\
    );
\y4_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(23),
      Q => y4_p(23)
    );
\y4_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(24),
      Q => y4_p(24)
    );
\y4_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(25),
      Q => y4_p(25)
    );
\y4_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(26),
      Q => y4_p(26)
    );
\y4_p_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[22]_i_1_n_0\,
      CO(3) => \y4_p_reg[26]_i_1_n_0\,
      CO(2) => \y4_p_reg[26]_i_1_n_1\,
      CO(1) => \y4_p_reg[26]_i_1_n_2\,
      CO(0) => \y4_p_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(26 downto 23),
      O(3 downto 0) => y4(26 downto 23),
      S(3) => \y4_p[26]_i_2_n_0\,
      S(2) => \y4_p[26]_i_3_n_0\,
      S(1) => \y4_p[26]_i_4_n_0\,
      S(0) => \y4_p[26]_i_5_n_0\
    );
\y4_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(27),
      Q => y4_p(27)
    );
\y4_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(28),
      Q => y4_p(28)
    );
\y4_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(29),
      Q => y4_p(29)
    );
\y4_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(2),
      Q => y4_p(2)
    );
\y4_p_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y4_p_reg[2]_i_1_n_0\,
      CO(2) => \y4_p_reg[2]_i_1_n_1\,
      CO(1) => \y4_p_reg[2]_i_1_n_2\,
      CO(0) => \y4_p_reg[2]_i_1_n_3\,
      CYINIT => \y4_p[2]_i_2_n_0\,
      DI(3 downto 1) => y3_p(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => y4(2 downto 0),
      O(0) => \NLW_y4_p_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \y4_p[2]_i_3_n_0\,
      S(2) => \y4_p[2]_i_4_n_0\,
      S(1) => \y4_p[2]_i_5_n_0\,
      S(0) => '1'
    );
\y4_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(30),
      Q => y4_p(30)
    );
\y4_p_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[26]_i_1_n_0\,
      CO(3) => \y4_p_reg[30]_i_1_n_0\,
      CO(2) => \y4_p_reg[30]_i_1_n_1\,
      CO(1) => \y4_p_reg[30]_i_1_n_2\,
      CO(0) => \y4_p_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(30 downto 27),
      O(3 downto 0) => y4(30 downto 27),
      S(3) => \y4_p[30]_i_2_n_0\,
      S(2) => \y4_p[30]_i_3_n_0\,
      S(1) => \y4_p[30]_i_4_n_0\,
      S(0) => \y4_p[30]_i_5_n_0\
    );
\y4_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(31),
      Q => y4_p(31)
    );
\y4_p_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_y4_p_reg[31]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y4_p_reg[31]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => y4(31),
      S(3 downto 1) => B"000",
      S(0) => \y4_p[31]_i_2_n_0\
    );
\y4_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(3),
      Q => y4_p(3)
    );
\y4_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(4),
      Q => y4_p(4)
    );
\y4_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(5),
      Q => y4_p(5)
    );
\y4_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(6),
      Q => y4_p(6)
    );
\y4_p_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[2]_i_1_n_0\,
      CO(3) => \y4_p_reg[6]_i_1_n_0\,
      CO(2) => \y4_p_reg[6]_i_1_n_1\,
      CO(1) => \y4_p_reg[6]_i_1_n_2\,
      CO(0) => \y4_p_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(6 downto 3),
      O(3 downto 0) => y4(6 downto 3),
      S(3) => \y4_p[6]_i_2_n_0\,
      S(2) => \y4_p[6]_i_3_n_0\,
      S(1) => \y4_p[6]_i_4_n_0\,
      S(0) => \y4_p[6]_i_5_n_0\
    );
\y4_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(7),
      Q => y4_p(7)
    );
\y4_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(8),
      Q => y4_p(8)
    );
\y4_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(9),
      Q => y4_p(9)
    );
\y5_p[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(10),
      I1 => x4_p(14),
      I2 => z4_p(31),
      O => \y5_p[10]_i_2_n_0\
    );
\y5_p[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(9),
      I1 => x4_p(13),
      I2 => z4_p(31),
      O => \y5_p[10]_i_3_n_0\
    );
\y5_p[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(8),
      I1 => x4_p(12),
      I2 => z4_p(31),
      O => \y5_p[10]_i_4_n_0\
    );
\y5_p[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(7),
      I1 => x4_p(11),
      I2 => z4_p(31),
      O => \y5_p[10]_i_5_n_0\
    );
\y5_p[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(14),
      I1 => x4_p(18),
      I2 => z4_p(31),
      O => \y5_p[14]_i_2_n_0\
    );
\y5_p[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(13),
      I1 => x4_p(17),
      I2 => z4_p(31),
      O => \y5_p[14]_i_3_n_0\
    );
\y5_p[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(12),
      I1 => x4_p(16),
      I2 => z4_p(31),
      O => \y5_p[14]_i_4_n_0\
    );
\y5_p[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(11),
      I1 => x4_p(15),
      I2 => z4_p(31),
      O => \y5_p[14]_i_5_n_0\
    );
\y5_p[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(18),
      I1 => x4_p(22),
      I2 => z4_p(31),
      O => \y5_p[18]_i_2_n_0\
    );
\y5_p[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(17),
      I1 => x4_p(21),
      I2 => z4_p(31),
      O => \y5_p[18]_i_3_n_0\
    );
\y5_p[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(16),
      I1 => x4_p(20),
      I2 => z4_p(31),
      O => \y5_p[18]_i_4_n_0\
    );
\y5_p[18]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(15),
      I1 => x4_p(19),
      I2 => z4_p(31),
      O => \y5_p[18]_i_5_n_0\
    );
\y5_p[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(22),
      I1 => x4_p(26),
      I2 => z4_p(31),
      O => \y5_p[22]_i_2_n_0\
    );
\y5_p[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(21),
      I1 => x4_p(25),
      I2 => z4_p(31),
      O => \y5_p[22]_i_3_n_0\
    );
\y5_p[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(20),
      I1 => x4_p(24),
      I2 => z4_p(31),
      O => \y5_p[22]_i_4_n_0\
    );
\y5_p[22]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(19),
      I1 => x4_p(23),
      I2 => z4_p(31),
      O => \y5_p[22]_i_5_n_0\
    );
\y5_p[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(26),
      I1 => x4_p(30),
      I2 => z4_p(31),
      O => \y5_p[26]_i_2_n_0\
    );
\y5_p[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(25),
      I1 => x4_p(29),
      I2 => z4_p(31),
      O => \y5_p[26]_i_3_n_0\
    );
\y5_p[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(24),
      I1 => x4_p(28),
      I2 => z4_p(31),
      O => \y5_p[26]_i_4_n_0\
    );
\y5_p[26]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(23),
      I1 => x4_p(27),
      I2 => z4_p(31),
      O => \y5_p[26]_i_5_n_0\
    );
\y5_p[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z4_p(31),
      O => \y5_p[2]_i_2_n_0\
    );
\y5_p[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(2),
      I1 => x4_p(6),
      I2 => z4_p(31),
      O => \y5_p[2]_i_3_n_0\
    );
\y5_p[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(1),
      I1 => x4_p(5),
      I2 => z4_p(31),
      O => \y5_p[2]_i_4_n_0\
    );
\y5_p[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(0),
      I1 => x4_p(4),
      I2 => z4_p(31),
      O => \y5_p[2]_i_5_n_0\
    );
\y5_p[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(30),
      I1 => x4_p(31),
      I2 => z4_p(31),
      O => \y5_p[30]_i_2_n_0\
    );
\y5_p[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(29),
      I1 => x4_p(31),
      I2 => z4_p(31),
      O => \y5_p[30]_i_3_n_0\
    );
\y5_p[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(28),
      I1 => x4_p(31),
      I2 => z4_p(31),
      O => \y5_p[30]_i_4_n_0\
    );
\y5_p[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(27),
      I1 => x4_p(31),
      I2 => z4_p(31),
      O => \y5_p[30]_i_5_n_0\
    );
\y5_p[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(31),
      I1 => x4_p(31),
      I2 => z4_p(31),
      O => \y5_p[31]_i_2_n_0\
    );
\y5_p[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(6),
      I1 => x4_p(10),
      I2 => z4_p(31),
      O => \y5_p[6]_i_2_n_0\
    );
\y5_p[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(5),
      I1 => x4_p(9),
      I2 => z4_p(31),
      O => \y5_p[6]_i_3_n_0\
    );
\y5_p[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(4),
      I1 => x4_p(8),
      I2 => z4_p(31),
      O => \y5_p[6]_i_4_n_0\
    );
\y5_p[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(3),
      I1 => x4_p(7),
      I2 => z4_p(31),
      O => \y5_p[6]_i_5_n_0\
    );
\y5_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(0),
      Q => \^delaymatch1_reg_reg[2][2]_hwmoderegister1_reg_reg_c_1\(0)
    );
\y5_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(10),
      Q => y5_p(10)
    );
\y5_p_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[6]_i_1_n_0\,
      CO(3) => \y5_p_reg[10]_i_1_n_0\,
      CO(2) => \y5_p_reg[10]_i_1_n_1\,
      CO(1) => \y5_p_reg[10]_i_1_n_2\,
      CO(0) => \y5_p_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(10 downto 7),
      O(3 downto 0) => y5(10 downto 7),
      S(3) => \y5_p[10]_i_2_n_0\,
      S(2) => \y5_p[10]_i_3_n_0\,
      S(1) => \y5_p[10]_i_4_n_0\,
      S(0) => \y5_p[10]_i_5_n_0\
    );
\y5_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(11),
      Q => y5_p(11)
    );
\y5_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(12),
      Q => y5_p(12)
    );
\y5_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(13),
      Q => y5_p(13)
    );
\y5_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(14),
      Q => y5_p(14)
    );
\y5_p_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[10]_i_1_n_0\,
      CO(3) => \y5_p_reg[14]_i_1_n_0\,
      CO(2) => \y5_p_reg[14]_i_1_n_1\,
      CO(1) => \y5_p_reg[14]_i_1_n_2\,
      CO(0) => \y5_p_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(14 downto 11),
      O(3 downto 0) => y5(14 downto 11),
      S(3) => \y5_p[14]_i_2_n_0\,
      S(2) => \y5_p[14]_i_3_n_0\,
      S(1) => \y5_p[14]_i_4_n_0\,
      S(0) => \y5_p[14]_i_5_n_0\
    );
\y5_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(15),
      Q => y5_p(15)
    );
\y5_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(16),
      Q => y5_p(16)
    );
\y5_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(17),
      Q => y5_p(17)
    );
\y5_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(18),
      Q => y5_p(18)
    );
\y5_p_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[14]_i_1_n_0\,
      CO(3) => \y5_p_reg[18]_i_1_n_0\,
      CO(2) => \y5_p_reg[18]_i_1_n_1\,
      CO(1) => \y5_p_reg[18]_i_1_n_2\,
      CO(0) => \y5_p_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(18 downto 15),
      O(3 downto 0) => y5(18 downto 15),
      S(3) => \y5_p[18]_i_2_n_0\,
      S(2) => \y5_p[18]_i_3_n_0\,
      S(1) => \y5_p[18]_i_4_n_0\,
      S(0) => \y5_p[18]_i_5_n_0\
    );
\y5_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(19),
      Q => y5_p(19)
    );
\y5_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(1),
      Q => y5_p(1)
    );
\y5_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(20),
      Q => y5_p(20)
    );
\y5_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(21),
      Q => y5_p(21)
    );
\y5_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(22),
      Q => y5_p(22)
    );
\y5_p_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[18]_i_1_n_0\,
      CO(3) => \y5_p_reg[22]_i_1_n_0\,
      CO(2) => \y5_p_reg[22]_i_1_n_1\,
      CO(1) => \y5_p_reg[22]_i_1_n_2\,
      CO(0) => \y5_p_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(22 downto 19),
      O(3 downto 0) => y5(22 downto 19),
      S(3) => \y5_p[22]_i_2_n_0\,
      S(2) => \y5_p[22]_i_3_n_0\,
      S(1) => \y5_p[22]_i_4_n_0\,
      S(0) => \y5_p[22]_i_5_n_0\
    );
\y5_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(23),
      Q => y5_p(23)
    );
\y5_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(24),
      Q => y5_p(24)
    );
\y5_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(25),
      Q => y5_p(25)
    );
\y5_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(26),
      Q => y5_p(26)
    );
\y5_p_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[22]_i_1_n_0\,
      CO(3) => \y5_p_reg[26]_i_1_n_0\,
      CO(2) => \y5_p_reg[26]_i_1_n_1\,
      CO(1) => \y5_p_reg[26]_i_1_n_2\,
      CO(0) => \y5_p_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(26 downto 23),
      O(3 downto 0) => y5(26 downto 23),
      S(3) => \y5_p[26]_i_2_n_0\,
      S(2) => \y5_p[26]_i_3_n_0\,
      S(1) => \y5_p[26]_i_4_n_0\,
      S(0) => \y5_p[26]_i_5_n_0\
    );
\y5_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(27),
      Q => y5_p(27)
    );
\y5_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(28),
      Q => y5_p(28)
    );
\y5_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(29),
      Q => y5_p(29)
    );
\y5_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(2),
      Q => y5_p(2)
    );
\y5_p_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y5_p_reg[2]_i_1_n_0\,
      CO(2) => \y5_p_reg[2]_i_1_n_1\,
      CO(1) => \y5_p_reg[2]_i_1_n_2\,
      CO(0) => \y5_p_reg[2]_i_1_n_3\,
      CYINIT => \y5_p[2]_i_2_n_0\,
      DI(3 downto 1) => y4_p(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => y5(2 downto 0),
      O(0) => \NLW_y5_p_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \y5_p[2]_i_3_n_0\,
      S(2) => \y5_p[2]_i_4_n_0\,
      S(1) => \y5_p[2]_i_5_n_0\,
      S(0) => '1'
    );
\y5_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(30),
      Q => y5_p(30)
    );
\y5_p_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[26]_i_1_n_0\,
      CO(3) => \y5_p_reg[30]_i_1_n_0\,
      CO(2) => \y5_p_reg[30]_i_1_n_1\,
      CO(1) => \y5_p_reg[30]_i_1_n_2\,
      CO(0) => \y5_p_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(30 downto 27),
      O(3 downto 0) => y5(30 downto 27),
      S(3) => \y5_p[30]_i_2_n_0\,
      S(2) => \y5_p[30]_i_3_n_0\,
      S(1) => \y5_p[30]_i_4_n_0\,
      S(0) => \y5_p[30]_i_5_n_0\
    );
\y5_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(31),
      Q => y5_p(31)
    );
\y5_p_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_y5_p_reg[31]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y5_p_reg[31]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => y5(31),
      S(3 downto 1) => B"000",
      S(0) => \y5_p[31]_i_2_n_0\
    );
\y5_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(3),
      Q => y5_p(3)
    );
\y5_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(4),
      Q => y5_p(4)
    );
\y5_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(5),
      Q => y5_p(5)
    );
\y5_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(6),
      Q => y5_p(6)
    );
\y5_p_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[2]_i_1_n_0\,
      CO(3) => \y5_p_reg[6]_i_1_n_0\,
      CO(2) => \y5_p_reg[6]_i_1_n_1\,
      CO(1) => \y5_p_reg[6]_i_1_n_2\,
      CO(0) => \y5_p_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(6 downto 3),
      O(3 downto 0) => y5(6 downto 3),
      S(3) => \y5_p[6]_i_2_n_0\,
      S(2) => \y5_p[6]_i_3_n_0\,
      S(1) => \y5_p[6]_i_4_n_0\,
      S(0) => \y5_p[6]_i_5_n_0\
    );
\y5_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(7),
      Q => y5_p(7)
    );
\y5_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(8),
      Q => y5_p(8)
    );
\y5_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(9),
      Q => y5_p(9)
    );
\z0_p[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(6),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(8),
      O => z0(10)
    );
\z0_p[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(7),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(9),
      O => z0(11)
    );
\z0_p[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(8),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(10),
      O => z0(12)
    );
\z0_p[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(9),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(11),
      O => z0(13)
    );
\z0_p[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I2 => Q(11),
      O => \z0_p[13]_i_3_n_0\
    );
\z0_p[13]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I1 => Q(10),
      O => \z0_p[13]_i_4__0_n_0\
    );
\z0_p[13]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      I2 => Q(9),
      O => \z0_p[13]_i_5__0_n_0\
    );
\z0_p[13]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I2 => Q(8),
      O => \z0_p[13]_i_6__0_n_0\
    );
\z0_p[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(10),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(12),
      O => z0(14)
    );
\z0_p[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(11),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(13),
      O => z0(15)
    );
\z0_p[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(12),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(14),
      O => z0(16)
    );
\z0_p[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(13),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(15),
      O => z0(17)
    );
\z0_p[17]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => \z0_p[17]_i_3_n_0\
    );
\z0_p[17]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \z0_p[17]_i_4__0_n_0\
    );
\z0_p[17]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      O => \z0_p[17]_i_5__0_n_0\
    );
\z0_p[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      O => \z0_p[17]_i_6_n_0\
    );
\z0_p[17]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      I2 => Q(12),
      O => \z0_p[17]_i_7_n_0\
    );
\z0_p[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(14),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(16),
      O => z0(18)
    );
\z0_p[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(15),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(17),
      O => z0(19)
    );
\z0_p[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(16),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(18),
      O => z0(20)
    );
\z0_p[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(17),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(19),
      O => z0(21)
    );
\z0_p[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => Q(19),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I2 => Q(17),
      O => \z0_p[21]_i_3_n_0\
    );
\z0_p[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => Q(18),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      O => \z0_p[21]_i_4_n_0\
    );
\z0_p[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69A566A5"
    )
        port map (
      I0 => Q(19),
      I1 => Q(17),
      I2 => Q(18),
      I3 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I4 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      O => \z0_p[21]_i_5_n_0\
    );
\z0_p[21]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(18),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I3 => Q(17),
      O => \z0_p[21]_i_6_n_0\
    );
\z0_p[21]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      O => \z0_p[21]_i_7_n_0\
    );
\z0_p[21]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => Q(16),
      O => \z0_p[21]_i_8_n_0\
    );
\z0_p[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(18),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(20),
      O => z0(22)
    );
\z0_p[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(19),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(21),
      O => z0(23)
    );
\z0_p[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(20),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(22),
      O => z0(24)
    );
\z0_p[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(21),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(23),
      O => z0(25)
    );
\z0_p[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      I2 => Q(22),
      O => \z0_p[25]_i_3_n_0\
    );
\z0_p[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(17),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I2 => Q(19),
      O => \z0_p[25]_i_4_n_0\
    );
\z0_p[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C969"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I3 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      O => \z0_p[25]_i_5_n_0\
    );
\z0_p[25]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(22),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I3 => Q(21),
      O => \z0_p[25]_i_6_n_0\
    );
\z0_p[25]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      O => \z0_p[25]_i_7_n_0\
    );
\z0_p[25]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => Q(19),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I2 => Q(17),
      I3 => Q(20),
      O => \z0_p[25]_i_8_n_0\
    );
\z0_p[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(22),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(24),
      O => z0(26)
    );
\z0_p[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(23),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(25),
      O => z0(27)
    );
\z0_p[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(24),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(26),
      O => z0(28)
    );
\z0_p[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(25),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(27),
      O => z0(29)
    );
\z0_p[29]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I2 => Q(26),
      O => \z0_p[29]_i_3_n_0\
    );
\z0_p[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      I2 => Q(25),
      O => \z0_p[29]_i_4_n_0\
    );
\z0_p[29]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I2 => Q(23),
      O => \z0_p[29]_i_5_n_0\
    );
\z0_p[29]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE51"
    )
        port map (
      I0 => Q(26),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      I3 => Q(27),
      O => \z0_p[29]_i_6_n_0\
    );
\z0_p[29]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C969"
    )
        port map (
      I0 => Q(25),
      I1 => Q(26),
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I3 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      O => \z0_p[29]_i_7_n_0\
    );
\z0_p[29]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(25),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I3 => Q(24),
      O => \z0_p[29]_i_8_n_0\
    );
\z0_p[29]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE51"
    )
        port map (
      I0 => Q(23),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      I3 => Q(24),
      O => \z0_p[29]_i_9_n_0\
    );
\z0_p[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => Q(0),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(0),
      O => z0(2)
    );
\z0_p[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(26),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(28),
      O => z0(30)
    );
\z0_p[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(27),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(29),
      O => z0(31)
    );
\z0_p[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      O => \z0_p[31]_i_10_n_0\
    );
\z0_p[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(24),
      I1 => Q(25),
      O => \z0_p[31]_i_11_n_0\
    );
\z0_p[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EA5"
    )
        port map (
      I0 => Q(28),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      I2 => Q(29),
      I3 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      O => \z0_p[31]_i_12_n_0\
    );
\z0_p[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(28),
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      I2 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I3 => Q(27),
      O => \z0_p[31]_i_13_n_0\
    );
\z0_p[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      O => \z0_p[31]_i_15_n_0\
    );
\z0_p[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      O => \z0_p[31]_i_16_n_0\
    );
\z0_p[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      O => \z0_p[31]_i_17_n_0\
    );
\z0_p[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      O => \z0_p[31]_i_18_n_0\
    );
\z0_p[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(21),
      I1 => Q(20),
      O => \z0_p[31]_i_19_n_0\
    );
\z0_p[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      O => \z0_p[31]_i_20_n_0\
    );
\z0_p[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      O => \z0_p[31]_i_21_n_0\
    );
\z0_p[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \z0_p[31]_i_23_n_0\
    );
\z0_p[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \z0_p[31]_i_24_n_0\
    );
\z0_p[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \z0_p[31]_i_25_n_0\
    );
\z0_p[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      O => \z0_p[31]_i_26_n_0\
    );
\z0_p[31]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \z0_p[31]_i_27_n_0\
    );
\z0_p[31]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \z0_p[31]_i_28_n_0\
    );
\z0_p[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \z0_p[31]_i_29_n_0\
    );
\z0_p[31]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \z0_p[31]_i_30_n_0\
    );
\z0_p[31]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \z0_p[31]_i_31_n_0\
    );
\z0_p[31]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \z0_p[31]_i_32_n_0\
    );
\z0_p[31]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(30),
      I1 => Q(31),
      O => \z0_p[31]_i_6__0_n_0\
    );
\z0_p[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(26),
      I1 => Q(27),
      O => \z0_p[31]_i_7_n_0\
    );
\z0_p[31]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(30),
      I1 => Q(31),
      O => \z0_p[31]_i_8__0_n_0\
    );
\z0_p[31]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(28),
      I1 => Q(29),
      O => \z0_p[31]_i_9__0_n_0\
    );
\z0_p[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(1),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(1),
      O => z0(3)
    );
\z0_p[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \z0_p[3]_i_3_n_0\
    );
\z0_p[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \z0_p[3]_i_4_n_0\
    );
\z0_p[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \z0_p[3]_i_5_n_0\
    );
\z0_p[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(0),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(2),
      O => z0(4)
    );
\z0_p[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(1),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(3),
      O => z0(5)
    );
\z0_p[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      I2 => Q(3),
      O => \z0_p[5]_i_3_n_0\
    );
\z0_p[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I1 => Q(0),
      O => \z0_p[5]_i_4_n_0\
    );
\z0_p[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(2),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(4),
      O => z0(6)
    );
\z0_p[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(3),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(5),
      O => z0(7)
    );
\z0_p[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(4),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(6),
      O => z0(8)
    );
\z0_p[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg[29]\(5),
      I1 => \z0_p_reg[31]_i_3_n_0\,
      I2 => quad_correction_before_th0(7),
      O => z0(9)
    );
\z0_p[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      I2 => Q(7),
      O => \z0_p[9]_i_3_n_0\
    );
\z0_p[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I2 => Q(6),
      O => \z0_p[9]_i_4_n_0\
    );
\z0_p[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      I2 => Q(5),
      O => \z0_p[9]_i_5_n_0\
    );
\z0_p[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4_n_0\,
      I1 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      I2 => Q(4),
      O => \z0_p[9]_i_6_n_0\
    );
\z0_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(10),
      Q => z0_p(10)
    );
\z0_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(11),
      Q => z0_p(11)
    );
\z0_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(12),
      Q => z0_p(12)
    );
\z0_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(13),
      Q => z0_p(13)
    );
\z0_p_reg[13]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[9]_i_2__0_n_0\,
      CO(3) => \z0_p_reg[13]_i_2__0_n_0\,
      CO(2) => \z0_p_reg[13]_i_2__0_n_1\,
      CO(1) => \z0_p_reg[13]_i_2__0_n_2\,
      CO(0) => \z0_p_reg[13]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      DI(1 downto 0) => Q(9 downto 8),
      O(3 downto 0) => quad_correction_before_th0(11 downto 8),
      S(3) => \z0_p[13]_i_3_n_0\,
      S(2) => \z0_p[13]_i_4__0_n_0\,
      S(1) => \z0_p[13]_i_5__0_n_0\,
      S(0) => \z0_p[13]_i_6__0_n_0\
    );
\z0_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(14),
      Q => z0_p(14)
    );
\z0_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(15),
      Q => z0_p(15)
    );
\z0_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(16),
      Q => z0_p(16)
    );
\z0_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(17),
      Q => z0_p(17)
    );
\z0_p_reg[17]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[13]_i_2__0_n_0\,
      CO(3) => \z0_p_reg[17]_i_2__0_n_0\,
      CO(2) => \z0_p_reg[17]_i_2__0_n_1\,
      CO(1) => \z0_p_reg[17]_i_2__0_n_2\,
      CO(0) => \z0_p_reg[17]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(14 downto 13),
      DI(1) => \z0_p[17]_i_3_n_0\,
      DI(0) => Q(12),
      O(3 downto 0) => quad_correction_before_th0(15 downto 12),
      S(3) => \z0_p[17]_i_4__0_n_0\,
      S(2) => \z0_p[17]_i_5__0_n_0\,
      S(1) => \z0_p[17]_i_6_n_0\,
      S(0) => \z0_p[17]_i_7_n_0\
    );
\z0_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(18),
      Q => z0_p(18)
    );
\z0_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(19),
      Q => z0_p(19)
    );
\z0_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(20),
      Q => z0_p(20)
    );
\z0_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(21),
      Q => z0_p(21)
    );
\z0_p_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[17]_i_2__0_n_0\,
      CO(3) => \z0_p_reg[21]_i_2_n_0\,
      CO(2) => \z0_p_reg[21]_i_2_n_1\,
      CO(1) => \z0_p_reg[21]_i_2_n_2\,
      CO(0) => \z0_p_reg[21]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[21]_i_3_n_0\,
      DI(2) => \z0_p[21]_i_4_n_0\,
      DI(1 downto 0) => Q(16 downto 15),
      O(3 downto 0) => quad_correction_before_th0(19 downto 16),
      S(3) => \z0_p[21]_i_5_n_0\,
      S(2) => \z0_p[21]_i_6_n_0\,
      S(1) => \z0_p[21]_i_7_n_0\,
      S(0) => \z0_p[21]_i_8_n_0\
    );
\z0_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(22),
      Q => z0_p(22)
    );
\z0_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(23),
      Q => z0_p(23)
    );
\z0_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(24),
      Q => z0_p(24)
    );
\z0_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(25),
      Q => z0_p(25)
    );
\z0_p_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[21]_i_2_n_0\,
      CO(3) => \z0_p_reg[25]_i_2_n_0\,
      CO(2) => \z0_p_reg[25]_i_2_n_1\,
      CO(1) => \z0_p_reg[25]_i_2_n_2\,
      CO(0) => \z0_p_reg[25]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[25]_i_3_n_0\,
      DI(2 downto 1) => Q(21 downto 20),
      DI(0) => \z0_p[25]_i_4_n_0\,
      O(3 downto 0) => quad_correction_before_th0(23 downto 20),
      S(3) => \z0_p[25]_i_5_n_0\,
      S(2) => \z0_p[25]_i_6_n_0\,
      S(1) => \z0_p[25]_i_7_n_0\,
      S(0) => \z0_p[25]_i_8_n_0\
    );
\z0_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(26),
      Q => z0_p(26)
    );
\z0_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(27),
      Q => z0_p(27)
    );
\z0_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(28),
      Q => z0_p(28)
    );
\z0_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(29),
      Q => z0_p(29)
    );
\z0_p_reg[29]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[25]_i_2_n_0\,
      CO(3) => \z0_p_reg[29]_i_2_n_0\,
      CO(2) => \z0_p_reg[29]_i_2_n_1\,
      CO(1) => \z0_p_reg[29]_i_2_n_2\,
      CO(0) => \z0_p_reg[29]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[29]_i_3_n_0\,
      DI(2) => \z0_p[29]_i_4_n_0\,
      DI(1) => Q(24),
      DI(0) => \z0_p[29]_i_5_n_0\,
      O(3 downto 0) => quad_correction_before_th0(27 downto 24),
      S(3) => \z0_p[29]_i_6_n_0\,
      S(2) => \z0_p[29]_i_7_n_0\,
      S(1) => \z0_p[29]_i_8_n_0\,
      S(0) => \z0_p[29]_i_9_n_0\
    );
\z0_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(2),
      Q => z0_p(2)
    );
\z0_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(30),
      Q => z0_p(30)
    );
\z0_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(31),
      Q => z0_p(31)
    );
\z0_p_reg[31]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[31]_i_22_n_0\,
      CO(3) => \z0_p_reg[31]_i_14_n_0\,
      CO(2) => \z0_p_reg[31]_i_14_n_1\,
      CO(1) => \z0_p_reg[31]_i_14_n_2\,
      CO(0) => \z0_p_reg[31]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \z0_p[31]_i_23_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_z0_p_reg[31]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[31]_i_24_n_0\,
      S(2) => \z0_p[31]_i_25_n_0\,
      S(1) => \z0_p[31]_i_26_n_0\,
      S(0) => \z0_p[31]_i_27_n_0\
    );
\z0_p_reg[31]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z0_p_reg[31]_i_22_n_0\,
      CO(2) => \z0_p_reg[31]_i_22_n_1\,
      CO(1) => \z0_p_reg[31]_i_22_n_2\,
      CO(0) => \z0_p_reg[31]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => Q(7),
      DI(2) => Q(5),
      DI(1) => Q(3),
      DI(0) => \z0_p[31]_i_28_n_0\,
      O(3 downto 0) => \NLW_z0_p_reg[31]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[31]_i_29_n_0\,
      S(2) => \z0_p[31]_i_30_n_0\,
      S(1) => \z0_p[31]_i_31_n_0\,
      S(0) => \z0_p[31]_i_32_n_0\
    );
\z0_p_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[31]_i_5_n_0\,
      CO(3) => \z0_p_reg[31]_i_3_n_0\,
      CO(2) => \z0_p_reg[31]_i_3_n_1\,
      CO(1) => \z0_p_reg[31]_i_3_n_2\,
      CO(0) => \z0_p_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[31]_i_6__0_n_0\,
      DI(2) => Q(29),
      DI(1) => \z0_p[31]_i_7_n_0\,
      DI(0) => Q(25),
      O(3 downto 0) => \NLW_z0_p_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[31]_i_8__0_n_0\,
      S(2) => \z0_p[31]_i_9__0_n_0\,
      S(1) => \z0_p[31]_i_10_n_0\,
      S(0) => \z0_p[31]_i_11_n_0\
    );
\z0_p_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[29]_i_2_n_0\,
      CO(3 downto 1) => \NLW_z0_p_reg[31]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \z0_p_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(27),
      O(3 downto 2) => \NLW_z0_p_reg[31]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => quad_correction_before_th0(29 downto 28),
      S(3 downto 2) => B"00",
      S(1) => \z0_p[31]_i_12_n_0\,
      S(0) => \z0_p[31]_i_13_n_0\
    );
\z0_p_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[31]_i_14_n_0\,
      CO(3) => \z0_p_reg[31]_i_5_n_0\,
      CO(2) => \z0_p_reg[31]_i_5_n_1\,
      CO(1) => \z0_p_reg[31]_i_5_n_2\,
      CO(0) => \z0_p_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \z0_p[31]_i_15_n_0\,
      DI(2) => \z0_p[31]_i_16_n_0\,
      DI(1) => \z0_p[31]_i_17_n_0\,
      DI(0) => Q(17),
      O(3 downto 0) => \NLW_z0_p_reg[31]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \z0_p[31]_i_18_n_0\,
      S(2) => \z0_p[31]_i_19_n_0\,
      S(1) => \z0_p[31]_i_20_n_0\,
      S(0) => \z0_p[31]_i_21_n_0\
    );
\z0_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(3),
      Q => z0_p(3)
    );
\z0_p_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \z0_p_reg[3]_i_2_n_1\,
      CO(1) => \z0_p_reg[3]_i_2_n_2\,
      CO(0) => \z0_p_reg[3]_i_2_n_3\,
      CYINIT => Q(0),
      DI(3) => Q(4),
      DI(2) => '0',
      DI(1 downto 0) => Q(2 downto 1),
      O(3 downto 1) => quad_correction_before_sub_temp(4 downto 2),
      O(0) => quad_correction_before_th00_in(1),
      S(3) => \z0_p[3]_i_3_n_0\,
      S(2) => Q(3),
      S(1) => \z0_p[3]_i_4_n_0\,
      S(0) => \z0_p[3]_i_5_n_0\
    );
\z0_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(4),
      Q => z0_p(4)
    );
\z0_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(5),
      Q => z0_p(5)
    );
\z0_p_reg[5]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z0_p_reg[5]_i_2__0_n_0\,
      CO(2) => \z0_p_reg[5]_i_2__0_n_1\,
      CO(1) => \z0_p_reg[5]_i_2__0_n_2\,
      CO(0) => \z0_p_reg[5]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => Q(3),
      DI(2 downto 1) => B"00",
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3_n_1\,
      O(3 downto 0) => quad_correction_before_th0(3 downto 0),
      S(3) => \z0_p[5]_i_3_n_0\,
      S(2 downto 1) => Q(2 downto 1),
      S(0) => \z0_p[5]_i_4_n_0\
    );
\z0_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(6),
      Q => z0_p(6)
    );
\z0_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(7),
      Q => z0_p(7)
    );
\z0_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(8),
      Q => z0_p(8)
    );
\z0_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(9),
      Q => z0_p(9)
    );
\z0_p_reg[9]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[5]_i_2__0_n_0\,
      CO(3) => \z0_p_reg[9]_i_2__0_n_0\,
      CO(2) => \z0_p_reg[9]_i_2__0_n_1\,
      CO(1) => \z0_p_reg[9]_i_2__0_n_2\,
      CO(0) => \z0_p_reg[9]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => quad_correction_before_th0(7 downto 4),
      S(3) => \z0_p[9]_i_3_n_0\,
      S(2) => \z0_p[9]_i_4_n_0\,
      S(1) => \z0_p[9]_i_5_n_0\,
      S(0) => \z0_p[9]_i_6_n_0\
    );
\z1_p[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[12]_i_2_n_0\
    );
\z1_p[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[12]_i_3_n_0\
    );
\z1_p[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(12),
      O => \z1_p[12]_i_4_n_0\
    );
\z1_p[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(11),
      I1 => z0_p(10),
      O => \z1_p[12]_i_5_n_0\
    );
\z1_p[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(10),
      O => \z1_p[12]_i_6_n_0\
    );
\z1_p[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(9),
      I1 => z0_p(8),
      O => \z1_p[12]_i_7_n_0\
    );
\z1_p[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(15),
      I1 => z0_p(16),
      O => \z1_p[16]_i_2_n_0\
    );
\z1_p[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(14),
      I1 => z0_p(15),
      O => \z1_p[16]_i_3_n_0\
    );
\z1_p[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(13),
      I1 => z0_p(14),
      O => \z1_p[16]_i_4_n_0\
    );
\z1_p[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(12),
      I1 => z0_p(13),
      O => \z1_p[16]_i_5_n_0\
    );
\z1_p[20]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[20]_i_2__0_n_0\
    );
\z1_p[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(19),
      I1 => z0_p(20),
      O => \z1_p[20]_i_3_n_0\
    );
\z1_p[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(19),
      O => \z1_p[20]_i_4__0_n_0\
    );
\z1_p[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(18),
      I1 => z0_p(17),
      O => \z1_p[20]_i_5_n_0\
    );
\z1_p[20]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(16),
      I1 => z0_p(17),
      O => \z1_p[20]_i_6_n_0\
    );
\z1_p[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[24]_i_2_n_0\
    );
\z1_p[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(23),
      I1 => z0_p(24),
      O => \z1_p[24]_i_3_n_0\
    );
\z1_p[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(23),
      O => \z1_p[24]_i_4_n_0\
    );
\z1_p[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(22),
      I1 => z0_p(21),
      O => \z1_p[24]_i_5_n_0\
    );
\z1_p[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(20),
      I1 => z0_p(21),
      O => \z1_p[24]_i_6_n_0\
    );
\z1_p[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[28]_i_2_n_0\
    );
\z1_p[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(28),
      I1 => z0_p(27),
      O => \z1_p[28]_i_3_n_0\
    );
\z1_p[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(26),
      I1 => z0_p(27),
      O => \z1_p[28]_i_4_n_0\
    );
\z1_p[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(26),
      O => \z1_p[28]_i_5_n_0\
    );
\z1_p[28]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(25),
      I1 => z0_p(24),
      O => \z1_p[28]_i_6_n_0\
    );
\z1_p[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[31]_i_2_n_0\
    );
\z1_p[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(30),
      I1 => z0_p(29),
      O => \z1_p[31]_i_3_n_0\
    );
\z1_p[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(29),
      O => \z1_p[31]_i_4_n_0\
    );
\z1_p[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[4]_i_2_n_0\
    );
\z1_p[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(4),
      O => \z1_p[4]_i_3_n_0\
    );
\z1_p[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(3),
      I1 => z0_p(2),
      O => \z1_p[4]_i_4_n_0\
    );
\z1_p[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(2),
      O => \z1_p[4]_i_5_n_0\
    );
\z1_p[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[8]_i_2_n_0\
    );
\z1_p[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z0_p(31),
      O => \z1_p[8]_i_3_n_0\
    );
\z1_p[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(8),
      O => \z1_p[8]_i_4_n_0\
    );
\z1_p[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(7),
      I1 => z0_p(6),
      O => \z1_p[8]_i_5_n_0\
    );
\z1_p[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(31),
      I1 => z0_p(6),
      O => \z1_p[8]_i_6_n_0\
    );
\z1_p[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(5),
      I1 => z0_p(4),
      O => \z1_p[8]_i_7_n_0\
    );
\z1_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[12]_i_1_n_6\,
      Q => z1_p(10)
    );
\z1_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[12]_i_1_n_5\,
      Q => z1_p(11)
    );
\z1_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[12]_i_1_n_4\,
      Q => z1_p(12)
    );
\z1_p_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[8]_i_1_n_0\,
      CO(3) => \z1_p_reg[12]_i_1_n_0\,
      CO(2) => \z1_p_reg[12]_i_1_n_1\,
      CO(1) => \z1_p_reg[12]_i_1_n_2\,
      CO(0) => \z1_p_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \z1_p[12]_i_2_n_0\,
      DI(2) => z0_p(10),
      DI(1) => \z1_p[12]_i_3_n_0\,
      DI(0) => z0_p(8),
      O(3) => \z1_p_reg[12]_i_1_n_4\,
      O(2) => \z1_p_reg[12]_i_1_n_5\,
      O(1) => \z1_p_reg[12]_i_1_n_6\,
      O(0) => \z1_p_reg[12]_i_1_n_7\,
      S(3) => \z1_p[12]_i_4_n_0\,
      S(2) => \z1_p[12]_i_5_n_0\,
      S(1) => \z1_p[12]_i_6_n_0\,
      S(0) => \z1_p[12]_i_7_n_0\
    );
\z1_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[16]_i_1_n_7\,
      Q => z1_p(13)
    );
\z1_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[16]_i_1_n_6\,
      Q => z1_p(14)
    );
\z1_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[16]_i_1_n_5\,
      Q => z1_p(15)
    );
\z1_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[16]_i_1_n_4\,
      Q => z1_p(16)
    );
\z1_p_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[12]_i_1_n_0\,
      CO(3) => \z1_p_reg[16]_i_1_n_0\,
      CO(2) => \z1_p_reg[16]_i_1_n_1\,
      CO(1) => \z1_p_reg[16]_i_1_n_2\,
      CO(0) => \z1_p_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z0_p(15 downto 12),
      O(3) => \z1_p_reg[16]_i_1_n_4\,
      O(2) => \z1_p_reg[16]_i_1_n_5\,
      O(1) => \z1_p_reg[16]_i_1_n_6\,
      O(0) => \z1_p_reg[16]_i_1_n_7\,
      S(3) => \z1_p[16]_i_2_n_0\,
      S(2) => \z1_p[16]_i_3_n_0\,
      S(1) => \z1_p[16]_i_4_n_0\,
      S(0) => \z1_p[16]_i_5_n_0\
    );
\z1_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[20]_i_1__0_n_7\,
      Q => z1_p(17)
    );
\z1_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[20]_i_1__0_n_6\,
      Q => z1_p(18)
    );
\z1_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[20]_i_1__0_n_5\,
      Q => z1_p(19)
    );
\z1_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[20]_i_1__0_n_4\,
      Q => z1_p(20)
    );
\z1_p_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[16]_i_1_n_0\,
      CO(3) => \z1_p_reg[20]_i_1__0_n_0\,
      CO(2) => \z1_p_reg[20]_i_1__0_n_1\,
      CO(1) => \z1_p_reg[20]_i_1__0_n_2\,
      CO(0) => \z1_p_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => z0_p(19),
      DI(2) => \z1_p[20]_i_2__0_n_0\,
      DI(1 downto 0) => z0_p(17 downto 16),
      O(3) => \z1_p_reg[20]_i_1__0_n_4\,
      O(2) => \z1_p_reg[20]_i_1__0_n_5\,
      O(1) => \z1_p_reg[20]_i_1__0_n_6\,
      O(0) => \z1_p_reg[20]_i_1__0_n_7\,
      S(3) => \z1_p[20]_i_3_n_0\,
      S(2) => \z1_p[20]_i_4__0_n_0\,
      S(1) => \z1_p[20]_i_5_n_0\,
      S(0) => \z1_p[20]_i_6_n_0\
    );
\z1_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[24]_i_1_n_7\,
      Q => z1_p(21)
    );
\z1_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[24]_i_1_n_6\,
      Q => z1_p(22)
    );
\z1_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[24]_i_1_n_5\,
      Q => z1_p(23)
    );
\z1_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[24]_i_1_n_4\,
      Q => z1_p(24)
    );
\z1_p_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[20]_i_1__0_n_0\,
      CO(3) => \z1_p_reg[24]_i_1_n_0\,
      CO(2) => \z1_p_reg[24]_i_1_n_1\,
      CO(1) => \z1_p_reg[24]_i_1_n_2\,
      CO(0) => \z1_p_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => z0_p(23),
      DI(2) => \z1_p[24]_i_2_n_0\,
      DI(1 downto 0) => z0_p(21 downto 20),
      O(3) => \z1_p_reg[24]_i_1_n_4\,
      O(2) => \z1_p_reg[24]_i_1_n_5\,
      O(1) => \z1_p_reg[24]_i_1_n_6\,
      O(0) => \z1_p_reg[24]_i_1_n_7\,
      S(3) => \z1_p[24]_i_3_n_0\,
      S(2) => \z1_p[24]_i_4_n_0\,
      S(1) => \z1_p[24]_i_5_n_0\,
      S(0) => \z1_p[24]_i_6_n_0\
    );
\z1_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[28]_i_1_n_7\,
      Q => z1_p(25)
    );
\z1_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[28]_i_1_n_6\,
      Q => z1_p(26)
    );
\z1_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[28]_i_1_n_5\,
      Q => z1_p(27)
    );
\z1_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[28]_i_1_n_4\,
      Q => z1_p(28)
    );
\z1_p_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[24]_i_1_n_0\,
      CO(3) => \z1_p_reg[28]_i_1_n_0\,
      CO(2) => \z1_p_reg[28]_i_1_n_1\,
      CO(1) => \z1_p_reg[28]_i_1_n_2\,
      CO(0) => \z1_p_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => z0_p(27 downto 26),
      DI(1) => \z1_p[28]_i_2_n_0\,
      DI(0) => z0_p(24),
      O(3) => \z1_p_reg[28]_i_1_n_4\,
      O(2) => \z1_p_reg[28]_i_1_n_5\,
      O(1) => \z1_p_reg[28]_i_1_n_6\,
      O(0) => \z1_p_reg[28]_i_1_n_7\,
      S(3) => \z1_p[28]_i_3_n_0\,
      S(2) => \z1_p[28]_i_4_n_0\,
      S(1) => \z1_p[28]_i_5_n_0\,
      S(0) => \z1_p[28]_i_6_n_0\
    );
\z1_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[31]_i_1_n_7\,
      Q => z1_p(29)
    );
\z1_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[4]_i_1_n_6\,
      Q => z1_p(2)
    );
\z1_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[31]_i_1_n_6\,
      Q => z1_p(30)
    );
\z1_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[31]_i_1_n_5\,
      Q => z1_p(31)
    );
\z1_p_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_z1_p_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z1_p_reg[31]_i_1_n_2\,
      CO(0) => \z1_p_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => z0_p(29),
      DI(0) => \z1_p[31]_i_2_n_0\,
      O(3) => \NLW_z1_p_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2) => \z1_p_reg[31]_i_1_n_5\,
      O(1) => \z1_p_reg[31]_i_1_n_6\,
      O(0) => \z1_p_reg[31]_i_1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \z1_p[31]_i_3_n_0\,
      S(0) => \z1_p[31]_i_4_n_0\
    );
\z1_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[4]_i_1_n_5\,
      Q => z1_p(3)
    );
\z1_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[4]_i_1_n_4\,
      Q => z1_p(4)
    );
\z1_p_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z1_p_reg[4]_i_1_n_0\,
      CO(2) => \z1_p_reg[4]_i_1_n_1\,
      CO(1) => \z1_p_reg[4]_i_1_n_2\,
      CO(0) => \z1_p_reg[4]_i_1_n_3\,
      CYINIT => z0_p(31),
      DI(3) => \z1_p[4]_i_2_n_0\,
      DI(2) => z0_p(2),
      DI(1 downto 0) => B"00",
      O(3) => \z1_p_reg[4]_i_1_n_4\,
      O(2) => \z1_p_reg[4]_i_1_n_5\,
      O(1) => \z1_p_reg[4]_i_1_n_6\,
      O(0) => \NLW_z1_p_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \z1_p[4]_i_3_n_0\,
      S(2) => \z1_p[4]_i_4_n_0\,
      S(1) => \z1_p[4]_i_5_n_0\,
      S(0) => '1'
    );
\z1_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[8]_i_1_n_7\,
      Q => z1_p(5)
    );
\z1_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[8]_i_1_n_6\,
      Q => z1_p(6)
    );
\z1_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[8]_i_1_n_5\,
      Q => z1_p(7)
    );
\z1_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[8]_i_1_n_4\,
      Q => z1_p(8)
    );
\z1_p_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[4]_i_1_n_0\,
      CO(3) => \z1_p_reg[8]_i_1_n_0\,
      CO(2) => \z1_p_reg[8]_i_1_n_1\,
      CO(1) => \z1_p_reg[8]_i_1_n_2\,
      CO(0) => \z1_p_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \z1_p[8]_i_2_n_0\,
      DI(2) => z0_p(6),
      DI(1) => \z1_p[8]_i_3_n_0\,
      DI(0) => z0_p(4),
      O(3) => \z1_p_reg[8]_i_1_n_4\,
      O(2) => \z1_p_reg[8]_i_1_n_5\,
      O(1) => \z1_p_reg[8]_i_1_n_6\,
      O(0) => \z1_p_reg[8]_i_1_n_7\,
      S(3) => \z1_p[8]_i_4_n_0\,
      S(2) => \z1_p[8]_i_5_n_0\,
      S(1) => \z1_p[8]_i_6_n_0\,
      S(0) => \z1_p[8]_i_7_n_0\
    );
\z1_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z1_p_reg[12]_i_1_n_7\,
      Q => z1_p(9)
    );
\z2_p[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x1_p(29),
      O => \z2_p[0]_i_1__0_n_0\
    );
\z2_p[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[12]_i_2__0_n_0\
    );
\z2_p[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[12]_i_3__0_n_0\
    );
\z2_p[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(12),
      O => \z2_p[12]_i_4__0_n_0\
    );
\z2_p[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(11),
      I1 => z1_p(10),
      O => \z2_p[12]_i_5__0_n_0\
    );
\z2_p[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(9),
      I1 => z1_p(10),
      O => \z2_p[12]_i_6_n_0\
    );
\z2_p[12]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(9),
      O => \z2_p[12]_i_7__0_n_0\
    );
\z2_p[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[16]_i_2__0_n_0\
    );
\z2_p[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[16]_i_3_n_0\
    );
\z2_p[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(16),
      O => \z2_p[16]_i_4__0_n_0\
    );
\z2_p[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(15),
      I1 => z1_p(14),
      O => \z2_p[16]_i_5__0_n_0\
    );
\z2_p[16]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(14),
      O => \z2_p[16]_i_6__0_n_0\
    );
\z2_p[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(13),
      I1 => z1_p(12),
      O => \z2_p[16]_i_7_n_0\
    );
\z2_p[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[20]_i_2_n_0\
    );
\z2_p[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(20),
      I1 => z1_p(19),
      O => \z2_p[20]_i_3__0_n_0\
    );
\z2_p[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(19),
      O => \z2_p[20]_i_4__0_n_0\
    );
\z2_p[20]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(18),
      I1 => z1_p(17),
      O => \z2_p[20]_i_5__0_n_0\
    );
\z2_p[20]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(16),
      I1 => z1_p(17),
      O => \z2_p[20]_i_6__0_n_0\
    );
\z2_p[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[24]_i_2_n_0\
    );
\z2_p[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[24]_i_3_n_0\
    );
\z2_p[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(23),
      I1 => z1_p(24),
      O => \z2_p[24]_i_4_n_0\
    );
\z2_p[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(23),
      O => \z2_p[24]_i_5_n_0\
    );
\z2_p[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(22),
      I1 => z1_p(21),
      O => \z2_p[24]_i_6_n_0\
    );
\z2_p[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(21),
      O => \z2_p[24]_i_7_n_0\
    );
\z2_p[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[28]_i_2_n_0\
    );
\z2_p[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(27),
      I1 => z1_p(28),
      O => \z2_p[28]_i_3_n_0\
    );
\z2_p[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(26),
      I1 => z1_p(27),
      O => \z2_p[28]_i_4_n_0\
    );
\z2_p[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(26),
      O => \z2_p[28]_i_5_n_0\
    );
\z2_p[28]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(25),
      I1 => z1_p(24),
      O => \z2_p[28]_i_6_n_0\
    );
\z2_p[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[31]_i_2_n_0\
    );
\z2_p[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(30),
      I1 => z1_p(31),
      O => \z2_p[31]_i_3_n_0\
    );
\z2_p[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(30),
      O => \z2_p[31]_i_4_n_0\
    );
\z2_p[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(29),
      I1 => z1_p(28),
      O => \z2_p[31]_i_5_n_0\
    );
\z2_p[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[4]_i_2__0_n_0\
    );
\z2_p[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(31),
      O => \z2_p[4]_i_3__0_n_0\
    );
\z2_p[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(3),
      I1 => z1_p(4),
      O => \z2_p[4]_i_4_n_0\
    );
\z2_p[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(3),
      I1 => z1_p(31),
      O => \z2_p[4]_i_5__0_n_0\
    );
\z2_p[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(31),
      I1 => z1_p(2),
      O => \z2_p[4]_i_6_n_0\
    );
\z2_p[4]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(31),
      I1 => y1_p(29),
      O => \z2_p[4]_i_7__0_n_0\
    );
\z2_p[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(8),
      I1 => z1_p(7),
      O => \z2_p[8]_i_2__0_n_0\
    );
\z2_p[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(6),
      I1 => z1_p(7),
      O => \z2_p[8]_i_3__0_n_0\
    );
\z2_p[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(5),
      I1 => z1_p(6),
      O => \z2_p[8]_i_4__0_n_0\
    );
\z2_p[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(4),
      I1 => z1_p(5),
      O => \z2_p[8]_i_5__0_n_0\
    );
\z2_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p[0]_i_1__0_n_0\,
      Q => z2_p(0)
    );
\z2_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[12]_i_1__0_n_6\,
      Q => z2_p(10)
    );
\z2_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[12]_i_1__0_n_5\,
      Q => z2_p(11)
    );
\z2_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[12]_i_1__0_n_4\,
      Q => z2_p(12)
    );
\z2_p_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[8]_i_1__0_n_0\,
      CO(3) => \z2_p_reg[12]_i_1__0_n_0\,
      CO(2) => \z2_p_reg[12]_i_1__0_n_1\,
      CO(1) => \z2_p_reg[12]_i_1__0_n_2\,
      CO(0) => \z2_p_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \z2_p[12]_i_2__0_n_0\,
      DI(2 downto 1) => z1_p(10 downto 9),
      DI(0) => \z2_p[12]_i_3__0_n_0\,
      O(3) => \z2_p_reg[12]_i_1__0_n_4\,
      O(2) => \z2_p_reg[12]_i_1__0_n_5\,
      O(1) => \z2_p_reg[12]_i_1__0_n_6\,
      O(0) => \z2_p_reg[12]_i_1__0_n_7\,
      S(3) => \z2_p[12]_i_4__0_n_0\,
      S(2) => \z2_p[12]_i_5__0_n_0\,
      S(1) => \z2_p[12]_i_6_n_0\,
      S(0) => \z2_p[12]_i_7__0_n_0\
    );
\z2_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[16]_i_1__0_n_7\,
      Q => z2_p(13)
    );
\z2_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[16]_i_1__0_n_6\,
      Q => z2_p(14)
    );
\z2_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[16]_i_1__0_n_5\,
      Q => z2_p(15)
    );
\z2_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[16]_i_1__0_n_4\,
      Q => z2_p(16)
    );
\z2_p_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[12]_i_1__0_n_0\,
      CO(3) => \z2_p_reg[16]_i_1__0_n_0\,
      CO(2) => \z2_p_reg[16]_i_1__0_n_1\,
      CO(1) => \z2_p_reg[16]_i_1__0_n_2\,
      CO(0) => \z2_p_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \z2_p[16]_i_2__0_n_0\,
      DI(2) => z1_p(14),
      DI(1) => \z2_p[16]_i_3_n_0\,
      DI(0) => z1_p(12),
      O(3) => \z2_p_reg[16]_i_1__0_n_4\,
      O(2) => \z2_p_reg[16]_i_1__0_n_5\,
      O(1) => \z2_p_reg[16]_i_1__0_n_6\,
      O(0) => \z2_p_reg[16]_i_1__0_n_7\,
      S(3) => \z2_p[16]_i_4__0_n_0\,
      S(2) => \z2_p[16]_i_5__0_n_0\,
      S(1) => \z2_p[16]_i_6__0_n_0\,
      S(0) => \z2_p[16]_i_7_n_0\
    );
\z2_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[20]_i_1__0_n_7\,
      Q => z2_p(17)
    );
\z2_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[20]_i_1__0_n_6\,
      Q => z2_p(18)
    );
\z2_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[20]_i_1__0_n_5\,
      Q => z2_p(19)
    );
\z2_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[4]_i_1__0_n_7\,
      Q => z2_p(1)
    );
\z2_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[20]_i_1__0_n_4\,
      Q => z2_p(20)
    );
\z2_p_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[16]_i_1__0_n_0\,
      CO(3) => \z2_p_reg[20]_i_1__0_n_0\,
      CO(2) => \z2_p_reg[20]_i_1__0_n_1\,
      CO(1) => \z2_p_reg[20]_i_1__0_n_2\,
      CO(0) => \z2_p_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => z1_p(19),
      DI(2) => \z2_p[20]_i_2_n_0\,
      DI(1 downto 0) => z1_p(17 downto 16),
      O(3) => \z2_p_reg[20]_i_1__0_n_4\,
      O(2) => \z2_p_reg[20]_i_1__0_n_5\,
      O(1) => \z2_p_reg[20]_i_1__0_n_6\,
      O(0) => \z2_p_reg[20]_i_1__0_n_7\,
      S(3) => \z2_p[20]_i_3__0_n_0\,
      S(2) => \z2_p[20]_i_4__0_n_0\,
      S(1) => \z2_p[20]_i_5__0_n_0\,
      S(0) => \z2_p[20]_i_6__0_n_0\
    );
\z2_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[24]_i_1_n_7\,
      Q => z2_p(21)
    );
\z2_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[24]_i_1_n_6\,
      Q => z2_p(22)
    );
\z2_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[24]_i_1_n_5\,
      Q => z2_p(23)
    );
\z2_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[24]_i_1_n_4\,
      Q => z2_p(24)
    );
\z2_p_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[20]_i_1__0_n_0\,
      CO(3) => \z2_p_reg[24]_i_1_n_0\,
      CO(2) => \z2_p_reg[24]_i_1_n_1\,
      CO(1) => \z2_p_reg[24]_i_1_n_2\,
      CO(0) => \z2_p_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => z1_p(23),
      DI(2) => \z2_p[24]_i_2_n_0\,
      DI(1) => z1_p(21),
      DI(0) => \z2_p[24]_i_3_n_0\,
      O(3) => \z2_p_reg[24]_i_1_n_4\,
      O(2) => \z2_p_reg[24]_i_1_n_5\,
      O(1) => \z2_p_reg[24]_i_1_n_6\,
      O(0) => \z2_p_reg[24]_i_1_n_7\,
      S(3) => \z2_p[24]_i_4_n_0\,
      S(2) => \z2_p[24]_i_5_n_0\,
      S(1) => \z2_p[24]_i_6_n_0\,
      S(0) => \z2_p[24]_i_7_n_0\
    );
\z2_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[28]_i_1_n_7\,
      Q => z2_p(25)
    );
\z2_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[28]_i_1_n_6\,
      Q => z2_p(26)
    );
\z2_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[28]_i_1_n_5\,
      Q => z2_p(27)
    );
\z2_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[28]_i_1_n_4\,
      Q => z2_p(28)
    );
\z2_p_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[24]_i_1_n_0\,
      CO(3) => \z2_p_reg[28]_i_1_n_0\,
      CO(2) => \z2_p_reg[28]_i_1_n_1\,
      CO(1) => \z2_p_reg[28]_i_1_n_2\,
      CO(0) => \z2_p_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => z1_p(27 downto 26),
      DI(1) => \z2_p[28]_i_2_n_0\,
      DI(0) => z1_p(24),
      O(3) => \z2_p_reg[28]_i_1_n_4\,
      O(2) => \z2_p_reg[28]_i_1_n_5\,
      O(1) => \z2_p_reg[28]_i_1_n_6\,
      O(0) => \z2_p_reg[28]_i_1_n_7\,
      S(3) => \z2_p[28]_i_3_n_0\,
      S(2) => \z2_p[28]_i_4_n_0\,
      S(1) => \z2_p[28]_i_5_n_0\,
      S(0) => \z2_p[28]_i_6_n_0\
    );
\z2_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[31]_i_1_n_7\,
      Q => z2_p(29)
    );
\z2_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[4]_i_1__0_n_6\,
      Q => z2_p(2)
    );
\z2_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[31]_i_1_n_6\,
      Q => z2_p(30)
    );
\z2_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[31]_i_1_n_5\,
      Q => z2_p(31)
    );
\z2_p_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_z2_p_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z2_p_reg[31]_i_1_n_2\,
      CO(0) => \z2_p_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \z2_p[31]_i_2_n_0\,
      DI(0) => z1_p(28),
      O(3) => \NLW_z2_p_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2) => \z2_p_reg[31]_i_1_n_5\,
      O(1) => \z2_p_reg[31]_i_1_n_6\,
      O(0) => \z2_p_reg[31]_i_1_n_7\,
      S(3) => '0',
      S(2) => \z2_p[31]_i_3_n_0\,
      S(1) => \z2_p[31]_i_4_n_0\,
      S(0) => \z2_p[31]_i_5_n_0\
    );
\z2_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[4]_i_1__0_n_5\,
      Q => z2_p(3)
    );
\z2_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[4]_i_1__0_n_4\,
      Q => z2_p(4)
    );
\z2_p_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z2_p_reg[4]_i_1__0_n_0\,
      CO(2) => \z2_p_reg[4]_i_1__0_n_1\,
      CO(1) => \z2_p_reg[4]_i_1__0_n_2\,
      CO(0) => \z2_p_reg[4]_i_1__0_n_3\,
      CYINIT => x1_p(29),
      DI(3) => z1_p(3),
      DI(2) => \z2_p[4]_i_2__0_n_0\,
      DI(1) => \z2_p[4]_i_3__0_n_0\,
      DI(0) => y1_p(29),
      O(3) => \z2_p_reg[4]_i_1__0_n_4\,
      O(2) => \z2_p_reg[4]_i_1__0_n_5\,
      O(1) => \z2_p_reg[4]_i_1__0_n_6\,
      O(0) => \z2_p_reg[4]_i_1__0_n_7\,
      S(3) => \z2_p[4]_i_4_n_0\,
      S(2) => \z2_p[4]_i_5__0_n_0\,
      S(1) => \z2_p[4]_i_6_n_0\,
      S(0) => \z2_p[4]_i_7__0_n_0\
    );
\z2_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[8]_i_1__0_n_7\,
      Q => z2_p(5)
    );
\z2_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[8]_i_1__0_n_6\,
      Q => z2_p(6)
    );
\z2_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[8]_i_1__0_n_5\,
      Q => z2_p(7)
    );
\z2_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[8]_i_1__0_n_4\,
      Q => z2_p(8)
    );
\z2_p_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[4]_i_1__0_n_0\,
      CO(3) => \z2_p_reg[8]_i_1__0_n_0\,
      CO(2) => \z2_p_reg[8]_i_1__0_n_1\,
      CO(1) => \z2_p_reg[8]_i_1__0_n_2\,
      CO(0) => \z2_p_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z1_p(7 downto 4),
      O(3) => \z2_p_reg[8]_i_1__0_n_4\,
      O(2) => \z2_p_reg[8]_i_1__0_n_5\,
      O(1) => \z2_p_reg[8]_i_1__0_n_6\,
      O(0) => \z2_p_reg[8]_i_1__0_n_7\,
      S(3) => \z2_p[8]_i_2__0_n_0\,
      S(2) => \z2_p[8]_i_3__0_n_0\,
      S(1) => \z2_p[8]_i_4__0_n_0\,
      S(0) => \z2_p[8]_i_5__0_n_0\
    );
\z2_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z2_p_reg[12]_i_1__0_n_7\,
      Q => z2_p(9)
    );
\z3_p[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(0),
      O => \z3_p[0]_i_1__0_n_0\
    );
\z3_p[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[12]_i_2__0_n_0\
    );
\z3_p[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[12]_i_3__0_n_0\
    );
\z3_p[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(11),
      I1 => z2_p(12),
      O => \z3_p[12]_i_4_n_0\
    );
\z3_p[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(11),
      O => \z3_p[12]_i_5__0_n_0\
    );
\z3_p[12]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(10),
      I1 => z2_p(9),
      O => \z3_p[12]_i_6__0_n_0\
    );
\z3_p[12]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(9),
      O => \z3_p[12]_i_7__0_n_0\
    );
\z3_p[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[16]_i_2_n_0\
    );
\z3_p[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(15),
      I1 => z2_p(16),
      O => \z3_p[16]_i_3__0_n_0\
    );
\z3_p[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(15),
      O => \z3_p[16]_i_4__0_n_0\
    );
\z3_p[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(14),
      I1 => z2_p(13),
      O => \z3_p[16]_i_5__0_n_0\
    );
\z3_p[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(12),
      I1 => z2_p(13),
      O => \z3_p[16]_i_6_n_0\
    );
\z3_p[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[20]_i_2_n_0\
    );
\z3_p[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(20),
      I1 => z2_p(19),
      O => \z3_p[20]_i_3__0_n_0\
    );
\z3_p[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(18),
      I1 => z2_p(19),
      O => \z3_p[20]_i_4__0_n_0\
    );
\z3_p[20]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(18),
      O => \z3_p[20]_i_5__0_n_0\
    );
\z3_p[20]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(17),
      I1 => z2_p(16),
      O => \z3_p[20]_i_6__0_n_0\
    );
\z3_p[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[24]_i_2_n_0\
    );
\z3_p[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[24]_i_3_n_0\
    );
\z3_p[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(23),
      I1 => z2_p(24),
      O => \z3_p[24]_i_4_n_0\
    );
\z3_p[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(23),
      O => \z3_p[24]_i_5_n_0\
    );
\z3_p[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(22),
      I1 => z2_p(21),
      O => \z3_p[24]_i_6_n_0\
    );
\z3_p[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(21),
      O => \z3_p[24]_i_7_n_0\
    );
\z3_p[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(28),
      I1 => z2_p(27),
      O => \z3_p[28]_i_2_n_0\
    );
\z3_p[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(26),
      I1 => z2_p(27),
      O => \z3_p[28]_i_3_n_0\
    );
\z3_p[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(25),
      I1 => z2_p(26),
      O => \z3_p[28]_i_4_n_0\
    );
\z3_p[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(24),
      I1 => z2_p(25),
      O => \z3_p[28]_i_5_n_0\
    );
\z3_p[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z2_p(31),
      O => \z3_p[31]_i_2_n_0\
    );
\z3_p[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(30),
      I1 => z2_p(31),
      O => \z3_p[31]_i_3_n_0\
    );
\z3_p[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(29),
      I1 => z2_p(30),
      O => \z3_p[31]_i_4_n_0\
    );
\z3_p[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(29),
      O => \z3_p[31]_i_5_n_0\
    );
\z3_p[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(2),
      O => \z3_p[4]_i_2__0_n_0\
    );
\z3_p[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(3),
      I1 => z2_p(4),
      O => \z3_p[4]_i_3__0_n_0\
    );
\z3_p[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(2),
      I1 => z2_p(3),
      O => \z3_p[4]_i_4_n_0\
    );
\z3_p[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(2),
      I1 => z2_p(31),
      O => \z3_p[4]_i_5__0_n_0\
    );
\z3_p[4]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(31),
      I1 => z2_p(1),
      O => \z3_p[4]_i_6__0_n_0\
    );
\z3_p[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(8),
      I1 => z2_p(7),
      O => \z3_p[8]_i_2__0_n_0\
    );
\z3_p[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(6),
      I1 => z2_p(7),
      O => \z3_p[8]_i_3__0_n_0\
    );
\z3_p[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(5),
      I1 => z2_p(6),
      O => \z3_p[8]_i_4_n_0\
    );
\z3_p[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(4),
      I1 => z2_p(5),
      O => \z3_p[8]_i_5_n_0\
    );
\z3_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p[0]_i_1__0_n_0\,
      Q => z3_p(0)
    );
\z3_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[12]_i_1__0_n_6\,
      Q => z3_p(10)
    );
\z3_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[12]_i_1__0_n_5\,
      Q => z3_p(11)
    );
\z3_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[12]_i_1__0_n_4\,
      Q => z3_p(12)
    );
\z3_p_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[8]_i_1__0_n_0\,
      CO(3) => \z3_p_reg[12]_i_1__0_n_0\,
      CO(2) => \z3_p_reg[12]_i_1__0_n_1\,
      CO(1) => \z3_p_reg[12]_i_1__0_n_2\,
      CO(0) => \z3_p_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => z2_p(11),
      DI(2) => \z3_p[12]_i_2__0_n_0\,
      DI(1) => z2_p(9),
      DI(0) => \z3_p[12]_i_3__0_n_0\,
      O(3) => \z3_p_reg[12]_i_1__0_n_4\,
      O(2) => \z3_p_reg[12]_i_1__0_n_5\,
      O(1) => \z3_p_reg[12]_i_1__0_n_6\,
      O(0) => \z3_p_reg[12]_i_1__0_n_7\,
      S(3) => \z3_p[12]_i_4_n_0\,
      S(2) => \z3_p[12]_i_5__0_n_0\,
      S(1) => \z3_p[12]_i_6__0_n_0\,
      S(0) => \z3_p[12]_i_7__0_n_0\
    );
\z3_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[16]_i_1__0_n_7\,
      Q => z3_p(13)
    );
\z3_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[16]_i_1__0_n_6\,
      Q => z3_p(14)
    );
\z3_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[16]_i_1__0_n_5\,
      Q => z3_p(15)
    );
\z3_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[16]_i_1__0_n_4\,
      Q => z3_p(16)
    );
\z3_p_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[12]_i_1__0_n_0\,
      CO(3) => \z3_p_reg[16]_i_1__0_n_0\,
      CO(2) => \z3_p_reg[16]_i_1__0_n_1\,
      CO(1) => \z3_p_reg[16]_i_1__0_n_2\,
      CO(0) => \z3_p_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => z2_p(15),
      DI(2) => \z3_p[16]_i_2_n_0\,
      DI(1 downto 0) => z2_p(13 downto 12),
      O(3) => \z3_p_reg[16]_i_1__0_n_4\,
      O(2) => \z3_p_reg[16]_i_1__0_n_5\,
      O(1) => \z3_p_reg[16]_i_1__0_n_6\,
      O(0) => \z3_p_reg[16]_i_1__0_n_7\,
      S(3) => \z3_p[16]_i_3__0_n_0\,
      S(2) => \z3_p[16]_i_4__0_n_0\,
      S(1) => \z3_p[16]_i_5__0_n_0\,
      S(0) => \z3_p[16]_i_6_n_0\
    );
\z3_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[20]_i_1__0_n_7\,
      Q => z3_p(17)
    );
\z3_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[20]_i_1__0_n_6\,
      Q => z3_p(18)
    );
\z3_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[20]_i_1__0_n_5\,
      Q => z3_p(19)
    );
\z3_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[4]_i_1__0_n_7\,
      Q => z3_p(1)
    );
\z3_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[20]_i_1__0_n_4\,
      Q => z3_p(20)
    );
\z3_p_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[16]_i_1__0_n_0\,
      CO(3) => \z3_p_reg[20]_i_1__0_n_0\,
      CO(2) => \z3_p_reg[20]_i_1__0_n_1\,
      CO(1) => \z3_p_reg[20]_i_1__0_n_2\,
      CO(0) => \z3_p_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => z2_p(19 downto 18),
      DI(1) => \z3_p[20]_i_2_n_0\,
      DI(0) => z2_p(16),
      O(3) => \z3_p_reg[20]_i_1__0_n_4\,
      O(2) => \z3_p_reg[20]_i_1__0_n_5\,
      O(1) => \z3_p_reg[20]_i_1__0_n_6\,
      O(0) => \z3_p_reg[20]_i_1__0_n_7\,
      S(3) => \z3_p[20]_i_3__0_n_0\,
      S(2) => \z3_p[20]_i_4__0_n_0\,
      S(1) => \z3_p[20]_i_5__0_n_0\,
      S(0) => \z3_p[20]_i_6__0_n_0\
    );
\z3_p_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[24]_i_1_n_7\,
      Q => z3_p(21)
    );
\z3_p_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[24]_i_1_n_6\,
      Q => z3_p(22)
    );
\z3_p_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[24]_i_1_n_5\,
      Q => z3_p(23)
    );
\z3_p_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[24]_i_1_n_4\,
      Q => z3_p(24)
    );
\z3_p_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[20]_i_1__0_n_0\,
      CO(3) => \z3_p_reg[24]_i_1_n_0\,
      CO(2) => \z3_p_reg[24]_i_1_n_1\,
      CO(1) => \z3_p_reg[24]_i_1_n_2\,
      CO(0) => \z3_p_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => z2_p(23),
      DI(2) => \z3_p[24]_i_2_n_0\,
      DI(1) => z2_p(21),
      DI(0) => \z3_p[24]_i_3_n_0\,
      O(3) => \z3_p_reg[24]_i_1_n_4\,
      O(2) => \z3_p_reg[24]_i_1_n_5\,
      O(1) => \z3_p_reg[24]_i_1_n_6\,
      O(0) => \z3_p_reg[24]_i_1_n_7\,
      S(3) => \z3_p[24]_i_4_n_0\,
      S(2) => \z3_p[24]_i_5_n_0\,
      S(1) => \z3_p[24]_i_6_n_0\,
      S(0) => \z3_p[24]_i_7_n_0\
    );
\z3_p_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[28]_i_1_n_7\,
      Q => z3_p(25)
    );
\z3_p_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[28]_i_1_n_6\,
      Q => z3_p(26)
    );
\z3_p_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[28]_i_1_n_5\,
      Q => z3_p(27)
    );
\z3_p_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[28]_i_1_n_4\,
      Q => z3_p(28)
    );
\z3_p_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[24]_i_1_n_0\,
      CO(3) => \z3_p_reg[28]_i_1_n_0\,
      CO(2) => \z3_p_reg[28]_i_1_n_1\,
      CO(1) => \z3_p_reg[28]_i_1_n_2\,
      CO(0) => \z3_p_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z2_p(27 downto 24),
      O(3) => \z3_p_reg[28]_i_1_n_4\,
      O(2) => \z3_p_reg[28]_i_1_n_5\,
      O(1) => \z3_p_reg[28]_i_1_n_6\,
      O(0) => \z3_p_reg[28]_i_1_n_7\,
      S(3) => \z3_p[28]_i_2_n_0\,
      S(2) => \z3_p[28]_i_3_n_0\,
      S(1) => \z3_p[28]_i_4_n_0\,
      S(0) => \z3_p[28]_i_5_n_0\
    );
\z3_p_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[31]_i_1_n_7\,
      Q => z3_p(29)
    );
\z3_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[4]_i_1__0_n_6\,
      Q => z3_p(2)
    );
\z3_p_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[31]_i_1_n_6\,
      Q => z3_p(30)
    );
\z3_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[31]_i_1_n_5\,
      Q => z3_p(31)
    );
\z3_p_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_z3_p_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z3_p_reg[31]_i_1_n_2\,
      CO(0) => \z3_p_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => z2_p(29),
      DI(0) => \z3_p[31]_i_2_n_0\,
      O(3) => \NLW_z3_p_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2) => \z3_p_reg[31]_i_1_n_5\,
      O(1) => \z3_p_reg[31]_i_1_n_6\,
      O(0) => \z3_p_reg[31]_i_1_n_7\,
      S(3) => '0',
      S(2) => \z3_p[31]_i_3_n_0\,
      S(1) => \z3_p[31]_i_4_n_0\,
      S(0) => \z3_p[31]_i_5_n_0\
    );
\z3_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[4]_i_1__0_n_5\,
      Q => z3_p(3)
    );
\z3_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[4]_i_1__0_n_4\,
      Q => z3_p(4)
    );
\z3_p_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z3_p_reg[4]_i_1__0_n_0\,
      CO(2) => \z3_p_reg[4]_i_1__0_n_1\,
      CO(1) => \z3_p_reg[4]_i_1__0_n_2\,
      CO(0) => \z3_p_reg[4]_i_1__0_n_3\,
      CYINIT => z2_p(0),
      DI(3 downto 2) => z2_p(3 downto 2),
      DI(1) => \z3_p[4]_i_2__0_n_0\,
      DI(0) => z2_p(1),
      O(3) => \z3_p_reg[4]_i_1__0_n_4\,
      O(2) => \z3_p_reg[4]_i_1__0_n_5\,
      O(1) => \z3_p_reg[4]_i_1__0_n_6\,
      O(0) => \z3_p_reg[4]_i_1__0_n_7\,
      S(3) => \z3_p[4]_i_3__0_n_0\,
      S(2) => \z3_p[4]_i_4_n_0\,
      S(1) => \z3_p[4]_i_5__0_n_0\,
      S(0) => \z3_p[4]_i_6__0_n_0\
    );
\z3_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[8]_i_1__0_n_7\,
      Q => z3_p(5)
    );
\z3_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[8]_i_1__0_n_6\,
      Q => z3_p(6)
    );
\z3_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[8]_i_1__0_n_5\,
      Q => z3_p(7)
    );
\z3_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[8]_i_1__0_n_4\,
      Q => z3_p(8)
    );
\z3_p_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[4]_i_1__0_n_0\,
      CO(3) => \z3_p_reg[8]_i_1__0_n_0\,
      CO(2) => \z3_p_reg[8]_i_1__0_n_1\,
      CO(1) => \z3_p_reg[8]_i_1__0_n_2\,
      CO(0) => \z3_p_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z2_p(7 downto 4),
      O(3) => \z3_p_reg[8]_i_1__0_n_4\,
      O(2) => \z3_p_reg[8]_i_1__0_n_5\,
      O(1) => \z3_p_reg[8]_i_1__0_n_6\,
      O(0) => \z3_p_reg[8]_i_1__0_n_7\,
      S(3) => \z3_p[8]_i_2__0_n_0\,
      S(2) => \z3_p[8]_i_3__0_n_0\,
      S(1) => \z3_p[8]_i_4_n_0\,
      S(0) => \z3_p[8]_i_5_n_0\
    );
\z3_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z3_p_reg[12]_i_1__0_n_7\,
      Q => z3_p(9)
    );
\z4_p[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(25),
      I1 => z3_p(26),
      O => \z4_p[31]_i_10_n_0\
    );
\z4_p[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(24),
      I1 => z3_p(25),
      O => \z4_p[31]_i_11_n_0\
    );
\z4_p[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(23),
      I1 => z3_p(24),
      O => \z4_p[31]_i_13_n_0\
    );
\z4_p[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(22),
      I1 => z3_p(23),
      O => \z4_p[31]_i_14_n_0\
    );
\z4_p[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(21),
      I1 => z3_p(22),
      O => \z4_p[31]_i_15_n_0\
    );
\z4_p[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(20),
      I1 => z3_p(21),
      O => \z4_p[31]_i_16_n_0\
    );
\z4_p[31]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_18_n_0\
    );
\z4_p[31]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_19_n_0\
    );
\z4_p[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(20),
      O => \z4_p[31]_i_20_n_0\
    );
\z4_p[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(19),
      I1 => z3_p(18),
      O => \z4_p[31]_i_21_n_0\
    );
\z4_p[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(18),
      O => \z4_p[31]_i_22_n_0\
    );
\z4_p[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(17),
      I1 => z3_p(16),
      O => \z4_p[31]_i_23_n_0\
    );
\z4_p[31]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_25_n_0\
    );
\z4_p[31]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_26_n_0\
    );
\z4_p[31]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(16),
      O => \z4_p[31]_i_27_n_0\
    );
\z4_p[31]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(15),
      I1 => z3_p(14),
      O => \z4_p[31]_i_28_n_0\
    );
\z4_p[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(13),
      I1 => z3_p(14),
      O => \z4_p[31]_i_29_n_0\
    );
\z4_p[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(30),
      I1 => z3_p(31),
      O => \z4_p[31]_i_3_n_0\
    );
\z4_p[31]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(13),
      O => \z4_p[31]_i_30_n_0\
    );
\z4_p[31]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_32_n_0\
    );
\z4_p[31]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(12),
      I1 => z3_p(11),
      O => \z4_p[31]_i_33_n_0\
    );
\z4_p[31]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(10),
      I1 => z3_p(11),
      O => \z4_p[31]_i_34_n_0\
    );
\z4_p[31]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(10),
      O => \z4_p[31]_i_35_n_0\
    );
\z4_p[31]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(9),
      I1 => z3_p(8),
      O => \z4_p[31]_i_36_n_0\
    );
\z4_p[31]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_38_n_0\
    );
\z4_p[31]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_39_n_0\
    );
\z4_p[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(29),
      I1 => z3_p(30),
      O => \z4_p[31]_i_4_n_0\
    );
\z4_p[31]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(8),
      O => \z4_p[31]_i_40_n_0\
    );
\z4_p[31]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(7),
      I1 => z3_p(6),
      O => \z4_p[31]_i_41_n_0\
    );
\z4_p[31]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(6),
      O => \z4_p[31]_i_42_n_0\
    );
\z4_p[31]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(5),
      I1 => z3_p(4),
      O => \z4_p[31]_i_43_n_0\
    );
\z4_p[31]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_44_n_0\
    );
\z4_p[31]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(1),
      O => \z4_p[31]_i_45_n_0\
    );
\z4_p[31]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(4),
      O => \z4_p[31]_i_46_n_0\
    );
\z4_p[31]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(3),
      I1 => z3_p(2),
      O => \z4_p[31]_i_47_n_0\
    );
\z4_p[31]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(1),
      I1 => z3_p(2),
      O => \z4_p[31]_i_48_n_0\
    );
\z4_p[31]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(1),
      I1 => z3_p(31),
      O => \z4_p[31]_i_49_n_0\
    );
\z4_p[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(28),
      I1 => z3_p(29),
      O => \z4_p[31]_i_5_n_0\
    );
\z4_p[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(31),
      O => \z4_p[31]_i_7_n_0\
    );
\z4_p[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(31),
      I1 => z3_p(28),
      O => \z4_p[31]_i_8_n_0\
    );
\z4_p[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(27),
      I1 => z3_p(26),
      O => \z4_p[31]_i_9_n_0\
    );
\z4_p_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \z4_p_reg[31]_i_1_n_5\,
      Q => z4_p(31)
    );
\z4_p_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_2_n_0\,
      CO(3 downto 2) => \NLW_z4_p_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z4_p_reg[31]_i_1_n_2\,
      CO(0) => \z4_p_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => z3_p(29 downto 28),
      O(3) => \NLW_z4_p_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2) => \z4_p_reg[31]_i_1_n_5\,
      O(1) => \z4_p_reg[31]_i_1_n_6\,
      O(0) => \NLW_z4_p_reg[31]_i_1_O_UNCONNECTED\(0),
      S(3) => '0',
      S(2) => \z4_p[31]_i_3_n_0\,
      S(1) => \z4_p[31]_i_4_n_0\,
      S(0) => \z4_p[31]_i_5_n_0\
    );
\z4_p_reg[31]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_17_n_0\,
      CO(3) => \z4_p_reg[31]_i_12_n_0\,
      CO(2) => \z4_p_reg[31]_i_12_n_1\,
      CO(1) => \z4_p_reg[31]_i_12_n_2\,
      CO(0) => \z4_p_reg[31]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \z4_p[31]_i_18_n_0\,
      DI(2) => z3_p(18),
      DI(1) => \z4_p[31]_i_19_n_0\,
      DI(0) => z3_p(16),
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_20_n_0\,
      S(2) => \z4_p[31]_i_21_n_0\,
      S(1) => \z4_p[31]_i_22_n_0\,
      S(0) => \z4_p[31]_i_23_n_0\
    );
\z4_p_reg[31]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_24_n_0\,
      CO(3) => \z4_p_reg[31]_i_17_n_0\,
      CO(2) => \z4_p_reg[31]_i_17_n_1\,
      CO(1) => \z4_p_reg[31]_i_17_n_2\,
      CO(0) => \z4_p_reg[31]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \z4_p[31]_i_25_n_0\,
      DI(2 downto 1) => z3_p(14 downto 13),
      DI(0) => \z4_p[31]_i_26_n_0\,
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_27_n_0\,
      S(2) => \z4_p[31]_i_28_n_0\,
      S(1) => \z4_p[31]_i_29_n_0\,
      S(0) => \z4_p[31]_i_30_n_0\
    );
\z4_p_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_6_n_0\,
      CO(3) => \z4_p_reg[31]_i_2_n_0\,
      CO(2) => \z4_p_reg[31]_i_2_n_1\,
      CO(1) => \z4_p_reg[31]_i_2_n_2\,
      CO(0) => \z4_p_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \z4_p[31]_i_7_n_0\,
      DI(2 downto 0) => z3_p(26 downto 24),
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_8_n_0\,
      S(2) => \z4_p[31]_i_9_n_0\,
      S(1) => \z4_p[31]_i_10_n_0\,
      S(0) => \z4_p[31]_i_11_n_0\
    );
\z4_p_reg[31]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_31_n_0\,
      CO(3) => \z4_p_reg[31]_i_24_n_0\,
      CO(2) => \z4_p_reg[31]_i_24_n_1\,
      CO(1) => \z4_p_reg[31]_i_24_n_2\,
      CO(0) => \z4_p_reg[31]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => z3_p(11 downto 10),
      DI(1) => \z4_p[31]_i_32_n_0\,
      DI(0) => z3_p(8),
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_33_n_0\,
      S(2) => \z4_p[31]_i_34_n_0\,
      S(1) => \z4_p[31]_i_35_n_0\,
      S(0) => \z4_p[31]_i_36_n_0\
    );
\z4_p_reg[31]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_37_n_0\,
      CO(3) => \z4_p_reg[31]_i_31_n_0\,
      CO(2) => \z4_p_reg[31]_i_31_n_1\,
      CO(1) => \z4_p_reg[31]_i_31_n_2\,
      CO(0) => \z4_p_reg[31]_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \z4_p[31]_i_38_n_0\,
      DI(2) => z3_p(6),
      DI(1) => \z4_p[31]_i_39_n_0\,
      DI(0) => z3_p(4),
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_40_n_0\,
      S(2) => \z4_p[31]_i_41_n_0\,
      S(1) => \z4_p[31]_i_42_n_0\,
      S(0) => \z4_p[31]_i_43_n_0\
    );
\z4_p_reg[31]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z4_p_reg[31]_i_37_n_0\,
      CO(2) => \z4_p_reg[31]_i_37_n_1\,
      CO(1) => \z4_p_reg[31]_i_37_n_2\,
      CO(0) => \z4_p_reg[31]_i_37_n_3\,
      CYINIT => z3_p(0),
      DI(3) => \z4_p[31]_i_44_n_0\,
      DI(2 downto 1) => z3_p(2 downto 1),
      DI(0) => \z4_p[31]_i_45_n_0\,
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_46_n_0\,
      S(2) => \z4_p[31]_i_47_n_0\,
      S(1) => \z4_p[31]_i_48_n_0\,
      S(0) => \z4_p[31]_i_49_n_0\
    );
\z4_p_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[31]_i_12_n_0\,
      CO(3) => \z4_p_reg[31]_i_6_n_0\,
      CO(2) => \z4_p_reg[31]_i_6_n_1\,
      CO(1) => \z4_p_reg[31]_i_6_n_2\,
      CO(0) => \z4_p_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z3_p(23 downto 20),
      O(3 downto 0) => \NLW_z4_p_reg[31]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[31]_i_13_n_0\,
      S(2) => \z4_p[31]_i_14_n_0\,
      S(1) => \z4_p[31]_i_15_n_0\,
      S(0) => \z4_p[31]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_core_0_0_Sin4 is
  port (
    \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    clk_enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \HDL_Counter5_out1_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \HDL_Counter5_out1_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \HDL_Counter5_out1_reg[19]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    HwModeRegister1_reg_reg_c_3 : in STD_LOGIC;
    \HDL_Counter5_out1_reg[10]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \HDL_Counter5_out1_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \HDL_Counter5_out1_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    kconst_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_core_0_0_Sin4 : entity is "Sin4";
end design_1_audio_core_0_0_Sin4;

architecture STRUCTURE of design_1_audio_core_0_0_Sin4 is
  signal B0 : STD_LOGIC;
  signal \Input_rsvd_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1[11]_i_6_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1[15]_i_3_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1[15]_i_4_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1[15]_i_5_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1[15]_i_6_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1[19]_i_3_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1[19]_i_4_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1[19]_i_5_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1[19]_i_6_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1[3]_i_6_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1[3]_i_7_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1[7]_i_6_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \Input_rsvd_1_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \Input_rsvd_1_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \Input_rsvd_1_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \Input_rsvd_1_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \Input_rsvd_1_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \Input_rsvd_1_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \Input_rsvd_1_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \Input_rsvd_1_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \Input_rsvd_1_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \Input_rsvd_1_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \Input_rsvd_1_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \Input_rsvd_1_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \Input_rsvd_1_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \Input_rsvd_1_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \Input_rsvd_1_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_14_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_1\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_2\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_1\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_2\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_1\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_2\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_3\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_10_n_0\ : STD_LOGIC;
  signal \i__carry_i_11_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_1\ : STD_LOGIC;
  signal \i__carry_i_8_n_2\ : STD_LOGIC;
  signal \i__carry_i_8_n_3\ : STD_LOGIC;
  signal \i__carry_i_9_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_1\ : STD_LOGIC;
  signal \i__carry_i_9_n_2\ : STD_LOGIC;
  signal \i__carry_i_9_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \^negate_reg_reg_reg[4]_hwmoderegister1_reg_reg_c_3_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal negate_reg_reg_reg_gate_n_0 : STD_LOGIC;
  signal \negate_reg_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal quad_correction_after_cast_3 : STD_LOGIC_VECTOR ( 20 downto 1 );
  signal quad_correction_before_add_temp : STD_LOGIC_VECTOR ( 20 downto 1 );
  signal quad_correction_before_sub_temp : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal quad_correction_before_th0 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal quad_correction_before_th00_in : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \quad_correction_before_th1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th1_carry__0_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th1_carry__0_n_1\ : STD_LOGIC;
  signal \quad_correction_before_th1_carry__0_n_2\ : STD_LOGIC;
  signal \quad_correction_before_th1_carry__0_n_3\ : STD_LOGIC;
  signal quad_correction_before_th1_carry_i_1_n_0 : STD_LOGIC;
  signal quad_correction_before_th1_carry_i_2_n_0 : STD_LOGIC;
  signal quad_correction_before_th1_carry_i_3_n_0 : STD_LOGIC;
  signal quad_correction_before_th1_carry_i_4_n_0 : STD_LOGIC;
  signal quad_correction_before_th1_carry_i_5_n_0 : STD_LOGIC;
  signal quad_correction_before_th1_carry_i_6_n_0 : STD_LOGIC;
  signal quad_correction_before_th1_carry_i_7_n_0 : STD_LOGIC;
  signal quad_correction_before_th1_carry_n_0 : STD_LOGIC;
  signal quad_correction_before_th1_carry_n_1 : STD_LOGIC;
  signal quad_correction_before_th1_carry_n_2 : STD_LOGIC;
  signal quad_correction_before_th1_carry_n_3 : STD_LOGIC;
  signal \quad_correction_before_th2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th2_carry__0_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th2_carry__0_n_1\ : STD_LOGIC;
  signal \quad_correction_before_th2_carry__0_n_2\ : STD_LOGIC;
  signal \quad_correction_before_th2_carry__0_n_3\ : STD_LOGIC;
  signal \quad_correction_before_th2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th2_carry__1_n_1\ : STD_LOGIC;
  signal \quad_correction_before_th2_carry__1_n_2\ : STD_LOGIC;
  signal \quad_correction_before_th2_carry__1_n_3\ : STD_LOGIC;
  signal quad_correction_before_th2_carry_i_1_n_0 : STD_LOGIC;
  signal quad_correction_before_th2_carry_i_2_n_0 : STD_LOGIC;
  signal quad_correction_before_th2_carry_i_3_n_0 : STD_LOGIC;
  signal quad_correction_before_th2_carry_i_4_n_0 : STD_LOGIC;
  signal quad_correction_before_th2_carry_i_5_n_0 : STD_LOGIC;
  signal quad_correction_before_th2_carry_i_6_n_0 : STD_LOGIC;
  signal quad_correction_before_th2_carry_n_0 : STD_LOGIC;
  signal quad_correction_before_th2_carry_n_1 : STD_LOGIC;
  signal quad_correction_before_th2_carry_n_2 : STD_LOGIC;
  signal quad_correction_before_th2_carry_n_3 : STD_LOGIC;
  signal \quad_correction_before_th2_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th2_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \quad_correction_before_th2_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \quad_correction_before_th2_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \quad_correction_before_th2_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \quad_correction_before_th2_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \quad_correction_before_th2_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \quad_correction_before_th2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \quad_correction_before_th2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \quad_correction_before_th2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__0_i_1_n_1\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__0_i_7_n_1\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__0_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__0_n_1\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__0_n_2\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__0_n_3\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__1_i_3_n_1\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__1_i_3_n_2\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__1_n_1\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__1_n_2\ : STD_LOGIC;
  signal \quad_correction_before_th3_carry__1_n_3\ : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_10_n_0 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_11_n_0 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_12_n_0 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_13_n_0 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_14_n_0 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_15_n_0 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_16_n_0 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_1_n_0 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_2_n_0 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_3_n_1 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_3_n_2 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_3_n_3 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_4_n_0 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_5_n_0 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_6_n_0 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_7_n_0 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_8_n_0 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_8_n_1 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_8_n_2 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_8_n_3 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_9_n_0 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_9_n_1 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_9_n_2 : STD_LOGIC;
  signal quad_correction_before_th3_carry_i_9_n_3 : STD_LOGIC;
  signal quad_correction_before_th3_carry_n_0 : STD_LOGIC;
  signal quad_correction_before_th3_carry_n_1 : STD_LOGIC;
  signal quad_correction_before_th3_carry_n_2 : STD_LOGIC;
  signal quad_correction_before_th3_carry_n_3 : STD_LOGIC;
  signal \x2_p[11]_i_2_n_0\ : STD_LOGIC;
  signal \x2_p[11]_i_3_n_0\ : STD_LOGIC;
  signal \x2_p[11]_i_4_n_0\ : STD_LOGIC;
  signal \x2_p[11]_i_5__3_n_0\ : STD_LOGIC;
  signal \x2_p[15]_i_2_n_0\ : STD_LOGIC;
  signal \x2_p[15]_i_3_n_0\ : STD_LOGIC;
  signal \x2_p[15]_i_4__3_n_0\ : STD_LOGIC;
  signal \x2_p[15]_i_5_n_0\ : STD_LOGIC;
  signal \x2_p[19]_i_2_n_0\ : STD_LOGIC;
  signal \x2_p[19]_i_3_n_0\ : STD_LOGIC;
  signal \x2_p[19]_i_4__3_n_0\ : STD_LOGIC;
  signal \x2_p[19]_i_5__3_n_0\ : STD_LOGIC;
  signal \x2_p[20]_i_2_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_2_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_3_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_4_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_5_n_0\ : STD_LOGIC;
  signal \x2_p[3]_i_6_n_0\ : STD_LOGIC;
  signal \x2_p[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \x2_p[7]_i_3_n_0\ : STD_LOGIC;
  signal \x2_p[7]_i_4_n_0\ : STD_LOGIC;
  signal \x2_p[7]_i_5_n_0\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \x2_p_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \x2_p_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \x2_p_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \x2_p_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \x2_p_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \x2_p_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[0]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[10]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[11]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[12]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[13]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[14]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[15]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[16]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[17]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[18]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[19]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[1]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[2]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[3]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[4]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[5]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[6]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[7]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[8]\ : STD_LOGIC;
  signal \x2_p_reg_n_0_[9]\ : STD_LOGIC;
  signal x3_p : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \x3_p[11]_i_2_n_0\ : STD_LOGIC;
  signal \x3_p[11]_i_3_n_0\ : STD_LOGIC;
  signal \x3_p[11]_i_4_n_0\ : STD_LOGIC;
  signal \x3_p[11]_i_5_n_0\ : STD_LOGIC;
  signal \x3_p[15]_i_2_n_0\ : STD_LOGIC;
  signal \x3_p[15]_i_3_n_0\ : STD_LOGIC;
  signal \x3_p[15]_i_4_n_0\ : STD_LOGIC;
  signal \x3_p[15]_i_5_n_0\ : STD_LOGIC;
  signal \x3_p[19]_i_2_n_0\ : STD_LOGIC;
  signal \x3_p[19]_i_3_n_0\ : STD_LOGIC;
  signal \x3_p[19]_i_4_n_0\ : STD_LOGIC;
  signal \x3_p[19]_i_5_n_0\ : STD_LOGIC;
  signal \x3_p[20]_i_2_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_2_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_3_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_4_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_5_n_0\ : STD_LOGIC;
  signal \x3_p[3]_i_6_n_0\ : STD_LOGIC;
  signal \x3_p[7]_i_2_n_0\ : STD_LOGIC;
  signal \x3_p[7]_i_3_n_0\ : STD_LOGIC;
  signal \x3_p[7]_i_4_n_0\ : STD_LOGIC;
  signal \x3_p[7]_i_5_n_0\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \x3_p_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \x3_p_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \x3_p_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \x3_p_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \x3_p_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \x3_p_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal x4_p : STD_LOGIC_VECTOR ( 20 downto 4 );
  signal \x4_p[11]_i_2_n_0\ : STD_LOGIC;
  signal \x4_p[11]_i_3_n_0\ : STD_LOGIC;
  signal \x4_p[11]_i_4_n_0\ : STD_LOGIC;
  signal \x4_p[11]_i_5_n_0\ : STD_LOGIC;
  signal \x4_p[15]_i_2_n_0\ : STD_LOGIC;
  signal \x4_p[15]_i_3_n_0\ : STD_LOGIC;
  signal \x4_p[15]_i_4_n_0\ : STD_LOGIC;
  signal \x4_p[15]_i_5_n_0\ : STD_LOGIC;
  signal \x4_p[19]_i_2_n_0\ : STD_LOGIC;
  signal \x4_p[19]_i_3_n_0\ : STD_LOGIC;
  signal \x4_p[19]_i_4_n_0\ : STD_LOGIC;
  signal \x4_p[19]_i_5_n_0\ : STD_LOGIC;
  signal \x4_p[20]_i_2_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_10_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_11_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_3_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_4_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_5_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_6_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_7_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_8_n_0\ : STD_LOGIC;
  signal \x4_p[7]_i_9_n_0\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \x4_p_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \x4_p_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \x4_p_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \x4_p_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \x4_p_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal y1_p : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal \y1_p[18]_i_1_n_0\ : STD_LOGIC;
  signal y2 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal y2_p : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \y2_p[11]_i_2_n_0\ : STD_LOGIC;
  signal \y2_p[11]_i_3_n_0\ : STD_LOGIC;
  signal \y2_p[11]_i_4_n_0\ : STD_LOGIC;
  signal \y2_p[11]_i_5_n_0\ : STD_LOGIC;
  signal \y2_p[15]_i_2_n_0\ : STD_LOGIC;
  signal \y2_p[15]_i_3_n_0\ : STD_LOGIC;
  signal \y2_p[15]_i_4_n_0\ : STD_LOGIC;
  signal \y2_p[15]_i_5_n_0\ : STD_LOGIC;
  signal \y2_p[19]_i_2_n_0\ : STD_LOGIC;
  signal \y2_p[19]_i_3_n_0\ : STD_LOGIC;
  signal \y2_p[19]_i_4_n_0\ : STD_LOGIC;
  signal \y2_p[19]_i_5_n_0\ : STD_LOGIC;
  signal \y2_p[20]_i_2_n_0\ : STD_LOGIC;
  signal \y2_p[3]_i_2_n_0\ : STD_LOGIC;
  signal \y2_p[3]_i_3_n_0\ : STD_LOGIC;
  signal \y2_p[3]_i_4_n_0\ : STD_LOGIC;
  signal \y2_p[3]_i_5_n_0\ : STD_LOGIC;
  signal \y2_p[7]_i_2_n_0\ : STD_LOGIC;
  signal \y2_p[7]_i_3_n_0\ : STD_LOGIC;
  signal \y2_p[7]_i_4_n_0\ : STD_LOGIC;
  signal \y2_p[7]_i_5_n_0\ : STD_LOGIC;
  signal \y2_p_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \y2_p_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \y2_p_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \y2_p_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \y2_p_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \y2_p_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \y2_p_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \y2_p_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal y3 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal y3_p : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \y3_p[11]_i_2_n_0\ : STD_LOGIC;
  signal \y3_p[11]_i_3_n_0\ : STD_LOGIC;
  signal \y3_p[11]_i_4_n_0\ : STD_LOGIC;
  signal \y3_p[11]_i_5_n_0\ : STD_LOGIC;
  signal \y3_p[15]_i_2_n_0\ : STD_LOGIC;
  signal \y3_p[15]_i_3_n_0\ : STD_LOGIC;
  signal \y3_p[15]_i_4_n_0\ : STD_LOGIC;
  signal \y3_p[15]_i_5_n_0\ : STD_LOGIC;
  signal \y3_p[19]_i_2_n_0\ : STD_LOGIC;
  signal \y3_p[19]_i_3_n_0\ : STD_LOGIC;
  signal \y3_p[19]_i_4_n_0\ : STD_LOGIC;
  signal \y3_p[19]_i_5_n_0\ : STD_LOGIC;
  signal \y3_p[20]_i_2_n_0\ : STD_LOGIC;
  signal \y3_p[3]_i_2_n_0\ : STD_LOGIC;
  signal \y3_p[3]_i_3_n_0\ : STD_LOGIC;
  signal \y3_p[3]_i_4_n_0\ : STD_LOGIC;
  signal \y3_p[3]_i_5_n_0\ : STD_LOGIC;
  signal \y3_p[7]_i_2_n_0\ : STD_LOGIC;
  signal \y3_p[7]_i_3_n_0\ : STD_LOGIC;
  signal \y3_p[7]_i_4_n_0\ : STD_LOGIC;
  signal \y3_p[7]_i_5_n_0\ : STD_LOGIC;
  signal \y3_p_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \y3_p_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \y3_p_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \y3_p_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \y3_p_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \y3_p_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \y3_p_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \y3_p_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal y4 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal y4_p : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \y4_p[11]_i_2_n_0\ : STD_LOGIC;
  signal \y4_p[11]_i_3_n_0\ : STD_LOGIC;
  signal \y4_p[11]_i_4_n_0\ : STD_LOGIC;
  signal \y4_p[11]_i_5_n_0\ : STD_LOGIC;
  signal \y4_p[15]_i_2_n_0\ : STD_LOGIC;
  signal \y4_p[15]_i_3_n_0\ : STD_LOGIC;
  signal \y4_p[15]_i_4_n_0\ : STD_LOGIC;
  signal \y4_p[15]_i_5_n_0\ : STD_LOGIC;
  signal \y4_p[19]_i_2_n_0\ : STD_LOGIC;
  signal \y4_p[19]_i_3_n_0\ : STD_LOGIC;
  signal \y4_p[19]_i_4_n_0\ : STD_LOGIC;
  signal \y4_p[19]_i_5_n_0\ : STD_LOGIC;
  signal \y4_p[20]_i_2_n_0\ : STD_LOGIC;
  signal \y4_p[3]_i_2_n_0\ : STD_LOGIC;
  signal \y4_p[3]_i_3_n_0\ : STD_LOGIC;
  signal \y4_p[3]_i_4_n_0\ : STD_LOGIC;
  signal \y4_p[3]_i_5_n_0\ : STD_LOGIC;
  signal \y4_p[7]_i_2_n_0\ : STD_LOGIC;
  signal \y4_p[7]_i_3_n_0\ : STD_LOGIC;
  signal \y4_p[7]_i_4_n_0\ : STD_LOGIC;
  signal \y4_p[7]_i_5_n_0\ : STD_LOGIC;
  signal \y4_p_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \y4_p_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \y4_p_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \y4_p_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \y4_p_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \y4_p_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \y4_p_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \y4_p_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal y5 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal y5_p : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \y5_p[11]_i_2_n_0\ : STD_LOGIC;
  signal \y5_p[11]_i_3_n_0\ : STD_LOGIC;
  signal \y5_p[11]_i_4_n_0\ : STD_LOGIC;
  signal \y5_p[11]_i_5_n_0\ : STD_LOGIC;
  signal \y5_p[15]_i_2_n_0\ : STD_LOGIC;
  signal \y5_p[15]_i_3_n_0\ : STD_LOGIC;
  signal \y5_p[15]_i_4_n_0\ : STD_LOGIC;
  signal \y5_p[15]_i_5_n_0\ : STD_LOGIC;
  signal \y5_p[19]_i_2_n_0\ : STD_LOGIC;
  signal \y5_p[19]_i_3_n_0\ : STD_LOGIC;
  signal \y5_p[19]_i_4_n_0\ : STD_LOGIC;
  signal \y5_p[19]_i_5_n_0\ : STD_LOGIC;
  signal \y5_p[20]_i_2_n_0\ : STD_LOGIC;
  signal \y5_p[3]_i_2_n_0\ : STD_LOGIC;
  signal \y5_p[3]_i_3_n_0\ : STD_LOGIC;
  signal \y5_p[3]_i_4_n_0\ : STD_LOGIC;
  signal \y5_p[3]_i_5_n_0\ : STD_LOGIC;
  signal \y5_p[7]_i_2_n_0\ : STD_LOGIC;
  signal \y5_p[7]_i_3_n_0\ : STD_LOGIC;
  signal \y5_p[7]_i_4_n_0\ : STD_LOGIC;
  signal \y5_p[7]_i_5_n_0\ : STD_LOGIC;
  signal \y5_p_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \y5_p_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \y5_p_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \y5_p_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \y5_p_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \y5_p_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \y5_p_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \y5_p_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal z0 : STD_LOGIC_VECTOR ( 20 downto 2 );
  signal z0_p : STD_LOGIC_VECTOR ( 20 downto 2 );
  signal \z0_p[13]_i_3__2_n_0\ : STD_LOGIC;
  signal \z0_p[17]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p[17]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[17]_i_6_n_0\ : STD_LOGIC;
  signal \z0_p[20]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[9]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[13]_i_2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[13]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[17]_i_2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal z1 : STD_LOGIC_VECTOR ( 20 downto 2 );
  signal z1_p : STD_LOGIC_VECTOR ( 20 downto 2 );
  signal \z1_p[13]_i_2_n_0\ : STD_LOGIC;
  signal \z1_p[13]_i_3_n_0\ : STD_LOGIC;
  signal \z1_p[13]_i_4_n_0\ : STD_LOGIC;
  signal \z1_p[13]_i_5_n_0\ : STD_LOGIC;
  signal \z1_p[13]_i_6_n_0\ : STD_LOGIC;
  signal \z1_p[13]_i_7_n_0\ : STD_LOGIC;
  signal \z1_p[13]_i_8_n_0\ : STD_LOGIC;
  signal \z1_p[13]_i_9_n_0\ : STD_LOGIC;
  signal \z1_p[17]_i_2_n_0\ : STD_LOGIC;
  signal \z1_p[17]_i_3_n_0\ : STD_LOGIC;
  signal \z1_p[17]_i_4_n_0\ : STD_LOGIC;
  signal \z1_p[17]_i_5_n_0\ : STD_LOGIC;
  signal \z1_p[17]_i_6_n_0\ : STD_LOGIC;
  signal \z1_p[17]_i_7_n_0\ : STD_LOGIC;
  signal \z1_p[17]_i_8_n_0\ : STD_LOGIC;
  signal \z1_p[17]_i_9_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_2_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \z1_p[20]_i_4_n_0\ : STD_LOGIC;
  signal \z1_p[5]_i_2_n_0\ : STD_LOGIC;
  signal \z1_p[5]_i_3_n_0\ : STD_LOGIC;
  signal \z1_p[5]_i_4_n_0\ : STD_LOGIC;
  signal \z1_p[5]_i_5_n_0\ : STD_LOGIC;
  signal \z1_p[9]_i_2_n_0\ : STD_LOGIC;
  signal \z1_p[9]_i_3_n_0\ : STD_LOGIC;
  signal \z1_p[9]_i_4_n_0\ : STD_LOGIC;
  signal \z1_p[9]_i_5_n_0\ : STD_LOGIC;
  signal \z1_p[9]_i_6_n_0\ : STD_LOGIC;
  signal \z1_p[9]_i_7_n_0\ : STD_LOGIC;
  signal \z1_p[9]_i_8_n_0\ : STD_LOGIC;
  signal \z1_p_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \z1_p_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \z1_p_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \z1_p_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \z1_p_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \z1_p_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \z1_p_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \z1_p_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \z1_p_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \z1_p_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \z1_p_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \z1_p_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \z1_p_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \z1_p_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \z1_p_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \z1_p_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \z1_p_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal z2 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal z2_p : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \z2_p[12]_i_2_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_3_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_4_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_5_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_6__3_n_0\ : STD_LOGIC;
  signal \z2_p[12]_i_7_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_2_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_4_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_5_n_0\ : STD_LOGIC;
  signal \z2_p[16]_i_6_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_3_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_4_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_5_n_0\ : STD_LOGIC;
  signal \z2_p[20]_i_6_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_2_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_3_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_5_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_6__3_n_0\ : STD_LOGIC;
  signal \z2_p[4]_i_7_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_2_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_3_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_4_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_5_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_6_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_7_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_8_n_0\ : STD_LOGIC;
  signal \z2_p[8]_i_9_n_0\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \z2_p_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \z2_p_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \z2_p_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \z2_p_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \z2_p_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal z3 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal z3_p : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \z3_p[12]_i_2_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_3_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_5_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_6_n_0\ : STD_LOGIC;
  signal \z3_p[12]_i_7_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_3_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_4_n_0\ : STD_LOGIC;
  signal \z3_p[16]_i_5_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_3_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_4_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_5_n_0\ : STD_LOGIC;
  signal \z3_p[20]_i_6_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_2_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_3_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_5_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_6_n_0\ : STD_LOGIC;
  signal \z3_p[4]_i_7_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_2_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_3_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \z3_p[8]_i_6_n_0\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \z3_p_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \z3_p_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \z3_p_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \z3_p_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \z3_p_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal z4 : STD_LOGIC_VECTOR ( 20 to 20 );
  signal z4_p : STD_LOGIC_VECTOR ( 20 to 20 );
  signal \z4_p[20]_i_11_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_12_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_13_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_14_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_16_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_17_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_18_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_19_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_20_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_22_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_23_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_24_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_25_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_26_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_27_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_28_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_29_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_30_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_31_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_3_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_5_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_6_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_7_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_8_n_0\ : STD_LOGIC;
  signal \z4_p[20]_i_9_n_0\ : STD_LOGIC;
  signal \z4_p_reg[20]_i_10_n_0\ : STD_LOGIC;
  signal \z4_p_reg[20]_i_10_n_1\ : STD_LOGIC;
  signal \z4_p_reg[20]_i_10_n_2\ : STD_LOGIC;
  signal \z4_p_reg[20]_i_10_n_3\ : STD_LOGIC;
  signal \z4_p_reg[20]_i_15_n_0\ : STD_LOGIC;
  signal \z4_p_reg[20]_i_15_n_1\ : STD_LOGIC;
  signal \z4_p_reg[20]_i_15_n_2\ : STD_LOGIC;
  signal \z4_p_reg[20]_i_15_n_3\ : STD_LOGIC;
  signal \z4_p_reg[20]_i_21_n_0\ : STD_LOGIC;
  signal \z4_p_reg[20]_i_21_n_1\ : STD_LOGIC;
  signal \z4_p_reg[20]_i_21_n_2\ : STD_LOGIC;
  signal \z4_p_reg[20]_i_21_n_3\ : STD_LOGIC;
  signal \z4_p_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \z4_p_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \z4_p_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \z4_p_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \z4_p_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \z4_p_reg[20]_i_4_n_1\ : STD_LOGIC;
  signal \z4_p_reg[20]_i_4_n_2\ : STD_LOGIC;
  signal \z4_p_reg[20]_i_4_n_3\ : STD_LOGIC;
  signal \NLW_Input_rsvd_1_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__inferred__0/i__carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__inferred__0/i__carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i__carry__1_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_quad_correction_before_th1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_quad_correction_before_th1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_quad_correction_before_th2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_quad_correction_before_th2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_quad_correction_before_th2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_quad_correction_before_th2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_quad_correction_before_th2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_quad_correction_before_th2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_quad_correction_before_th2_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_quad_correction_before_th2_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_quad_correction_before_th3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_quad_correction_before_th3_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_quad_correction_before_th3_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_quad_correction_before_th3_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_quad_correction_before_th3_carry__1_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_quad_correction_before_th3_carry_i_9_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_x2_p_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x2_p_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_x3_p_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x3_p_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_x4_p_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x4_p_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_x4_p_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y2_p_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y2_p_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y3_p_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y3_p_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y4_p_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y4_p_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y5_p_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y5_p_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_z0_p_reg[20]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z0_p_reg[20]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z1_p_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z1_p_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z2_p_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z3_p_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z4_p_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_z4_p_reg[20]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[20]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[20]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[20]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z4_p_reg[20]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Input_rsvd_1[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Input_rsvd_1[10]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Input_rsvd_1[11]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Input_rsvd_1[12]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Input_rsvd_1[13]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Input_rsvd_1[14]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Input_rsvd_1[15]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Input_rsvd_1[16]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Input_rsvd_1[17]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Input_rsvd_1[18]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Input_rsvd_1[19]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Input_rsvd_1[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Input_rsvd_1[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Input_rsvd_1[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Input_rsvd_1[4]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Input_rsvd_1[5]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Input_rsvd_1[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Input_rsvd_1[7]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Input_rsvd_1[8]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Input_rsvd_1[9]_i_1\ : label is "soft_lutpair40";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/u_370Hz_Sin/u_Sin4/negate_reg_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/u_370Hz_Sin/u_Sin4/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x2_p_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x3_p_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x4_p_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y2_p_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y3_p_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y4_p_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y5_p_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \z0_p[10]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \z0_p[11]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \z0_p[12]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \z0_p[13]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \z0_p[14]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \z0_p[15]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \z0_p[16]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \z0_p[17]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \z0_p[18]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \z0_p[19]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \z0_p[20]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \z0_p[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \z0_p[4]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \z0_p[5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \z0_p[6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \z0_p[7]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \z0_p[8]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \z0_p[9]_i_1\ : label is "soft_lutpair31";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[13]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[17]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[5]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[9]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[13]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[17]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z1_p_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z2_p_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z3_p_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[20]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[20]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[20]_i_21\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z4_p_reg[20]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0\(14 downto 0) <= \^negate_reg_reg_reg[4]_hwmoderegister1_reg_reg_c_3_0\(14 downto 0);
\Input_rsvd_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(1),
      I1 => y5_p(1),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => D(0)
    );
\Input_rsvd_1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(11),
      I1 => y5_p(11),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => D(10)
    );
\Input_rsvd_1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(12),
      I1 => y5_p(12),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => D(11)
    );
\Input_rsvd_1[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(12),
      O => \Input_rsvd_1[11]_i_3_n_0\
    );
\Input_rsvd_1[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(11),
      O => \Input_rsvd_1[11]_i_4_n_0\
    );
\Input_rsvd_1[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(10),
      O => \Input_rsvd_1[11]_i_5_n_0\
    );
\Input_rsvd_1[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(9),
      O => \Input_rsvd_1[11]_i_6_n_0\
    );
\Input_rsvd_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(13),
      I1 => y5_p(13),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => D(12)
    );
\Input_rsvd_1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(14),
      I1 => y5_p(14),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => D(13)
    );
\Input_rsvd_1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(15),
      I1 => y5_p(15),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => D(14)
    );
\Input_rsvd_1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(16),
      I1 => y5_p(16),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => D(15)
    );
\Input_rsvd_1[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(16),
      O => \Input_rsvd_1[15]_i_3_n_0\
    );
\Input_rsvd_1[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(15),
      O => \Input_rsvd_1[15]_i_4_n_0\
    );
\Input_rsvd_1[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(14),
      O => \Input_rsvd_1[15]_i_5_n_0\
    );
\Input_rsvd_1[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(13),
      O => \Input_rsvd_1[15]_i_6_n_0\
    );
\Input_rsvd_1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(17),
      I1 => y5_p(17),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => D(16)
    );
\Input_rsvd_1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(18),
      I1 => y5_p(18),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => D(17)
    );
\Input_rsvd_1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(19),
      I1 => y5_p(19),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => D(18)
    );
\Input_rsvd_1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(20),
      I1 => y5_p(20),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => D(19)
    );
\Input_rsvd_1[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(20),
      O => \Input_rsvd_1[19]_i_3_n_0\
    );
\Input_rsvd_1[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(19),
      O => \Input_rsvd_1[19]_i_4_n_0\
    );
\Input_rsvd_1[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(18),
      O => \Input_rsvd_1[19]_i_5_n_0\
    );
\Input_rsvd_1[19]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(17),
      O => \Input_rsvd_1[19]_i_6_n_0\
    );
\Input_rsvd_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(2),
      I1 => y5_p(2),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => D(1)
    );
\Input_rsvd_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(3),
      I1 => y5_p(3),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => D(2)
    );
\Input_rsvd_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(4),
      I1 => y5_p(4),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => D(3)
    );
\Input_rsvd_1[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(0),
      O => \Input_rsvd_1[3]_i_3_n_0\
    );
\Input_rsvd_1[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(4),
      O => \Input_rsvd_1[3]_i_4_n_0\
    );
\Input_rsvd_1[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(3),
      O => \Input_rsvd_1[3]_i_5_n_0\
    );
\Input_rsvd_1[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(2),
      O => \Input_rsvd_1[3]_i_6_n_0\
    );
\Input_rsvd_1[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(1),
      O => \Input_rsvd_1[3]_i_7_n_0\
    );
\Input_rsvd_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(5),
      I1 => y5_p(5),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => D(4)
    );
\Input_rsvd_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(6),
      I1 => y5_p(6),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => D(5)
    );
\Input_rsvd_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(7),
      I1 => y5_p(7),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => D(6)
    );
\Input_rsvd_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(8),
      I1 => y5_p(8),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => D(7)
    );
\Input_rsvd_1[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(8),
      O => \Input_rsvd_1[7]_i_3_n_0\
    );
\Input_rsvd_1[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(7),
      O => \Input_rsvd_1[7]_i_4_n_0\
    );
\Input_rsvd_1[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(6),
      O => \Input_rsvd_1[7]_i_5_n_0\
    );
\Input_rsvd_1[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5_p(5),
      O => \Input_rsvd_1[7]_i_6_n_0\
    );
\Input_rsvd_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(9),
      I1 => y5_p(9),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => D(8)
    );
\Input_rsvd_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => quad_correction_after_cast_3(10),
      I1 => y5_p(10),
      I2 => \negate_reg_reg_reg_n_0_[5]\,
      O => D(9)
    );
\Input_rsvd_1_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Input_rsvd_1_reg[7]_i_2_n_0\,
      CO(3) => \Input_rsvd_1_reg[11]_i_2_n_0\,
      CO(2) => \Input_rsvd_1_reg[11]_i_2_n_1\,
      CO(1) => \Input_rsvd_1_reg[11]_i_2_n_2\,
      CO(0) => \Input_rsvd_1_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(12 downto 9),
      S(3) => \Input_rsvd_1[11]_i_3_n_0\,
      S(2) => \Input_rsvd_1[11]_i_4_n_0\,
      S(1) => \Input_rsvd_1[11]_i_5_n_0\,
      S(0) => \Input_rsvd_1[11]_i_6_n_0\
    );
\Input_rsvd_1_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Input_rsvd_1_reg[11]_i_2_n_0\,
      CO(3) => \Input_rsvd_1_reg[15]_i_2_n_0\,
      CO(2) => \Input_rsvd_1_reg[15]_i_2_n_1\,
      CO(1) => \Input_rsvd_1_reg[15]_i_2_n_2\,
      CO(0) => \Input_rsvd_1_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(16 downto 13),
      S(3) => \Input_rsvd_1[15]_i_3_n_0\,
      S(2) => \Input_rsvd_1[15]_i_4_n_0\,
      S(1) => \Input_rsvd_1[15]_i_5_n_0\,
      S(0) => \Input_rsvd_1[15]_i_6_n_0\
    );
\Input_rsvd_1_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Input_rsvd_1_reg[15]_i_2_n_0\,
      CO(3) => \NLW_Input_rsvd_1_reg[19]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \Input_rsvd_1_reg[19]_i_2_n_1\,
      CO(1) => \Input_rsvd_1_reg[19]_i_2_n_2\,
      CO(0) => \Input_rsvd_1_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(20 downto 17),
      S(3) => \Input_rsvd_1[19]_i_3_n_0\,
      S(2) => \Input_rsvd_1[19]_i_4_n_0\,
      S(1) => \Input_rsvd_1[19]_i_5_n_0\,
      S(0) => \Input_rsvd_1[19]_i_6_n_0\
    );
\Input_rsvd_1_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Input_rsvd_1_reg[3]_i_2_n_0\,
      CO(2) => \Input_rsvd_1_reg[3]_i_2_n_1\,
      CO(1) => \Input_rsvd_1_reg[3]_i_2_n_2\,
      CO(0) => \Input_rsvd_1_reg[3]_i_2_n_3\,
      CYINIT => \Input_rsvd_1[3]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(4 downto 1),
      S(3) => \Input_rsvd_1[3]_i_4_n_0\,
      S(2) => \Input_rsvd_1[3]_i_5_n_0\,
      S(1) => \Input_rsvd_1[3]_i_6_n_0\,
      S(0) => \Input_rsvd_1[3]_i_7_n_0\
    );
\Input_rsvd_1_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Input_rsvd_1_reg[3]_i_2_n_0\,
      CO(3) => \Input_rsvd_1_reg[7]_i_2_n_0\,
      CO(2) => \Input_rsvd_1_reg[7]_i_2_n_1\,
      CO(1) => \Input_rsvd_1_reg[7]_i_2_n_2\,
      CO(0) => \Input_rsvd_1_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_after_cast_3(8 downto 5),
      S(3) => \Input_rsvd_1[7]_i_3_n_0\,
      S(2) => \Input_rsvd_1[7]_i_4_n_0\,
      S(1) => \Input_rsvd_1[7]_i_5_n_0\,
      S(0) => \Input_rsvd_1[7]_i_6_n_0\
    );
\_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__0/i__carry_n_0\,
      CO(2) => \_inferred__0/i__carry_n_1\,
      CO(1) => \_inferred__0/i__carry_n_2\,
      CO(0) => \_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(2 downto 1),
      DI(1) => \i__carry_i_1_n_0\,
      DI(0) => \i__carry_i_2_n_0\,
      O(3 downto 0) => quad_correction_before_th0(3 downto 0),
      S(3) => \i__carry_i_3__3_n_0\,
      S(2) => \i__carry_i_4__3_n_0\,
      S(1) => \i__carry_i_5__0_n_0\,
      S(0) => \i__carry_i_6__0_n_0\
    );
\_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry_n_0\,
      CO(3) => \_inferred__0/i__carry__0_n_0\,
      CO(2) => \_inferred__0/i__carry__0_n_1\,
      CO(1) => \_inferred__0/i__carry__0_n_2\,
      CO(0) => \_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__3_n_0\,
      DI(2 downto 0) => Q(5 downto 3),
      O(3 downto 0) => quad_correction_before_th0(7 downto 4),
      S(3) => \i__carry__0_i_2__0_n_0\,
      S(2) => \i__carry__0_i_3__3_n_0\,
      S(1) => \i__carry__0_i_4__3_n_0\,
      S(0) => \i__carry__0_i_5__0_n_0\
    );
\_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__0_n_0\,
      CO(3) => \_inferred__0/i__carry__1_n_0\,
      CO(2) => \_inferred__0/i__carry__1_n_1\,
      CO(1) => \_inferred__0/i__carry__1_n_2\,
      CO(0) => \_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(10 downto 9),
      DI(1) => \i__carry__1_i_1_n_0\,
      DI(0) => \i__carry__1_i_2__3_n_0\,
      O(3 downto 0) => quad_correction_before_th0(11 downto 8),
      S(3) => \i__carry__1_i_3__0_n_0\,
      S(2) => \i__carry__1_i_4__3_n_0\,
      S(1) => \i__carry__1_i_5__0_n_0\,
      S(0) => \i__carry__1_i_6__0_n_0\
    );
\_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__1_n_0\,
      CO(3) => \_inferred__0/i__carry__2_n_0\,
      CO(2) => \_inferred__0/i__carry__2_n_1\,
      CO(1) => \_inferred__0/i__carry__2_n_2\,
      CO(0) => \_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__2_i_1_n_0\,
      DI(2) => Q(13),
      DI(1) => \i__carry__2_i_2_n_0\,
      DI(0) => \i__carry__2_i_3_n_0\,
      O(3 downto 0) => quad_correction_before_th0(15 downto 12),
      S(3) => \i__carry__2_i_4_n_0\,
      S(2) => \i__carry__2_i_5_n_0\,
      S(1) => \i__carry__2_i_6_n_0\,
      S(0) => \i__carry__2_i_7_n_0\
    );
\_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__2_n_0\,
      CO(3 downto 2) => \NLW__inferred__0/i__carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_inferred__0/i__carry__3_n_2\,
      CO(0) => \_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => Q(16),
      DI(0) => \i__carry__3_i_1_n_0\,
      O(3) => \NLW__inferred__0/i__carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => quad_correction_before_th0(18 downto 16),
      S(3) => '0',
      S(2) => \i__carry__3_i_2_n_0\,
      S(1) => \i__carry__3_i_3_n_0\,
      S(0) => \i__carry__3_i_4__0_n_0\
    );
\i__carry__0_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      O => \i__carry__0_i_10_n_0\
    );
\i__carry__0_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => \i__carry__0_i_11_n_0\
    );
\i__carry__0_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      O => \i__carry__0_i_12_n_0\
    );
\i__carry__0_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      O => \i__carry__0_i_13_n_0\
    );
\i__carry__0_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \i__carry__0_i_14_n_0\
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => Q(7),
      I1 => \quad_correction_before_th3_carry__1_n_1\,
      I2 => \quad_correction_before_th2_carry__1_n_1\,
      O => \i__carry__0_i_1__3_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69C3"
    )
        port map (
      I0 => \quad_correction_before_th3_carry__1_n_1\,
      I1 => Q(7),
      I2 => Q(6),
      I3 => \quad_correction_before_th2_carry__1_n_1\,
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      O => \i__carry__0_i_3__3_n_0\
    );
\i__carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \i__carry__0_i_4__3_n_0\
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \i__carry__0_i_5__0_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__0_i_8_n_0\,
      CO(3) => \i__carry__0_i_7_n_0\,
      CO(2) => \i__carry__0_i_7_n_1\,
      CO(1) => \i__carry__0_i_7_n_2\,
      CO(0) => \i__carry__0_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(16 downto 15),
      DI(1) => '0',
      DI(0) => Q(13),
      O(3 downto 0) => \^negate_reg_reg_reg[4]_hwmoderegister1_reg_reg_c_3_0\(10 downto 7),
      S(3) => \i__carry__0_i_9_n_0\,
      S(2) => \i__carry__0_i_10_n_0\,
      S(1) => Q(14),
      S(0) => \i__carry__0_i_11_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry_i_8_n_0\,
      CO(3) => \i__carry__0_i_8_n_0\,
      CO(2) => \i__carry__0_i_8_n_1\,
      CO(1) => \i__carry__0_i_8_n_2\,
      CO(0) => \i__carry__0_i_8_n_3\,
      CYINIT => '0',
      DI(3) => Q(12),
      DI(2) => '0',
      DI(1 downto 0) => Q(10 downto 9),
      O(3 downto 0) => \^negate_reg_reg_reg[4]_hwmoderegister1_reg_reg_c_3_0\(6 downto 3),
      S(3) => \i__carry__0_i_12_n_0\,
      S(2) => Q(11),
      S(1) => \i__carry__0_i_13_n_0\,
      S(0) => \i__carry__0_i_14_n_0\
    );
\i__carry__0_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(16),
      O => \i__carry__0_i_9_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => \quad_correction_before_th2_carry__1_n_1\,
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__0_i_7_n_0\,
      CO(3) => \NLW_i__carry__1_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \i__carry__1_i_1__0_n_1\,
      CO(1) => \i__carry__1_i_1__0_n_2\,
      CO(0) => \i__carry__1_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => Q(19),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \^negate_reg_reg_reg[4]_hwmoderegister1_reg_reg_c_3_0\(14 downto 11),
      S(3) => \i__carry__1_i_6_n_0\,
      S(2) => \i__carry__1_i_7_n_0\,
      S(1 downto 0) => Q(18 downto 17)
    );
\i__carry__1_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => \quad_correction_before_th2_carry__1_n_1\,
      O => \i__carry__1_i_2__3_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \quad_correction_before_th3_carry__1_n_1\,
      I1 => \quad_correction_before_th2_carry__1_n_1\,
      I2 => Q(11),
      I3 => Q(10),
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry__1_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => Q(10),
      O => \i__carry__1_i_4__3_n_0\
    );
\i__carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F807"
    )
        port map (
      I0 => \quad_correction_before_th2_carry__1_n_1\,
      I1 => Q(6),
      I2 => Q(8),
      I3 => Q(9),
      O => \i__carry__1_i_5__0_n_0\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      O => \i__carry__1_i_6_n_0\
    );
\i__carry__1_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6C6C9363"
    )
        port map (
      I0 => Q(6),
      I1 => Q(8),
      I2 => \quad_correction_before_th2_carry__1_n_1\,
      I3 => \quad_correction_before_th3_carry__1_n_1\,
      I4 => Q(7),
      O => \i__carry__1_i_6__0_n_0\
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(19),
      O => \i__carry__1_i_7_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(14),
      I1 => \quad_correction_before_th2_carry__1_n_1\,
      I2 => \quad_correction_before_th3_carry__1_n_1\,
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(12),
      I1 => \quad_correction_before_th3_carry__1_n_1\,
      I2 => \quad_correction_before_th2_carry__1_n_1\,
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(11),
      I1 => \quad_correction_before_th2_carry__1_n_1\,
      I2 => \quad_correction_before_th3_carry__1_n_1\,
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E619"
    )
        port map (
      I0 => Q(14),
      I1 => \quad_correction_before_th2_carry__1_n_1\,
      I2 => \quad_correction_before_th3_carry__1_n_1\,
      I3 => Q(15),
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \quad_correction_before_th3_carry__1_n_1\,
      I1 => \quad_correction_before_th2_carry__1_n_1\,
      I2 => Q(14),
      I3 => Q(13),
      O => \i__carry__2_i_5_n_0\
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F20D"
    )
        port map (
      I0 => \quad_correction_before_th2_carry__1_n_1\,
      I1 => \quad_correction_before_th3_carry__1_n_1\,
      I2 => Q(12),
      I3 => Q(13),
      O => \i__carry__2_i_6_n_0\
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E619"
    )
        port map (
      I0 => Q(11),
      I1 => \quad_correction_before_th2_carry__1_n_1\,
      I2 => \quad_correction_before_th3_carry__1_n_1\,
      I3 => Q(12),
      O => \i__carry__2_i_7_n_0\
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(15),
      I1 => \quad_correction_before_th3_carry__1_n_1\,
      I2 => \quad_correction_before_th2_carry__1_n_1\,
      O => \i__carry__3_i_1_n_0\
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EC3"
    )
        port map (
      I0 => \quad_correction_before_th3_carry__1_n_1\,
      I1 => Q(17),
      I2 => Q(18),
      I3 => \quad_correction_before_th2_carry__1_n_1\,
      O => \i__carry__3_i_2_n_0\
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \quad_correction_before_th3_carry__1_n_1\,
      I1 => \quad_correction_before_th2_carry__1_n_1\,
      I2 => Q(17),
      I3 => Q(16),
      O => \i__carry__3_i_3_n_0\
    );
\i__carry__3_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F20D"
    )
        port map (
      I0 => \quad_correction_before_th2_carry__1_n_1\,
      I1 => \quad_correction_before_th3_carry__1_n_1\,
      I2 => Q(15),
      I3 => Q(16),
      O => \i__carry__3_i_4__0_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \i__carry_i_10_n_0\
    );
\i__carry_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \i__carry_i_11_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => quad_correction_before_sub_temp(5),
      I1 => quad_correction_before_sub_temp(4),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \quad_correction_before_th3_carry__1_n_1\,
      I1 => \quad_correction_before_th2_carry__1_n_1\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => quad_correction_before_sub_temp(3),
      I1 => quad_correction_before_sub_temp(2),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(0),
      I1 => quad_correction_before_sub_temp(1),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_sub_temp(4),
      I1 => quad_correction_before_sub_temp(5),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \quad_correction_before_th2_carry__1_n_1\,
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_sub_temp(2),
      I1 => quad_correction_before_sub_temp(3),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \quad_correction_before_th2_carry__1_n_1\,
      I1 => \quad_correction_before_th3_carry__1_n_1\,
      I2 => Q(0),
      O => \i__carry_i_6__0_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_sub_temp(1),
      I1 => Q(0),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry_i_9_n_0\,
      CO(3) => \i__carry_i_8_n_0\,
      CO(2) => \i__carry_i_8_n_1\,
      CO(1) => \i__carry_i_8_n_2\,
      CO(0) => \i__carry_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(8 downto 7),
      DI(1 downto 0) => B"00",
      O(3 downto 1) => \^negate_reg_reg_reg[4]_hwmoderegister1_reg_reg_c_3_0\(2 downto 0),
      O(0) => quad_correction_before_sub_temp(5),
      S(3) => \i__carry_i_10_n_0\,
      S(2) => \i__carry_i_11_n_0\,
      S(1 downto 0) => Q(6 downto 5)
    );
\i__carry_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i__carry_i_9_n_0\,
      CO(2) => \i__carry_i_9_n_1\,
      CO(1) => \i__carry_i_9_n_2\,
      CO(0) => \i__carry_i_9_n_3\,
      CYINIT => Q(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_before_sub_temp(4 downto 1),
      S(3 downto 0) => Q(4 downto 1)
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => p_4_out(5),
      Q => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \quad_correction_before_th2_inferred__0/i__carry__1_n_1\,
      I1 => \quad_correction_before_th1_carry__0_n_0\,
      I2 => \quad_correction_before_th3_carry__1_n_1\,
      I3 => \quad_correction_before_th2_carry__1_n_1\,
      O => p_4_out(5)
    );
\negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\negate_reg_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => negate_reg_reg_reg_gate_n_0,
      Q => \negate_reg_reg_reg_n_0_[5]\
    );
negate_reg_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => negate_reg_reg_reg_gate_n_0
    );
quad_correction_before_th1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => quad_correction_before_th1_carry_n_0,
      CO(2) => quad_correction_before_th1_carry_n_1,
      CO(1) => quad_correction_before_th1_carry_n_2,
      CO(0) => quad_correction_before_th1_carry_n_3,
      CYINIT => '0',
      DI(3) => quad_correction_before_th1_carry_i_1_n_0,
      DI(2) => Q(11),
      DI(1) => quad_correction_before_th1_carry_i_2_n_0,
      DI(0) => quad_correction_before_th1_carry_i_3_n_0,
      O(3 downto 0) => NLW_quad_correction_before_th1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => quad_correction_before_th1_carry_i_4_n_0,
      S(2) => quad_correction_before_th1_carry_i_5_n_0,
      S(1) => quad_correction_before_th1_carry_i_6_n_0,
      S(0) => quad_correction_before_th1_carry_i_7_n_0
    );
\quad_correction_before_th1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => quad_correction_before_th1_carry_n_0,
      CO(3) => \quad_correction_before_th1_carry__0_n_0\,
      CO(2) => \quad_correction_before_th1_carry__0_n_1\,
      CO(1) => \quad_correction_before_th1_carry__0_n_2\,
      CO(0) => \quad_correction_before_th1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \quad_correction_before_th1_carry__0_i_1_n_0\,
      DI(1) => '0',
      DI(0) => \quad_correction_before_th1_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_quad_correction_before_th1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \quad_correction_before_th1_carry__0_i_3_n_0\,
      S(2) => \quad_correction_before_th1_carry__0_i_4_n_0\,
      S(1) => \quad_correction_before_th1_carry__0_i_5_n_0\,
      S(0) => \quad_correction_before_th1_carry__0_i_6_n_0\
    );
\quad_correction_before_th1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      O => \quad_correction_before_th1_carry__0_i_1_n_0\
    );
\quad_correction_before_th1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      O => \quad_correction_before_th1_carry__0_i_2_n_0\
    );
\quad_correction_before_th1_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      O => \quad_correction_before_th1_carry__0_i_3_n_0\
    );
\quad_correction_before_th1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      O => \quad_correction_before_th1_carry__0_i_4_n_0\
    );
\quad_correction_before_th1_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(17),
      I1 => Q(16),
      O => \quad_correction_before_th1_carry__0_i_5_n_0\
    );
\quad_correction_before_th1_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \quad_correction_before_th1_carry__0_i_6_n_0\
    );
quad_correction_before_th1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(13),
      I1 => Q(12),
      O => quad_correction_before_th1_carry_i_1_n_0
    );
quad_correction_before_th1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      O => quad_correction_before_th1_carry_i_2_n_0
    );
quad_correction_before_th1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      O => quad_correction_before_th1_carry_i_3_n_0
    );
quad_correction_before_th1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(13),
      I1 => Q(12),
      O => quad_correction_before_th1_carry_i_4_n_0
    );
quad_correction_before_th1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => quad_correction_before_th1_carry_i_5_n_0
    );
quad_correction_before_th1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => quad_correction_before_th1_carry_i_6_n_0
    );
quad_correction_before_th1_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => quad_correction_before_th1_carry_i_7_n_0
    );
quad_correction_before_th2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => quad_correction_before_th2_carry_n_0,
      CO(2) => quad_correction_before_th2_carry_n_1,
      CO(1) => quad_correction_before_th2_carry_n_2,
      CO(0) => quad_correction_before_th2_carry_n_3,
      CYINIT => '0',
      DI(3) => quad_correction_before_th2_carry_i_1_n_0,
      DI(2 downto 1) => B"00",
      DI(0) => quad_correction_before_th2_carry_i_2_n_0,
      O(3 downto 0) => NLW_quad_correction_before_th2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => quad_correction_before_th2_carry_i_3_n_0,
      S(2) => quad_correction_before_th2_carry_i_4_n_0,
      S(1) => quad_correction_before_th2_carry_i_5_n_0,
      S(0) => quad_correction_before_th2_carry_i_6_n_0
    );
\quad_correction_before_th2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => quad_correction_before_th2_carry_n_0,
      CO(3) => \quad_correction_before_th2_carry__0_n_0\,
      CO(2) => \quad_correction_before_th2_carry__0_n_1\,
      CO(1) => \quad_correction_before_th2_carry__0_n_2\,
      CO(0) => \quad_correction_before_th2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \quad_correction_before_th2_carry__0_i_1_n_0\,
      DI(2) => \quad_correction_before_th2_carry__0_i_2_n_0\,
      DI(1) => \quad_correction_before_th2_carry__0_i_3_n_0\,
      DI(0) => \quad_correction_before_th2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_quad_correction_before_th2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \quad_correction_before_th2_carry__0_i_5_n_0\,
      S(2) => \quad_correction_before_th2_carry__0_i_6_n_0\,
      S(1) => \quad_correction_before_th2_carry__0_i_7_n_0\,
      S(0) => \quad_correction_before_th2_carry__0_i_8_n_0\
    );
\quad_correction_before_th2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      O => \quad_correction_before_th2_carry__0_i_1_n_0\
    );
\quad_correction_before_th2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      I1 => Q(12),
      O => \quad_correction_before_th2_carry__0_i_2_n_0\
    );
\quad_correction_before_th2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => \quad_correction_before_th2_carry__0_i_3_n_0\
    );
\quad_correction_before_th2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      O => \quad_correction_before_th2_carry__0_i_4_n_0\
    );
\quad_correction_before_th2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \quad_correction_before_th2_carry__0_i_5_n_0\
    );
\quad_correction_before_th2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \quad_correction_before_th2_carry__0_i_6_n_0\
    );
\quad_correction_before_th2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      O => \quad_correction_before_th2_carry__0_i_7_n_0\
    );
\quad_correction_before_th2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \quad_correction_before_th2_carry__0_i_8_n_0\
    );
\quad_correction_before_th2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \quad_correction_before_th2_carry__0_n_0\,
      CO(3) => \NLW_quad_correction_before_th2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \quad_correction_before_th2_carry__1_n_1\,
      CO(1) => \quad_correction_before_th2_carry__1_n_2\,
      CO(0) => \quad_correction_before_th2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \quad_correction_before_th2_carry__1_i_1_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_quad_correction_before_th2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => Q(20),
      S(1) => \quad_correction_before_th2_carry__1_i_2_n_0\,
      S(0) => \quad_correction_before_th2_carry__1_i_3_n_0\
    );
\quad_correction_before_th2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      O => \quad_correction_before_th2_carry__1_i_1_n_0\
    );
\quad_correction_before_th2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      O => \quad_correction_before_th2_carry__1_i_2_n_0\
    );
\quad_correction_before_th2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      I1 => Q(16),
      O => \quad_correction_before_th2_carry__1_i_3_n_0\
    );
quad_correction_before_th2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      O => quad_correction_before_th2_carry_i_1_n_0
    );
quad_correction_before_th2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => quad_correction_before_th2_carry_i_2_n_0
    );
quad_correction_before_th2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => quad_correction_before_th2_carry_i_3_n_0
    );
quad_correction_before_th2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      O => quad_correction_before_th2_carry_i_4_n_0
    );
quad_correction_before_th2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      O => quad_correction_before_th2_carry_i_5_n_0
    );
quad_correction_before_th2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => quad_correction_before_th2_carry_i_6_n_0
    );
\quad_correction_before_th2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \quad_correction_before_th2_inferred__0/i__carry_n_0\,
      CO(2) => \quad_correction_before_th2_inferred__0/i__carry_n_1\,
      CO(1) => \quad_correction_before_th2_inferred__0/i__carry_n_2\,
      CO(0) => \quad_correction_before_th2_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \i__carry_i_1__0_n_0\,
      DI(1) => \i__carry_i_2__0_n_0\,
      DI(0) => \i__carry_i_3_n_0\,
      O(3 downto 0) => \NLW_quad_correction_before_th2_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => S(0),
      S(2) => \i__carry_i_5_n_0\,
      S(1) => \i__carry_i_6_n_0\,
      S(0) => \i__carry_i_7_n_0\
    );
\quad_correction_before_th2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \quad_correction_before_th2_inferred__0/i__carry_n_0\,
      CO(3) => \quad_correction_before_th2_inferred__0/i__carry__0_n_0\,
      CO(2) => \quad_correction_before_th2_inferred__0/i__carry__0_n_1\,
      CO(1) => \quad_correction_before_th2_inferred__0/i__carry__0_n_2\,
      CO(0) => \quad_correction_before_th2_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => '0',
      O(3 downto 0) => \NLW_quad_correction_before_th2_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \HDL_Counter5_out1_reg[16]\(3 downto 0)
    );
\quad_correction_before_th2_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \quad_correction_before_th2_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_quad_correction_before_th2_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \quad_correction_before_th2_inferred__0/i__carry__1_n_1\,
      CO(1) => \quad_correction_before_th2_inferred__0/i__carry__1_n_2\,
      CO(0) => \quad_correction_before_th2_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^negate_reg_reg_reg[4]_hwmoderegister1_reg_reg_c_3_0\(14),
      DI(1) => '0',
      DI(0) => \HDL_Counter5_out1_reg[19]\(0),
      O(3 downto 0) => \NLW_quad_correction_before_th2_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \HDL_Counter5_out1_reg[19]_0\(2 downto 0)
    );
quad_correction_before_th3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => quad_correction_before_th3_carry_n_0,
      CO(2) => quad_correction_before_th3_carry_n_1,
      CO(1) => quad_correction_before_th3_carry_n_2,
      CO(0) => quad_correction_before_th3_carry_n_3,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => quad_correction_before_th3_carry_i_1_n_0,
      DI(1) => quad_correction_before_th3_carry_i_2_n_0,
      DI(0) => quad_correction_before_add_temp(1),
      O(3 downto 0) => NLW_quad_correction_before_th3_carry_O_UNCONNECTED(3 downto 0),
      S(3) => quad_correction_before_th3_carry_i_4_n_0,
      S(2) => quad_correction_before_th3_carry_i_5_n_0,
      S(1) => quad_correction_before_th3_carry_i_6_n_0,
      S(0) => quad_correction_before_th3_carry_i_7_n_0
    );
\quad_correction_before_th3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => quad_correction_before_th3_carry_n_0,
      CO(3) => \quad_correction_before_th3_carry__0_n_0\,
      CO(2) => \quad_correction_before_th3_carry__0_n_1\,
      CO(1) => \quad_correction_before_th3_carry__0_n_2\,
      CO(0) => \quad_correction_before_th3_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => quad_correction_before_add_temp(13),
      DI(1) => \quad_correction_before_th3_carry__0_i_2_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_quad_correction_before_th3_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \quad_correction_before_th3_carry__0_i_3_n_0\,
      S(2) => \quad_correction_before_th3_carry__0_i_4_n_0\,
      S(1) => \quad_correction_before_th3_carry__0_i_5_n_0\,
      S(0) => \quad_correction_before_th3_carry__0_i_6_n_0\
    );
\quad_correction_before_th3_carry__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \quad_correction_before_th3_carry__0_i_7_n_0\,
      CO(3) => \quad_correction_before_th3_carry__0_i_1_n_0\,
      CO(2) => \quad_correction_before_th3_carry__0_i_1_n_1\,
      CO(1) => \quad_correction_before_th3_carry__0_i_1_n_2\,
      CO(0) => \quad_correction_before_th3_carry__0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => Q(14),
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_add_temp(16 downto 13),
      S(3 downto 2) => Q(16 downto 15),
      S(1) => \quad_correction_before_th3_carry__0_i_8_n_0\,
      S(0) => Q(13)
    );
\quad_correction_before_th3_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(11),
      I1 => quad_correction_before_add_temp(10),
      O => \quad_correction_before_th3_carry__0_i_2_n_0\
    );
\quad_correction_before_th3_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(15),
      I1 => quad_correction_before_add_temp(14),
      O => \quad_correction_before_th3_carry__0_i_3_n_0\
    );
\quad_correction_before_th3_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(12),
      I1 => quad_correction_before_add_temp(13),
      O => \quad_correction_before_th3_carry__0_i_4_n_0\
    );
\quad_correction_before_th3_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_add_temp(11),
      I1 => quad_correction_before_add_temp(10),
      O => \quad_correction_before_th3_carry__0_i_5_n_0\
    );
\quad_correction_before_th3_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(9),
      I1 => quad_correction_before_add_temp(8),
      O => \quad_correction_before_th3_carry__0_i_6_n_0\
    );
\quad_correction_before_th3_carry__0_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => quad_correction_before_th3_carry_i_8_n_0,
      CO(3) => \quad_correction_before_th3_carry__0_i_7_n_0\,
      CO(2) => \quad_correction_before_th3_carry__0_i_7_n_1\,
      CO(1) => \quad_correction_before_th3_carry__0_i_7_n_2\,
      CO(0) => \quad_correction_before_th3_carry__0_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => Q(11),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => quad_correction_before_add_temp(12 downto 9),
      S(3) => Q(12),
      S(2) => \quad_correction_before_th3_carry__0_i_9_n_0\,
      S(1 downto 0) => Q(10 downto 9)
    );
\quad_correction_before_th3_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      O => \quad_correction_before_th3_carry__0_i_8_n_0\
    );
\quad_correction_before_th3_carry__0_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => \quad_correction_before_th3_carry__0_i_9_n_0\
    );
\quad_correction_before_th3_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \quad_correction_before_th3_carry__0_n_0\,
      CO(3) => \NLW_quad_correction_before_th3_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \quad_correction_before_th3_carry__1_n_1\,
      CO(1) => \quad_correction_before_th3_carry__1_n_2\,
      CO(0) => \quad_correction_before_th3_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \quad_correction_before_th3_carry__1_i_1_n_0\,
      DI(1) => '0',
      DI(0) => \quad_correction_before_th3_carry__1_i_2_n_0\,
      O(3 downto 0) => \NLW_quad_correction_before_th3_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => quad_correction_before_add_temp(20),
      S(1) => \quad_correction_before_th3_carry__1_i_4_n_0\,
      S(0) => \quad_correction_before_th3_carry__1_i_5_n_0\
    );
\quad_correction_before_th3_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(20),
      O => \quad_correction_before_th3_carry__1_i_1_n_0\
    );
\quad_correction_before_th3_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => quad_correction_before_add_temp(17),
      I1 => quad_correction_before_add_temp(16),
      O => \quad_correction_before_th3_carry__1_i_2_n_0\
    );
\quad_correction_before_th3_carry__1_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \quad_correction_before_th3_carry__0_i_1_n_0\,
      CO(3) => \NLW_quad_correction_before_th3_carry__1_i_3_CO_UNCONNECTED\(3),
      CO(2) => \quad_correction_before_th3_carry__1_i_3_n_1\,
      CO(1) => \quad_correction_before_th3_carry__1_i_3_n_2\,
      CO(0) => \quad_correction_before_th3_carry__1_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(18 downto 17),
      O(3 downto 0) => quad_correction_before_add_temp(20 downto 17),
      S(3 downto 2) => Q(20 downto 19),
      S(1) => \quad_correction_before_th3_carry__1_i_6_n_0\,
      S(0) => \quad_correction_before_th3_carry__1_i_7_n_0\
    );
\quad_correction_before_th3_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(19),
      I1 => quad_correction_before_add_temp(18),
      O => \quad_correction_before_th3_carry__1_i_4_n_0\
    );
\quad_correction_before_th3_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(16),
      I1 => quad_correction_before_add_temp(17),
      O => \quad_correction_before_th3_carry__1_i_5_n_0\
    );
\quad_correction_before_th3_carry__1_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(18),
      O => \quad_correction_before_th3_carry__1_i_6_n_0\
    );
\quad_correction_before_th3_carry__1_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \quad_correction_before_th3_carry__1_i_7_n_0\
    );
quad_correction_before_th3_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => quad_correction_before_add_temp(5),
      I1 => quad_correction_before_add_temp(4),
      O => quad_correction_before_th3_carry_i_1_n_0
    );
quad_correction_before_th3_carry_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => quad_correction_before_th3_carry_i_10_n_0
    );
quad_correction_before_th3_carry_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => quad_correction_before_th3_carry_i_11_n_0
    );
quad_correction_before_th3_carry_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => quad_correction_before_th3_carry_i_12_n_0
    );
quad_correction_before_th3_carry_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => quad_correction_before_th3_carry_i_13_n_0
    );
quad_correction_before_th3_carry_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => quad_correction_before_th3_carry_i_14_n_0
    );
quad_correction_before_th3_carry_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => quad_correction_before_th3_carry_i_15_n_0
    );
quad_correction_before_th3_carry_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => quad_correction_before_th3_carry_i_16_n_0
    );
quad_correction_before_th3_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => quad_correction_before_add_temp(3),
      I1 => quad_correction_before_add_temp(2),
      O => quad_correction_before_th3_carry_i_2_n_0
    );
quad_correction_before_th3_carry_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => quad_correction_before_th3_carry_i_3_n_1,
      CO(1) => quad_correction_before_th3_carry_i_3_n_2,
      CO(0) => quad_correction_before_th3_carry_i_3_n_3,
      CYINIT => Q(0),
      DI(3 downto 1) => B"000",
      DI(0) => Q(1),
      O(3 downto 1) => O(2 downto 0),
      O(0) => quad_correction_before_add_temp(1),
      S(3 downto 1) => Q(4 downto 2),
      S(0) => quad_correction_before_th3_carry_i_10_n_0
    );
quad_correction_before_th3_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_add_temp(7),
      I1 => quad_correction_before_add_temp(6),
      O => quad_correction_before_th3_carry_i_4_n_0
    );
quad_correction_before_th3_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(4),
      I1 => quad_correction_before_add_temp(5),
      O => quad_correction_before_th3_carry_i_5_n_0
    );
quad_correction_before_th3_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(2),
      I1 => quad_correction_before_add_temp(3),
      O => quad_correction_before_th3_carry_i_6_n_0
    );
quad_correction_before_th3_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_add_temp(1),
      I1 => Q(0),
      O => quad_correction_before_th3_carry_i_7_n_0
    );
quad_correction_before_th3_carry_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => quad_correction_before_th3_carry_i_9_n_0,
      CO(3) => quad_correction_before_th3_carry_i_8_n_0,
      CO(2) => quad_correction_before_th3_carry_i_8_n_1,
      CO(1) => quad_correction_before_th3_carry_i_8_n_2,
      CO(0) => quad_correction_before_th3_carry_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(6 downto 5),
      O(3 downto 0) => quad_correction_before_add_temp(8 downto 5),
      S(3 downto 2) => Q(8 downto 7),
      S(1) => quad_correction_before_th3_carry_i_11_n_0,
      S(0) => quad_correction_before_th3_carry_i_12_n_0
    );
quad_correction_before_th3_carry_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => quad_correction_before_th3_carry_i_9_n_0,
      CO(2) => quad_correction_before_th3_carry_i_9_n_1,
      CO(1) => quad_correction_before_th3_carry_i_9_n_2,
      CO(0) => quad_correction_before_th3_carry_i_9_n_3,
      CYINIT => Q(0),
      DI(3 downto 0) => Q(4 downto 1),
      O(3 downto 1) => quad_correction_before_add_temp(4 downto 2),
      O(0) => NLW_quad_correction_before_th3_carry_i_9_O_UNCONNECTED(0),
      S(3) => quad_correction_before_th3_carry_i_13_n_0,
      S(2) => quad_correction_before_th3_carry_i_14_n_0,
      S(1) => quad_correction_before_th3_carry_i_15_n_0,
      S(0) => quad_correction_before_th3_carry_i_16_n_0
    );
\x2_p[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => kconst_1(0),
      I1 => y1_p(18),
      I2 => z1_p(20),
      O => \x2_p[11]_i_2_n_0\
    );
\x2_p[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => kconst_1(0),
      I1 => y1_p(18),
      I2 => z1_p(20),
      O => \x2_p[11]_i_3_n_0\
    );
\x2_p[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(20),
      I1 => y1_p(18),
      O => \x2_p[11]_i_4_n_0\
    );
\x2_p[11]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(20),
      I1 => y1_p(20),
      O => \x2_p[11]_i_5__3_n_0\
    );
\x2_p[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => kconst_1(0),
      I1 => y1_p(20),
      I2 => z1_p(20),
      O => \x2_p[15]_i_2_n_0\
    );
\x2_p[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => kconst_1(0),
      I1 => y1_p(18),
      I2 => z1_p(20),
      O => \x2_p[15]_i_3_n_0\
    );
\x2_p[15]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(20),
      I1 => y1_p(18),
      O => \x2_p[15]_i_4__3_n_0\
    );
\x2_p[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => kconst_1(0),
      I1 => y1_p(20),
      I2 => z1_p(20),
      O => \x2_p[15]_i_5_n_0\
    );
\x2_p[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(20),
      I1 => y1_p(20),
      O => \x2_p[19]_i_2_n_0\
    );
\x2_p[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => kconst_1(0),
      I1 => y1_p(20),
      I2 => z1_p(20),
      O => \x2_p[19]_i_3_n_0\
    );
\x2_p[19]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(20),
      I1 => y1_p(18),
      O => \x2_p[19]_i_4__3_n_0\
    );
\x2_p[19]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(20),
      I1 => y1_p(20),
      O => \x2_p[19]_i_5__3_n_0\
    );
\x2_p[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(20),
      I1 => y1_p(20),
      O => \x2_p[20]_i_2_n_0\
    );
\x2_p[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(20),
      O => \x2_p[3]_i_2_n_0\
    );
\x2_p[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(20),
      I1 => y1_p(18),
      O => \x2_p[3]_i_3_n_0\
    );
\x2_p[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => kconst_1(0),
      I1 => y1_p(20),
      I2 => z1_p(20),
      O => \x2_p[3]_i_4_n_0\
    );
\x2_p[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => kconst_1(0),
      I1 => y1_p(18),
      I2 => z1_p(20),
      O => \x2_p[3]_i_5_n_0\
    );
\x2_p[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => kconst_1(0),
      I1 => y1_p(18),
      I2 => z1_p(20),
      O => \x2_p[3]_i_6_n_0\
    );
\x2_p[7]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(20),
      I1 => y1_p(20),
      O => \x2_p[7]_i_2__3_n_0\
    );
\x2_p[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => kconst_1(0),
      I1 => y1_p(20),
      I2 => z1_p(20),
      O => \x2_p[7]_i_3_n_0\
    );
\x2_p[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => kconst_1(0),
      I1 => y1_p(18),
      I2 => z1_p(20),
      O => \x2_p[7]_i_4_n_0\
    );
\x2_p[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => kconst_1(0),
      I1 => y1_p(18),
      I2 => z1_p(20),
      O => \x2_p[7]_i_5_n_0\
    );
\x2_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[3]_i_1_n_7\,
      Q => \x2_p_reg_n_0_[0]\
    );
\x2_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[11]_i_1_n_5\,
      Q => \x2_p_reg_n_0_[10]\
    );
\x2_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[11]_i_1_n_4\,
      Q => \x2_p_reg_n_0_[11]\
    );
\x2_p_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[7]_i_1_n_0\,
      CO(3) => \x2_p_reg[11]_i_1_n_0\,
      CO(2) => \x2_p_reg[11]_i_1_n_1\,
      CO(1) => \x2_p_reg[11]_i_1_n_2\,
      CO(0) => \x2_p_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => kconst_1(0),
      DI(2) => kconst_1(0),
      DI(1 downto 0) => B"00",
      O(3) => \x2_p_reg[11]_i_1_n_4\,
      O(2) => \x2_p_reg[11]_i_1_n_5\,
      O(1) => \x2_p_reg[11]_i_1_n_6\,
      O(0) => \x2_p_reg[11]_i_1_n_7\,
      S(3) => \x2_p[11]_i_2_n_0\,
      S(2) => \x2_p[11]_i_3_n_0\,
      S(1) => \x2_p[11]_i_4_n_0\,
      S(0) => \x2_p[11]_i_5__3_n_0\
    );
\x2_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[15]_i_1_n_7\,
      Q => \x2_p_reg_n_0_[12]\
    );
\x2_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[15]_i_1_n_6\,
      Q => \x2_p_reg_n_0_[13]\
    );
\x2_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[15]_i_1_n_5\,
      Q => \x2_p_reg_n_0_[14]\
    );
\x2_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[15]_i_1_n_4\,
      Q => \x2_p_reg_n_0_[15]\
    );
\x2_p_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[11]_i_1_n_0\,
      CO(3) => \x2_p_reg[15]_i_1_n_0\,
      CO(2) => \x2_p_reg[15]_i_1_n_1\,
      CO(1) => \x2_p_reg[15]_i_1_n_2\,
      CO(0) => \x2_p_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => kconst_1(0),
      DI(2) => kconst_1(0),
      DI(1) => '0',
      DI(0) => kconst_1(0),
      O(3) => \x2_p_reg[15]_i_1_n_4\,
      O(2) => \x2_p_reg[15]_i_1_n_5\,
      O(1) => \x2_p_reg[15]_i_1_n_6\,
      O(0) => \x2_p_reg[15]_i_1_n_7\,
      S(3) => \x2_p[15]_i_2_n_0\,
      S(2) => \x2_p[15]_i_3_n_0\,
      S(1) => \x2_p[15]_i_4__3_n_0\,
      S(0) => \x2_p[15]_i_5_n_0\
    );
\x2_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[19]_i_1_n_7\,
      Q => \x2_p_reg_n_0_[16]\
    );
\x2_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[19]_i_1_n_6\,
      Q => \x2_p_reg_n_0_[17]\
    );
\x2_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[19]_i_1_n_5\,
      Q => \x2_p_reg_n_0_[18]\
    );
\x2_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[19]_i_1_n_4\,
      Q => \x2_p_reg_n_0_[19]\
    );
\x2_p_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[15]_i_1_n_0\,
      CO(3) => \x2_p_reg[19]_i_1_n_0\,
      CO(2) => \x2_p_reg[19]_i_1_n_1\,
      CO(1) => \x2_p_reg[19]_i_1_n_2\,
      CO(0) => \x2_p_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => kconst_1(0),
      DI(1 downto 0) => B"00",
      O(3) => \x2_p_reg[19]_i_1_n_4\,
      O(2) => \x2_p_reg[19]_i_1_n_5\,
      O(1) => \x2_p_reg[19]_i_1_n_6\,
      O(0) => \x2_p_reg[19]_i_1_n_7\,
      S(3) => \x2_p[19]_i_2_n_0\,
      S(2) => \x2_p[19]_i_3_n_0\,
      S(1) => \x2_p[19]_i_4__3_n_0\,
      S(0) => \x2_p[19]_i_5__3_n_0\
    );
\x2_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[3]_i_1_n_6\,
      Q => \x2_p_reg_n_0_[1]\
    );
\x2_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[20]_i_1_n_7\,
      Q => B0
    );
\x2_p_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[19]_i_1_n_0\,
      CO(3 downto 0) => \NLW_x2_p_reg[20]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_x2_p_reg[20]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \x2_p_reg[20]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \x2_p[20]_i_2_n_0\
    );
\x2_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[3]_i_1_n_5\,
      Q => \x2_p_reg_n_0_[2]\
    );
\x2_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[3]_i_1_n_4\,
      Q => \x2_p_reg_n_0_[3]\
    );
\x2_p_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x2_p_reg[3]_i_1_n_0\,
      CO(2) => \x2_p_reg[3]_i_1_n_1\,
      CO(1) => \x2_p_reg[3]_i_1_n_2\,
      CO(0) => \x2_p_reg[3]_i_1_n_3\,
      CYINIT => \x2_p[3]_i_2_n_0\,
      DI(3) => '0',
      DI(2) => kconst_1(0),
      DI(1) => kconst_1(0),
      DI(0) => kconst_1(0),
      O(3) => \x2_p_reg[3]_i_1_n_4\,
      O(2) => \x2_p_reg[3]_i_1_n_5\,
      O(1) => \x2_p_reg[3]_i_1_n_6\,
      O(0) => \x2_p_reg[3]_i_1_n_7\,
      S(3) => \x2_p[3]_i_3_n_0\,
      S(2) => \x2_p[3]_i_4_n_0\,
      S(1) => \x2_p[3]_i_5_n_0\,
      S(0) => \x2_p[3]_i_6_n_0\
    );
\x2_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[7]_i_1_n_7\,
      Q => \x2_p_reg_n_0_[4]\
    );
\x2_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[7]_i_1_n_6\,
      Q => \x2_p_reg_n_0_[5]\
    );
\x2_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[7]_i_1_n_5\,
      Q => \x2_p_reg_n_0_[6]\
    );
\x2_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[7]_i_1_n_4\,
      Q => \x2_p_reg_n_0_[7]\
    );
\x2_p_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x2_p_reg[3]_i_1_n_0\,
      CO(3) => \x2_p_reg[7]_i_1_n_0\,
      CO(2) => \x2_p_reg[7]_i_1_n_1\,
      CO(1) => \x2_p_reg[7]_i_1_n_2\,
      CO(0) => \x2_p_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => kconst_1(0),
      DI(1) => kconst_1(0),
      DI(0) => kconst_1(0),
      O(3) => \x2_p_reg[7]_i_1_n_4\,
      O(2) => \x2_p_reg[7]_i_1_n_5\,
      O(1) => \x2_p_reg[7]_i_1_n_6\,
      O(0) => \x2_p_reg[7]_i_1_n_7\,
      S(3) => \x2_p[7]_i_2__3_n_0\,
      S(2) => \x2_p[7]_i_3_n_0\,
      S(1) => \x2_p[7]_i_4_n_0\,
      S(0) => \x2_p[7]_i_5_n_0\
    );
\x2_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[11]_i_1_n_7\,
      Q => \x2_p_reg_n_0_[8]\
    );
\x2_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x2_p_reg[11]_i_1_n_6\,
      Q => \x2_p_reg_n_0_[9]\
    );
\x3_p[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[11]\,
      I1 => y2_p(13),
      I2 => z2_p(20),
      O => \x3_p[11]_i_2_n_0\
    );
\x3_p[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[10]\,
      I1 => y2_p(12),
      I2 => z2_p(20),
      O => \x3_p[11]_i_3_n_0\
    );
\x3_p[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[9]\,
      I1 => y2_p(11),
      I2 => z2_p(20),
      O => \x3_p[11]_i_4_n_0\
    );
\x3_p[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[8]\,
      I1 => y2_p(10),
      I2 => z2_p(20),
      O => \x3_p[11]_i_5_n_0\
    );
\x3_p[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[15]\,
      I1 => y2_p(17),
      I2 => z2_p(20),
      O => \x3_p[15]_i_2_n_0\
    );
\x3_p[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[14]\,
      I1 => y2_p(16),
      I2 => z2_p(20),
      O => \x3_p[15]_i_3_n_0\
    );
\x3_p[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[13]\,
      I1 => y2_p(15),
      I2 => z2_p(20),
      O => \x3_p[15]_i_4_n_0\
    );
\x3_p[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[12]\,
      I1 => y2_p(14),
      I2 => z2_p(20),
      O => \x3_p[15]_i_5_n_0\
    );
\x3_p[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[19]\,
      I1 => y2_p(20),
      I2 => z2_p(20),
      O => \x3_p[19]_i_2_n_0\
    );
\x3_p[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[18]\,
      I1 => y2_p(20),
      I2 => z2_p(20),
      O => \x3_p[19]_i_3_n_0\
    );
\x3_p[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[17]\,
      I1 => y2_p(19),
      I2 => z2_p(20),
      O => \x3_p[19]_i_4_n_0\
    );
\x3_p[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[16]\,
      I1 => y2_p(18),
      I2 => z2_p(20),
      O => \x3_p[19]_i_5_n_0\
    );
\x3_p[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => B0,
      I1 => y2_p(20),
      I2 => z2_p(20),
      O => \x3_p[20]_i_2_n_0\
    );
\x3_p[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(20),
      O => \x3_p[3]_i_2_n_0\
    );
\x3_p[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[3]\,
      I1 => y2_p(5),
      I2 => z2_p(20),
      O => \x3_p[3]_i_3_n_0\
    );
\x3_p[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[2]\,
      I1 => y2_p(4),
      I2 => z2_p(20),
      O => \x3_p[3]_i_4_n_0\
    );
\x3_p[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[1]\,
      I1 => y2_p(3),
      I2 => z2_p(20),
      O => \x3_p[3]_i_5_n_0\
    );
\x3_p[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[0]\,
      I1 => y2_p(2),
      I2 => z2_p(20),
      O => \x3_p[3]_i_6_n_0\
    );
\x3_p[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[7]\,
      I1 => y2_p(9),
      I2 => z2_p(20),
      O => \x3_p[7]_i_2_n_0\
    );
\x3_p[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[6]\,
      I1 => y2_p(8),
      I2 => z2_p(20),
      O => \x3_p[7]_i_3_n_0\
    );
\x3_p[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[5]\,
      I1 => y2_p(7),
      I2 => z2_p(20),
      O => \x3_p[7]_i_4_n_0\
    );
\x3_p[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \x2_p_reg_n_0_[4]\,
      I1 => y2_p(6),
      I2 => z2_p(20),
      O => \x3_p[7]_i_5_n_0\
    );
\x3_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[3]_i_1_n_7\,
      Q => x3_p(0)
    );
\x3_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[11]_i_1_n_5\,
      Q => x3_p(10)
    );
\x3_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[11]_i_1_n_4\,
      Q => x3_p(11)
    );
\x3_p_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[7]_i_1_n_0\,
      CO(3) => \x3_p_reg[11]_i_1_n_0\,
      CO(2) => \x3_p_reg[11]_i_1_n_1\,
      CO(1) => \x3_p_reg[11]_i_1_n_2\,
      CO(0) => \x3_p_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[11]\,
      DI(2) => \x2_p_reg_n_0_[10]\,
      DI(1) => \x2_p_reg_n_0_[9]\,
      DI(0) => \x2_p_reg_n_0_[8]\,
      O(3) => \x3_p_reg[11]_i_1_n_4\,
      O(2) => \x3_p_reg[11]_i_1_n_5\,
      O(1) => \x3_p_reg[11]_i_1_n_6\,
      O(0) => \x3_p_reg[11]_i_1_n_7\,
      S(3) => \x3_p[11]_i_2_n_0\,
      S(2) => \x3_p[11]_i_3_n_0\,
      S(1) => \x3_p[11]_i_4_n_0\,
      S(0) => \x3_p[11]_i_5_n_0\
    );
\x3_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[15]_i_1_n_7\,
      Q => x3_p(12)
    );
\x3_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[15]_i_1_n_6\,
      Q => x3_p(13)
    );
\x3_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[15]_i_1_n_5\,
      Q => x3_p(14)
    );
\x3_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[15]_i_1_n_4\,
      Q => x3_p(15)
    );
\x3_p_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[11]_i_1_n_0\,
      CO(3) => \x3_p_reg[15]_i_1_n_0\,
      CO(2) => \x3_p_reg[15]_i_1_n_1\,
      CO(1) => \x3_p_reg[15]_i_1_n_2\,
      CO(0) => \x3_p_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[15]\,
      DI(2) => \x2_p_reg_n_0_[14]\,
      DI(1) => \x2_p_reg_n_0_[13]\,
      DI(0) => \x2_p_reg_n_0_[12]\,
      O(3) => \x3_p_reg[15]_i_1_n_4\,
      O(2) => \x3_p_reg[15]_i_1_n_5\,
      O(1) => \x3_p_reg[15]_i_1_n_6\,
      O(0) => \x3_p_reg[15]_i_1_n_7\,
      S(3) => \x3_p[15]_i_2_n_0\,
      S(2) => \x3_p[15]_i_3_n_0\,
      S(1) => \x3_p[15]_i_4_n_0\,
      S(0) => \x3_p[15]_i_5_n_0\
    );
\x3_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[19]_i_1_n_7\,
      Q => x3_p(16)
    );
\x3_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[19]_i_1_n_6\,
      Q => x3_p(17)
    );
\x3_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[19]_i_1_n_5\,
      Q => x3_p(18)
    );
\x3_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[19]_i_1_n_4\,
      Q => x3_p(19)
    );
\x3_p_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[15]_i_1_n_0\,
      CO(3) => \x3_p_reg[19]_i_1_n_0\,
      CO(2) => \x3_p_reg[19]_i_1_n_1\,
      CO(1) => \x3_p_reg[19]_i_1_n_2\,
      CO(0) => \x3_p_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[19]\,
      DI(2) => \x2_p_reg_n_0_[18]\,
      DI(1) => \x2_p_reg_n_0_[17]\,
      DI(0) => \x2_p_reg_n_0_[16]\,
      O(3) => \x3_p_reg[19]_i_1_n_4\,
      O(2) => \x3_p_reg[19]_i_1_n_5\,
      O(1) => \x3_p_reg[19]_i_1_n_6\,
      O(0) => \x3_p_reg[19]_i_1_n_7\,
      S(3) => \x3_p[19]_i_2_n_0\,
      S(2) => \x3_p[19]_i_3_n_0\,
      S(1) => \x3_p[19]_i_4_n_0\,
      S(0) => \x3_p[19]_i_5_n_0\
    );
\x3_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[3]_i_1_n_6\,
      Q => x3_p(1)
    );
\x3_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[20]_i_1_n_7\,
      Q => x3_p(20)
    );
\x3_p_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[19]_i_1_n_0\,
      CO(3 downto 0) => \NLW_x3_p_reg[20]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_x3_p_reg[20]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \x3_p_reg[20]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \x3_p[20]_i_2_n_0\
    );
\x3_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[3]_i_1_n_5\,
      Q => x3_p(2)
    );
\x3_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[3]_i_1_n_4\,
      Q => x3_p(3)
    );
\x3_p_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x3_p_reg[3]_i_1_n_0\,
      CO(2) => \x3_p_reg[3]_i_1_n_1\,
      CO(1) => \x3_p_reg[3]_i_1_n_2\,
      CO(0) => \x3_p_reg[3]_i_1_n_3\,
      CYINIT => \x3_p[3]_i_2_n_0\,
      DI(3) => \x2_p_reg_n_0_[3]\,
      DI(2) => \x2_p_reg_n_0_[2]\,
      DI(1) => \x2_p_reg_n_0_[1]\,
      DI(0) => \x2_p_reg_n_0_[0]\,
      O(3) => \x3_p_reg[3]_i_1_n_4\,
      O(2) => \x3_p_reg[3]_i_1_n_5\,
      O(1) => \x3_p_reg[3]_i_1_n_6\,
      O(0) => \x3_p_reg[3]_i_1_n_7\,
      S(3) => \x3_p[3]_i_3_n_0\,
      S(2) => \x3_p[3]_i_4_n_0\,
      S(1) => \x3_p[3]_i_5_n_0\,
      S(0) => \x3_p[3]_i_6_n_0\
    );
\x3_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[7]_i_1_n_7\,
      Q => x3_p(4)
    );
\x3_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[7]_i_1_n_6\,
      Q => x3_p(5)
    );
\x3_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[7]_i_1_n_5\,
      Q => x3_p(6)
    );
\x3_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[7]_i_1_n_4\,
      Q => x3_p(7)
    );
\x3_p_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x3_p_reg[3]_i_1_n_0\,
      CO(3) => \x3_p_reg[7]_i_1_n_0\,
      CO(2) => \x3_p_reg[7]_i_1_n_1\,
      CO(1) => \x3_p_reg[7]_i_1_n_2\,
      CO(0) => \x3_p_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \x2_p_reg_n_0_[7]\,
      DI(2) => \x2_p_reg_n_0_[6]\,
      DI(1) => \x2_p_reg_n_0_[5]\,
      DI(0) => \x2_p_reg_n_0_[4]\,
      O(3) => \x3_p_reg[7]_i_1_n_4\,
      O(2) => \x3_p_reg[7]_i_1_n_5\,
      O(1) => \x3_p_reg[7]_i_1_n_6\,
      O(0) => \x3_p_reg[7]_i_1_n_7\,
      S(3) => \x3_p[7]_i_2_n_0\,
      S(2) => \x3_p[7]_i_3_n_0\,
      S(1) => \x3_p[7]_i_4_n_0\,
      S(0) => \x3_p[7]_i_5_n_0\
    );
\x3_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[11]_i_1_n_7\,
      Q => x3_p(8)
    );
\x3_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x3_p_reg[11]_i_1_n_6\,
      Q => x3_p(9)
    );
\x4_p[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(11),
      I1 => y3_p(14),
      I2 => z3_p(20),
      O => \x4_p[11]_i_2_n_0\
    );
\x4_p[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(10),
      I1 => y3_p(13),
      I2 => z3_p(20),
      O => \x4_p[11]_i_3_n_0\
    );
\x4_p[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(9),
      I1 => y3_p(12),
      I2 => z3_p(20),
      O => \x4_p[11]_i_4_n_0\
    );
\x4_p[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(8),
      I1 => y3_p(11),
      I2 => z3_p(20),
      O => \x4_p[11]_i_5_n_0\
    );
\x4_p[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(15),
      I1 => y3_p(18),
      I2 => z3_p(20),
      O => \x4_p[15]_i_2_n_0\
    );
\x4_p[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(14),
      I1 => y3_p(17),
      I2 => z3_p(20),
      O => \x4_p[15]_i_3_n_0\
    );
\x4_p[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(13),
      I1 => y3_p(16),
      I2 => z3_p(20),
      O => \x4_p[15]_i_4_n_0\
    );
\x4_p[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(12),
      I1 => y3_p(15),
      I2 => z3_p(20),
      O => \x4_p[15]_i_5_n_0\
    );
\x4_p[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(19),
      I1 => y3_p(20),
      I2 => z3_p(20),
      O => \x4_p[19]_i_2_n_0\
    );
\x4_p[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(18),
      I1 => y3_p(20),
      I2 => z3_p(20),
      O => \x4_p[19]_i_3_n_0\
    );
\x4_p[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(17),
      I1 => y3_p(20),
      I2 => z3_p(20),
      O => \x4_p[19]_i_4_n_0\
    );
\x4_p[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(16),
      I1 => y3_p(19),
      I2 => z3_p(20),
      O => \x4_p[19]_i_5_n_0\
    );
\x4_p[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(20),
      I1 => y3_p(20),
      I2 => z3_p(20),
      O => \x4_p[20]_i_2_n_0\
    );
\x4_p[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(1),
      I1 => y3_p(4),
      I2 => z3_p(20),
      O => \x4_p[7]_i_10_n_0\
    );
\x4_p[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(0),
      I1 => y3_p(3),
      I2 => z3_p(20),
      O => \x4_p[7]_i_11_n_0\
    );
\x4_p[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(7),
      I1 => y3_p(10),
      I2 => z3_p(20),
      O => \x4_p[7]_i_3_n_0\
    );
\x4_p[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(6),
      I1 => y3_p(9),
      I2 => z3_p(20),
      O => \x4_p[7]_i_4_n_0\
    );
\x4_p[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(5),
      I1 => y3_p(8),
      I2 => z3_p(20),
      O => \x4_p[7]_i_5_n_0\
    );
\x4_p[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(4),
      I1 => y3_p(7),
      I2 => z3_p(20),
      O => \x4_p[7]_i_6_n_0\
    );
\x4_p[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(20),
      O => \x4_p[7]_i_7_n_0\
    );
\x4_p[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(3),
      I1 => y3_p(6),
      I2 => z3_p(20),
      O => \x4_p[7]_i_8_n_0\
    );
\x4_p[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x3_p(2),
      I1 => y3_p(5),
      I2 => z3_p(20),
      O => \x4_p[7]_i_9_n_0\
    );
\x4_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[11]_i_1_n_5\,
      Q => x4_p(10)
    );
\x4_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[11]_i_1_n_4\,
      Q => x4_p(11)
    );
\x4_p_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[7]_i_1_n_0\,
      CO(3) => \x4_p_reg[11]_i_1_n_0\,
      CO(2) => \x4_p_reg[11]_i_1_n_1\,
      CO(1) => \x4_p_reg[11]_i_1_n_2\,
      CO(0) => \x4_p_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(11 downto 8),
      O(3) => \x4_p_reg[11]_i_1_n_4\,
      O(2) => \x4_p_reg[11]_i_1_n_5\,
      O(1) => \x4_p_reg[11]_i_1_n_6\,
      O(0) => \x4_p_reg[11]_i_1_n_7\,
      S(3) => \x4_p[11]_i_2_n_0\,
      S(2) => \x4_p[11]_i_3_n_0\,
      S(1) => \x4_p[11]_i_4_n_0\,
      S(0) => \x4_p[11]_i_5_n_0\
    );
\x4_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[15]_i_1_n_7\,
      Q => x4_p(12)
    );
\x4_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[15]_i_1_n_6\,
      Q => x4_p(13)
    );
\x4_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[15]_i_1_n_5\,
      Q => x4_p(14)
    );
\x4_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[15]_i_1_n_4\,
      Q => x4_p(15)
    );
\x4_p_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[11]_i_1_n_0\,
      CO(3) => \x4_p_reg[15]_i_1_n_0\,
      CO(2) => \x4_p_reg[15]_i_1_n_1\,
      CO(1) => \x4_p_reg[15]_i_1_n_2\,
      CO(0) => \x4_p_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(15 downto 12),
      O(3) => \x4_p_reg[15]_i_1_n_4\,
      O(2) => \x4_p_reg[15]_i_1_n_5\,
      O(1) => \x4_p_reg[15]_i_1_n_6\,
      O(0) => \x4_p_reg[15]_i_1_n_7\,
      S(3) => \x4_p[15]_i_2_n_0\,
      S(2) => \x4_p[15]_i_3_n_0\,
      S(1) => \x4_p[15]_i_4_n_0\,
      S(0) => \x4_p[15]_i_5_n_0\
    );
\x4_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[19]_i_1_n_7\,
      Q => x4_p(16)
    );
\x4_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[19]_i_1_n_6\,
      Q => x4_p(17)
    );
\x4_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[19]_i_1_n_5\,
      Q => x4_p(18)
    );
\x4_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[19]_i_1_n_4\,
      Q => x4_p(19)
    );
\x4_p_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[15]_i_1_n_0\,
      CO(3) => \x4_p_reg[19]_i_1_n_0\,
      CO(2) => \x4_p_reg[19]_i_1_n_1\,
      CO(1) => \x4_p_reg[19]_i_1_n_2\,
      CO(0) => \x4_p_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(19 downto 16),
      O(3) => \x4_p_reg[19]_i_1_n_4\,
      O(2) => \x4_p_reg[19]_i_1_n_5\,
      O(1) => \x4_p_reg[19]_i_1_n_6\,
      O(0) => \x4_p_reg[19]_i_1_n_7\,
      S(3) => \x4_p[19]_i_2_n_0\,
      S(2) => \x4_p[19]_i_3_n_0\,
      S(1) => \x4_p[19]_i_4_n_0\,
      S(0) => \x4_p[19]_i_5_n_0\
    );
\x4_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[20]_i_1_n_7\,
      Q => x4_p(20)
    );
\x4_p_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[19]_i_1_n_0\,
      CO(3 downto 0) => \NLW_x4_p_reg[20]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_x4_p_reg[20]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \x4_p_reg[20]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \x4_p[20]_i_2_n_0\
    );
\x4_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[7]_i_1_n_7\,
      Q => x4_p(4)
    );
\x4_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[7]_i_1_n_6\,
      Q => x4_p(5)
    );
\x4_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[7]_i_1_n_5\,
      Q => x4_p(6)
    );
\x4_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[7]_i_1_n_4\,
      Q => x4_p(7)
    );
\x4_p_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x4_p_reg[7]_i_2_n_0\,
      CO(3) => \x4_p_reg[7]_i_1_n_0\,
      CO(2) => \x4_p_reg[7]_i_1_n_1\,
      CO(1) => \x4_p_reg[7]_i_1_n_2\,
      CO(0) => \x4_p_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x3_p(7 downto 4),
      O(3) => \x4_p_reg[7]_i_1_n_4\,
      O(2) => \x4_p_reg[7]_i_1_n_5\,
      O(1) => \x4_p_reg[7]_i_1_n_6\,
      O(0) => \x4_p_reg[7]_i_1_n_7\,
      S(3) => \x4_p[7]_i_3_n_0\,
      S(2) => \x4_p[7]_i_4_n_0\,
      S(1) => \x4_p[7]_i_5_n_0\,
      S(0) => \x4_p[7]_i_6_n_0\
    );
\x4_p_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x4_p_reg[7]_i_2_n_0\,
      CO(2) => \x4_p_reg[7]_i_2_n_1\,
      CO(1) => \x4_p_reg[7]_i_2_n_2\,
      CO(0) => \x4_p_reg[7]_i_2_n_3\,
      CYINIT => \x4_p[7]_i_7_n_0\,
      DI(3 downto 0) => x3_p(3 downto 0),
      O(3 downto 0) => \NLW_x4_p_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \x4_p[7]_i_8_n_0\,
      S(2) => \x4_p[7]_i_9_n_0\,
      S(1) => \x4_p[7]_i_10_n_0\,
      S(0) => \x4_p[7]_i_11_n_0\
    );
\x4_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[11]_i_1_n_7\,
      Q => x4_p(8)
    );
\x4_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \x4_p_reg[11]_i_1_n_6\,
      Q => x4_p(9)
    );
\y1_p[18]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(20),
      O => \y1_p[18]_i_1_n_0\
    );
\y1_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \y1_p[18]_i_1_n_0\,
      Q => y1_p(18)
    );
\y1_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0_p(20),
      Q => y1_p(20)
    );
\y2_p[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(18),
      I1 => kconst_1(0),
      I2 => z1_p(20),
      O => \y2_p[11]_i_2_n_0\
    );
\y2_p[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(18),
      I1 => kconst_1(0),
      I2 => z1_p(20),
      O => \y2_p[11]_i_3_n_0\
    );
\y2_p[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(20),
      I1 => kconst_1(0),
      I2 => z1_p(20),
      O => \y2_p[11]_i_4_n_0\
    );
\y2_p[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(20),
      I1 => z1_p(20),
      O => \y2_p[11]_i_5_n_0\
    );
\y2_p[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(18),
      I1 => z1_p(20),
      O => \y2_p[15]_i_2_n_0\
    );
\y2_p[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(18),
      I1 => kconst_1(0),
      I2 => z1_p(20),
      O => \y2_p[15]_i_3_n_0\
    );
\y2_p[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(20),
      I1 => kconst_1(0),
      I2 => z1_p(20),
      O => \y2_p[15]_i_4_n_0\
    );
\y2_p[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(18),
      I1 => z1_p(20),
      O => \y2_p[15]_i_5_n_0\
    );
\y2_p[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(20),
      I1 => z1_p(20),
      O => \y2_p[19]_i_2_n_0\
    );
\y2_p[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(18),
      I1 => z1_p(20),
      O => \y2_p[19]_i_3_n_0\
    );
\y2_p[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(20),
      I1 => kconst_1(0),
      I2 => z1_p(20),
      O => \y2_p[19]_i_4_n_0\
    );
\y2_p[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(20),
      I1 => z1_p(20),
      O => \y2_p[19]_i_5_n_0\
    );
\y2_p[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(20),
      I1 => z1_p(20),
      O => \y2_p[20]_i_2_n_0\
    );
\y2_p[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(20),
      I1 => kconst_1(0),
      I2 => z1_p(20),
      O => \y2_p[3]_i_2_n_0\
    );
\y2_p[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(18),
      I1 => z1_p(20),
      O => \y2_p[3]_i_3_n_0\
    );
\y2_p[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(18),
      I1 => kconst_1(0),
      I2 => z1_p(20),
      O => \y2_p[3]_i_4_n_0\
    );
\y2_p[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(20),
      O => \y2_p[3]_i_5_n_0\
    );
\y2_p[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(20),
      I1 => z1_p(20),
      O => \y2_p[7]_i_2_n_0\
    );
\y2_p[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y1_p(18),
      I1 => z1_p(20),
      O => \y2_p[7]_i_3_n_0\
    );
\y2_p[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(18),
      I1 => kconst_1(0),
      I2 => z1_p(20),
      O => \y2_p[7]_i_4_n_0\
    );
\y2_p[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y1_p(18),
      I1 => kconst_1(0),
      I2 => z1_p(20),
      O => \y2_p[7]_i_5_n_0\
    );
\y2_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(0),
      Q => y2_p(0)
    );
\y2_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(10),
      Q => y2_p(10)
    );
\y2_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(11),
      Q => y2_p(11)
    );
\y2_p_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[7]_i_1_n_0\,
      CO(3) => \y2_p_reg[11]_i_1_n_0\,
      CO(2) => \y2_p_reg[11]_i_1_n_1\,
      CO(1) => \y2_p_reg[11]_i_1_n_2\,
      CO(0) => \y2_p_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(18),
      DI(2) => y1_p(18),
      DI(1) => y1_p(20),
      DI(0) => y1_p(20),
      O(3 downto 0) => y2(11 downto 8),
      S(3) => \y2_p[11]_i_2_n_0\,
      S(2) => \y2_p[11]_i_3_n_0\,
      S(1) => \y2_p[11]_i_4_n_0\,
      S(0) => \y2_p[11]_i_5_n_0\
    );
\y2_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(12),
      Q => y2_p(12)
    );
\y2_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(13),
      Q => y2_p(13)
    );
\y2_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(14),
      Q => y2_p(14)
    );
\y2_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(15),
      Q => y2_p(15)
    );
\y2_p_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[11]_i_1_n_0\,
      CO(3) => \y2_p_reg[15]_i_1_n_0\,
      CO(2) => \y2_p_reg[15]_i_1_n_1\,
      CO(1) => \y2_p_reg[15]_i_1_n_2\,
      CO(0) => \y2_p_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(18),
      DI(2) => y1_p(18),
      DI(1) => y1_p(20),
      DI(0) => y1_p(18),
      O(3 downto 0) => y2(15 downto 12),
      S(3) => \y2_p[15]_i_2_n_0\,
      S(2) => \y2_p[15]_i_3_n_0\,
      S(1) => \y2_p[15]_i_4_n_0\,
      S(0) => \y2_p[15]_i_5_n_0\
    );
\y2_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(16),
      Q => y2_p(16)
    );
\y2_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(17),
      Q => y2_p(17)
    );
\y2_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(18),
      Q => y2_p(18)
    );
\y2_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(19),
      Q => y2_p(19)
    );
\y2_p_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[15]_i_1_n_0\,
      CO(3) => \y2_p_reg[19]_i_1_n_0\,
      CO(2) => \y2_p_reg[19]_i_1_n_1\,
      CO(1) => \y2_p_reg[19]_i_1_n_2\,
      CO(0) => \y2_p_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(20),
      DI(2) => y1_p(18),
      DI(1) => y1_p(20),
      DI(0) => y1_p(20),
      O(3 downto 0) => y2(19 downto 16),
      S(3) => \y2_p[19]_i_2_n_0\,
      S(2) => \y2_p[19]_i_3_n_0\,
      S(1) => \y2_p[19]_i_4_n_0\,
      S(0) => \y2_p[19]_i_5_n_0\
    );
\y2_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(1),
      Q => y2_p(1)
    );
\y2_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(20),
      Q => y2_p(20)
    );
\y2_p_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[19]_i_1_n_0\,
      CO(3 downto 0) => \NLW_y2_p_reg[20]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y2_p_reg[20]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => y2(20),
      S(3 downto 1) => B"000",
      S(0) => \y2_p[20]_i_2_n_0\
    );
\y2_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(2),
      Q => y2_p(2)
    );
\y2_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(3),
      Q => y2_p(3)
    );
\y2_p_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y2_p_reg[3]_i_1_n_0\,
      CO(2) => \y2_p_reg[3]_i_1_n_1\,
      CO(1) => \y2_p_reg[3]_i_1_n_2\,
      CO(0) => \y2_p_reg[3]_i_1_n_3\,
      CYINIT => z1_p(20),
      DI(3) => y1_p(20),
      DI(2) => y1_p(18),
      DI(1) => y1_p(18),
      DI(0) => kconst_1(0),
      O(3 downto 0) => y2(3 downto 0),
      S(3) => \y2_p[3]_i_2_n_0\,
      S(2) => \y2_p[3]_i_3_n_0\,
      S(1) => \y2_p[3]_i_4_n_0\,
      S(0) => \y2_p[3]_i_5_n_0\
    );
\y2_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(4),
      Q => y2_p(4)
    );
\y2_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(5),
      Q => y2_p(5)
    );
\y2_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(6),
      Q => y2_p(6)
    );
\y2_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(7),
      Q => y2_p(7)
    );
\y2_p_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y2_p_reg[3]_i_1_n_0\,
      CO(3) => \y2_p_reg[7]_i_1_n_0\,
      CO(2) => \y2_p_reg[7]_i_1_n_1\,
      CO(1) => \y2_p_reg[7]_i_1_n_2\,
      CO(0) => \y2_p_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => y1_p(20),
      DI(2) => y1_p(18),
      DI(1) => y1_p(18),
      DI(0) => y1_p(18),
      O(3 downto 0) => y2(7 downto 4),
      S(3) => \y2_p[7]_i_2_n_0\,
      S(2) => \y2_p[7]_i_3_n_0\,
      S(1) => \y2_p[7]_i_4_n_0\,
      S(0) => \y2_p[7]_i_5_n_0\
    );
\y2_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(8),
      Q => y2_p(8)
    );
\y2_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y2(9),
      Q => y2_p(9)
    );
\y3_p[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(11),
      I1 => \x2_p_reg_n_0_[13]\,
      I2 => z2_p(20),
      O => \y3_p[11]_i_2_n_0\
    );
\y3_p[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(10),
      I1 => \x2_p_reg_n_0_[12]\,
      I2 => z2_p(20),
      O => \y3_p[11]_i_3_n_0\
    );
\y3_p[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(9),
      I1 => \x2_p_reg_n_0_[11]\,
      I2 => z2_p(20),
      O => \y3_p[11]_i_4_n_0\
    );
\y3_p[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(8),
      I1 => \x2_p_reg_n_0_[10]\,
      I2 => z2_p(20),
      O => \y3_p[11]_i_5_n_0\
    );
\y3_p[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(15),
      I1 => \x2_p_reg_n_0_[17]\,
      I2 => z2_p(20),
      O => \y3_p[15]_i_2_n_0\
    );
\y3_p[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(14),
      I1 => \x2_p_reg_n_0_[16]\,
      I2 => z2_p(20),
      O => \y3_p[15]_i_3_n_0\
    );
\y3_p[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(13),
      I1 => \x2_p_reg_n_0_[15]\,
      I2 => z2_p(20),
      O => \y3_p[15]_i_4_n_0\
    );
\y3_p[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(12),
      I1 => \x2_p_reg_n_0_[14]\,
      I2 => z2_p(20),
      O => \y3_p[15]_i_5_n_0\
    );
\y3_p[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(19),
      I1 => B0,
      I2 => z2_p(20),
      O => \y3_p[19]_i_2_n_0\
    );
\y3_p[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(18),
      I1 => B0,
      I2 => z2_p(20),
      O => \y3_p[19]_i_3_n_0\
    );
\y3_p[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(17),
      I1 => \x2_p_reg_n_0_[19]\,
      I2 => z2_p(20),
      O => \y3_p[19]_i_4_n_0\
    );
\y3_p[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(16),
      I1 => \x2_p_reg_n_0_[18]\,
      I2 => z2_p(20),
      O => \y3_p[19]_i_5_n_0\
    );
\y3_p[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(20),
      I1 => B0,
      I2 => z2_p(20),
      O => \y3_p[20]_i_2_n_0\
    );
\y3_p[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(3),
      I1 => \x2_p_reg_n_0_[5]\,
      I2 => z2_p(20),
      O => \y3_p[3]_i_2_n_0\
    );
\y3_p[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(2),
      I1 => \x2_p_reg_n_0_[4]\,
      I2 => z2_p(20),
      O => \y3_p[3]_i_3_n_0\
    );
\y3_p[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(1),
      I1 => \x2_p_reg_n_0_[3]\,
      I2 => z2_p(20),
      O => \y3_p[3]_i_4_n_0\
    );
\y3_p[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(0),
      I1 => \x2_p_reg_n_0_[2]\,
      I2 => z2_p(20),
      O => \y3_p[3]_i_5_n_0\
    );
\y3_p[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(7),
      I1 => \x2_p_reg_n_0_[9]\,
      I2 => z2_p(20),
      O => \y3_p[7]_i_2_n_0\
    );
\y3_p[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(6),
      I1 => \x2_p_reg_n_0_[8]\,
      I2 => z2_p(20),
      O => \y3_p[7]_i_3_n_0\
    );
\y3_p[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(5),
      I1 => \x2_p_reg_n_0_[7]\,
      I2 => z2_p(20),
      O => \y3_p[7]_i_4_n_0\
    );
\y3_p[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y2_p(4),
      I1 => \x2_p_reg_n_0_[6]\,
      I2 => z2_p(20),
      O => \y3_p[7]_i_5_n_0\
    );
\y3_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(0),
      Q => y3_p(0)
    );
\y3_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(10),
      Q => y3_p(10)
    );
\y3_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(11),
      Q => y3_p(11)
    );
\y3_p_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[7]_i_1_n_0\,
      CO(3) => \y3_p_reg[11]_i_1_n_0\,
      CO(2) => \y3_p_reg[11]_i_1_n_1\,
      CO(1) => \y3_p_reg[11]_i_1_n_2\,
      CO(0) => \y3_p_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(11 downto 8),
      O(3 downto 0) => y3(11 downto 8),
      S(3) => \y3_p[11]_i_2_n_0\,
      S(2) => \y3_p[11]_i_3_n_0\,
      S(1) => \y3_p[11]_i_4_n_0\,
      S(0) => \y3_p[11]_i_5_n_0\
    );
\y3_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(12),
      Q => y3_p(12)
    );
\y3_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(13),
      Q => y3_p(13)
    );
\y3_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(14),
      Q => y3_p(14)
    );
\y3_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(15),
      Q => y3_p(15)
    );
\y3_p_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[11]_i_1_n_0\,
      CO(3) => \y3_p_reg[15]_i_1_n_0\,
      CO(2) => \y3_p_reg[15]_i_1_n_1\,
      CO(1) => \y3_p_reg[15]_i_1_n_2\,
      CO(0) => \y3_p_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(15 downto 12),
      O(3 downto 0) => y3(15 downto 12),
      S(3) => \y3_p[15]_i_2_n_0\,
      S(2) => \y3_p[15]_i_3_n_0\,
      S(1) => \y3_p[15]_i_4_n_0\,
      S(0) => \y3_p[15]_i_5_n_0\
    );
\y3_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(16),
      Q => y3_p(16)
    );
\y3_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(17),
      Q => y3_p(17)
    );
\y3_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(18),
      Q => y3_p(18)
    );
\y3_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(19),
      Q => y3_p(19)
    );
\y3_p_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[15]_i_1_n_0\,
      CO(3) => \y3_p_reg[19]_i_1_n_0\,
      CO(2) => \y3_p_reg[19]_i_1_n_1\,
      CO(1) => \y3_p_reg[19]_i_1_n_2\,
      CO(0) => \y3_p_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(19 downto 16),
      O(3 downto 0) => y3(19 downto 16),
      S(3) => \y3_p[19]_i_2_n_0\,
      S(2) => \y3_p[19]_i_3_n_0\,
      S(1) => \y3_p[19]_i_4_n_0\,
      S(0) => \y3_p[19]_i_5_n_0\
    );
\y3_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(1),
      Q => y3_p(1)
    );
\y3_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(20),
      Q => y3_p(20)
    );
\y3_p_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[19]_i_1_n_0\,
      CO(3 downto 0) => \NLW_y3_p_reg[20]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y3_p_reg[20]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => y3(20),
      S(3 downto 1) => B"000",
      S(0) => \y3_p[20]_i_2_n_0\
    );
\y3_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(2),
      Q => y3_p(2)
    );
\y3_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(3),
      Q => y3_p(3)
    );
\y3_p_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y3_p_reg[3]_i_1_n_0\,
      CO(2) => \y3_p_reg[3]_i_1_n_1\,
      CO(1) => \y3_p_reg[3]_i_1_n_2\,
      CO(0) => \y3_p_reg[3]_i_1_n_3\,
      CYINIT => z2_p(20),
      DI(3 downto 0) => y2_p(3 downto 0),
      O(3 downto 0) => y3(3 downto 0),
      S(3) => \y3_p[3]_i_2_n_0\,
      S(2) => \y3_p[3]_i_3_n_0\,
      S(1) => \y3_p[3]_i_4_n_0\,
      S(0) => \y3_p[3]_i_5_n_0\
    );
\y3_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(4),
      Q => y3_p(4)
    );
\y3_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(5),
      Q => y3_p(5)
    );
\y3_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(6),
      Q => y3_p(6)
    );
\y3_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(7),
      Q => y3_p(7)
    );
\y3_p_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y3_p_reg[3]_i_1_n_0\,
      CO(3) => \y3_p_reg[7]_i_1_n_0\,
      CO(2) => \y3_p_reg[7]_i_1_n_1\,
      CO(1) => \y3_p_reg[7]_i_1_n_2\,
      CO(0) => \y3_p_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y2_p(7 downto 4),
      O(3 downto 0) => y3(7 downto 4),
      S(3) => \y3_p[7]_i_2_n_0\,
      S(2) => \y3_p[7]_i_3_n_0\,
      S(1) => \y3_p[7]_i_4_n_0\,
      S(0) => \y3_p[7]_i_5_n_0\
    );
\y3_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(8),
      Q => y3_p(8)
    );
\y3_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y3(9),
      Q => y3_p(9)
    );
\y4_p[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(11),
      I1 => x3_p(14),
      I2 => z3_p(20),
      O => \y4_p[11]_i_2_n_0\
    );
\y4_p[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(10),
      I1 => x3_p(13),
      I2 => z3_p(20),
      O => \y4_p[11]_i_3_n_0\
    );
\y4_p[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(9),
      I1 => x3_p(12),
      I2 => z3_p(20),
      O => \y4_p[11]_i_4_n_0\
    );
\y4_p[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(8),
      I1 => x3_p(11),
      I2 => z3_p(20),
      O => \y4_p[11]_i_5_n_0\
    );
\y4_p[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(15),
      I1 => x3_p(18),
      I2 => z3_p(20),
      O => \y4_p[15]_i_2_n_0\
    );
\y4_p[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(14),
      I1 => x3_p(17),
      I2 => z3_p(20),
      O => \y4_p[15]_i_3_n_0\
    );
\y4_p[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(13),
      I1 => x3_p(16),
      I2 => z3_p(20),
      O => \y4_p[15]_i_4_n_0\
    );
\y4_p[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(12),
      I1 => x3_p(15),
      I2 => z3_p(20),
      O => \y4_p[15]_i_5_n_0\
    );
\y4_p[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(19),
      I1 => x3_p(20),
      I2 => z3_p(20),
      O => \y4_p[19]_i_2_n_0\
    );
\y4_p[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(18),
      I1 => x3_p(20),
      I2 => z3_p(20),
      O => \y4_p[19]_i_3_n_0\
    );
\y4_p[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(17),
      I1 => x3_p(20),
      I2 => z3_p(20),
      O => \y4_p[19]_i_4_n_0\
    );
\y4_p[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(16),
      I1 => x3_p(19),
      I2 => z3_p(20),
      O => \y4_p[19]_i_5_n_0\
    );
\y4_p[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(20),
      I1 => x3_p(20),
      I2 => z3_p(20),
      O => \y4_p[20]_i_2_n_0\
    );
\y4_p[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(3),
      I1 => x3_p(6),
      I2 => z3_p(20),
      O => \y4_p[3]_i_2_n_0\
    );
\y4_p[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(2),
      I1 => x3_p(5),
      I2 => z3_p(20),
      O => \y4_p[3]_i_3_n_0\
    );
\y4_p[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(1),
      I1 => x3_p(4),
      I2 => z3_p(20),
      O => \y4_p[3]_i_4_n_0\
    );
\y4_p[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(0),
      I1 => x3_p(3),
      I2 => z3_p(20),
      O => \y4_p[3]_i_5_n_0\
    );
\y4_p[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(7),
      I1 => x3_p(10),
      I2 => z3_p(20),
      O => \y4_p[7]_i_2_n_0\
    );
\y4_p[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(6),
      I1 => x3_p(9),
      I2 => z3_p(20),
      O => \y4_p[7]_i_3_n_0\
    );
\y4_p[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(5),
      I1 => x3_p(8),
      I2 => z3_p(20),
      O => \y4_p[7]_i_4_n_0\
    );
\y4_p[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y3_p(4),
      I1 => x3_p(7),
      I2 => z3_p(20),
      O => \y4_p[7]_i_5_n_0\
    );
\y4_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(0),
      Q => y4_p(0)
    );
\y4_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(10),
      Q => y4_p(10)
    );
\y4_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(11),
      Q => y4_p(11)
    );
\y4_p_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[7]_i_1_n_0\,
      CO(3) => \y4_p_reg[11]_i_1_n_0\,
      CO(2) => \y4_p_reg[11]_i_1_n_1\,
      CO(1) => \y4_p_reg[11]_i_1_n_2\,
      CO(0) => \y4_p_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(11 downto 8),
      O(3 downto 0) => y4(11 downto 8),
      S(3) => \y4_p[11]_i_2_n_0\,
      S(2) => \y4_p[11]_i_3_n_0\,
      S(1) => \y4_p[11]_i_4_n_0\,
      S(0) => \y4_p[11]_i_5_n_0\
    );
\y4_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(12),
      Q => y4_p(12)
    );
\y4_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(13),
      Q => y4_p(13)
    );
\y4_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(14),
      Q => y4_p(14)
    );
\y4_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(15),
      Q => y4_p(15)
    );
\y4_p_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[11]_i_1_n_0\,
      CO(3) => \y4_p_reg[15]_i_1_n_0\,
      CO(2) => \y4_p_reg[15]_i_1_n_1\,
      CO(1) => \y4_p_reg[15]_i_1_n_2\,
      CO(0) => \y4_p_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(15 downto 12),
      O(3 downto 0) => y4(15 downto 12),
      S(3) => \y4_p[15]_i_2_n_0\,
      S(2) => \y4_p[15]_i_3_n_0\,
      S(1) => \y4_p[15]_i_4_n_0\,
      S(0) => \y4_p[15]_i_5_n_0\
    );
\y4_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(16),
      Q => y4_p(16)
    );
\y4_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(17),
      Q => y4_p(17)
    );
\y4_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(18),
      Q => y4_p(18)
    );
\y4_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(19),
      Q => y4_p(19)
    );
\y4_p_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[15]_i_1_n_0\,
      CO(3) => \y4_p_reg[19]_i_1_n_0\,
      CO(2) => \y4_p_reg[19]_i_1_n_1\,
      CO(1) => \y4_p_reg[19]_i_1_n_2\,
      CO(0) => \y4_p_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(19 downto 16),
      O(3 downto 0) => y4(19 downto 16),
      S(3) => \y4_p[19]_i_2_n_0\,
      S(2) => \y4_p[19]_i_3_n_0\,
      S(1) => \y4_p[19]_i_4_n_0\,
      S(0) => \y4_p[19]_i_5_n_0\
    );
\y4_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(1),
      Q => y4_p(1)
    );
\y4_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(20),
      Q => y4_p(20)
    );
\y4_p_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[19]_i_1_n_0\,
      CO(3 downto 0) => \NLW_y4_p_reg[20]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y4_p_reg[20]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => y4(20),
      S(3 downto 1) => B"000",
      S(0) => \y4_p[20]_i_2_n_0\
    );
\y4_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(2),
      Q => y4_p(2)
    );
\y4_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(3),
      Q => y4_p(3)
    );
\y4_p_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y4_p_reg[3]_i_1_n_0\,
      CO(2) => \y4_p_reg[3]_i_1_n_1\,
      CO(1) => \y4_p_reg[3]_i_1_n_2\,
      CO(0) => \y4_p_reg[3]_i_1_n_3\,
      CYINIT => z3_p(20),
      DI(3 downto 0) => y3_p(3 downto 0),
      O(3 downto 0) => y4(3 downto 0),
      S(3) => \y4_p[3]_i_2_n_0\,
      S(2) => \y4_p[3]_i_3_n_0\,
      S(1) => \y4_p[3]_i_4_n_0\,
      S(0) => \y4_p[3]_i_5_n_0\
    );
\y4_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(4),
      Q => y4_p(4)
    );
\y4_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(5),
      Q => y4_p(5)
    );
\y4_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(6),
      Q => y4_p(6)
    );
\y4_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(7),
      Q => y4_p(7)
    );
\y4_p_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y4_p_reg[3]_i_1_n_0\,
      CO(3) => \y4_p_reg[7]_i_1_n_0\,
      CO(2) => \y4_p_reg[7]_i_1_n_1\,
      CO(1) => \y4_p_reg[7]_i_1_n_2\,
      CO(0) => \y4_p_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y3_p(7 downto 4),
      O(3 downto 0) => y4(7 downto 4),
      S(3) => \y4_p[7]_i_2_n_0\,
      S(2) => \y4_p[7]_i_3_n_0\,
      S(1) => \y4_p[7]_i_4_n_0\,
      S(0) => \y4_p[7]_i_5_n_0\
    );
\y4_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(8),
      Q => y4_p(8)
    );
\y4_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y4(9),
      Q => y4_p(9)
    );
\y5_p[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(11),
      I1 => x4_p(15),
      I2 => z4_p(20),
      O => \y5_p[11]_i_2_n_0\
    );
\y5_p[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(10),
      I1 => x4_p(14),
      I2 => z4_p(20),
      O => \y5_p[11]_i_3_n_0\
    );
\y5_p[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(9),
      I1 => x4_p(13),
      I2 => z4_p(20),
      O => \y5_p[11]_i_4_n_0\
    );
\y5_p[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(8),
      I1 => x4_p(12),
      I2 => z4_p(20),
      O => \y5_p[11]_i_5_n_0\
    );
\y5_p[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(15),
      I1 => x4_p(19),
      I2 => z4_p(20),
      O => \y5_p[15]_i_2_n_0\
    );
\y5_p[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(14),
      I1 => x4_p(18),
      I2 => z4_p(20),
      O => \y5_p[15]_i_3_n_0\
    );
\y5_p[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(13),
      I1 => x4_p(17),
      I2 => z4_p(20),
      O => \y5_p[15]_i_4_n_0\
    );
\y5_p[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(12),
      I1 => x4_p(16),
      I2 => z4_p(20),
      O => \y5_p[15]_i_5_n_0\
    );
\y5_p[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(19),
      I1 => x4_p(20),
      I2 => z4_p(20),
      O => \y5_p[19]_i_2_n_0\
    );
\y5_p[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(18),
      I1 => x4_p(20),
      I2 => z4_p(20),
      O => \y5_p[19]_i_3_n_0\
    );
\y5_p[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(17),
      I1 => x4_p(20),
      I2 => z4_p(20),
      O => \y5_p[19]_i_4_n_0\
    );
\y5_p[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(16),
      I1 => x4_p(20),
      I2 => z4_p(20),
      O => \y5_p[19]_i_5_n_0\
    );
\y5_p[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(20),
      I1 => x4_p(20),
      I2 => z4_p(20),
      O => \y5_p[20]_i_2_n_0\
    );
\y5_p[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(3),
      I1 => x4_p(7),
      I2 => z4_p(20),
      O => \y5_p[3]_i_2_n_0\
    );
\y5_p[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(2),
      I1 => x4_p(6),
      I2 => z4_p(20),
      O => \y5_p[3]_i_3_n_0\
    );
\y5_p[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(1),
      I1 => x4_p(5),
      I2 => z4_p(20),
      O => \y5_p[3]_i_4_n_0\
    );
\y5_p[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(0),
      I1 => x4_p(4),
      I2 => z4_p(20),
      O => \y5_p[3]_i_5_n_0\
    );
\y5_p[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(7),
      I1 => x4_p(11),
      I2 => z4_p(20),
      O => \y5_p[7]_i_2_n_0\
    );
\y5_p[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(6),
      I1 => x4_p(10),
      I2 => z4_p(20),
      O => \y5_p[7]_i_3_n_0\
    );
\y5_p[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(5),
      I1 => x4_p(9),
      I2 => z4_p(20),
      O => \y5_p[7]_i_4_n_0\
    );
\y5_p[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y4_p(4),
      I1 => x4_p(8),
      I2 => z4_p(20),
      O => \y5_p[7]_i_5_n_0\
    );
\y5_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(0),
      Q => y5_p(0)
    );
\y5_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(10),
      Q => y5_p(10)
    );
\y5_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(11),
      Q => y5_p(11)
    );
\y5_p_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[7]_i_1_n_0\,
      CO(3) => \y5_p_reg[11]_i_1_n_0\,
      CO(2) => \y5_p_reg[11]_i_1_n_1\,
      CO(1) => \y5_p_reg[11]_i_1_n_2\,
      CO(0) => \y5_p_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(11 downto 8),
      O(3 downto 0) => y5(11 downto 8),
      S(3) => \y5_p[11]_i_2_n_0\,
      S(2) => \y5_p[11]_i_3_n_0\,
      S(1) => \y5_p[11]_i_4_n_0\,
      S(0) => \y5_p[11]_i_5_n_0\
    );
\y5_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(12),
      Q => y5_p(12)
    );
\y5_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(13),
      Q => y5_p(13)
    );
\y5_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(14),
      Q => y5_p(14)
    );
\y5_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(15),
      Q => y5_p(15)
    );
\y5_p_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[11]_i_1_n_0\,
      CO(3) => \y5_p_reg[15]_i_1_n_0\,
      CO(2) => \y5_p_reg[15]_i_1_n_1\,
      CO(1) => \y5_p_reg[15]_i_1_n_2\,
      CO(0) => \y5_p_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(15 downto 12),
      O(3 downto 0) => y5(15 downto 12),
      S(3) => \y5_p[15]_i_2_n_0\,
      S(2) => \y5_p[15]_i_3_n_0\,
      S(1) => \y5_p[15]_i_4_n_0\,
      S(0) => \y5_p[15]_i_5_n_0\
    );
\y5_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(16),
      Q => y5_p(16)
    );
\y5_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(17),
      Q => y5_p(17)
    );
\y5_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(18),
      Q => y5_p(18)
    );
\y5_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(19),
      Q => y5_p(19)
    );
\y5_p_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[15]_i_1_n_0\,
      CO(3) => \y5_p_reg[19]_i_1_n_0\,
      CO(2) => \y5_p_reg[19]_i_1_n_1\,
      CO(1) => \y5_p_reg[19]_i_1_n_2\,
      CO(0) => \y5_p_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(19 downto 16),
      O(3 downto 0) => y5(19 downto 16),
      S(3) => \y5_p[19]_i_2_n_0\,
      S(2) => \y5_p[19]_i_3_n_0\,
      S(1) => \y5_p[19]_i_4_n_0\,
      S(0) => \y5_p[19]_i_5_n_0\
    );
\y5_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(1),
      Q => y5_p(1)
    );
\y5_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(20),
      Q => y5_p(20)
    );
\y5_p_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[19]_i_1_n_0\,
      CO(3 downto 0) => \NLW_y5_p_reg[20]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y5_p_reg[20]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => y5(20),
      S(3 downto 1) => B"000",
      S(0) => \y5_p[20]_i_2_n_0\
    );
\y5_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(2),
      Q => y5_p(2)
    );
\y5_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(3),
      Q => y5_p(3)
    );
\y5_p_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y5_p_reg[3]_i_1_n_0\,
      CO(2) => \y5_p_reg[3]_i_1_n_1\,
      CO(1) => \y5_p_reg[3]_i_1_n_2\,
      CO(0) => \y5_p_reg[3]_i_1_n_3\,
      CYINIT => z4_p(20),
      DI(3 downto 0) => y4_p(3 downto 0),
      O(3 downto 0) => y5(3 downto 0),
      S(3) => \y5_p[3]_i_2_n_0\,
      S(2) => \y5_p[3]_i_3_n_0\,
      S(1) => \y5_p[3]_i_4_n_0\,
      S(0) => \y5_p[3]_i_5_n_0\
    );
\y5_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(4),
      Q => y5_p(4)
    );
\y5_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(5),
      Q => y5_p(5)
    );
\y5_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(6),
      Q => y5_p(6)
    );
\y5_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(7),
      Q => y5_p(7)
    );
\y5_p_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y5_p_reg[3]_i_1_n_0\,
      CO(3) => \y5_p_reg[7]_i_1_n_0\,
      CO(2) => \y5_p_reg[7]_i_1_n_1\,
      CO(1) => \y5_p_reg[7]_i_1_n_2\,
      CO(0) => \y5_p_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y4_p(7 downto 4),
      O(3 downto 0) => y5(7 downto 4),
      S(3) => \y5_p[7]_i_2_n_0\,
      S(2) => \y5_p[7]_i_3_n_0\,
      S(1) => \y5_p[7]_i_4_n_0\,
      S(0) => \y5_p[7]_i_5_n_0\
    );
\y5_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(8),
      Q => y5_p(8)
    );
\y5_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => y5(9),
      Q => y5_p(9)
    );
\z0_p[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(8),
      I1 => \quad_correction_before_th1_carry__0_n_0\,
      I2 => quad_correction_before_th0(8),
      O => z0(10)
    );
\z0_p[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(9),
      I1 => \quad_correction_before_th1_carry__0_n_0\,
      I2 => quad_correction_before_th0(9),
      O => z0(11)
    );
\z0_p[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(10),
      I1 => \quad_correction_before_th1_carry__0_n_0\,
      I2 => quad_correction_before_th0(10),
      O => z0(12)
    );
\z0_p[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(11),
      I1 => \quad_correction_before_th1_carry__0_n_0\,
      I2 => quad_correction_before_th0(11),
      O => z0(13)
    );
\z0_p[13]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \quad_correction_before_th2_inferred__0/i__carry__1_n_1\,
      I1 => Q(11),
      O => \z0_p[13]_i_3__2_n_0\
    );
\z0_p[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(12),
      I1 => \quad_correction_before_th1_carry__0_n_0\,
      I2 => quad_correction_before_th0(12),
      O => z0(14)
    );
\z0_p[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(13),
      I1 => \quad_correction_before_th1_carry__0_n_0\,
      I2 => quad_correction_before_th0(13),
      O => z0(15)
    );
\z0_p[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(14),
      I1 => \quad_correction_before_th1_carry__0_n_0\,
      I2 => quad_correction_before_th0(14),
      O => z0(16)
    );
\z0_p[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(15),
      I1 => \quad_correction_before_th1_carry__0_n_0\,
      I2 => quad_correction_before_th0(15),
      O => z0(17)
    );
\z0_p[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \quad_correction_before_th2_inferred__0/i__carry__1_n_1\,
      I1 => Q(15),
      O => \z0_p[17]_i_3_n_0\
    );
\z0_p[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \quad_correction_before_th2_inferred__0/i__carry__1_n_1\,
      I1 => Q(14),
      O => \z0_p[17]_i_4_n_0\
    );
\z0_p[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \quad_correction_before_th2_inferred__0/i__carry__1_n_1\,
      I1 => Q(12),
      O => \z0_p[17]_i_6_n_0\
    );
\z0_p[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(16),
      I1 => \quad_correction_before_th1_carry__0_n_0\,
      I2 => quad_correction_before_th0(16),
      O => z0(18)
    );
\z0_p[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(17),
      I1 => \quad_correction_before_th1_carry__0_n_0\,
      I2 => quad_correction_before_th0(17),
      O => z0(19)
    );
\z0_p[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(18),
      I1 => \quad_correction_before_th1_carry__0_n_0\,
      I2 => quad_correction_before_th0(18),
      O => z0(20)
    );
\z0_p[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \quad_correction_before_th2_inferred__0/i__carry__1_n_1\,
      I1 => Q(17),
      O => \z0_p[20]_i_3_n_0\
    );
\z0_p[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(0),
      I1 => \quad_correction_before_th1_carry__0_n_0\,
      I2 => quad_correction_before_th0(0),
      O => z0(2)
    );
\z0_p[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(1),
      I1 => \quad_correction_before_th1_carry__0_n_0\,
      I2 => quad_correction_before_th0(1),
      O => z0(3)
    );
\z0_p[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(2),
      I1 => \quad_correction_before_th1_carry__0_n_0\,
      I2 => quad_correction_before_th0(2),
      O => z0(4)
    );
\z0_p[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(3),
      I1 => \quad_correction_before_th1_carry__0_n_0\,
      I2 => quad_correction_before_th0(3),
      O => z0(5)
    );
\z0_p[5]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \quad_correction_before_th2_inferred__0/i__carry__1_n_1\,
      I1 => Q(1),
      O => \z0_p[5]_i_3__2_n_0\
    );
\z0_p[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \quad_correction_before_th2_inferred__0/i__carry__1_n_1\,
      I1 => Q(0),
      O => \z0_p[5]_i_4_n_0\
    );
\z0_p[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(4),
      I1 => \quad_correction_before_th1_carry__0_n_0\,
      I2 => quad_correction_before_th0(4),
      O => z0(6)
    );
\z0_p[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(5),
      I1 => \quad_correction_before_th1_carry__0_n_0\,
      I2 => quad_correction_before_th0(5),
      O => z0(7)
    );
\z0_p[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(6),
      I1 => \quad_correction_before_th1_carry__0_n_0\,
      I2 => quad_correction_before_th0(6),
      O => z0(8)
    );
\z0_p[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quad_correction_before_th00_in(7),
      I1 => \quad_correction_before_th1_carry__0_n_0\,
      I2 => quad_correction_before_th0(7),
      O => z0(9)
    );
\z0_p[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \quad_correction_before_th2_inferred__0/i__carry__1_n_1\,
      I1 => Q(7),
      O => \z0_p[9]_i_3_n_0\
    );
\z0_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(10),
      Q => z0_p(10)
    );
\z0_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(11),
      Q => z0_p(11)
    );
\z0_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(12),
      Q => z0_p(12)
    );
\z0_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(13),
      Q => z0_p(13)
    );
\z0_p_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[9]_i_2_n_0\,
      CO(3) => \z0_p_reg[13]_i_2_n_0\,
      CO(2) => \z0_p_reg[13]_i_2_n_1\,
      CO(1) => \z0_p_reg[13]_i_2_n_2\,
      CO(0) => \z0_p_reg[13]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => quad_correction_before_th00_in(11 downto 8),
      S(3) => \z0_p[13]_i_3__2_n_0\,
      S(2 downto 0) => \HDL_Counter5_out1_reg[10]\(2 downto 0)
    );
\z0_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(14),
      Q => z0_p(14)
    );
\z0_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(15),
      Q => z0_p(15)
    );
\z0_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(16),
      Q => z0_p(16)
    );
\z0_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(17),
      Q => z0_p(17)
    );
\z0_p_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[13]_i_2_n_0\,
      CO(3) => \z0_p_reg[17]_i_2_n_0\,
      CO(2) => \z0_p_reg[17]_i_2_n_1\,
      CO(1) => \z0_p_reg[17]_i_2_n_2\,
      CO(0) => \z0_p_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \quad_correction_before_th2_inferred__0/i__carry__1_n_1\,
      DI(2 downto 1) => Q(14 downto 13),
      DI(0) => \quad_correction_before_th2_inferred__0/i__carry__1_n_1\,
      O(3 downto 0) => quad_correction_before_th00_in(15 downto 12),
      S(3) => \z0_p[17]_i_3_n_0\,
      S(2) => \z0_p[17]_i_4_n_0\,
      S(1) => \HDL_Counter5_out1_reg[13]\(0),
      S(0) => \z0_p[17]_i_6_n_0\
    );
\z0_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(18),
      Q => z0_p(18)
    );
\z0_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(19),
      Q => z0_p(19)
    );
\z0_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(20),
      Q => z0_p(20)
    );
\z0_p_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[17]_i_2_n_0\,
      CO(3 downto 2) => \NLW_z0_p_reg[20]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z0_p_reg[20]_i_2_n_2\,
      CO(0) => \z0_p_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(17 downto 16),
      O(3) => \NLW_z0_p_reg[20]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => quad_correction_before_th00_in(18 downto 16),
      S(3) => '0',
      S(2) => Q(18),
      S(1) => \z0_p[20]_i_3_n_0\,
      S(0) => \HDL_Counter5_out1_reg[16]_0\(0)
    );
\z0_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(2),
      Q => z0_p(2)
    );
\z0_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(3),
      Q => z0_p(3)
    );
\z0_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(4),
      Q => z0_p(4)
    );
\z0_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(5),
      Q => z0_p(5)
    );
\z0_p_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z0_p_reg[5]_i_2_n_0\,
      CO(2) => \z0_p_reg[5]_i_2_n_1\,
      CO(1) => \z0_p_reg[5]_i_2_n_2\,
      CO(0) => \z0_p_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => Q(1),
      DI(0) => \quad_correction_before_th2_inferred__0/i__carry__1_n_1\,
      O(3 downto 0) => quad_correction_before_th00_in(3 downto 0),
      S(3 downto 2) => Q(3 downto 2),
      S(1) => \z0_p[5]_i_3__2_n_0\,
      S(0) => \z0_p[5]_i_4_n_0\
    );
\z0_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(6),
      Q => z0_p(6)
    );
\z0_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(7),
      Q => z0_p(7)
    );
\z0_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(8),
      Q => z0_p(8)
    );
\z0_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z0(9),
      Q => z0_p(9)
    );
\z0_p_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[5]_i_2_n_0\,
      CO(3) => \z0_p_reg[9]_i_2_n_0\,
      CO(2) => \z0_p_reg[9]_i_2_n_1\,
      CO(1) => \z0_p_reg[9]_i_2_n_2\,
      CO(0) => \z0_p_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \quad_correction_before_th2_inferred__0/i__carry__1_n_1\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => quad_correction_before_th00_in(7 downto 4),
      S(3) => \z0_p[9]_i_3_n_0\,
      S(2 downto 0) => Q(6 downto 4)
    );
\z1_p[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => z0_p(11),
      I1 => z0_p(12),
      I2 => z0_p(20),
      O => \z1_p[13]_i_2_n_0\
    );
\z1_p[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"83"
    )
        port map (
      I0 => z0_p(10),
      I1 => z0_p(11),
      I2 => z0_p(20),
      O => \z1_p[13]_i_3_n_0\
    );
\z1_p[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => z0_p(9),
      I1 => z0_p(10),
      I2 => z0_p(20),
      O => \z1_p[13]_i_4_n_0\
    );
\z1_p[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => z0_p(8),
      I1 => z0_p(9),
      I2 => z0_p(20),
      O => \z1_p[13]_i_5_n_0\
    );
\z1_p[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E1C3"
    )
        port map (
      I0 => z0_p(11),
      I1 => z0_p(20),
      I2 => z0_p(13),
      I3 => z0_p(12),
      O => \z1_p[13]_i_6_n_0\
    );
\z1_p[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BC3"
    )
        port map (
      I0 => z0_p(10),
      I1 => z0_p(20),
      I2 => z0_p(12),
      I3 => z0_p(11),
      O => \z1_p[13]_i_7_n_0\
    );
\z1_p[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F78"
    )
        port map (
      I0 => z0_p(9),
      I1 => z0_p(20),
      I2 => z0_p(11),
      I3 => z0_p(10),
      O => \z1_p[13]_i_8_n_0\
    );
\z1_p[13]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F087"
    )
        port map (
      I0 => z0_p(8),
      I1 => z0_p(20),
      I2 => z0_p(10),
      I3 => z0_p(9),
      O => \z1_p[13]_i_9_n_0\
    );
\z1_p[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => z0_p(15),
      I1 => z0_p(16),
      I2 => z0_p(20),
      O => \z1_p[17]_i_2_n_0\
    );
\z1_p[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => z0_p(14),
      I1 => z0_p(15),
      I2 => z0_p(20),
      O => \z1_p[17]_i_3_n_0\
    );
\z1_p[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"83"
    )
        port map (
      I0 => z0_p(13),
      I1 => z0_p(14),
      I2 => z0_p(20),
      O => \z1_p[17]_i_4_n_0\
    );
\z1_p[17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => z0_p(12),
      I1 => z0_p(13),
      I2 => z0_p(20),
      O => \z1_p[17]_i_5_n_0\
    );
\z1_p[17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F78"
    )
        port map (
      I0 => z0_p(15),
      I1 => z0_p(20),
      I2 => z0_p(17),
      I3 => z0_p(16),
      O => \z1_p[17]_i_6_n_0\
    );
\z1_p[17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E1C3"
    )
        port map (
      I0 => z0_p(14),
      I1 => z0_p(20),
      I2 => z0_p(16),
      I3 => z0_p(15),
      O => \z1_p[17]_i_7_n_0\
    );
\z1_p[17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BC3"
    )
        port map (
      I0 => z0_p(13),
      I1 => z0_p(20),
      I2 => z0_p(15),
      I3 => z0_p(14),
      O => \z1_p[17]_i_8_n_0\
    );
\z1_p[17]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F78"
    )
        port map (
      I0 => z0_p(12),
      I1 => z0_p(20),
      I2 => z0_p(14),
      I3 => z0_p(13),
      O => \z1_p[17]_i_9_n_0\
    );
\z1_p[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => z0_p(20),
      I1 => z0_p(17),
      I2 => z0_p(16),
      O => \z1_p[20]_i_2_n_0\
    );
\z1_p[20]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(19),
      I1 => z0_p(18),
      O => \z1_p[20]_i_3__3_n_0\
    );
\z1_p[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => z0_p(16),
      I1 => z0_p(17),
      I2 => z0_p(20),
      I3 => z0_p(18),
      O => \z1_p[20]_i_4_n_0\
    );
\z1_p[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(4),
      I1 => z0_p(5),
      O => \z1_p[5]_i_2_n_0\
    );
\z1_p[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(3),
      I1 => z0_p(4),
      O => \z1_p[5]_i_3_n_0\
    );
\z1_p[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(2),
      I1 => z0_p(3),
      O => \z1_p[5]_i_4_n_0\
    );
\z1_p[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z0_p(2),
      O => \z1_p[5]_i_5_n_0\
    );
\z1_p[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => z0_p(6),
      I1 => z0_p(8),
      I2 => z0_p(20),
      O => \z1_p[9]_i_2_n_0\
    );
\z1_p[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => z0_p(6),
      I1 => z0_p(8),
      I2 => z0_p(20),
      O => \z1_p[9]_i_3_n_0\
    );
\z1_p[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(7),
      I1 => z0_p(20),
      O => \z1_p[9]_i_4_n_0\
    );
\z1_p[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C387"
    )
        port map (
      I0 => z0_p(6),
      I1 => z0_p(20),
      I2 => z0_p(9),
      I3 => z0_p(8),
      O => \z1_p[9]_i_5_n_0\
    );
\z1_p[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6595"
    )
        port map (
      I0 => z0_p(8),
      I1 => z0_p(6),
      I2 => z0_p(20),
      I3 => z0_p(7),
      O => \z1_p[9]_i_6_n_0\
    );
\z1_p[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z0_p(7),
      I1 => z0_p(6),
      O => \z1_p[9]_i_7_n_0\
    );
\z1_p[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z0_p(5),
      I1 => z0_p(6),
      O => \z1_p[9]_i_8_n_0\
    );
\z1_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z1(10),
      Q => z1_p(10)
    );
\z1_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z1(11),
      Q => z1_p(11)
    );
\z1_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z1(12),
      Q => z1_p(12)
    );
\z1_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z1(13),
      Q => z1_p(13)
    );
\z1_p_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[9]_i_1_n_0\,
      CO(3) => \z1_p_reg[13]_i_1_n_0\,
      CO(2) => \z1_p_reg[13]_i_1_n_1\,
      CO(1) => \z1_p_reg[13]_i_1_n_2\,
      CO(0) => \z1_p_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \z1_p[13]_i_2_n_0\,
      DI(2) => \z1_p[13]_i_3_n_0\,
      DI(1) => \z1_p[13]_i_4_n_0\,
      DI(0) => \z1_p[13]_i_5_n_0\,
      O(3 downto 0) => z1(13 downto 10),
      S(3) => \z1_p[13]_i_6_n_0\,
      S(2) => \z1_p[13]_i_7_n_0\,
      S(1) => \z1_p[13]_i_8_n_0\,
      S(0) => \z1_p[13]_i_9_n_0\
    );
\z1_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z1(14),
      Q => z1_p(14)
    );
\z1_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z1(15),
      Q => z1_p(15)
    );
\z1_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z1(16),
      Q => z1_p(16)
    );
\z1_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z1(17),
      Q => z1_p(17)
    );
\z1_p_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[13]_i_1_n_0\,
      CO(3) => \z1_p_reg[17]_i_1_n_0\,
      CO(2) => \z1_p_reg[17]_i_1_n_1\,
      CO(1) => \z1_p_reg[17]_i_1_n_2\,
      CO(0) => \z1_p_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \z1_p[17]_i_2_n_0\,
      DI(2) => \z1_p[17]_i_3_n_0\,
      DI(1) => \z1_p[17]_i_4_n_0\,
      DI(0) => \z1_p[17]_i_5_n_0\,
      O(3 downto 0) => z1(17 downto 14),
      S(3) => \z1_p[17]_i_6_n_0\,
      S(2) => \z1_p[17]_i_7_n_0\,
      S(1) => \z1_p[17]_i_8_n_0\,
      S(0) => \z1_p[17]_i_9_n_0\
    );
\z1_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z1(18),
      Q => z1_p(18)
    );
\z1_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z1(19),
      Q => z1_p(19)
    );
\z1_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z1(20),
      Q => z1_p(20)
    );
\z1_p_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[17]_i_1_n_0\,
      CO(3 downto 2) => \NLW_z1_p_reg[20]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z1_p_reg[20]_i_1_n_2\,
      CO(0) => \z1_p_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => z0_p(18),
      DI(0) => \z1_p[20]_i_2_n_0\,
      O(3) => \NLW_z1_p_reg[20]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => z1(20 downto 18),
      S(3 downto 2) => B"01",
      S(1) => \z1_p[20]_i_3__3_n_0\,
      S(0) => \z1_p[20]_i_4_n_0\
    );
\z1_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z1(2),
      Q => z1_p(2)
    );
\z1_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z1(3),
      Q => z1_p(3)
    );
\z1_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z1(4),
      Q => z1_p(4)
    );
\z1_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z1(5),
      Q => z1_p(5)
    );
\z1_p_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z1_p_reg[5]_i_1_n_0\,
      CO(2) => \z1_p_reg[5]_i_1_n_1\,
      CO(1) => \z1_p_reg[5]_i_1_n_2\,
      CO(0) => \z1_p_reg[5]_i_1_n_3\,
      CYINIT => \y1_p[18]_i_1_n_0\,
      DI(3 downto 1) => z0_p(4 downto 2),
      DI(0) => '0',
      O(3 downto 0) => z1(5 downto 2),
      S(3) => \z1_p[5]_i_2_n_0\,
      S(2) => \z1_p[5]_i_3_n_0\,
      S(1) => \z1_p[5]_i_4_n_0\,
      S(0) => \z1_p[5]_i_5_n_0\
    );
\z1_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z1(6),
      Q => z1_p(6)
    );
\z1_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z1(7),
      Q => z1_p(7)
    );
\z1_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z1(8),
      Q => z1_p(8)
    );
\z1_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z1(9),
      Q => z1_p(9)
    );
\z1_p_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z1_p_reg[5]_i_1_n_0\,
      CO(3) => \z1_p_reg[9]_i_1_n_0\,
      CO(2) => \z1_p_reg[9]_i_1_n_1\,
      CO(1) => \z1_p_reg[9]_i_1_n_2\,
      CO(0) => \z1_p_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \z1_p[9]_i_2_n_0\,
      DI(2) => \z1_p[9]_i_3_n_0\,
      DI(1) => \z1_p[9]_i_4_n_0\,
      DI(0) => z0_p(5),
      O(3 downto 0) => z1(9 downto 6),
      S(3) => \z1_p[9]_i_5_n_0\,
      S(2) => \z1_p[9]_i_6_n_0\,
      S(1) => \z1_p[9]_i_7_n_0\,
      S(0) => \z1_p[9]_i_8_n_0\
    );
\z2_p[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => kconst_1(0),
      O => z2(0)
    );
\z2_p[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(20),
      O => \z2_p[12]_i_2_n_0\
    );
\z2_p[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(20),
      O => \z2_p[12]_i_3_n_0\
    );
\z2_p[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(20),
      I1 => z1_p(12),
      O => \z2_p[12]_i_4_n_0\
    );
\z2_p[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(11),
      I1 => z1_p(10),
      O => \z2_p[12]_i_5_n_0\
    );
\z2_p[12]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(20),
      I1 => z1_p(10),
      O => \z2_p[12]_i_6__3_n_0\
    );
\z2_p[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(9),
      I1 => z1_p(8),
      O => \z2_p[12]_i_7_n_0\
    );
\z2_p[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(20),
      O => \z2_p[16]_i_2_n_0\
    );
\z2_p[16]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(15),
      I1 => z1_p(16),
      O => \z2_p[16]_i_3__3_n_0\
    );
\z2_p[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(20),
      I1 => z1_p(15),
      O => \z2_p[16]_i_4_n_0\
    );
\z2_p[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(14),
      I1 => z1_p(13),
      O => \z2_p[16]_i_5_n_0\
    );
\z2_p[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(12),
      I1 => z1_p(13),
      O => \z2_p[16]_i_6_n_0\
    );
\z2_p[20]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_p(20),
      O => \z2_p[20]_i_2__3_n_0\
    );
\z2_p[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(19),
      I1 => z1_p(20),
      O => \z2_p[20]_i_3_n_0\
    );
\z2_p[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(20),
      I1 => z1_p(19),
      O => \z2_p[20]_i_4_n_0\
    );
\z2_p[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(18),
      I1 => z1_p(17),
      O => \z2_p[20]_i_5_n_0\
    );
\z2_p[20]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(16),
      I1 => z1_p(17),
      O => \z2_p[20]_i_6_n_0\
    );
\z2_p[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(4),
      I1 => z1_p(20),
      O => \z2_p[4]_i_2_n_0\
    );
\z2_p[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z1_p(2),
      O => \z2_p[4]_i_3_n_0\
    );
\z2_p[4]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(4),
      I1 => z1_p(3),
      O => \z2_p[4]_i_4__3_n_0\
    );
\z2_p[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(2),
      I1 => z1_p(3),
      O => \z2_p[4]_i_5_n_0\
    );
\z2_p[4]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z1_p(2),
      I1 => z1_p(20),
      O => \z2_p[4]_i_6__3_n_0\
    );
\z2_p[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z1_p(20),
      I1 => y1_p(20),
      O => \z2_p[4]_i_7_n_0\
    );
\z2_p[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => z1_p(20),
      I1 => z1_p(7),
      I2 => z1_p(6),
      O => \z2_p[8]_i_2_n_0\
    );
\z2_p[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => z1_p(5),
      I1 => z1_p(6),
      I2 => z1_p(20),
      O => \z2_p[8]_i_3_n_0\
    );
\z2_p[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => z1_p(3),
      I1 => z1_p(5),
      I2 => z1_p(20),
      O => \z2_p[8]_i_4_n_0\
    );
\z2_p[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => z1_p(3),
      I1 => z1_p(5),
      I2 => z1_p(20),
      O => \z2_p[8]_i_5_n_0\
    );
\z2_p[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => z1_p(6),
      I1 => z1_p(7),
      I2 => z1_p(20),
      I3 => z1_p(8),
      O => \z2_p[8]_i_6_n_0\
    );
\z2_p[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F78"
    )
        port map (
      I0 => z1_p(5),
      I1 => z1_p(20),
      I2 => z1_p(7),
      I3 => z1_p(6),
      O => \z2_p[8]_i_7_n_0\
    );
\z2_p[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C387"
    )
        port map (
      I0 => z1_p(3),
      I1 => z1_p(20),
      I2 => z1_p(6),
      I3 => z1_p(5),
      O => \z2_p[8]_i_8_n_0\
    );
\z2_p[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6595"
    )
        port map (
      I0 => z1_p(5),
      I1 => z1_p(3),
      I2 => z1_p(20),
      I3 => z1_p(4),
      O => \z2_p[8]_i_9_n_0\
    );
\z2_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(0),
      Q => z2_p(0)
    );
\z2_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(10),
      Q => z2_p(10)
    );
\z2_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(11),
      Q => z2_p(11)
    );
\z2_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(12),
      Q => z2_p(12)
    );
\z2_p_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[8]_i_1_n_0\,
      CO(3) => \z2_p_reg[12]_i_1_n_0\,
      CO(2) => \z2_p_reg[12]_i_1_n_1\,
      CO(1) => \z2_p_reg[12]_i_1_n_2\,
      CO(0) => \z2_p_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \z2_p[12]_i_2_n_0\,
      DI(2) => z1_p(10),
      DI(1) => \z2_p[12]_i_3_n_0\,
      DI(0) => z1_p(8),
      O(3 downto 0) => z2(12 downto 9),
      S(3) => \z2_p[12]_i_4_n_0\,
      S(2) => \z2_p[12]_i_5_n_0\,
      S(1) => \z2_p[12]_i_6__3_n_0\,
      S(0) => \z2_p[12]_i_7_n_0\
    );
\z2_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(13),
      Q => z2_p(13)
    );
\z2_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(14),
      Q => z2_p(14)
    );
\z2_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(15),
      Q => z2_p(15)
    );
\z2_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(16),
      Q => z2_p(16)
    );
\z2_p_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[12]_i_1_n_0\,
      CO(3) => \z2_p_reg[16]_i_1_n_0\,
      CO(2) => \z2_p_reg[16]_i_1_n_1\,
      CO(1) => \z2_p_reg[16]_i_1_n_2\,
      CO(0) => \z2_p_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => z1_p(15),
      DI(2) => \z2_p[16]_i_2_n_0\,
      DI(1 downto 0) => z1_p(13 downto 12),
      O(3 downto 0) => z2(16 downto 13),
      S(3) => \z2_p[16]_i_3__3_n_0\,
      S(2) => \z2_p[16]_i_4_n_0\,
      S(1) => \z2_p[16]_i_5_n_0\,
      S(0) => \z2_p[16]_i_6_n_0\
    );
\z2_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(17),
      Q => z2_p(17)
    );
\z2_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(18),
      Q => z2_p(18)
    );
\z2_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(19),
      Q => z2_p(19)
    );
\z2_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(1),
      Q => z2_p(1)
    );
\z2_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(20),
      Q => z2_p(20)
    );
\z2_p_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[16]_i_1_n_0\,
      CO(3) => \NLW_z2_p_reg[20]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \z2_p_reg[20]_i_1_n_1\,
      CO(1) => \z2_p_reg[20]_i_1_n_2\,
      CO(0) => \z2_p_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \z2_p[20]_i_2__3_n_0\,
      DI(1 downto 0) => z1_p(17 downto 16),
      O(3 downto 0) => z2(20 downto 17),
      S(3) => \z2_p[20]_i_3_n_0\,
      S(2) => \z2_p[20]_i_4_n_0\,
      S(1) => \z2_p[20]_i_5_n_0\,
      S(0) => \z2_p[20]_i_6_n_0\
    );
\z2_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(2),
      Q => z2_p(2)
    );
\z2_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(3),
      Q => z2_p(3)
    );
\z2_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(4),
      Q => z2_p(4)
    );
\z2_p_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z2_p_reg[4]_i_1_n_0\,
      CO(2) => \z2_p_reg[4]_i_1_n_1\,
      CO(1) => \z2_p_reg[4]_i_1_n_2\,
      CO(0) => \z2_p_reg[4]_i_1_n_3\,
      CYINIT => kconst_1(0),
      DI(3) => \z2_p[4]_i_2_n_0\,
      DI(2) => z1_p(2),
      DI(1) => \z2_p[4]_i_3_n_0\,
      DI(0) => y1_p(20),
      O(3 downto 0) => z2(4 downto 1),
      S(3) => \z2_p[4]_i_4__3_n_0\,
      S(2) => \z2_p[4]_i_5_n_0\,
      S(1) => \z2_p[4]_i_6__3_n_0\,
      S(0) => \z2_p[4]_i_7_n_0\
    );
\z2_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(5),
      Q => z2_p(5)
    );
\z2_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(6),
      Q => z2_p(6)
    );
\z2_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(7),
      Q => z2_p(7)
    );
\z2_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(8),
      Q => z2_p(8)
    );
\z2_p_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z2_p_reg[4]_i_1_n_0\,
      CO(3) => \z2_p_reg[8]_i_1_n_0\,
      CO(2) => \z2_p_reg[8]_i_1_n_1\,
      CO(1) => \z2_p_reg[8]_i_1_n_2\,
      CO(0) => \z2_p_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \z2_p[8]_i_2_n_0\,
      DI(2) => \z2_p[8]_i_3_n_0\,
      DI(1) => \z2_p[8]_i_4_n_0\,
      DI(0) => \z2_p[8]_i_5_n_0\,
      O(3 downto 0) => z2(8 downto 5),
      S(3) => \z2_p[8]_i_6_n_0\,
      S(2) => \z2_p[8]_i_7_n_0\,
      S(1) => \z2_p[8]_i_8_n_0\,
      S(0) => \z2_p[8]_i_9_n_0\
    );
\z2_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z2(9),
      Q => z2_p(9)
    );
\z3_p[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(0),
      O => z3(0)
    );
\z3_p[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(20),
      O => \z3_p[12]_i_2_n_0\
    );
\z3_p[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(20),
      O => \z3_p[12]_i_3_n_0\
    );
\z3_p[12]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(20),
      I1 => z2_p(12),
      O => \z3_p[12]_i_4__3_n_0\
    );
\z3_p[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(11),
      I1 => z2_p(10),
      O => \z3_p[12]_i_5_n_0\
    );
\z3_p[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(20),
      I1 => z2_p(10),
      O => \z3_p[12]_i_6_n_0\
    );
\z3_p[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(9),
      I1 => z2_p(8),
      O => \z3_p[12]_i_7_n_0\
    );
\z3_p[16]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(15),
      I1 => z2_p(16),
      O => \z3_p[16]_i_2__3_n_0\
    );
\z3_p[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(14),
      I1 => z2_p(15),
      O => \z3_p[16]_i_3_n_0\
    );
\z3_p[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(13),
      I1 => z2_p(14),
      O => \z3_p[16]_i_4_n_0\
    );
\z3_p[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(12),
      I1 => z2_p(13),
      O => \z3_p[16]_i_5_n_0\
    );
\z3_p[20]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z2_p(20),
      O => \z3_p[20]_i_2__3_n_0\
    );
\z3_p[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(19),
      I1 => z2_p(20),
      O => \z3_p[20]_i_3_n_0\
    );
\z3_p[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(18),
      I1 => z2_p(19),
      O => \z3_p[20]_i_4_n_0\
    );
\z3_p[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(20),
      I1 => z2_p(18),
      O => \z3_p[20]_i_5_n_0\
    );
\z3_p[20]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(17),
      I1 => z2_p(16),
      O => \z3_p[20]_i_6_n_0\
    );
\z3_p[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(20),
      O => \z3_p[4]_i_2_n_0\
    );
\z3_p[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(1),
      O => \z3_p[4]_i_3_n_0\
    );
\z3_p[4]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(20),
      I1 => z2_p(4),
      O => \z3_p[4]_i_4__3_n_0\
    );
\z3_p[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(3),
      I1 => z2_p(2),
      O => \z3_p[4]_i_5_n_0\
    );
\z3_p[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(1),
      I1 => z2_p(2),
      O => \z3_p[4]_i_6_n_0\
    );
\z3_p[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(1),
      I1 => z2_p(20),
      O => \z3_p[4]_i_7_n_0\
    );
\z3_p[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z2_p(20),
      O => \z3_p[8]_i_2_n_0\
    );
\z3_p[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(7),
      I1 => z2_p(8),
      O => \z3_p[8]_i_3_n_0\
    );
\z3_p[8]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(20),
      I1 => z2_p(7),
      O => \z3_p[8]_i_4__3_n_0\
    );
\z3_p[8]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z2_p(6),
      I1 => z2_p(5),
      O => \z3_p[8]_i_5__3_n_0\
    );
\z3_p[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z2_p(4),
      I1 => z2_p(5),
      O => \z3_p[8]_i_6_n_0\
    );
\z3_p_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(0),
      Q => z3_p(0)
    );
\z3_p_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(10),
      Q => z3_p(10)
    );
\z3_p_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(11),
      Q => z3_p(11)
    );
\z3_p_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(12),
      Q => z3_p(12)
    );
\z3_p_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[8]_i_1_n_0\,
      CO(3) => \z3_p_reg[12]_i_1_n_0\,
      CO(2) => \z3_p_reg[12]_i_1_n_1\,
      CO(1) => \z3_p_reg[12]_i_1_n_2\,
      CO(0) => \z3_p_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \z3_p[12]_i_2_n_0\,
      DI(2) => z2_p(10),
      DI(1) => \z3_p[12]_i_3_n_0\,
      DI(0) => z2_p(8),
      O(3 downto 0) => z3(12 downto 9),
      S(3) => \z3_p[12]_i_4__3_n_0\,
      S(2) => \z3_p[12]_i_5_n_0\,
      S(1) => \z3_p[12]_i_6_n_0\,
      S(0) => \z3_p[12]_i_7_n_0\
    );
\z3_p_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(13),
      Q => z3_p(13)
    );
\z3_p_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(14),
      Q => z3_p(14)
    );
\z3_p_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(15),
      Q => z3_p(15)
    );
\z3_p_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(16),
      Q => z3_p(16)
    );
\z3_p_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[12]_i_1_n_0\,
      CO(3) => \z3_p_reg[16]_i_1_n_0\,
      CO(2) => \z3_p_reg[16]_i_1_n_1\,
      CO(1) => \z3_p_reg[16]_i_1_n_2\,
      CO(0) => \z3_p_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z2_p(15 downto 12),
      O(3 downto 0) => z3(16 downto 13),
      S(3) => \z3_p[16]_i_2__3_n_0\,
      S(2) => \z3_p[16]_i_3_n_0\,
      S(1) => \z3_p[16]_i_4_n_0\,
      S(0) => \z3_p[16]_i_5_n_0\
    );
\z3_p_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(17),
      Q => z3_p(17)
    );
\z3_p_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(18),
      Q => z3_p(18)
    );
\z3_p_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(19),
      Q => z3_p(19)
    );
\z3_p_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(1),
      Q => z3_p(1)
    );
\z3_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(20),
      Q => z3_p(20)
    );
\z3_p_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[16]_i_1_n_0\,
      CO(3) => \NLW_z3_p_reg[20]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \z3_p_reg[20]_i_1_n_1\,
      CO(1) => \z3_p_reg[20]_i_1_n_2\,
      CO(0) => \z3_p_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => z2_p(18),
      DI(1) => \z3_p[20]_i_2__3_n_0\,
      DI(0) => z2_p(16),
      O(3 downto 0) => z3(20 downto 17),
      S(3) => \z3_p[20]_i_3_n_0\,
      S(2) => \z3_p[20]_i_4_n_0\,
      S(1) => \z3_p[20]_i_5_n_0\,
      S(0) => \z3_p[20]_i_6_n_0\
    );
\z3_p_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(2),
      Q => z3_p(2)
    );
\z3_p_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(3),
      Q => z3_p(3)
    );
\z3_p_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(4),
      Q => z3_p(4)
    );
\z3_p_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z3_p_reg[4]_i_1_n_0\,
      CO(2) => \z3_p_reg[4]_i_1_n_1\,
      CO(1) => \z3_p_reg[4]_i_1_n_2\,
      CO(0) => \z3_p_reg[4]_i_1_n_3\,
      CYINIT => z2_p(0),
      DI(3) => \z3_p[4]_i_2_n_0\,
      DI(2 downto 1) => z2_p(2 downto 1),
      DI(0) => \z3_p[4]_i_3_n_0\,
      O(3 downto 0) => z3(4 downto 1),
      S(3) => \z3_p[4]_i_4__3_n_0\,
      S(2) => \z3_p[4]_i_5_n_0\,
      S(1) => \z3_p[4]_i_6_n_0\,
      S(0) => \z3_p[4]_i_7_n_0\
    );
\z3_p_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(5),
      Q => z3_p(5)
    );
\z3_p_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(6),
      Q => z3_p(6)
    );
\z3_p_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(7),
      Q => z3_p(7)
    );
\z3_p_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(8),
      Q => z3_p(8)
    );
\z3_p_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z3_p_reg[4]_i_1_n_0\,
      CO(3) => \z3_p_reg[8]_i_1_n_0\,
      CO(2) => \z3_p_reg[8]_i_1_n_1\,
      CO(1) => \z3_p_reg[8]_i_1_n_2\,
      CO(0) => \z3_p_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => z2_p(7),
      DI(2) => \z3_p[8]_i_2_n_0\,
      DI(1 downto 0) => z2_p(5 downto 4),
      O(3 downto 0) => z3(8 downto 5),
      S(3) => \z3_p[8]_i_3_n_0\,
      S(2) => \z3_p[8]_i_4__3_n_0\,
      S(1) => \z3_p[8]_i_5__3_n_0\,
      S(0) => \z3_p[8]_i_6_n_0\
    );
\z3_p_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z3(9),
      Q => z3_p(9)
    );
\z4_p[20]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(14),
      I1 => z3_p(15),
      O => \z4_p[20]_i_11_n_0\
    );
\z4_p[20]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(13),
      I1 => z3_p(14),
      O => \z4_p[20]_i_12_n_0\
    );
\z4_p[20]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(12),
      I1 => z3_p(13),
      O => \z4_p[20]_i_13_n_0\
    );
\z4_p[20]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(11),
      I1 => z3_p(12),
      O => \z4_p[20]_i_14_n_0\
    );
\z4_p[20]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(20),
      O => \z4_p[20]_i_16_n_0\
    );
\z4_p[20]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(10),
      I1 => z3_p(11),
      O => \z4_p[20]_i_17_n_0\
    );
\z4_p[20]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(9),
      I1 => z3_p(10),
      O => \z4_p[20]_i_18_n_0\
    );
\z4_p[20]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(20),
      I1 => z3_p(9),
      O => \z4_p[20]_i_19_n_0\
    );
\z4_p[20]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(8),
      I1 => z3_p(7),
      O => \z4_p[20]_i_20_n_0\
    );
\z4_p[20]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(20),
      O => \z4_p[20]_i_22_n_0\
    );
\z4_p[20]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(20),
      O => \z4_p[20]_i_23_n_0\
    );
\z4_p[20]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(20),
      I1 => z3_p(7),
      O => \z4_p[20]_i_24_n_0\
    );
\z4_p[20]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(6),
      I1 => z3_p(5),
      O => \z4_p[20]_i_25_n_0\
    );
\z4_p[20]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(20),
      I1 => z3_p(5),
      O => \z4_p[20]_i_26_n_0\
    );
\z4_p[20]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(4),
      I1 => z3_p(3),
      O => \z4_p[20]_i_27_n_0\
    );
\z4_p[20]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(2),
      O => \z4_p[20]_i_28_n_0\
    );
\z4_p[20]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(2),
      I1 => z3_p(3),
      O => \z4_p[20]_i_29_n_0\
    );
\z4_p[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(19),
      I1 => z3_p(20),
      O => \z4_p[20]_i_3_n_0\
    );
\z4_p[20]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(2),
      I1 => z3_p(20),
      O => \z4_p[20]_i_30_n_0\
    );
\z4_p[20]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z3_p(1),
      O => \z4_p[20]_i_31_n_0\
    );
\z4_p[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z3_p(20),
      O => \z4_p[20]_i_5_n_0\
    );
\z4_p[20]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(18),
      I1 => z3_p(19),
      O => \z4_p[20]_i_6_n_0\
    );
\z4_p[20]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(17),
      I1 => z3_p(18),
      O => \z4_p[20]_i_7_n_0\
    );
\z4_p[20]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z3_p(20),
      I1 => z3_p(17),
      O => \z4_p[20]_i_8_n_0\
    );
\z4_p[20]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z3_p(16),
      I1 => z3_p(15),
      O => \z4_p[20]_i_9_n_0\
    );
\z4_p_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => z4(20),
      Q => z4_p(20)
    );
\z4_p_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[20]_i_2_n_0\,
      CO(3 downto 0) => \NLW_z4_p_reg[20]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_z4_p_reg[20]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => z4(20),
      S(3 downto 1) => B"000",
      S(0) => \z4_p[20]_i_3_n_0\
    );
\z4_p_reg[20]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[20]_i_15_n_0\,
      CO(3) => \z4_p_reg[20]_i_10_n_0\,
      CO(2) => \z4_p_reg[20]_i_10_n_1\,
      CO(1) => \z4_p_reg[20]_i_10_n_2\,
      CO(0) => \z4_p_reg[20]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => z3_p(10 downto 9),
      DI(1) => \z4_p[20]_i_16_n_0\,
      DI(0) => z3_p(7),
      O(3 downto 0) => \NLW_z4_p_reg[20]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[20]_i_17_n_0\,
      S(2) => \z4_p[20]_i_18_n_0\,
      S(1) => \z4_p[20]_i_19_n_0\,
      S(0) => \z4_p[20]_i_20_n_0\
    );
\z4_p_reg[20]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[20]_i_21_n_0\,
      CO(3) => \z4_p_reg[20]_i_15_n_0\,
      CO(2) => \z4_p_reg[20]_i_15_n_1\,
      CO(1) => \z4_p_reg[20]_i_15_n_2\,
      CO(0) => \z4_p_reg[20]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \z4_p[20]_i_22_n_0\,
      DI(2) => z3_p(5),
      DI(1) => \z4_p[20]_i_23_n_0\,
      DI(0) => z3_p(3),
      O(3 downto 0) => \NLW_z4_p_reg[20]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[20]_i_24_n_0\,
      S(2) => \z4_p[20]_i_25_n_0\,
      S(1) => \z4_p[20]_i_26_n_0\,
      S(0) => \z4_p[20]_i_27_n_0\
    );
\z4_p_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[20]_i_4_n_0\,
      CO(3) => \z4_p_reg[20]_i_2_n_0\,
      CO(2) => \z4_p_reg[20]_i_2_n_1\,
      CO(1) => \z4_p_reg[20]_i_2_n_2\,
      CO(0) => \z4_p_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => z3_p(18 downto 17),
      DI(1) => \z4_p[20]_i_5_n_0\,
      DI(0) => z3_p(15),
      O(3 downto 0) => \NLW_z4_p_reg[20]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[20]_i_6_n_0\,
      S(2) => \z4_p[20]_i_7_n_0\,
      S(1) => \z4_p[20]_i_8_n_0\,
      S(0) => \z4_p[20]_i_9_n_0\
    );
\z4_p_reg[20]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z4_p_reg[20]_i_21_n_0\,
      CO(2) => \z4_p_reg[20]_i_21_n_1\,
      CO(1) => \z4_p_reg[20]_i_21_n_2\,
      CO(0) => \z4_p_reg[20]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => z3_p(2),
      DI(2) => \z4_p[20]_i_28_n_0\,
      DI(1) => z3_p(1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_z4_p_reg[20]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[20]_i_29_n_0\,
      S(2) => \z4_p[20]_i_30_n_0\,
      S(1) => \z4_p[20]_i_31_n_0\,
      S(0) => z3_p(0)
    );
\z4_p_reg[20]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \z4_p_reg[20]_i_10_n_0\,
      CO(3) => \z4_p_reg[20]_i_4_n_0\,
      CO(2) => \z4_p_reg[20]_i_4_n_1\,
      CO(1) => \z4_p_reg[20]_i_4_n_2\,
      CO(0) => \z4_p_reg[20]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z3_p(14 downto 11),
      O(3 downto 0) => \NLW_z4_p_reg[20]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \z4_p[20]_i_11_n_0\,
      S(2) => \z4_p[20]_i_12_n_0\,
      S(1) => \z4_p[20]_i_13_n_0\,
      S(0) => \z4_p[20]_i_14_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_core_0_0_Trig1 is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    clk_enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \HDL_Counter6_out1_reg__0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    HDL_Counter6_out1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_core_0_0_Trig1 : entity is "Trig1";
end design_1_audio_core_0_0_Trig1;

architecture STRUCTURE of design_1_audio_core_0_0_Trig1 is
  signal \Bias1_out1_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \Bias1_out1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal Bias1_out1_carry_i_5_n_0 : STD_LOGIC;
  signal Bias1_out1_carry_i_6_n_0 : STD_LOGIC;
  signal Bias1_out1_carry_n_0 : STD_LOGIC;
  signal Bias1_out1_carry_n_1 : STD_LOGIC;
  signal Bias1_out1_carry_n_2 : STD_LOGIC;
  signal Bias1_out1_carry_n_3 : STD_LOGIC;
  signal Bias_out1 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal Delay1_out1 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \Delay1_out1[12]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_out1[12]_i_3_n_0\ : STD_LOGIC;
  signal \Delay1_out1[12]_i_4_n_0\ : STD_LOGIC;
  signal \Delay1_out1[12]_i_5_n_0\ : STD_LOGIC;
  signal \Delay1_out1[16]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_out1[16]_i_3_n_0\ : STD_LOGIC;
  signal \Delay1_out1[16]_i_4_n_0\ : STD_LOGIC;
  signal \Delay1_out1[16]_i_5_n_0\ : STD_LOGIC;
  signal \Delay1_out1[19]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_out1[19]_i_3_n_0\ : STD_LOGIC;
  signal \Delay1_out1[4]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_out1[4]_i_3_n_0\ : STD_LOGIC;
  signal \Delay1_out1[4]_i_4_n_0\ : STD_LOGIC;
  signal \Delay1_out1[4]_i_5_n_0\ : STD_LOGIC;
  signal \Delay1_out1[4]_i_6_n_0\ : STD_LOGIC;
  signal \Delay1_out1[8]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_out1[8]_i_3_n_0\ : STD_LOGIC;
  signal \Delay1_out1[8]_i_4_n_0\ : STD_LOGIC;
  signal \Delay1_out1[8]_i_5_n_0\ : STD_LOGIC;
  signal \Delay1_out1_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Delay1_out1_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \Delay1_out1_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \Delay1_out1_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \Delay1_out1_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Delay1_out1_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \Delay1_out1_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \Delay1_out1_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \Delay1_out1_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \Delay1_out1_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \Delay1_out1_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Delay1_out1_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Delay1_out1_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Delay1_out1_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Delay1_out1_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Delay1_out1_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Delay1_out1_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Delay1_out1_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal Delay2_out1 : STD_LOGIC_VECTOR ( 18 downto 1 );
  signal Delay_out1 : STD_LOGIC;
  signal Delay_out1_i_2_n_0 : STD_LOGIC;
  signal Delay_out1_i_3_n_0 : STD_LOGIC;
  signal Delay_out1_i_4_n_0 : STD_LOGIC;
  signal \Switch1_out1__0\ : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal XOR_out1 : STD_LOGIC;
  signal \NLW_Bias1_out1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bias1_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Delay1_out1_reg[19]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Delay1_out1_reg[19]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Input_rsvd_1[10]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Input_rsvd_1[11]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Input_rsvd_1[12]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Input_rsvd_1[13]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Input_rsvd_1[14]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Input_rsvd_1[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Input_rsvd_1[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Input_rsvd_1[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Input_rsvd_1[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Input_rsvd_1[5]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Input_rsvd_1[6]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Input_rsvd_1[7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Input_rsvd_1[8]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Input_rsvd_1[9]_i_1\ : label is "soft_lutpair2";
begin
Bias1_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Bias1_out1_carry_n_0,
      CO(2) => Bias1_out1_carry_n_1,
      CO(1) => Bias1_out1_carry_n_2,
      CO(0) => Bias1_out1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => \Switch1_out1__0\(19 downto 17),
      DI(0) => '0',
      O(3 downto 0) => D(18 downto 15),
      S(3) => \Bias1_out1_carry_i_4__0_n_0\,
      S(2) => Bias1_out1_carry_i_5_n_0,
      S(1) => Bias1_out1_carry_i_6_n_0,
      S(0) => \Switch1_out1__0\(16)
    );
\Bias1_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Bias1_out1_carry_n_0,
      CO(3 downto 0) => \NLW_Bias1_out1_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_Bias1_out1_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => D(19),
      S(3 downto 1) => B"000",
      S(0) => \Bias1_out1_carry__0_i_1__0_n_0\
    );
\Bias1_out1_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Delay_out1,
      I1 => Delay1_out1(19),
      O => \Bias1_out1_carry__0_i_1__0_n_0\
    );
Bias1_out1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Delay1_out1(19),
      I1 => Delay_out1,
      O => \Switch1_out1__0\(19)
    );
Bias1_out1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Delay1_out1(18),
      I1 => Delay_out1,
      I2 => Delay2_out1(18),
      O => \Switch1_out1__0\(18)
    );
Bias1_out1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Delay1_out1(17),
      I1 => Delay_out1,
      I2 => Delay2_out1(17),
      O => \Switch1_out1__0\(17)
    );
\Bias1_out1_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Delay_out1,
      I1 => Delay1_out1(19),
      O => \Bias1_out1_carry_i_4__0_n_0\
    );
Bias1_out1_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => Delay2_out1(18),
      I1 => Delay_out1,
      I2 => Delay1_out1(18),
      O => Bias1_out1_carry_i_5_n_0
    );
Bias1_out1_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => Delay2_out1(17),
      I1 => Delay_out1,
      I2 => Delay1_out1(17),
      O => Bias1_out1_carry_i_6_n_0
    );
Bias1_out1_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Delay1_out1(16),
      I1 => Delay_out1,
      I2 => Delay2_out1(16),
      O => \Switch1_out1__0\(16)
    );
\Delay1_out1[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(11),
      O => \Delay1_out1[12]_i_2_n_0\
    );
\Delay1_out1[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(10),
      O => \Delay1_out1[12]_i_3_n_0\
    );
\Delay1_out1[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(9),
      O => \Delay1_out1[12]_i_4_n_0\
    );
\Delay1_out1[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(8),
      O => \Delay1_out1[12]_i_5_n_0\
    );
\Delay1_out1[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(15),
      O => \Delay1_out1[16]_i_2_n_0\
    );
\Delay1_out1[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(14),
      O => \Delay1_out1[16]_i_3_n_0\
    );
\Delay1_out1[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(13),
      O => \Delay1_out1[16]_i_4_n_0\
    );
\Delay1_out1[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(12),
      O => \Delay1_out1[16]_i_5_n_0\
    );
\Delay1_out1[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(17),
      O => \Delay1_out1[19]_i_2_n_0\
    );
\Delay1_out1[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(16),
      O => \Delay1_out1[19]_i_3_n_0\
    );
\Delay1_out1[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HDL_Counter6_out1_reg(0),
      O => \Delay1_out1[4]_i_2_n_0\
    );
\Delay1_out1[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(3),
      O => \Delay1_out1[4]_i_3_n_0\
    );
\Delay1_out1[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(2),
      O => \Delay1_out1[4]_i_4_n_0\
    );
\Delay1_out1[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(1),
      O => \Delay1_out1[4]_i_5_n_0\
    );
\Delay1_out1[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(0),
      O => \Delay1_out1[4]_i_6_n_0\
    );
\Delay1_out1[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(7),
      O => \Delay1_out1[8]_i_2_n_0\
    );
\Delay1_out1[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(6),
      O => \Delay1_out1[8]_i_3_n_0\
    );
\Delay1_out1[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(5),
      O => \Delay1_out1[8]_i_4_n_0\
    );
\Delay1_out1[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(4),
      O => \Delay1_out1[8]_i_5_n_0\
    );
\Delay1_out1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Bias_out1(10),
      Q => Delay1_out1(10)
    );
\Delay1_out1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Bias_out1(11),
      Q => Delay1_out1(11)
    );
\Delay1_out1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Bias_out1(12),
      Q => Delay1_out1(12)
    );
\Delay1_out1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_out1_reg[8]_i_1_n_0\,
      CO(3) => \Delay1_out1_reg[12]_i_1_n_0\,
      CO(2) => \Delay1_out1_reg[12]_i_1_n_1\,
      CO(1) => \Delay1_out1_reg[12]_i_1_n_2\,
      CO(0) => \Delay1_out1_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Bias_out1(12 downto 9),
      S(3) => \Delay1_out1[12]_i_2_n_0\,
      S(2) => \Delay1_out1[12]_i_3_n_0\,
      S(1) => \Delay1_out1[12]_i_4_n_0\,
      S(0) => \Delay1_out1[12]_i_5_n_0\
    );
\Delay1_out1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Bias_out1(13),
      Q => Delay1_out1(13)
    );
\Delay1_out1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Bias_out1(14),
      Q => Delay1_out1(14)
    );
\Delay1_out1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Bias_out1(15),
      Q => Delay1_out1(15)
    );
\Delay1_out1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Bias_out1(16),
      Q => Delay1_out1(16)
    );
\Delay1_out1_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_out1_reg[12]_i_1_n_0\,
      CO(3) => \Delay1_out1_reg[16]_i_1_n_0\,
      CO(2) => \Delay1_out1_reg[16]_i_1_n_1\,
      CO(1) => \Delay1_out1_reg[16]_i_1_n_2\,
      CO(0) => \Delay1_out1_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Bias_out1(16 downto 13),
      S(3) => \Delay1_out1[16]_i_2_n_0\,
      S(2) => \Delay1_out1[16]_i_3_n_0\,
      S(1) => \Delay1_out1[16]_i_4_n_0\,
      S(0) => \Delay1_out1[16]_i_5_n_0\
    );
\Delay1_out1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Bias_out1(17),
      Q => Delay1_out1(17)
    );
\Delay1_out1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Bias_out1(18),
      Q => Delay1_out1(18)
    );
\Delay1_out1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Bias_out1(19),
      Q => Delay1_out1(19)
    );
\Delay1_out1_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_out1_reg[16]_i_1_n_0\,
      CO(3 downto 2) => \NLW_Delay1_out1_reg[19]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Delay1_out1_reg[19]_i_1_n_2\,
      CO(0) => \Delay1_out1_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \Delay1_out1[19]_i_2_n_0\,
      DI(0) => '0',
      O(3) => \NLW_Delay1_out1_reg[19]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => Bias_out1(19 downto 17),
      S(3 downto 2) => B"01",
      S(1) => \HDL_Counter6_out1_reg__0\(17),
      S(0) => \Delay1_out1[19]_i_3_n_0\
    );
\Delay1_out1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Bias_out1(1),
      Q => Delay1_out1(1)
    );
\Delay1_out1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Bias_out1(2),
      Q => Delay1_out1(2)
    );
\Delay1_out1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Bias_out1(3),
      Q => Delay1_out1(3)
    );
\Delay1_out1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Bias_out1(4),
      Q => Delay1_out1(4)
    );
\Delay1_out1_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Delay1_out1_reg[4]_i_1_n_0\,
      CO(2) => \Delay1_out1_reg[4]_i_1_n_1\,
      CO(1) => \Delay1_out1_reg[4]_i_1_n_2\,
      CO(0) => \Delay1_out1_reg[4]_i_1_n_3\,
      CYINIT => \Delay1_out1[4]_i_2_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Bias_out1(4 downto 1),
      S(3) => \Delay1_out1[4]_i_3_n_0\,
      S(2) => \Delay1_out1[4]_i_4_n_0\,
      S(1) => \Delay1_out1[4]_i_5_n_0\,
      S(0) => \Delay1_out1[4]_i_6_n_0\
    );
\Delay1_out1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Bias_out1(5),
      Q => Delay1_out1(5)
    );
\Delay1_out1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Bias_out1(6),
      Q => Delay1_out1(6)
    );
\Delay1_out1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Bias_out1(7),
      Q => Delay1_out1(7)
    );
\Delay1_out1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Bias_out1(8),
      Q => Delay1_out1(8)
    );
\Delay1_out1_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_out1_reg[4]_i_1_n_0\,
      CO(3) => \Delay1_out1_reg[8]_i_1_n_0\,
      CO(2) => \Delay1_out1_reg[8]_i_1_n_1\,
      CO(1) => \Delay1_out1_reg[8]_i_1_n_2\,
      CO(0) => \Delay1_out1_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Bias_out1(8 downto 5),
      S(3) => \Delay1_out1[8]_i_2_n_0\,
      S(2) => \Delay1_out1[8]_i_3_n_0\,
      S(1) => \Delay1_out1[8]_i_4_n_0\,
      S(0) => \Delay1_out1[8]_i_5_n_0\
    );
\Delay1_out1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Bias_out1(9),
      Q => Delay1_out1(9)
    );
\Delay2_out1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HDL_Counter6_out1_reg__0\(9),
      Q => Delay2_out1(10)
    );
\Delay2_out1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HDL_Counter6_out1_reg__0\(10),
      Q => Delay2_out1(11)
    );
\Delay2_out1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HDL_Counter6_out1_reg__0\(11),
      Q => Delay2_out1(12)
    );
\Delay2_out1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HDL_Counter6_out1_reg__0\(12),
      Q => Delay2_out1(13)
    );
\Delay2_out1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HDL_Counter6_out1_reg__0\(13),
      Q => Delay2_out1(14)
    );
\Delay2_out1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HDL_Counter6_out1_reg__0\(14),
      Q => Delay2_out1(15)
    );
\Delay2_out1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HDL_Counter6_out1_reg__0\(15),
      Q => Delay2_out1(16)
    );
\Delay2_out1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HDL_Counter6_out1_reg__0\(16),
      Q => Delay2_out1(17)
    );
\Delay2_out1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HDL_Counter6_out1_reg__0\(17),
      Q => Delay2_out1(18)
    );
\Delay2_out1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HDL_Counter6_out1_reg__0\(0),
      Q => Delay2_out1(1)
    );
\Delay2_out1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HDL_Counter6_out1_reg__0\(1),
      Q => Delay2_out1(2)
    );
\Delay2_out1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HDL_Counter6_out1_reg__0\(2),
      Q => Delay2_out1(3)
    );
\Delay2_out1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HDL_Counter6_out1_reg__0\(3),
      Q => Delay2_out1(4)
    );
\Delay2_out1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HDL_Counter6_out1_reg__0\(4),
      Q => Delay2_out1(5)
    );
\Delay2_out1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HDL_Counter6_out1_reg__0\(5),
      Q => Delay2_out1(6)
    );
\Delay2_out1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HDL_Counter6_out1_reg__0\(6),
      Q => Delay2_out1(7)
    );
\Delay2_out1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HDL_Counter6_out1_reg__0\(7),
      Q => Delay2_out1(8)
    );
\Delay2_out1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HDL_Counter6_out1_reg__0\(8),
      Q => Delay2_out1(9)
    );
Delay_out1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => Delay_out1_i_2_n_0,
      I1 => \HDL_Counter6_out1_reg__0\(17),
      I2 => Delay_out1_i_3_n_0,
      I3 => Delay_out1_i_4_n_0,
      I4 => Delay_out1,
      O => XOR_out1
    );
Delay_out1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(13),
      I1 => \HDL_Counter6_out1_reg__0\(14),
      I2 => \HDL_Counter6_out1_reg__0\(11),
      I3 => \HDL_Counter6_out1_reg__0\(12),
      I4 => \HDL_Counter6_out1_reg__0\(16),
      I5 => \HDL_Counter6_out1_reg__0\(15),
      O => Delay_out1_i_2_n_0
    );
Delay_out1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(1),
      I1 => \HDL_Counter6_out1_reg__0\(2),
      I2 => HDL_Counter6_out1_reg(0),
      I3 => \HDL_Counter6_out1_reg__0\(0),
      I4 => \HDL_Counter6_out1_reg__0\(4),
      I5 => \HDL_Counter6_out1_reg__0\(3),
      O => Delay_out1_i_3_n_0
    );
Delay_out1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(7),
      I1 => \HDL_Counter6_out1_reg__0\(8),
      I2 => \HDL_Counter6_out1_reg__0\(5),
      I3 => \HDL_Counter6_out1_reg__0\(6),
      I4 => \HDL_Counter6_out1_reg__0\(10),
      I5 => \HDL_Counter6_out1_reg__0\(9),
      O => Delay_out1_i_4_n_0
    );
Delay_out1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => XOR_out1,
      Q => Delay_out1
    );
\Input_rsvd_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Delay1_out1(1),
      I1 => Delay_out1,
      I2 => Delay2_out1(1),
      O => D(0)
    );
\Input_rsvd_1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Delay1_out1(11),
      I1 => Delay_out1,
      I2 => Delay2_out1(11),
      O => D(10)
    );
\Input_rsvd_1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Delay1_out1(12),
      I1 => Delay_out1,
      I2 => Delay2_out1(12),
      O => D(11)
    );
\Input_rsvd_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Delay1_out1(13),
      I1 => Delay_out1,
      I2 => Delay2_out1(13),
      O => D(12)
    );
\Input_rsvd_1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Delay1_out1(14),
      I1 => Delay_out1,
      I2 => Delay2_out1(14),
      O => D(13)
    );
\Input_rsvd_1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Delay1_out1(15),
      I1 => Delay_out1,
      I2 => Delay2_out1(15),
      O => D(14)
    );
\Input_rsvd_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Delay1_out1(2),
      I1 => Delay_out1,
      I2 => Delay2_out1(2),
      O => D(1)
    );
\Input_rsvd_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Delay1_out1(3),
      I1 => Delay_out1,
      I2 => Delay2_out1(3),
      O => D(2)
    );
\Input_rsvd_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Delay1_out1(4),
      I1 => Delay_out1,
      I2 => Delay2_out1(4),
      O => D(3)
    );
\Input_rsvd_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Delay1_out1(5),
      I1 => Delay_out1,
      I2 => Delay2_out1(5),
      O => D(4)
    );
\Input_rsvd_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Delay1_out1(6),
      I1 => Delay_out1,
      I2 => Delay2_out1(6),
      O => D(5)
    );
\Input_rsvd_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Delay1_out1(7),
      I1 => Delay_out1,
      I2 => Delay2_out1(7),
      O => D(6)
    );
\Input_rsvd_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Delay1_out1(8),
      I1 => Delay_out1,
      I2 => Delay2_out1(8),
      O => D(7)
    );
\Input_rsvd_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Delay1_out1(9),
      I1 => Delay_out1,
      I2 => Delay2_out1(9),
      O => D(8)
    );
\Input_rsvd_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Delay1_out1(10),
      I1 => Delay_out1,
      I2 => Delay2_out1(10),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_core_0_0_Trig1_block is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    clk_enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_core_0_0_Trig1_block : entity is "Trig1_block";
end design_1_audio_core_0_0_Trig1_block;

architecture STRUCTURE of design_1_audio_core_0_0_Trig1_block is
  signal \Bias1_out1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \Bias1_out1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \Bias1_out1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \Bias1_out1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal Bias1_out1_carry_i_4_n_0 : STD_LOGIC;
  signal \Bias1_out1_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \Bias1_out1_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \Bias1_out1_carry_i_7__0_n_0\ : STD_LOGIC;
  signal Bias1_out1_carry_n_0 : STD_LOGIC;
  signal Bias1_out1_carry_n_1 : STD_LOGIC;
  signal Bias1_out1_carry_n_2 : STD_LOGIC;
  signal Bias1_out1_carry_n_3 : STD_LOGIC;
  signal \Delay1_out1[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1[20]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_out1[20]_i_3_n_0\ : STD_LOGIC;
  signal \Delay1_out1[20]_i_4_n_0\ : STD_LOGIC;
  signal \Delay1_out1[20]_i_5_n_0\ : STD_LOGIC;
  signal \Delay1_out1[21]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_out1[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \Delay1_out1_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \Delay1_out1_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \Delay1_out1_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \Delay1_out1_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \Delay1_out1_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \Delay1_out1_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \Delay1_out1_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \Delay1_out1_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \Delay1_out1_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \Delay1_out1_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \Delay1_out1_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \Delay1_out1_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \Delay1_out1_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \Delay1_out1_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Delay1_out1_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \Delay1_out1_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \Delay1_out1_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \Delay1_out1_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \Delay1_out1_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \Delay1_out1_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \Delay1_out1_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \Delay1_out1_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \Delay1_out1_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \Delay1_out1_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \Delay1_out1_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \Delay1_out1_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \Delay1_out1_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \Delay1_out1_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \Delay1_out1_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \Delay1_out1_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \Delay1_out1_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \Delay1_out1_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \Delay1_out1_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \Delay1_out1_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \Delay1_out1_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \Delay1_out1_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \Delay1_out1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Delay1_out1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Delay1_out1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Delay1_out1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Delay1_out1_reg_n_0_[14]\ : STD_LOGIC;
  signal \Delay1_out1_reg_n_0_[15]\ : STD_LOGIC;
  signal \Delay1_out1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Delay1_out1_reg_n_0_[17]\ : STD_LOGIC;
  signal \Delay1_out1_reg_n_0_[18]\ : STD_LOGIC;
  signal \Delay1_out1_reg_n_0_[19]\ : STD_LOGIC;
  signal \Delay1_out1_reg_n_0_[20]\ : STD_LOGIC;
  signal \Delay1_out1_reg_n_0_[21]\ : STD_LOGIC;
  signal \Delay1_out1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Delay1_out1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Delay1_out1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Delay1_out1_reg_n_0_[5]\ : STD_LOGIC;
  signal \Delay1_out1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Delay1_out1_reg_n_0_[7]\ : STD_LOGIC;
  signal \Delay1_out1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Delay1_out1_reg_n_0_[9]\ : STD_LOGIC;
  signal \Delay2_out1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Delay2_out1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Delay2_out1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Delay2_out1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Delay2_out1_reg_n_0_[14]\ : STD_LOGIC;
  signal \Delay2_out1_reg_n_0_[15]\ : STD_LOGIC;
  signal \Delay2_out1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Delay2_out1_reg_n_0_[17]\ : STD_LOGIC;
  signal \Delay2_out1_reg_n_0_[18]\ : STD_LOGIC;
  signal \Delay2_out1_reg_n_0_[19]\ : STD_LOGIC;
  signal \Delay2_out1_reg_n_0_[20]\ : STD_LOGIC;
  signal \Delay2_out1_reg_n_0_[21]\ : STD_LOGIC;
  signal \Delay2_out1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Delay2_out1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Delay2_out1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Delay2_out1_reg_n_0_[5]\ : STD_LOGIC;
  signal \Delay2_out1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Delay2_out1_reg_n_0_[7]\ : STD_LOGIC;
  signal \Delay2_out1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Delay2_out1_reg_n_0_[9]\ : STD_LOGIC;
  signal Delay_out1 : STD_LOGIC;
  signal \Delay_out1_i_2__0_n_0\ : STD_LOGIC;
  signal \Delay_out1_i_3__0_n_0\ : STD_LOGIC;
  signal \Delay_out1_i_4__0_n_0\ : STD_LOGIC;
  signal Delay_out1_i_5_n_0 : STD_LOGIC;
  signal Delay_out1_i_6_n_0 : STD_LOGIC;
  signal XOR_out1 : STD_LOGIC;
  signal \NLW_Bias1_out1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bias1_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Delay1_out1_reg[21]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Delay1_out1_reg[21]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Delay1_out1_reg[4]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Input_rsvd_1[10]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Input_rsvd_1[11]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Input_rsvd_1[12]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Input_rsvd_1[13]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Input_rsvd_1[14]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Input_rsvd_1[1]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Input_rsvd_1[2]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Input_rsvd_1[3]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Input_rsvd_1[4]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Input_rsvd_1[5]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Input_rsvd_1[6]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Input_rsvd_1[7]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Input_rsvd_1[8]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Input_rsvd_1[9]_i_1__0\ : label is "soft_lutpair9";
begin
Bias1_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Bias1_out1_carry_n_0,
      CO(2) => Bias1_out1_carry_n_1,
      CO(1) => Bias1_out1_carry_n_2,
      CO(0) => Bias1_out1_carry_n_3,
      CYINIT => '0',
      DI(3) => \Bias1_out1_carry_i_1__0_n_0\,
      DI(2) => \Bias1_out1_carry_i_2__0_n_0\,
      DI(1) => \Bias1_out1_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3 downto 0) => D(18 downto 15),
      S(3) => Bias1_out1_carry_i_4_n_0,
      S(2) => \Bias1_out1_carry_i_5__0_n_0\,
      S(1) => \Bias1_out1_carry_i_6__0_n_0\,
      S(0) => \Bias1_out1_carry_i_7__0_n_0\
    );
\Bias1_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Bias1_out1_carry_n_0,
      CO(3 downto 0) => \NLW_Bias1_out1_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_Bias1_out1_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => D(19),
      S(3 downto 1) => B"000",
      S(0) => \Bias1_out1_carry__0_i_1_n_0\
    );
\Bias1_out1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \Delay1_out1_reg_n_0_[21]\,
      I1 => Delay_out1,
      I2 => \Delay2_out1_reg_n_0_[21]\,
      O => \Bias1_out1_carry__0_i_1_n_0\
    );
\Bias1_out1_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \Delay2_out1_reg_n_0_[20]\,
      I1 => Delay_out1,
      I2 => \Delay1_out1_reg_n_0_[20]\,
      O => \Bias1_out1_carry_i_1__0_n_0\
    );
\Bias1_out1_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Delay1_out1_reg_n_0_[19]\,
      I1 => Delay_out1,
      I2 => \Delay2_out1_reg_n_0_[19]\,
      O => \Bias1_out1_carry_i_2__0_n_0\
    );
\Bias1_out1_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Delay1_out1_reg_n_0_[18]\,
      I1 => Delay_out1,
      I2 => \Delay2_out1_reg_n_0_[18]\,
      O => \Bias1_out1_carry_i_3__0_n_0\
    );
Bias1_out1_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \Delay1_out1_reg_n_0_[20]\,
      I1 => Delay_out1,
      I2 => \Delay2_out1_reg_n_0_[20]\,
      O => Bias1_out1_carry_i_4_n_0
    );
\Bias1_out1_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \Delay2_out1_reg_n_0_[19]\,
      I1 => Delay_out1,
      I2 => \Delay1_out1_reg_n_0_[19]\,
      O => \Bias1_out1_carry_i_5__0_n_0\
    );
\Bias1_out1_carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \Delay2_out1_reg_n_0_[18]\,
      I1 => Delay_out1,
      I2 => \Delay1_out1_reg_n_0_[18]\,
      O => \Bias1_out1_carry_i_6__0_n_0\
    );
\Bias1_out1_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Delay1_out1_reg_n_0_[17]\,
      I1 => Delay_out1,
      I2 => \Delay2_out1_reg_n_0_[17]\,
      O => \Bias1_out1_carry_i_7__0_n_0\
    );
\Delay1_out1[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      O => \Delay1_out1[12]_i_2__0_n_0\
    );
\Delay1_out1[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => \Delay1_out1[12]_i_3__0_n_0\
    );
\Delay1_out1[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      O => \Delay1_out1[12]_i_4__0_n_0\
    );
\Delay1_out1[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \Delay1_out1[12]_i_5__0_n_0\
    );
\Delay1_out1[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(16),
      O => \Delay1_out1[16]_i_2__0_n_0\
    );
\Delay1_out1[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      O => \Delay1_out1[16]_i_3__0_n_0\
    );
\Delay1_out1[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      O => \Delay1_out1[16]_i_4__0_n_0\
    );
\Delay1_out1[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => \Delay1_out1[16]_i_5__0_n_0\
    );
\Delay1_out1[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(19),
      O => \Delay1_out1[20]_i_2_n_0\
    );
\Delay1_out1[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(20),
      O => \Delay1_out1[20]_i_3_n_0\
    );
\Delay1_out1[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(18),
      O => \Delay1_out1[20]_i_4_n_0\
    );
\Delay1_out1[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      O => \Delay1_out1[20]_i_5_n_0\
    );
\Delay1_out1[21]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(21),
      O => \Delay1_out1[21]_i_2_n_0\
    );
\Delay1_out1[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \Delay1_out1[4]_i_2__0_n_0\
    );
\Delay1_out1[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \Delay1_out1[4]_i_3__0_n_0\
    );
\Delay1_out1[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => \Delay1_out1[4]_i_4__0_n_0\
    );
\Delay1_out1[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \Delay1_out1[4]_i_5__0_n_0\
    );
\Delay1_out1[4]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \Delay1_out1[4]_i_6__0_n_0\
    );
\Delay1_out1[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \Delay1_out1[8]_i_2__0_n_0\
    );
\Delay1_out1[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \Delay1_out1[8]_i_3__0_n_0\
    );
\Delay1_out1[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \Delay1_out1[8]_i_4__0_n_0\
    );
\Delay1_out1[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \Delay1_out1[8]_i_5__0_n_0\
    );
\Delay1_out1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Delay1_out1_reg[12]_i_1__0_n_6\,
      Q => \Delay1_out1_reg_n_0_[10]\
    );
\Delay1_out1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Delay1_out1_reg[12]_i_1__0_n_5\,
      Q => \Delay1_out1_reg_n_0_[11]\
    );
\Delay1_out1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Delay1_out1_reg[12]_i_1__0_n_4\,
      Q => \Delay1_out1_reg_n_0_[12]\
    );
\Delay1_out1_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_out1_reg[8]_i_1__0_n_0\,
      CO(3) => \Delay1_out1_reg[12]_i_1__0_n_0\,
      CO(2) => \Delay1_out1_reg[12]_i_1__0_n_1\,
      CO(1) => \Delay1_out1_reg[12]_i_1__0_n_2\,
      CO(0) => \Delay1_out1_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay1_out1_reg[12]_i_1__0_n_4\,
      O(2) => \Delay1_out1_reg[12]_i_1__0_n_5\,
      O(1) => \Delay1_out1_reg[12]_i_1__0_n_6\,
      O(0) => \Delay1_out1_reg[12]_i_1__0_n_7\,
      S(3) => \Delay1_out1[12]_i_2__0_n_0\,
      S(2) => \Delay1_out1[12]_i_3__0_n_0\,
      S(1) => \Delay1_out1[12]_i_4__0_n_0\,
      S(0) => \Delay1_out1[12]_i_5__0_n_0\
    );
\Delay1_out1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Delay1_out1_reg[16]_i_1__0_n_7\,
      Q => \Delay1_out1_reg_n_0_[13]\
    );
\Delay1_out1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Delay1_out1_reg[16]_i_1__0_n_6\,
      Q => \Delay1_out1_reg_n_0_[14]\
    );
\Delay1_out1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Delay1_out1_reg[16]_i_1__0_n_5\,
      Q => \Delay1_out1_reg_n_0_[15]\
    );
\Delay1_out1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Delay1_out1_reg[16]_i_1__0_n_4\,
      Q => \Delay1_out1_reg_n_0_[16]\
    );
\Delay1_out1_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_out1_reg[12]_i_1__0_n_0\,
      CO(3) => \Delay1_out1_reg[16]_i_1__0_n_0\,
      CO(2) => \Delay1_out1_reg[16]_i_1__0_n_1\,
      CO(1) => \Delay1_out1_reg[16]_i_1__0_n_2\,
      CO(0) => \Delay1_out1_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay1_out1_reg[16]_i_1__0_n_4\,
      O(2) => \Delay1_out1_reg[16]_i_1__0_n_5\,
      O(1) => \Delay1_out1_reg[16]_i_1__0_n_6\,
      O(0) => \Delay1_out1_reg[16]_i_1__0_n_7\,
      S(3) => \Delay1_out1[16]_i_2__0_n_0\,
      S(2) => \Delay1_out1[16]_i_3__0_n_0\,
      S(1) => \Delay1_out1[16]_i_4__0_n_0\,
      S(0) => \Delay1_out1[16]_i_5__0_n_0\
    );
\Delay1_out1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Delay1_out1_reg[20]_i_1_n_7\,
      Q => \Delay1_out1_reg_n_0_[17]\
    );
\Delay1_out1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Delay1_out1_reg[20]_i_1_n_6\,
      Q => \Delay1_out1_reg_n_0_[18]\
    );
\Delay1_out1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Delay1_out1_reg[20]_i_1_n_5\,
      Q => \Delay1_out1_reg_n_0_[19]\
    );
\Delay1_out1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Delay1_out1_reg[20]_i_1_n_4\,
      Q => \Delay1_out1_reg_n_0_[20]\
    );
\Delay1_out1_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_out1_reg[16]_i_1__0_n_0\,
      CO(3) => \Delay1_out1_reg[20]_i_1_n_0\,
      CO(2) => \Delay1_out1_reg[20]_i_1_n_1\,
      CO(1) => \Delay1_out1_reg[20]_i_1_n_2\,
      CO(0) => \Delay1_out1_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Delay1_out1[20]_i_2_n_0\,
      DI(1 downto 0) => B"00",
      O(3) => \Delay1_out1_reg[20]_i_1_n_4\,
      O(2) => \Delay1_out1_reg[20]_i_1_n_5\,
      O(1) => \Delay1_out1_reg[20]_i_1_n_6\,
      O(0) => \Delay1_out1_reg[20]_i_1_n_7\,
      S(3) => \Delay1_out1[20]_i_3_n_0\,
      S(2) => Q(19),
      S(1) => \Delay1_out1[20]_i_4_n_0\,
      S(0) => \Delay1_out1[20]_i_5_n_0\
    );
\Delay1_out1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Delay1_out1_reg[21]_i_1_n_7\,
      Q => \Delay1_out1_reg_n_0_[21]\
    );
\Delay1_out1_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_out1_reg[20]_i_1_n_0\,
      CO(3 downto 0) => \NLW_Delay1_out1_reg[21]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_Delay1_out1_reg[21]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \Delay1_out1_reg[21]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \Delay1_out1[21]_i_2_n_0\
    );
\Delay1_out1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Delay1_out1_reg[4]_i_1__0_n_6\,
      Q => \Delay1_out1_reg_n_0_[2]\
    );
\Delay1_out1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Delay1_out1_reg[4]_i_1__0_n_5\,
      Q => \Delay1_out1_reg_n_0_[3]\
    );
\Delay1_out1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Delay1_out1_reg[4]_i_1__0_n_4\,
      Q => \Delay1_out1_reg_n_0_[4]\
    );
\Delay1_out1_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Delay1_out1_reg[4]_i_1__0_n_0\,
      CO(2) => \Delay1_out1_reg[4]_i_1__0_n_1\,
      CO(1) => \Delay1_out1_reg[4]_i_1__0_n_2\,
      CO(0) => \Delay1_out1_reg[4]_i_1__0_n_3\,
      CYINIT => \Delay1_out1[4]_i_2__0_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \Delay1_out1_reg[4]_i_1__0_n_4\,
      O(2) => \Delay1_out1_reg[4]_i_1__0_n_5\,
      O(1) => \Delay1_out1_reg[4]_i_1__0_n_6\,
      O(0) => \NLW_Delay1_out1_reg[4]_i_1__0_O_UNCONNECTED\(0),
      S(3) => \Delay1_out1[4]_i_3__0_n_0\,
      S(2) => \Delay1_out1[4]_i_4__0_n_0\,
      S(1) => \Delay1_out1[4]_i_5__0_n_0\,
      S(0) => \Delay1_out1[4]_i_6__0_n_0\
    );
\Delay1_out1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Delay1_out1_reg[8]_i_1__0_n_7\,
      Q => \Delay1_out1_reg_n_0_[5]\
    );
\Delay1_out1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Delay1_out1_reg[8]_i_1__0_n_6\,
      Q => \Delay1_out1_reg_n_0_[6]\
    );
\Delay1_out1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Delay1_out1_reg[8]_i_1__0_n_5\,
      Q => \Delay1_out1_reg_n_0_[7]\
    );
\Delay1_out1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Delay1_out1_reg[8]_i_1__0_n_4\,
      Q => \Delay1_out1_reg_n_0_[8]\
    );
\Delay1_out1_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_out1_reg[4]_i_1__0_n_0\,
      CO(3) => \Delay1_out1_reg[8]_i_1__0_n_0\,
      CO(2) => \Delay1_out1_reg[8]_i_1__0_n_1\,
      CO(1) => \Delay1_out1_reg[8]_i_1__0_n_2\,
      CO(0) => \Delay1_out1_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay1_out1_reg[8]_i_1__0_n_4\,
      O(2) => \Delay1_out1_reg[8]_i_1__0_n_5\,
      O(1) => \Delay1_out1_reg[8]_i_1__0_n_6\,
      O(0) => \Delay1_out1_reg[8]_i_1__0_n_7\,
      S(3) => \Delay1_out1[8]_i_2__0_n_0\,
      S(2) => \Delay1_out1[8]_i_3__0_n_0\,
      S(1) => \Delay1_out1[8]_i_4__0_n_0\,
      S(0) => \Delay1_out1[8]_i_5__0_n_0\
    );
\Delay1_out1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Delay1_out1_reg[12]_i_1__0_n_7\,
      Q => \Delay1_out1_reg_n_0_[9]\
    );
\Delay2_out1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Q(10),
      Q => \Delay2_out1_reg_n_0_[10]\
    );
\Delay2_out1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Q(11),
      Q => \Delay2_out1_reg_n_0_[11]\
    );
\Delay2_out1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Q(12),
      Q => \Delay2_out1_reg_n_0_[12]\
    );
\Delay2_out1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Q(13),
      Q => \Delay2_out1_reg_n_0_[13]\
    );
\Delay2_out1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Q(14),
      Q => \Delay2_out1_reg_n_0_[14]\
    );
\Delay2_out1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Q(15),
      Q => \Delay2_out1_reg_n_0_[15]\
    );
\Delay2_out1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Q(16),
      Q => \Delay2_out1_reg_n_0_[16]\
    );
\Delay2_out1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Q(17),
      Q => \Delay2_out1_reg_n_0_[17]\
    );
\Delay2_out1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Q(18),
      Q => \Delay2_out1_reg_n_0_[18]\
    );
\Delay2_out1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Q(19),
      Q => \Delay2_out1_reg_n_0_[19]\
    );
\Delay2_out1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Q(20),
      Q => \Delay2_out1_reg_n_0_[20]\
    );
\Delay2_out1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Q(21),
      Q => \Delay2_out1_reg_n_0_[21]\
    );
\Delay2_out1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Q(2),
      Q => \Delay2_out1_reg_n_0_[2]\
    );
\Delay2_out1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Q(3),
      Q => \Delay2_out1_reg_n_0_[3]\
    );
\Delay2_out1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Q(4),
      Q => \Delay2_out1_reg_n_0_[4]\
    );
\Delay2_out1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Q(5),
      Q => \Delay2_out1_reg_n_0_[5]\
    );
\Delay2_out1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Q(6),
      Q => \Delay2_out1_reg_n_0_[6]\
    );
\Delay2_out1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Q(7),
      Q => \Delay2_out1_reg_n_0_[7]\
    );
\Delay2_out1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Q(8),
      Q => \Delay2_out1_reg_n_0_[8]\
    );
\Delay2_out1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Q(9),
      Q => \Delay2_out1_reg_n_0_[9]\
    );
\Delay_out1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \Delay_out1_i_2__0_n_0\,
      I1 => \Delay_out1_i_3__0_n_0\,
      I2 => \Delay_out1_i_4__0_n_0\,
      I3 => Delay_out1_i_5_n_0,
      I4 => Delay_out1_i_6_n_0,
      I5 => Delay_out1,
      O => XOR_out1
    );
\Delay_out1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(6),
      I3 => Q(5),
      O => \Delay_out1_i_2__0_n_0\
    );
\Delay_out1_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(21),
      I1 => Q(22),
      I2 => Q(19),
      I3 => Q(20),
      I4 => Q(0),
      O => \Delay_out1_i_3__0_n_0\
    );
\Delay_out1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(12),
      I1 => Q(11),
      I2 => Q(14),
      I3 => Q(13),
      O => \Delay_out1_i_4__0_n_0\
    );
Delay_out1_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(8),
      I1 => Q(7),
      I2 => Q(10),
      I3 => Q(9),
      O => Delay_out1_i_5_n_0
    );
Delay_out1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(17),
      I1 => Q(18),
      I2 => Q(15),
      I3 => Q(16),
      I4 => Q(2),
      I5 => Q(1),
      O => Delay_out1_i_6_n_0
    );
Delay_out1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => XOR_out1,
      Q => Delay_out1
    );
\Input_rsvd_1[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Delay1_out1_reg_n_0_[2]\,
      I1 => Delay_out1,
      I2 => \Delay2_out1_reg_n_0_[2]\,
      O => D(0)
    );
\Input_rsvd_1[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Delay1_out1_reg_n_0_[12]\,
      I1 => Delay_out1,
      I2 => \Delay2_out1_reg_n_0_[12]\,
      O => D(10)
    );
\Input_rsvd_1[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Delay1_out1_reg_n_0_[13]\,
      I1 => Delay_out1,
      I2 => \Delay2_out1_reg_n_0_[13]\,
      O => D(11)
    );
\Input_rsvd_1[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Delay1_out1_reg_n_0_[14]\,
      I1 => Delay_out1,
      I2 => \Delay2_out1_reg_n_0_[14]\,
      O => D(12)
    );
\Input_rsvd_1[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Delay1_out1_reg_n_0_[15]\,
      I1 => Delay_out1,
      I2 => \Delay2_out1_reg_n_0_[15]\,
      O => D(13)
    );
\Input_rsvd_1[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Delay1_out1_reg_n_0_[16]\,
      I1 => Delay_out1,
      I2 => \Delay2_out1_reg_n_0_[16]\,
      O => D(14)
    );
\Input_rsvd_1[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Delay1_out1_reg_n_0_[3]\,
      I1 => Delay_out1,
      I2 => \Delay2_out1_reg_n_0_[3]\,
      O => D(1)
    );
\Input_rsvd_1[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Delay1_out1_reg_n_0_[4]\,
      I1 => Delay_out1,
      I2 => \Delay2_out1_reg_n_0_[4]\,
      O => D(2)
    );
\Input_rsvd_1[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Delay1_out1_reg_n_0_[5]\,
      I1 => Delay_out1,
      I2 => \Delay2_out1_reg_n_0_[5]\,
      O => D(3)
    );
\Input_rsvd_1[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Delay1_out1_reg_n_0_[6]\,
      I1 => Delay_out1,
      I2 => \Delay2_out1_reg_n_0_[6]\,
      O => D(4)
    );
\Input_rsvd_1[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Delay1_out1_reg_n_0_[7]\,
      I1 => Delay_out1,
      I2 => \Delay2_out1_reg_n_0_[7]\,
      O => D(5)
    );
\Input_rsvd_1[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Delay1_out1_reg_n_0_[8]\,
      I1 => Delay_out1,
      I2 => \Delay2_out1_reg_n_0_[8]\,
      O => D(6)
    );
\Input_rsvd_1[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Delay1_out1_reg_n_0_[9]\,
      I1 => Delay_out1,
      I2 => \Delay2_out1_reg_n_0_[9]\,
      O => D(7)
    );
\Input_rsvd_1[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Delay1_out1_reg_n_0_[10]\,
      I1 => Delay_out1,
      I2 => \Delay2_out1_reg_n_0_[10]\,
      O => D(8)
    );
\Input_rsvd_1[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Delay1_out1_reg_n_0_[11]\,
      I1 => Delay_out1,
      I2 => \Delay2_out1_reg_n_0_[11]\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_core_0_0_fader_1_0_16ms is
  port (
    \Sum1_out1_1_reg[21]\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    clk_enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    HwModeRegister1_reg_reg_c_4 : in STD_LOGIC;
    reset : in STD_LOGIC;
    HwModeRegister1_reg_reg_c_5 : in STD_LOGIC;
    run_drum : in STD_LOGIC;
    \delayMatch1_reg_reg[5]_1\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \delayMatch_reg_reg[5]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    D : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_core_0_0_fader_1_0_16ms : entity is "fader_1_0_16ms";
end design_1_audio_core_0_0_fader_1_0_16ms;

architecture STRUCTURE of design_1_audio_core_0_0_fader_1_0_16ms is
  signal Compare_To_Zero_out1 : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry__0_n_2\ : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry__0_n_3\ : STD_LOGIC;
  signal Compare_To_Zero_out1_carry_i_1_n_0 : STD_LOGIC;
  signal Compare_To_Zero_out1_carry_i_2_n_0 : STD_LOGIC;
  signal Compare_To_Zero_out1_carry_i_3_n_0 : STD_LOGIC;
  signal Compare_To_Zero_out1_carry_i_4_n_0 : STD_LOGIC;
  signal Compare_To_Zero_out1_carry_n_0 : STD_LOGIC;
  signal Compare_To_Zero_out1_carry_n_1 : STD_LOGIC;
  signal Compare_To_Zero_out1_carry_n_2 : STD_LOGIC;
  signal Compare_To_Zero_out1_carry_n_3 : STD_LOGIC;
  signal Data_Type_Conversion6_out1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \HDL_Counter5_out10_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_1\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_4\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_5\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_6\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_7\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_1\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_4\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_5\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_6\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_7\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_1\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_4\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_5\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_6\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_7\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_1\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_4\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_5\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_6\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_7\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_1\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_4\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_5\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_6\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_7\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_n_5\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_n_6\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_n_7\ : STD_LOGIC;
  signal HDL_Counter5_out10_carry_i_1_n_0 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_i_2_n_0 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_i_3_n_0 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_0 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_1 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_2 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_3 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_4 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_5 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_6 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_7 : STD_LOGIC;
  signal \HDL_Counter5_out1[10]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[11]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[12]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[13]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[14]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[15]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[16]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[17]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[18]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[19]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[21]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[22]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[23]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[24]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[25]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[26]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[27]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_5_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_6_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_7_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_8_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[2]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[3]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[4]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[5]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[6]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[7]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[8]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[9]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[2]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[3]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[4]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[5]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[6]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[7]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[8]\ : STD_LOGIC;
  signal \HwModeRegister1_reg_next[0]_6\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \HwModeRegister1_reg_reg[4][0]_srl5_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[4][10]_srl5_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[4][11]_srl5_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[4][12]_srl5_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[4][13]_srl5_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[4][14]_srl5_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[4][15]_srl5_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[4][16]_srl5_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[4][17]_srl5_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[4][18]_srl5_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[4][19]_srl5_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[4][1]_srl5_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[4][2]_srl5_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[4][3]_srl5_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[4][4]_srl5_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[4][5]_srl5_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[4][6]_srl5_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[4][7]_srl5_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[4][8]_srl5_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[4][9]_srl5_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[5][0]_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[5][10]_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[5][11]_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[5][12]_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[5][13]_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[5][14]_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[5][15]_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[5][16]_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[5][17]_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[5][18]_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[5][19]_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[5][1]_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[5][2]_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[5][3]_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[5][4]_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[5][5]_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[5][6]_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[5][7]_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[5][8]_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[5][9]_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[6]_2\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \HwModeRegister1_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__10_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__11_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__12_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__13_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__14_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__15_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__16_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__17_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__18_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__7_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__8_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__9_n_0\ : STD_LOGIC;
  signal HwModeRegister1_reg_reg_gate_n_0 : STD_LOGIC;
  signal Input_rsvd_1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal Product1_out10_out : STD_LOGIC_VECTOR ( 20 downto 1 );
  signal Product1_out1_1_reg : STD_LOGIC_VECTOR ( 20 downto 1 );
  signal \Product1_out1__0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \Product1_out1__1_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__0_n_1\ : STD_LOGIC;
  signal \Product1_out1__1_carry__0_n_2\ : STD_LOGIC;
  signal \Product1_out1__1_carry__0_n_3\ : STD_LOGIC;
  signal \Product1_out1__1_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__1_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__1_n_1\ : STD_LOGIC;
  signal \Product1_out1__1_carry__1_n_2\ : STD_LOGIC;
  signal \Product1_out1__1_carry__1_n_3\ : STD_LOGIC;
  signal \Product1_out1__1_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__2_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__2_n_1\ : STD_LOGIC;
  signal \Product1_out1__1_carry__2_n_2\ : STD_LOGIC;
  signal \Product1_out1__1_carry__2_n_3\ : STD_LOGIC;
  signal \Product1_out1__1_carry__3_i_10_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__3_i_11_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__3_i_12_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__3_i_9_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__3_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry__3_n_1\ : STD_LOGIC;
  signal \Product1_out1__1_carry__3_n_2\ : STD_LOGIC;
  signal \Product1_out1__1_carry__3_n_3\ : STD_LOGIC;
  signal \Product1_out1__1_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry_i_1_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry_i_2_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry_i_3_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry_i_4_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry_i_5_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry_i_6_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry_i_7_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry_i_8_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry_n_0\ : STD_LOGIC;
  signal \Product1_out1__1_carry_n_1\ : STD_LOGIC;
  signal \Product1_out1__1_carry_n_2\ : STD_LOGIC;
  signal \Product1_out1__1_carry_n_3\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal Product1_out1_n_100 : STD_LOGIC;
  signal Product1_out1_n_101 : STD_LOGIC;
  signal Product1_out1_n_102 : STD_LOGIC;
  signal Product1_out1_n_103 : STD_LOGIC;
  signal Product1_out1_n_104 : STD_LOGIC;
  signal Product1_out1_n_105 : STD_LOGIC;
  signal Product1_out1_n_58 : STD_LOGIC;
  signal Product1_out1_n_59 : STD_LOGIC;
  signal Product1_out1_n_60 : STD_LOGIC;
  signal Product1_out1_n_61 : STD_LOGIC;
  signal Product1_out1_n_62 : STD_LOGIC;
  signal Product1_out1_n_63 : STD_LOGIC;
  signal Product1_out1_n_64 : STD_LOGIC;
  signal Product1_out1_n_65 : STD_LOGIC;
  signal Product1_out1_n_66 : STD_LOGIC;
  signal Product1_out1_n_67 : STD_LOGIC;
  signal Product1_out1_n_68 : STD_LOGIC;
  signal Product1_out1_n_69 : STD_LOGIC;
  signal Product1_out1_n_70 : STD_LOGIC;
  signal Product1_out1_n_71 : STD_LOGIC;
  signal Product1_out1_n_72 : STD_LOGIC;
  signal Product1_out1_n_73 : STD_LOGIC;
  signal Product1_out1_n_74 : STD_LOGIC;
  signal Product1_out1_n_75 : STD_LOGIC;
  signal Product1_out1_n_76 : STD_LOGIC;
  signal Product1_out1_n_77 : STD_LOGIC;
  signal Product1_out1_n_78 : STD_LOGIC;
  signal Product1_out1_n_79 : STD_LOGIC;
  signal Product1_out1_n_80 : STD_LOGIC;
  signal Product1_out1_n_81 : STD_LOGIC;
  signal Product1_out1_n_82 : STD_LOGIC;
  signal Product1_out1_n_83 : STD_LOGIC;
  signal Product1_out1_n_84 : STD_LOGIC;
  signal Product1_out1_n_85 : STD_LOGIC;
  signal Product1_out1_n_86 : STD_LOGIC;
  signal Product1_out1_n_87 : STD_LOGIC;
  signal Product1_out1_n_88 : STD_LOGIC;
  signal Product1_out1_n_89 : STD_LOGIC;
  signal Product1_out1_n_90 : STD_LOGIC;
  signal Product1_out1_n_91 : STD_LOGIC;
  signal Product1_out1_n_92 : STD_LOGIC;
  signal Product1_out1_n_93 : STD_LOGIC;
  signal Product1_out1_n_94 : STD_LOGIC;
  signal Product1_out1_n_95 : STD_LOGIC;
  signal Product1_out1_n_96 : STD_LOGIC;
  signal Product1_out1_n_97 : STD_LOGIC;
  signal Product1_out1_n_98 : STD_LOGIC;
  signal Product1_out1_n_99 : STD_LOGIC;
  signal \Sum1_out1_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[11]_i_6_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[11]_i_7_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[11]_i_8_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[11]_i_9_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[15]_i_2_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[15]_i_3_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[15]_i_4_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[15]_i_5_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[15]_i_6_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[15]_i_7_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[15]_i_8_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[15]_i_9_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[19]_i_10_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[19]_i_2_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[19]_i_3_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[19]_i_4_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[19]_i_5_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[19]_i_6_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[19]_i_7_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[19]_i_8_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[19]_i_9_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[21]_i_2_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[21]_i_3_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[3]_i_6_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[3]_i_7_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[3]_i_8_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[7]_i_6_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[7]_i_7_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[7]_i_8_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[7]_i_9_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal delayMatch1_reg : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \delayMatch1_reg_reg[5]_srl6_HwModeRegister1_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[6]_HwModeRegister1_reg_reg_c_5_n_0\ : STD_LOGIC;
  signal delayMatch1_reg_reg_gate_n_0 : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal NLW_Compare_To_Zero_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Compare_To_Zero_out1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Compare_To_Zero_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_HDL_Counter5_out10_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_HDL_Counter5_out10_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_Product1_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product1_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product1_out1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Product1_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product1_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product1_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Product1_out1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Product1_out1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Product1_out1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Product1_out1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_Product1_out1__1_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Product1_out1__1_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Product1_out1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Product1_out1_inferred__0/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Product1_out1_inferred__0/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Sum1_out1_1_reg[21]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Sum1_out1_1_reg[21]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[10]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[11]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[12]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[13]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[14]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[15]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[16]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[17]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[18]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[19]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[20]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[21]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[22]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[23]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[24]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[25]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[26]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[28]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[2]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[3]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[5]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[6]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[7]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[8]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[9]_i_1\ : label is "soft_lutpair63";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \HwModeRegister1_reg_reg[4][0]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \HwModeRegister1_reg_reg[4][0]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][0]_srl5_HwModeRegister1_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg[4][0]_srl5_HwModeRegister1_reg_reg_c_3_i_1\ : label is "soft_lutpair76";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[4][10]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] ";
  attribute srl_name of \HwModeRegister1_reg_reg[4][10]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][10]_srl5_HwModeRegister1_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg[4][10]_srl5_HwModeRegister1_reg_reg_c_3_i_1\ : label is "soft_lutpair71";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[4][11]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] ";
  attribute srl_name of \HwModeRegister1_reg_reg[4][11]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][11]_srl5_HwModeRegister1_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg[4][11]_srl5_HwModeRegister1_reg_reg_c_3_i_1\ : label is "soft_lutpair71";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[4][12]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] ";
  attribute srl_name of \HwModeRegister1_reg_reg[4][12]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][12]_srl5_HwModeRegister1_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg[4][12]_srl5_HwModeRegister1_reg_reg_c_3_i_1\ : label is "soft_lutpair70";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[4][13]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] ";
  attribute srl_name of \HwModeRegister1_reg_reg[4][13]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][13]_srl5_HwModeRegister1_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg[4][13]_srl5_HwModeRegister1_reg_reg_c_3_i_1\ : label is "soft_lutpair70";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[4][14]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] ";
  attribute srl_name of \HwModeRegister1_reg_reg[4][14]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][14]_srl5_HwModeRegister1_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg[4][14]_srl5_HwModeRegister1_reg_reg_c_3_i_1\ : label is "soft_lutpair69";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[4][15]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] ";
  attribute srl_name of \HwModeRegister1_reg_reg[4][15]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][15]_srl5_HwModeRegister1_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg[4][15]_srl5_HwModeRegister1_reg_reg_c_3_i_1\ : label is "soft_lutpair69";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[4][16]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] ";
  attribute srl_name of \HwModeRegister1_reg_reg[4][16]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][16]_srl5_HwModeRegister1_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg[4][16]_srl5_HwModeRegister1_reg_reg_c_3_i_1\ : label is "soft_lutpair68";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[4][17]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] ";
  attribute srl_name of \HwModeRegister1_reg_reg[4][17]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][17]_srl5_HwModeRegister1_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg[4][17]_srl5_HwModeRegister1_reg_reg_c_3_i_1\ : label is "soft_lutpair68";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[4][18]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] ";
  attribute srl_name of \HwModeRegister1_reg_reg[4][18]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][18]_srl5_HwModeRegister1_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg[4][18]_srl5_HwModeRegister1_reg_reg_c_3_i_1\ : label is "soft_lutpair67";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[4][19]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] ";
  attribute srl_name of \HwModeRegister1_reg_reg[4][19]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][19]_srl5_HwModeRegister1_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg[4][19]_srl5_HwModeRegister1_reg_reg_c_3_i_1\ : label is "soft_lutpair67";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[4][1]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] ";
  attribute srl_name of \HwModeRegister1_reg_reg[4][1]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][1]_srl5_HwModeRegister1_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg[4][1]_srl5_HwModeRegister1_reg_reg_c_3_i_1\ : label is "soft_lutpair76";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[4][2]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] ";
  attribute srl_name of \HwModeRegister1_reg_reg[4][2]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][2]_srl5_HwModeRegister1_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg[4][2]_srl5_HwModeRegister1_reg_reg_c_3_i_1\ : label is "soft_lutpair75";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[4][3]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] ";
  attribute srl_name of \HwModeRegister1_reg_reg[4][3]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][3]_srl5_HwModeRegister1_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg[4][3]_srl5_HwModeRegister1_reg_reg_c_3_i_1\ : label is "soft_lutpair75";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[4][4]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] ";
  attribute srl_name of \HwModeRegister1_reg_reg[4][4]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][4]_srl5_HwModeRegister1_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg[4][4]_srl5_HwModeRegister1_reg_reg_c_3_i_1\ : label is "soft_lutpair74";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[4][5]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] ";
  attribute srl_name of \HwModeRegister1_reg_reg[4][5]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][5]_srl5_HwModeRegister1_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg[4][5]_srl5_HwModeRegister1_reg_reg_c_3_i_1\ : label is "soft_lutpair74";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[4][6]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] ";
  attribute srl_name of \HwModeRegister1_reg_reg[4][6]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][6]_srl5_HwModeRegister1_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg[4][6]_srl5_HwModeRegister1_reg_reg_c_3_i_1\ : label is "soft_lutpair73";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[4][7]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] ";
  attribute srl_name of \HwModeRegister1_reg_reg[4][7]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][7]_srl5_HwModeRegister1_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg[4][7]_srl5_HwModeRegister1_reg_reg_c_3_i_1\ : label is "soft_lutpair73";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[4][8]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] ";
  attribute srl_name of \HwModeRegister1_reg_reg[4][8]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][8]_srl5_HwModeRegister1_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg[4][8]_srl5_HwModeRegister1_reg_reg_c_3_i_1\ : label is "soft_lutpair72";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[4][9]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4] ";
  attribute srl_name of \HwModeRegister1_reg_reg[4][9]_srl5_HwModeRegister1_reg_reg_c_3\ : label is "inst/\u_Drum/u_fader_1_0_16ms/HwModeRegister1_reg_reg[4][9]_srl5_HwModeRegister1_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg[4][9]_srl5_HwModeRegister1_reg_reg_c_3_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of HwModeRegister1_reg_reg_gate : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__10\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__11\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__12\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__13\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__14\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__15\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__16\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__17\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__18\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__4\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__5\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__6\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__7\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__8\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__9\ : label is "soft_lutpair48";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Product1_out1 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \Product1_out1__1_carry__0_i_10\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \Product1_out1__1_carry__0_i_11\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \Product1_out1__1_carry__0_i_12\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Product1_out1__1_carry__0_i_9\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \Product1_out1__1_carry__1_i_10\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \Product1_out1__1_carry__1_i_11\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \Product1_out1__1_carry__1_i_12\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \Product1_out1__1_carry__1_i_9\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \Product1_out1__1_carry__2_i_10\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \Product1_out1__1_carry__2_i_11\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \Product1_out1__1_carry__2_i_12\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \Product1_out1__1_carry__2_i_9\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Product1_out1__1_carry__3_i_10\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Product1_out1__1_carry__3_i_11\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Product1_out1__1_carry__3_i_12\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Product1_out1__1_carry_i_8\ : label is "soft_lutpair77";
  attribute HLUTNM : string;
  attribute HLUTNM of \Sum1_out1_1[11]_i_2\ : label is "lutpair10";
  attribute HLUTNM of \Sum1_out1_1[11]_i_3\ : label is "lutpair9";
  attribute HLUTNM of \Sum1_out1_1[11]_i_4\ : label is "lutpair8";
  attribute HLUTNM of \Sum1_out1_1[11]_i_5\ : label is "lutpair7";
  attribute HLUTNM of \Sum1_out1_1[11]_i_6\ : label is "lutpair11";
  attribute HLUTNM of \Sum1_out1_1[11]_i_7\ : label is "lutpair10";
  attribute HLUTNM of \Sum1_out1_1[11]_i_8\ : label is "lutpair9";
  attribute HLUTNM of \Sum1_out1_1[11]_i_9\ : label is "lutpair8";
  attribute HLUTNM of \Sum1_out1_1[15]_i_2\ : label is "lutpair14";
  attribute HLUTNM of \Sum1_out1_1[15]_i_3\ : label is "lutpair13";
  attribute HLUTNM of \Sum1_out1_1[15]_i_4\ : label is "lutpair12";
  attribute HLUTNM of \Sum1_out1_1[15]_i_5\ : label is "lutpair11";
  attribute HLUTNM of \Sum1_out1_1[15]_i_6\ : label is "lutpair15";
  attribute HLUTNM of \Sum1_out1_1[15]_i_7\ : label is "lutpair14";
  attribute HLUTNM of \Sum1_out1_1[15]_i_8\ : label is "lutpair13";
  attribute HLUTNM of \Sum1_out1_1[15]_i_9\ : label is "lutpair12";
  attribute HLUTNM of \Sum1_out1_1[19]_i_3\ : label is "lutpair17";
  attribute HLUTNM of \Sum1_out1_1[19]_i_4\ : label is "lutpair16";
  attribute HLUTNM of \Sum1_out1_1[19]_i_5\ : label is "lutpair15";
  attribute HLUTNM of \Sum1_out1_1[19]_i_8\ : label is "lutpair17";
  attribute HLUTNM of \Sum1_out1_1[19]_i_9\ : label is "lutpair16";
  attribute HLUTNM of \Sum1_out1_1[3]_i_2\ : label is "lutpair2";
  attribute HLUTNM of \Sum1_out1_1[3]_i_3\ : label is "lutpair1";
  attribute HLUTNM of \Sum1_out1_1[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \Sum1_out1_1[3]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \Sum1_out1_1[3]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \Sum1_out1_1[3]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \Sum1_out1_1[3]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \Sum1_out1_1[7]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \Sum1_out1_1[7]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \Sum1_out1_1[7]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \Sum1_out1_1[7]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \Sum1_out1_1[7]_i_6\ : label is "lutpair7";
  attribute HLUTNM of \Sum1_out1_1[7]_i_7\ : label is "lutpair6";
  attribute HLUTNM of \Sum1_out1_1[7]_i_8\ : label is "lutpair5";
  attribute HLUTNM of \Sum1_out1_1[7]_i_9\ : label is "lutpair4";
  attribute srl_bus_name of \delayMatch1_reg_reg[5]_srl6_HwModeRegister1_reg_reg_c_4\ : label is "inst/\u_Drum/u_fader_1_0_16ms/delayMatch1_reg_reg ";
  attribute srl_name of \delayMatch1_reg_reg[5]_srl6_HwModeRegister1_reg_reg_c_4\ : label is "inst/\u_Drum/u_fader_1_0_16ms/delayMatch1_reg_reg[5]_srl6_HwModeRegister1_reg_reg_c_4 ";
begin
Compare_To_Zero_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Compare_To_Zero_out1_carry_n_0,
      CO(2) => Compare_To_Zero_out1_carry_n_1,
      CO(1) => Compare_To_Zero_out1_carry_n_2,
      CO(0) => Compare_To_Zero_out1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_Compare_To_Zero_out1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => Compare_To_Zero_out1_carry_i_1_n_0,
      S(2) => Compare_To_Zero_out1_carry_i_2_n_0,
      S(1) => Compare_To_Zero_out1_carry_i_3_n_0,
      S(0) => Compare_To_Zero_out1_carry_i_4_n_0
    );
\Compare_To_Zero_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Compare_To_Zero_out1_carry_n_0,
      CO(3) => \NLW_Compare_To_Zero_out1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => Compare_To_Zero_out1,
      CO(1) => \Compare_To_Zero_out1_carry__0_n_2\,
      CO(0) => \Compare_To_Zero_out1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Compare_To_Zero_out1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Compare_To_Zero_out1_carry__0_i_1_n_0\,
      S(1) => \Compare_To_Zero_out1_carry__0_i_2_n_0\,
      S(0) => \Compare_To_Zero_out1_carry__0_i_3_n_0\
    );
\Compare_To_Zero_out1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(19),
      I1 => Data_Type_Conversion6_out1(18),
      O => \Compare_To_Zero_out1_carry__0_i_1_n_0\
    );
\Compare_To_Zero_out1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(15),
      I1 => Data_Type_Conversion6_out1(16),
      I2 => Data_Type_Conversion6_out1(17),
      O => \Compare_To_Zero_out1_carry__0_i_2_n_0\
    );
\Compare_To_Zero_out1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(12),
      I1 => Data_Type_Conversion6_out1(13),
      I2 => Data_Type_Conversion6_out1(14),
      O => \Compare_To_Zero_out1_carry__0_i_3_n_0\
    );
Compare_To_Zero_out1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(9),
      I1 => Data_Type_Conversion6_out1(10),
      I2 => Data_Type_Conversion6_out1(11),
      O => Compare_To_Zero_out1_carry_i_1_n_0
    );
Compare_To_Zero_out1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(6),
      I1 => Data_Type_Conversion6_out1(7),
      I2 => Data_Type_Conversion6_out1(8),
      O => Compare_To_Zero_out1_carry_i_2_n_0
    );
Compare_To_Zero_out1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(3),
      I1 => Data_Type_Conversion6_out1(4),
      I2 => Data_Type_Conversion6_out1(5),
      O => Compare_To_Zero_out1_carry_i_3_n_0
    );
Compare_To_Zero_out1_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(0),
      I1 => Data_Type_Conversion6_out1(1),
      I2 => Data_Type_Conversion6_out1(2),
      O => Compare_To_Zero_out1_carry_i_4_n_0
    );
HDL_Counter5_out10_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => HDL_Counter5_out10_carry_n_0,
      CO(2) => HDL_Counter5_out10_carry_n_1,
      CO(1) => HDL_Counter5_out10_carry_n_2,
      CO(0) => HDL_Counter5_out10_carry_n_3,
      CYINIT => '0',
      DI(3) => \HDL_Counter5_out1_reg_n_0_[5]\,
      DI(2) => \HDL_Counter5_out1_reg_n_0_[4]\,
      DI(1) => \HDL_Counter5_out1_reg_n_0_[3]\,
      DI(0) => '0',
      O(3) => HDL_Counter5_out10_carry_n_4,
      O(2) => HDL_Counter5_out10_carry_n_5,
      O(1) => HDL_Counter5_out10_carry_n_6,
      O(0) => HDL_Counter5_out10_carry_n_7,
      S(3) => HDL_Counter5_out10_carry_i_1_n_0,
      S(2) => HDL_Counter5_out10_carry_i_2_n_0,
      S(1) => HDL_Counter5_out10_carry_i_3_n_0,
      S(0) => \HDL_Counter5_out1_reg_n_0_[2]\
    );
\HDL_Counter5_out10_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => HDL_Counter5_out10_carry_n_0,
      CO(3) => \HDL_Counter5_out10_carry__0_n_0\,
      CO(2) => \HDL_Counter5_out10_carry__0_n_1\,
      CO(1) => \HDL_Counter5_out10_carry__0_n_2\,
      CO(0) => \HDL_Counter5_out10_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => Data_Type_Conversion6_out1(0),
      DI(2) => \HDL_Counter5_out1_reg_n_0_[8]\,
      DI(1) => \HDL_Counter5_out1_reg_n_0_[7]\,
      DI(0) => \HDL_Counter5_out1_reg_n_0_[6]\,
      O(3) => \HDL_Counter5_out10_carry__0_n_4\,
      O(2) => \HDL_Counter5_out10_carry__0_n_5\,
      O(1) => \HDL_Counter5_out10_carry__0_n_6\,
      O(0) => \HDL_Counter5_out10_carry__0_n_7\,
      S(3) => \HDL_Counter5_out10_carry__0_i_1_n_0\,
      S(2) => \HDL_Counter5_out10_carry__0_i_2_n_0\,
      S(1) => \HDL_Counter5_out10_carry__0_i_3_n_0\,
      S(0) => \HDL_Counter5_out10_carry__0_i_4_n_0\
    );
\HDL_Counter5_out10_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(0),
      O => \HDL_Counter5_out10_carry__0_i_1_n_0\
    );
\HDL_Counter5_out10_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[8]\,
      O => \HDL_Counter5_out10_carry__0_i_2_n_0\
    );
\HDL_Counter5_out10_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[7]\,
      O => \HDL_Counter5_out10_carry__0_i_3_n_0\
    );
\HDL_Counter5_out10_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[6]\,
      O => \HDL_Counter5_out10_carry__0_i_4_n_0\
    );
\HDL_Counter5_out10_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter5_out10_carry__0_n_0\,
      CO(3) => \HDL_Counter5_out10_carry__1_n_0\,
      CO(2) => \HDL_Counter5_out10_carry__1_n_1\,
      CO(1) => \HDL_Counter5_out10_carry__1_n_2\,
      CO(0) => \HDL_Counter5_out10_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Data_Type_Conversion6_out1(4 downto 1),
      O(3) => \HDL_Counter5_out10_carry__1_n_4\,
      O(2) => \HDL_Counter5_out10_carry__1_n_5\,
      O(1) => \HDL_Counter5_out10_carry__1_n_6\,
      O(0) => \HDL_Counter5_out10_carry__1_n_7\,
      S(3) => \HDL_Counter5_out10_carry__1_i_1_n_0\,
      S(2) => \HDL_Counter5_out10_carry__1_i_2_n_0\,
      S(1) => \HDL_Counter5_out10_carry__1_i_3_n_0\,
      S(0) => \HDL_Counter5_out10_carry__1_i_4_n_0\
    );
\HDL_Counter5_out10_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(4),
      O => \HDL_Counter5_out10_carry__1_i_1_n_0\
    );
\HDL_Counter5_out10_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(3),
      O => \HDL_Counter5_out10_carry__1_i_2_n_0\
    );
\HDL_Counter5_out10_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(2),
      O => \HDL_Counter5_out10_carry__1_i_3_n_0\
    );
\HDL_Counter5_out10_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(1),
      O => \HDL_Counter5_out10_carry__1_i_4_n_0\
    );
\HDL_Counter5_out10_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter5_out10_carry__1_n_0\,
      CO(3) => \HDL_Counter5_out10_carry__2_n_0\,
      CO(2) => \HDL_Counter5_out10_carry__2_n_1\,
      CO(1) => \HDL_Counter5_out10_carry__2_n_2\,
      CO(0) => \HDL_Counter5_out10_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Data_Type_Conversion6_out1(8 downto 5),
      O(3) => \HDL_Counter5_out10_carry__2_n_4\,
      O(2) => \HDL_Counter5_out10_carry__2_n_5\,
      O(1) => \HDL_Counter5_out10_carry__2_n_6\,
      O(0) => \HDL_Counter5_out10_carry__2_n_7\,
      S(3) => \HDL_Counter5_out10_carry__2_i_1_n_0\,
      S(2) => \HDL_Counter5_out10_carry__2_i_2_n_0\,
      S(1) => \HDL_Counter5_out10_carry__2_i_3_n_0\,
      S(0) => \HDL_Counter5_out10_carry__2_i_4_n_0\
    );
\HDL_Counter5_out10_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(8),
      O => \HDL_Counter5_out10_carry__2_i_1_n_0\
    );
\HDL_Counter5_out10_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(7),
      O => \HDL_Counter5_out10_carry__2_i_2_n_0\
    );
\HDL_Counter5_out10_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(6),
      O => \HDL_Counter5_out10_carry__2_i_3_n_0\
    );
\HDL_Counter5_out10_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(5),
      O => \HDL_Counter5_out10_carry__2_i_4_n_0\
    );
\HDL_Counter5_out10_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter5_out10_carry__2_n_0\,
      CO(3) => \HDL_Counter5_out10_carry__3_n_0\,
      CO(2) => \HDL_Counter5_out10_carry__3_n_1\,
      CO(1) => \HDL_Counter5_out10_carry__3_n_2\,
      CO(0) => \HDL_Counter5_out10_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Data_Type_Conversion6_out1(12 downto 9),
      O(3) => \HDL_Counter5_out10_carry__3_n_4\,
      O(2) => \HDL_Counter5_out10_carry__3_n_5\,
      O(1) => \HDL_Counter5_out10_carry__3_n_6\,
      O(0) => \HDL_Counter5_out10_carry__3_n_7\,
      S(3) => \HDL_Counter5_out10_carry__3_i_1_n_0\,
      S(2) => \HDL_Counter5_out10_carry__3_i_2_n_0\,
      S(1) => \HDL_Counter5_out10_carry__3_i_3_n_0\,
      S(0) => \HDL_Counter5_out10_carry__3_i_4_n_0\
    );
\HDL_Counter5_out10_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(12),
      O => \HDL_Counter5_out10_carry__3_i_1_n_0\
    );
\HDL_Counter5_out10_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(11),
      O => \HDL_Counter5_out10_carry__3_i_2_n_0\
    );
\HDL_Counter5_out10_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(10),
      O => \HDL_Counter5_out10_carry__3_i_3_n_0\
    );
\HDL_Counter5_out10_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(9),
      O => \HDL_Counter5_out10_carry__3_i_4_n_0\
    );
\HDL_Counter5_out10_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter5_out10_carry__3_n_0\,
      CO(3) => \HDL_Counter5_out10_carry__4_n_0\,
      CO(2) => \HDL_Counter5_out10_carry__4_n_1\,
      CO(1) => \HDL_Counter5_out10_carry__4_n_2\,
      CO(0) => \HDL_Counter5_out10_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Data_Type_Conversion6_out1(16 downto 13),
      O(3) => \HDL_Counter5_out10_carry__4_n_4\,
      O(2) => \HDL_Counter5_out10_carry__4_n_5\,
      O(1) => \HDL_Counter5_out10_carry__4_n_6\,
      O(0) => \HDL_Counter5_out10_carry__4_n_7\,
      S(3) => \HDL_Counter5_out10_carry__4_i_1_n_0\,
      S(2) => \HDL_Counter5_out10_carry__4_i_2_n_0\,
      S(1) => \HDL_Counter5_out10_carry__4_i_3_n_0\,
      S(0) => \HDL_Counter5_out10_carry__4_i_4_n_0\
    );
\HDL_Counter5_out10_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(16),
      O => \HDL_Counter5_out10_carry__4_i_1_n_0\
    );
\HDL_Counter5_out10_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(15),
      O => \HDL_Counter5_out10_carry__4_i_2_n_0\
    );
\HDL_Counter5_out10_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(14),
      O => \HDL_Counter5_out10_carry__4_i_3_n_0\
    );
\HDL_Counter5_out10_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(13),
      O => \HDL_Counter5_out10_carry__4_i_4_n_0\
    );
\HDL_Counter5_out10_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter5_out10_carry__4_n_0\,
      CO(3 downto 2) => \NLW_HDL_Counter5_out10_carry__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \HDL_Counter5_out10_carry__5_n_2\,
      CO(0) => \HDL_Counter5_out10_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Data_Type_Conversion6_out1(18 downto 17),
      O(3) => \NLW_HDL_Counter5_out10_carry__5_O_UNCONNECTED\(3),
      O(2) => \HDL_Counter5_out10_carry__5_n_5\,
      O(1) => \HDL_Counter5_out10_carry__5_n_6\,
      O(0) => \HDL_Counter5_out10_carry__5_n_7\,
      S(3) => '0',
      S(2) => \HDL_Counter5_out10_carry__5_i_1_n_0\,
      S(1) => \HDL_Counter5_out10_carry__5_i_2_n_0\,
      S(0) => \HDL_Counter5_out10_carry__5_i_3_n_0\
    );
\HDL_Counter5_out10_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(19),
      O => \HDL_Counter5_out10_carry__5_i_1_n_0\
    );
\HDL_Counter5_out10_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(18),
      O => \HDL_Counter5_out10_carry__5_i_2_n_0\
    );
\HDL_Counter5_out10_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(17),
      O => \HDL_Counter5_out10_carry__5_i_3_n_0\
    );
HDL_Counter5_out10_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[5]\,
      O => HDL_Counter5_out10_carry_i_1_n_0
    );
HDL_Counter5_out10_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[4]\,
      O => HDL_Counter5_out10_carry_i_2_n_0
    );
HDL_Counter5_out10_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[3]\,
      O => HDL_Counter5_out10_carry_i_3_n_0
    );
\HDL_Counter5_out1[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__1_n_7\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[10]_i_1_n_0\
    );
\HDL_Counter5_out1[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__1_n_6\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[11]_i_1_n_0\
    );
\HDL_Counter5_out1[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__1_n_5\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[12]_i_1_n_0\
    );
\HDL_Counter5_out1[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__1_n_4\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[13]_i_1_n_0\
    );
\HDL_Counter5_out1[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__2_n_7\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[14]_i_1_n_0\
    );
\HDL_Counter5_out1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__2_n_6\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[15]_i_1_n_0\
    );
\HDL_Counter5_out1[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__2_n_5\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[16]_i_1_n_0\
    );
\HDL_Counter5_out1[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__2_n_4\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[17]_i_1_n_0\
    );
\HDL_Counter5_out1[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__3_n_7\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[18]_i_1_n_0\
    );
\HDL_Counter5_out1[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__3_n_6\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[19]_i_1_n_0\
    );
\HDL_Counter5_out1[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__3_n_5\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[20]_i_1__0_n_0\
    );
\HDL_Counter5_out1[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__3_n_4\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[21]_i_1_n_0\
    );
\HDL_Counter5_out1[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__4_n_7\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[22]_i_1_n_0\
    );
\HDL_Counter5_out1[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__4_n_6\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[23]_i_1_n_0\
    );
\HDL_Counter5_out1[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__4_n_5\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[24]_i_1_n_0\
    );
\HDL_Counter5_out1[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__4_n_4\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[25]_i_1_n_0\
    );
\HDL_Counter5_out1[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__5_n_7\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[26]_i_1_n_0\
    );
\HDL_Counter5_out1[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \HDL_Counter5_out1[28]_i_3_n_0\,
      I1 => \HDL_Counter5_out10_carry__5_n_6\,
      O => \HDL_Counter5_out1[27]_i_1_n_0\
    );
\HDL_Counter5_out1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4C"
    )
        port map (
      I0 => Compare_To_Zero_out1,
      I1 => clk_enable,
      I2 => run_drum,
      O => \HDL_Counter5_out1[28]_i_1_n_0\
    );
\HDL_Counter5_out1[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__5_n_5\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[28]_i_2_n_0\
    );
\HDL_Counter5_out1[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \HDL_Counter5_out1[28]_i_4_n_0\,
      I1 => \HDL_Counter5_out1[28]_i_5_n_0\,
      I2 => \HDL_Counter5_out1[28]_i_6_n_0\,
      I3 => \HDL_Counter5_out1[28]_i_7_n_0\,
      I4 => \HDL_Counter5_out1[28]_i_8_n_0\,
      I5 => run_drum,
      O => \HDL_Counter5_out1[28]_i_3_n_0\
    );
\HDL_Counter5_out1[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(0),
      I1 => Data_Type_Conversion6_out1(1),
      I2 => Data_Type_Conversion6_out1(2),
      I3 => Data_Type_Conversion6_out1(3),
      I4 => Data_Type_Conversion6_out1(4),
      I5 => Data_Type_Conversion6_out1(5),
      O => \HDL_Counter5_out1[28]_i_4_n_0\
    );
\HDL_Counter5_out1[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(6),
      I1 => Data_Type_Conversion6_out1(7),
      I2 => Data_Type_Conversion6_out1(8),
      I3 => Data_Type_Conversion6_out1(9),
      I4 => Data_Type_Conversion6_out1(10),
      I5 => Data_Type_Conversion6_out1(11),
      O => \HDL_Counter5_out1[28]_i_5_n_0\
    );
\HDL_Counter5_out1[28]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[6]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[5]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[8]\,
      I3 => \HDL_Counter5_out1_reg_n_0_[7]\,
      O => \HDL_Counter5_out1[28]_i_6_n_0\
    );
\HDL_Counter5_out1[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(12),
      I1 => Data_Type_Conversion6_out1(13),
      I2 => Data_Type_Conversion6_out1(14),
      I3 => Data_Type_Conversion6_out1(15),
      I4 => Data_Type_Conversion6_out1(16),
      I5 => Data_Type_Conversion6_out1(17),
      O => \HDL_Counter5_out1[28]_i_7_n_0\
    );
\HDL_Counter5_out1[28]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[2]\,
      I1 => Data_Type_Conversion6_out1(18),
      I2 => Data_Type_Conversion6_out1(19),
      I3 => \HDL_Counter5_out1_reg_n_0_[4]\,
      I4 => \HDL_Counter5_out1_reg_n_0_[3]\,
      O => \HDL_Counter5_out1[28]_i_8_n_0\
    );
\HDL_Counter5_out1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HDL_Counter5_out10_carry_n_7,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[2]_i_1_n_0\
    );
\HDL_Counter5_out1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HDL_Counter5_out10_carry_n_6,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[3]_i_1_n_0\
    );
\HDL_Counter5_out1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HDL_Counter5_out10_carry_n_5,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[4]_i_1_n_0\
    );
\HDL_Counter5_out1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HDL_Counter5_out10_carry_n_4,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[5]_i_1_n_0\
    );
\HDL_Counter5_out1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__0_n_7\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[6]_i_1_n_0\
    );
\HDL_Counter5_out1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__0_n_6\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[7]_i_1_n_0\
    );
\HDL_Counter5_out1[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__0_n_5\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[8]_i_1_n_0\
    );
\HDL_Counter5_out1[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__0_n_4\,
      I1 => \HDL_Counter5_out1[28]_i_3_n_0\,
      O => \HDL_Counter5_out1[9]_i_1_n_0\
    );
\HDL_Counter5_out1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[10]_i_1_n_0\,
      Q => Data_Type_Conversion6_out1(1)
    );
\HDL_Counter5_out1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[11]_i_1_n_0\,
      Q => Data_Type_Conversion6_out1(2)
    );
\HDL_Counter5_out1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[12]_i_1_n_0\,
      Q => Data_Type_Conversion6_out1(3)
    );
\HDL_Counter5_out1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[13]_i_1_n_0\,
      Q => Data_Type_Conversion6_out1(4)
    );
\HDL_Counter5_out1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[14]_i_1_n_0\,
      Q => Data_Type_Conversion6_out1(5)
    );
\HDL_Counter5_out1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[15]_i_1_n_0\,
      Q => Data_Type_Conversion6_out1(6)
    );
\HDL_Counter5_out1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[16]_i_1_n_0\,
      Q => Data_Type_Conversion6_out1(7)
    );
\HDL_Counter5_out1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[17]_i_1_n_0\,
      Q => Data_Type_Conversion6_out1(8)
    );
\HDL_Counter5_out1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[18]_i_1_n_0\,
      Q => Data_Type_Conversion6_out1(9)
    );
\HDL_Counter5_out1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[19]_i_1_n_0\,
      Q => Data_Type_Conversion6_out1(10)
    );
\HDL_Counter5_out1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[20]_i_1__0_n_0\,
      Q => Data_Type_Conversion6_out1(11)
    );
\HDL_Counter5_out1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[21]_i_1_n_0\,
      Q => Data_Type_Conversion6_out1(12)
    );
\HDL_Counter5_out1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[22]_i_1_n_0\,
      Q => Data_Type_Conversion6_out1(13)
    );
\HDL_Counter5_out1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[23]_i_1_n_0\,
      Q => Data_Type_Conversion6_out1(14)
    );
\HDL_Counter5_out1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[24]_i_1_n_0\,
      Q => Data_Type_Conversion6_out1(15)
    );
\HDL_Counter5_out1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[25]_i_1_n_0\,
      Q => Data_Type_Conversion6_out1(16)
    );
\HDL_Counter5_out1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[26]_i_1_n_0\,
      Q => Data_Type_Conversion6_out1(17)
    );
\HDL_Counter5_out1_reg[27]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      D => \HDL_Counter5_out1[27]_i_1_n_0\,
      PRE => reset,
      Q => Data_Type_Conversion6_out1(18)
    );
\HDL_Counter5_out1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[28]_i_2_n_0\,
      Q => Data_Type_Conversion6_out1(19)
    );
\HDL_Counter5_out1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[2]_i_1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[2]\
    );
\HDL_Counter5_out1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[3]_i_1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[3]\
    );
\HDL_Counter5_out1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[4]_i_1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[4]\
    );
\HDL_Counter5_out1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[5]_i_1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[5]\
    );
\HDL_Counter5_out1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[6]_i_1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[6]\
    );
\HDL_Counter5_out1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[7]_i_1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[7]\
    );
\HDL_Counter5_out1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[8]_i_1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[8]\
    );
\HDL_Counter5_out1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[9]_i_1_n_0\,
      Q => Data_Type_Conversion6_out1(0)
    );
\HwModeRegister1_reg_reg[4][0]_srl5_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \HwModeRegister1_reg_next[0]_6\(0),
      Q => \HwModeRegister1_reg_reg[4][0]_srl5_HwModeRegister1_reg_reg_c_3_n_0\
    );
\HwModeRegister1_reg_reg[4][0]_srl5_HwModeRegister1_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(0),
      I1 => Compare_To_Zero_out1,
      O => \HwModeRegister1_reg_next[0]_6\(0)
    );
\HwModeRegister1_reg_reg[4][10]_srl5_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \HwModeRegister1_reg_next[0]_6\(10),
      Q => \HwModeRegister1_reg_reg[4][10]_srl5_HwModeRegister1_reg_reg_c_3_n_0\
    );
\HwModeRegister1_reg_reg[4][10]_srl5_HwModeRegister1_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(10),
      I1 => Compare_To_Zero_out1,
      O => \HwModeRegister1_reg_next[0]_6\(10)
    );
\HwModeRegister1_reg_reg[4][11]_srl5_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \HwModeRegister1_reg_next[0]_6\(11),
      Q => \HwModeRegister1_reg_reg[4][11]_srl5_HwModeRegister1_reg_reg_c_3_n_0\
    );
\HwModeRegister1_reg_reg[4][11]_srl5_HwModeRegister1_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(11),
      I1 => Compare_To_Zero_out1,
      O => \HwModeRegister1_reg_next[0]_6\(11)
    );
\HwModeRegister1_reg_reg[4][12]_srl5_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \HwModeRegister1_reg_next[0]_6\(12),
      Q => \HwModeRegister1_reg_reg[4][12]_srl5_HwModeRegister1_reg_reg_c_3_n_0\
    );
\HwModeRegister1_reg_reg[4][12]_srl5_HwModeRegister1_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(12),
      I1 => Compare_To_Zero_out1,
      O => \HwModeRegister1_reg_next[0]_6\(12)
    );
\HwModeRegister1_reg_reg[4][13]_srl5_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \HwModeRegister1_reg_next[0]_6\(13),
      Q => \HwModeRegister1_reg_reg[4][13]_srl5_HwModeRegister1_reg_reg_c_3_n_0\
    );
\HwModeRegister1_reg_reg[4][13]_srl5_HwModeRegister1_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(13),
      I1 => Compare_To_Zero_out1,
      O => \HwModeRegister1_reg_next[0]_6\(13)
    );
\HwModeRegister1_reg_reg[4][14]_srl5_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \HwModeRegister1_reg_next[0]_6\(14),
      Q => \HwModeRegister1_reg_reg[4][14]_srl5_HwModeRegister1_reg_reg_c_3_n_0\
    );
\HwModeRegister1_reg_reg[4][14]_srl5_HwModeRegister1_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(14),
      I1 => Compare_To_Zero_out1,
      O => \HwModeRegister1_reg_next[0]_6\(14)
    );
\HwModeRegister1_reg_reg[4][15]_srl5_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \HwModeRegister1_reg_next[0]_6\(15),
      Q => \HwModeRegister1_reg_reg[4][15]_srl5_HwModeRegister1_reg_reg_c_3_n_0\
    );
\HwModeRegister1_reg_reg[4][15]_srl5_HwModeRegister1_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(15),
      I1 => Compare_To_Zero_out1,
      O => \HwModeRegister1_reg_next[0]_6\(15)
    );
\HwModeRegister1_reg_reg[4][16]_srl5_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \HwModeRegister1_reg_next[0]_6\(16),
      Q => \HwModeRegister1_reg_reg[4][16]_srl5_HwModeRegister1_reg_reg_c_3_n_0\
    );
\HwModeRegister1_reg_reg[4][16]_srl5_HwModeRegister1_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(16),
      I1 => Compare_To_Zero_out1,
      O => \HwModeRegister1_reg_next[0]_6\(16)
    );
\HwModeRegister1_reg_reg[4][17]_srl5_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \HwModeRegister1_reg_next[0]_6\(17),
      Q => \HwModeRegister1_reg_reg[4][17]_srl5_HwModeRegister1_reg_reg_c_3_n_0\
    );
\HwModeRegister1_reg_reg[4][17]_srl5_HwModeRegister1_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(17),
      I1 => Compare_To_Zero_out1,
      O => \HwModeRegister1_reg_next[0]_6\(17)
    );
\HwModeRegister1_reg_reg[4][18]_srl5_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \HwModeRegister1_reg_next[0]_6\(18),
      Q => \HwModeRegister1_reg_reg[4][18]_srl5_HwModeRegister1_reg_reg_c_3_n_0\
    );
\HwModeRegister1_reg_reg[4][18]_srl5_HwModeRegister1_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(18),
      I1 => Compare_To_Zero_out1,
      O => \HwModeRegister1_reg_next[0]_6\(18)
    );
\HwModeRegister1_reg_reg[4][19]_srl5_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \HwModeRegister1_reg_next[0]_6\(19),
      Q => \HwModeRegister1_reg_reg[4][19]_srl5_HwModeRegister1_reg_reg_c_3_n_0\
    );
\HwModeRegister1_reg_reg[4][19]_srl5_HwModeRegister1_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(19),
      I1 => Compare_To_Zero_out1,
      O => \HwModeRegister1_reg_next[0]_6\(19)
    );
\HwModeRegister1_reg_reg[4][1]_srl5_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \HwModeRegister1_reg_next[0]_6\(1),
      Q => \HwModeRegister1_reg_reg[4][1]_srl5_HwModeRegister1_reg_reg_c_3_n_0\
    );
\HwModeRegister1_reg_reg[4][1]_srl5_HwModeRegister1_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(1),
      I1 => Compare_To_Zero_out1,
      O => \HwModeRegister1_reg_next[0]_6\(1)
    );
\HwModeRegister1_reg_reg[4][2]_srl5_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \HwModeRegister1_reg_next[0]_6\(2),
      Q => \HwModeRegister1_reg_reg[4][2]_srl5_HwModeRegister1_reg_reg_c_3_n_0\
    );
\HwModeRegister1_reg_reg[4][2]_srl5_HwModeRegister1_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(2),
      I1 => Compare_To_Zero_out1,
      O => \HwModeRegister1_reg_next[0]_6\(2)
    );
\HwModeRegister1_reg_reg[4][3]_srl5_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \HwModeRegister1_reg_next[0]_6\(3),
      Q => \HwModeRegister1_reg_reg[4][3]_srl5_HwModeRegister1_reg_reg_c_3_n_0\
    );
\HwModeRegister1_reg_reg[4][3]_srl5_HwModeRegister1_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(3),
      I1 => Compare_To_Zero_out1,
      O => \HwModeRegister1_reg_next[0]_6\(3)
    );
\HwModeRegister1_reg_reg[4][4]_srl5_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \HwModeRegister1_reg_next[0]_6\(4),
      Q => \HwModeRegister1_reg_reg[4][4]_srl5_HwModeRegister1_reg_reg_c_3_n_0\
    );
\HwModeRegister1_reg_reg[4][4]_srl5_HwModeRegister1_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(4),
      I1 => Compare_To_Zero_out1,
      O => \HwModeRegister1_reg_next[0]_6\(4)
    );
\HwModeRegister1_reg_reg[4][5]_srl5_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \HwModeRegister1_reg_next[0]_6\(5),
      Q => \HwModeRegister1_reg_reg[4][5]_srl5_HwModeRegister1_reg_reg_c_3_n_0\
    );
\HwModeRegister1_reg_reg[4][5]_srl5_HwModeRegister1_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(5),
      I1 => Compare_To_Zero_out1,
      O => \HwModeRegister1_reg_next[0]_6\(5)
    );
\HwModeRegister1_reg_reg[4][6]_srl5_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \HwModeRegister1_reg_next[0]_6\(6),
      Q => \HwModeRegister1_reg_reg[4][6]_srl5_HwModeRegister1_reg_reg_c_3_n_0\
    );
\HwModeRegister1_reg_reg[4][6]_srl5_HwModeRegister1_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(6),
      I1 => Compare_To_Zero_out1,
      O => \HwModeRegister1_reg_next[0]_6\(6)
    );
\HwModeRegister1_reg_reg[4][7]_srl5_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \HwModeRegister1_reg_next[0]_6\(7),
      Q => \HwModeRegister1_reg_reg[4][7]_srl5_HwModeRegister1_reg_reg_c_3_n_0\
    );
\HwModeRegister1_reg_reg[4][7]_srl5_HwModeRegister1_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(7),
      I1 => Compare_To_Zero_out1,
      O => \HwModeRegister1_reg_next[0]_6\(7)
    );
\HwModeRegister1_reg_reg[4][8]_srl5_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \HwModeRegister1_reg_next[0]_6\(8),
      Q => \HwModeRegister1_reg_reg[4][8]_srl5_HwModeRegister1_reg_reg_c_3_n_0\
    );
\HwModeRegister1_reg_reg[4][8]_srl5_HwModeRegister1_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(8),
      I1 => Compare_To_Zero_out1,
      O => \HwModeRegister1_reg_next[0]_6\(8)
    );
\HwModeRegister1_reg_reg[4][9]_srl5_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \HwModeRegister1_reg_next[0]_6\(9),
      Q => \HwModeRegister1_reg_reg[4][9]_srl5_HwModeRegister1_reg_reg_c_3_n_0\
    );
\HwModeRegister1_reg_reg[4][9]_srl5_HwModeRegister1_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Data_Type_Conversion6_out1(9),
      I1 => Compare_To_Zero_out1,
      O => \HwModeRegister1_reg_next[0]_6\(9)
    );
\HwModeRegister1_reg_reg[5][0]_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \HwModeRegister1_reg_reg[4][0]_srl5_HwModeRegister1_reg_reg_c_3_n_0\,
      Q => \HwModeRegister1_reg_reg[5][0]_HwModeRegister1_reg_reg_c_4_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[5][10]_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \HwModeRegister1_reg_reg[4][10]_srl5_HwModeRegister1_reg_reg_c_3_n_0\,
      Q => \HwModeRegister1_reg_reg[5][10]_HwModeRegister1_reg_reg_c_4_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[5][11]_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \HwModeRegister1_reg_reg[4][11]_srl5_HwModeRegister1_reg_reg_c_3_n_0\,
      Q => \HwModeRegister1_reg_reg[5][11]_HwModeRegister1_reg_reg_c_4_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[5][12]_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \HwModeRegister1_reg_reg[4][12]_srl5_HwModeRegister1_reg_reg_c_3_n_0\,
      Q => \HwModeRegister1_reg_reg[5][12]_HwModeRegister1_reg_reg_c_4_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[5][13]_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \HwModeRegister1_reg_reg[4][13]_srl5_HwModeRegister1_reg_reg_c_3_n_0\,
      Q => \HwModeRegister1_reg_reg[5][13]_HwModeRegister1_reg_reg_c_4_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[5][14]_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \HwModeRegister1_reg_reg[4][14]_srl5_HwModeRegister1_reg_reg_c_3_n_0\,
      Q => \HwModeRegister1_reg_reg[5][14]_HwModeRegister1_reg_reg_c_4_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[5][15]_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \HwModeRegister1_reg_reg[4][15]_srl5_HwModeRegister1_reg_reg_c_3_n_0\,
      Q => \HwModeRegister1_reg_reg[5][15]_HwModeRegister1_reg_reg_c_4_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[5][16]_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \HwModeRegister1_reg_reg[4][16]_srl5_HwModeRegister1_reg_reg_c_3_n_0\,
      Q => \HwModeRegister1_reg_reg[5][16]_HwModeRegister1_reg_reg_c_4_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[5][17]_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \HwModeRegister1_reg_reg[4][17]_srl5_HwModeRegister1_reg_reg_c_3_n_0\,
      Q => \HwModeRegister1_reg_reg[5][17]_HwModeRegister1_reg_reg_c_4_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[5][18]_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \HwModeRegister1_reg_reg[4][18]_srl5_HwModeRegister1_reg_reg_c_3_n_0\,
      Q => \HwModeRegister1_reg_reg[5][18]_HwModeRegister1_reg_reg_c_4_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[5][19]_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \HwModeRegister1_reg_reg[4][19]_srl5_HwModeRegister1_reg_reg_c_3_n_0\,
      Q => \HwModeRegister1_reg_reg[5][19]_HwModeRegister1_reg_reg_c_4_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[5][1]_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \HwModeRegister1_reg_reg[4][1]_srl5_HwModeRegister1_reg_reg_c_3_n_0\,
      Q => \HwModeRegister1_reg_reg[5][1]_HwModeRegister1_reg_reg_c_4_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[5][2]_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \HwModeRegister1_reg_reg[4][2]_srl5_HwModeRegister1_reg_reg_c_3_n_0\,
      Q => \HwModeRegister1_reg_reg[5][2]_HwModeRegister1_reg_reg_c_4_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[5][3]_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \HwModeRegister1_reg_reg[4][3]_srl5_HwModeRegister1_reg_reg_c_3_n_0\,
      Q => \HwModeRegister1_reg_reg[5][3]_HwModeRegister1_reg_reg_c_4_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[5][4]_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \HwModeRegister1_reg_reg[4][4]_srl5_HwModeRegister1_reg_reg_c_3_n_0\,
      Q => \HwModeRegister1_reg_reg[5][4]_HwModeRegister1_reg_reg_c_4_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[5][5]_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \HwModeRegister1_reg_reg[4][5]_srl5_HwModeRegister1_reg_reg_c_3_n_0\,
      Q => \HwModeRegister1_reg_reg[5][5]_HwModeRegister1_reg_reg_c_4_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[5][6]_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \HwModeRegister1_reg_reg[4][6]_srl5_HwModeRegister1_reg_reg_c_3_n_0\,
      Q => \HwModeRegister1_reg_reg[5][6]_HwModeRegister1_reg_reg_c_4_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[5][7]_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \HwModeRegister1_reg_reg[4][7]_srl5_HwModeRegister1_reg_reg_c_3_n_0\,
      Q => \HwModeRegister1_reg_reg[5][7]_HwModeRegister1_reg_reg_c_4_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[5][8]_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \HwModeRegister1_reg_reg[4][8]_srl5_HwModeRegister1_reg_reg_c_3_n_0\,
      Q => \HwModeRegister1_reg_reg[5][8]_HwModeRegister1_reg_reg_c_4_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[5][9]_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \HwModeRegister1_reg_reg[4][9]_srl5_HwModeRegister1_reg_reg_c_3_n_0\,
      Q => \HwModeRegister1_reg_reg[5][9]_HwModeRegister1_reg_reg_c_4_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__18_n_0\,
      Q => \HwModeRegister1_reg_reg[6]_2\(0)
    );
\HwModeRegister1_reg_reg[6][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__8_n_0\,
      Q => \HwModeRegister1_reg_reg[6]_2\(10)
    );
\HwModeRegister1_reg_reg[6][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__7_n_0\,
      Q => \HwModeRegister1_reg_reg[6]_2\(11)
    );
\HwModeRegister1_reg_reg[6][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__6_n_0\,
      Q => \HwModeRegister1_reg_reg[6]_2\(12)
    );
\HwModeRegister1_reg_reg[6][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__5_n_0\,
      Q => \HwModeRegister1_reg_reg[6]_2\(13)
    );
\HwModeRegister1_reg_reg[6][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__4_n_0\,
      Q => \HwModeRegister1_reg_reg[6]_2\(14)
    );
\HwModeRegister1_reg_reg[6][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__3_n_0\,
      Q => \HwModeRegister1_reg_reg[6]_2\(15)
    );
\HwModeRegister1_reg_reg[6][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__2_n_0\,
      Q => \HwModeRegister1_reg_reg[6]_2\(16)
    );
\HwModeRegister1_reg_reg[6][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__1_n_0\,
      Q => \HwModeRegister1_reg_reg[6]_2\(17)
    );
\HwModeRegister1_reg_reg[6][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__0_n_0\,
      Q => \HwModeRegister1_reg_reg[6]_2\(18)
    );
\HwModeRegister1_reg_reg[6][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => HwModeRegister1_reg_reg_gate_n_0,
      Q => \HwModeRegister1_reg_reg[6]_2\(19)
    );
\HwModeRegister1_reg_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__17_n_0\,
      Q => \HwModeRegister1_reg_reg[6]_2\(1)
    );
\HwModeRegister1_reg_reg[6][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__16_n_0\,
      Q => \HwModeRegister1_reg_reg[6]_2\(2)
    );
\HwModeRegister1_reg_reg[6][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__15_n_0\,
      Q => \HwModeRegister1_reg_reg[6]_2\(3)
    );
\HwModeRegister1_reg_reg[6][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__14_n_0\,
      Q => \HwModeRegister1_reg_reg[6]_2\(4)
    );
\HwModeRegister1_reg_reg[6][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__13_n_0\,
      Q => \HwModeRegister1_reg_reg[6]_2\(5)
    );
\HwModeRegister1_reg_reg[6][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__12_n_0\,
      Q => \HwModeRegister1_reg_reg[6]_2\(6)
    );
\HwModeRegister1_reg_reg[6][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__11_n_0\,
      Q => \HwModeRegister1_reg_reg[6]_2\(7)
    );
\HwModeRegister1_reg_reg[6][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__10_n_0\,
      Q => \HwModeRegister1_reg_reg[6]_2\(8)
    );
\HwModeRegister1_reg_reg[6][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__9_n_0\,
      Q => \HwModeRegister1_reg_reg[6]_2\(9)
    );
HwModeRegister1_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[5][19]_HwModeRegister1_reg_reg_c_4_n_0\,
      I1 => HwModeRegister1_reg_reg_c_4,
      O => HwModeRegister1_reg_reg_gate_n_0
    );
\HwModeRegister1_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[5][18]_HwModeRegister1_reg_reg_c_4_n_0\,
      I1 => HwModeRegister1_reg_reg_c_4,
      O => \HwModeRegister1_reg_reg_gate__0_n_0\
    );
\HwModeRegister1_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[5][17]_HwModeRegister1_reg_reg_c_4_n_0\,
      I1 => HwModeRegister1_reg_reg_c_4,
      O => \HwModeRegister1_reg_reg_gate__1_n_0\
    );
\HwModeRegister1_reg_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[5][8]_HwModeRegister1_reg_reg_c_4_n_0\,
      I1 => HwModeRegister1_reg_reg_c_4,
      O => \HwModeRegister1_reg_reg_gate__10_n_0\
    );
\HwModeRegister1_reg_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[5][7]_HwModeRegister1_reg_reg_c_4_n_0\,
      I1 => HwModeRegister1_reg_reg_c_4,
      O => \HwModeRegister1_reg_reg_gate__11_n_0\
    );
\HwModeRegister1_reg_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[5][6]_HwModeRegister1_reg_reg_c_4_n_0\,
      I1 => HwModeRegister1_reg_reg_c_4,
      O => \HwModeRegister1_reg_reg_gate__12_n_0\
    );
\HwModeRegister1_reg_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[5][5]_HwModeRegister1_reg_reg_c_4_n_0\,
      I1 => HwModeRegister1_reg_reg_c_4,
      O => \HwModeRegister1_reg_reg_gate__13_n_0\
    );
\HwModeRegister1_reg_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[5][4]_HwModeRegister1_reg_reg_c_4_n_0\,
      I1 => HwModeRegister1_reg_reg_c_4,
      O => \HwModeRegister1_reg_reg_gate__14_n_0\
    );
\HwModeRegister1_reg_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[5][3]_HwModeRegister1_reg_reg_c_4_n_0\,
      I1 => HwModeRegister1_reg_reg_c_4,
      O => \HwModeRegister1_reg_reg_gate__15_n_0\
    );
\HwModeRegister1_reg_reg_gate__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[5][2]_HwModeRegister1_reg_reg_c_4_n_0\,
      I1 => HwModeRegister1_reg_reg_c_4,
      O => \HwModeRegister1_reg_reg_gate__16_n_0\
    );
\HwModeRegister1_reg_reg_gate__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[5][1]_HwModeRegister1_reg_reg_c_4_n_0\,
      I1 => HwModeRegister1_reg_reg_c_4,
      O => \HwModeRegister1_reg_reg_gate__17_n_0\
    );
\HwModeRegister1_reg_reg_gate__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[5][0]_HwModeRegister1_reg_reg_c_4_n_0\,
      I1 => HwModeRegister1_reg_reg_c_4,
      O => \HwModeRegister1_reg_reg_gate__18_n_0\
    );
\HwModeRegister1_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[5][16]_HwModeRegister1_reg_reg_c_4_n_0\,
      I1 => HwModeRegister1_reg_reg_c_4,
      O => \HwModeRegister1_reg_reg_gate__2_n_0\
    );
\HwModeRegister1_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[5][15]_HwModeRegister1_reg_reg_c_4_n_0\,
      I1 => HwModeRegister1_reg_reg_c_4,
      O => \HwModeRegister1_reg_reg_gate__3_n_0\
    );
\HwModeRegister1_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[5][14]_HwModeRegister1_reg_reg_c_4_n_0\,
      I1 => HwModeRegister1_reg_reg_c_4,
      O => \HwModeRegister1_reg_reg_gate__4_n_0\
    );
\HwModeRegister1_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[5][13]_HwModeRegister1_reg_reg_c_4_n_0\,
      I1 => HwModeRegister1_reg_reg_c_4,
      O => \HwModeRegister1_reg_reg_gate__5_n_0\
    );
\HwModeRegister1_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[5][12]_HwModeRegister1_reg_reg_c_4_n_0\,
      I1 => HwModeRegister1_reg_reg_c_4,
      O => \HwModeRegister1_reg_reg_gate__6_n_0\
    );
\HwModeRegister1_reg_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[5][11]_HwModeRegister1_reg_reg_c_4_n_0\,
      I1 => HwModeRegister1_reg_reg_c_4,
      O => \HwModeRegister1_reg_reg_gate__7_n_0\
    );
\HwModeRegister1_reg_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[5][10]_HwModeRegister1_reg_reg_c_4_n_0\,
      I1 => HwModeRegister1_reg_reg_c_4,
      O => \HwModeRegister1_reg_reg_gate__8_n_0\
    );
\HwModeRegister1_reg_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[5][9]_HwModeRegister1_reg_reg_c_4_n_0\,
      I1 => HwModeRegister1_reg_reg_c_4,
      O => \HwModeRegister1_reg_reg_gate__9_n_0\
    );
\Input_rsvd_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(0),
      Q => Input_rsvd_1(0)
    );
\Input_rsvd_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(10),
      Q => Input_rsvd_1(10)
    );
\Input_rsvd_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(11),
      Q => Input_rsvd_1(11)
    );
\Input_rsvd_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(12),
      Q => Input_rsvd_1(12)
    );
\Input_rsvd_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(13),
      Q => Input_rsvd_1(13)
    );
\Input_rsvd_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(14),
      Q => Input_rsvd_1(14)
    );
\Input_rsvd_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(15),
      Q => Input_rsvd_1(15)
    );
\Input_rsvd_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(16),
      Q => Input_rsvd_1(16)
    );
\Input_rsvd_1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(17),
      Q => Input_rsvd_1(17)
    );
\Input_rsvd_1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(18),
      Q => Input_rsvd_1(18)
    );
\Input_rsvd_1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(19),
      Q => Input_rsvd_1(19)
    );
\Input_rsvd_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(1),
      Q => Input_rsvd_1(1)
    );
\Input_rsvd_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(2),
      Q => Input_rsvd_1(2)
    );
\Input_rsvd_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(3),
      Q => Input_rsvd_1(3)
    );
\Input_rsvd_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(4),
      Q => Input_rsvd_1(4)
    );
\Input_rsvd_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(5),
      Q => Input_rsvd_1(5)
    );
\Input_rsvd_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(6),
      Q => Input_rsvd_1(6)
    );
\Input_rsvd_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(7),
      Q => Input_rsvd_1(7)
    );
\Input_rsvd_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(8),
      Q => Input_rsvd_1(8)
    );
\Input_rsvd_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(9),
      Q => Input_rsvd_1(9)
    );
Product1_out1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \HwModeRegister1_reg_reg[6]_2\(19),
      A(28) => \HwModeRegister1_reg_reg[6]_2\(19),
      A(27) => \HwModeRegister1_reg_reg[6]_2\(19),
      A(26) => \HwModeRegister1_reg_reg[6]_2\(19),
      A(25) => \HwModeRegister1_reg_reg[6]_2\(19),
      A(24) => \HwModeRegister1_reg_reg[6]_2\(19),
      A(23) => \HwModeRegister1_reg_reg[6]_2\(19),
      A(22) => \HwModeRegister1_reg_reg[6]_2\(19),
      A(21) => \HwModeRegister1_reg_reg[6]_2\(19),
      A(20) => \HwModeRegister1_reg_reg[6]_2\(19),
      A(19 downto 0) => \HwModeRegister1_reg_reg[6]_2\(19 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Product1_out1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Input_rsvd_1(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Product1_out1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Product1_out1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Product1_out1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Product1_out1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_Product1_out1_OVERFLOW_UNCONNECTED,
      P(47) => Product1_out1_n_58,
      P(46) => Product1_out1_n_59,
      P(45) => Product1_out1_n_60,
      P(44) => Product1_out1_n_61,
      P(43) => Product1_out1_n_62,
      P(42) => Product1_out1_n_63,
      P(41) => Product1_out1_n_64,
      P(40) => Product1_out1_n_65,
      P(39) => Product1_out1_n_66,
      P(38) => Product1_out1_n_67,
      P(37) => Product1_out1_n_68,
      P(36) => Product1_out1_n_69,
      P(35) => Product1_out1_n_70,
      P(34) => Product1_out1_n_71,
      P(33) => Product1_out1_n_72,
      P(32) => Product1_out1_n_73,
      P(31) => Product1_out1_n_74,
      P(30) => Product1_out1_n_75,
      P(29) => Product1_out1_n_76,
      P(28) => Product1_out1_n_77,
      P(27) => Product1_out1_n_78,
      P(26) => Product1_out1_n_79,
      P(25) => Product1_out1_n_80,
      P(24) => Product1_out1_n_81,
      P(23) => Product1_out1_n_82,
      P(22) => Product1_out1_n_83,
      P(21) => Product1_out1_n_84,
      P(20) => Product1_out1_n_85,
      P(19) => Product1_out1_n_86,
      P(18) => Product1_out1_n_87,
      P(17) => Product1_out1_n_88,
      P(16) => Product1_out1_n_89,
      P(15) => Product1_out1_n_90,
      P(14) => Product1_out1_n_91,
      P(13) => Product1_out1_n_92,
      P(12) => Product1_out1_n_93,
      P(11) => Product1_out1_n_94,
      P(10) => Product1_out1_n_95,
      P(9) => Product1_out1_n_96,
      P(8) => Product1_out1_n_97,
      P(7) => Product1_out1_n_98,
      P(6) => Product1_out1_n_99,
      P(5) => Product1_out1_n_100,
      P(4) => Product1_out1_n_101,
      P(3) => Product1_out1_n_102,
      P(2) => Product1_out1_n_103,
      P(1) => Product1_out1_n_104,
      P(0) => Product1_out1_n_105,
      PATTERNBDETECT => NLW_Product1_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Product1_out1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_Product1_out1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Product1_out1_UNDERFLOW_UNCONNECTED
    );
\Product1_out1_1_reg[10]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out10_out(10),
      Q => Product1_out1_1_reg(10)
    );
\Product1_out1_1_reg[11]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out10_out(11),
      Q => Product1_out1_1_reg(11)
    );
\Product1_out1_1_reg[12]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out10_out(12),
      Q => Product1_out1_1_reg(12)
    );
\Product1_out1_1_reg[13]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out10_out(13),
      Q => Product1_out1_1_reg(13)
    );
\Product1_out1_1_reg[14]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out10_out(14),
      Q => Product1_out1_1_reg(14)
    );
\Product1_out1_1_reg[15]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out10_out(15),
      Q => Product1_out1_1_reg(15)
    );
\Product1_out1_1_reg[16]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out10_out(16),
      Q => Product1_out1_1_reg(16)
    );
\Product1_out1_1_reg[17]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out10_out(17),
      Q => Product1_out1_1_reg(17)
    );
\Product1_out1_1_reg[18]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out10_out(18),
      Q => Product1_out1_1_reg(18)
    );
\Product1_out1_1_reg[19]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out10_out(19),
      Q => Product1_out1_1_reg(19)
    );
\Product1_out1_1_reg[1]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out10_out(1),
      Q => Product1_out1_1_reg(1)
    );
\Product1_out1_1_reg[20]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out10_out(20),
      Q => Product1_out1_1_reg(20)
    );
\Product1_out1_1_reg[2]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out10_out(2),
      Q => Product1_out1_1_reg(2)
    );
\Product1_out1_1_reg[3]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out10_out(3),
      Q => Product1_out1_1_reg(3)
    );
\Product1_out1_1_reg[4]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out10_out(4),
      Q => Product1_out1_1_reg(4)
    );
\Product1_out1_1_reg[5]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out10_out(5),
      Q => Product1_out1_1_reg(5)
    );
\Product1_out1_1_reg[6]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out10_out(6),
      Q => Product1_out1_1_reg(6)
    );
\Product1_out1_1_reg[7]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out10_out(7),
      Q => Product1_out1_1_reg(7)
    );
\Product1_out1_1_reg[8]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out10_out(8),
      Q => Product1_out1_1_reg(8)
    );
\Product1_out1_1_reg[9]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out10_out(9),
      Q => Product1_out1_1_reg(9)
    );
\Product1_out1__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Product1_out1__1_carry_n_0\,
      CO(2) => \Product1_out1__1_carry_n_1\,
      CO(1) => \Product1_out1__1_carry_n_2\,
      CO(0) => \Product1_out1__1_carry_n_3\,
      CYINIT => '0',
      DI(3) => \Product1_out1__1_carry_i_1_n_0\,
      DI(2) => \Product1_out1__1_carry_i_2_n_0\,
      DI(1) => \Product1_out1__1_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \Product1_out1__0\(3 downto 0),
      S(3) => \Product1_out1__1_carry_i_4_n_0\,
      S(2) => \Product1_out1__1_carry_i_5_n_0\,
      S(1) => \Product1_out1__1_carry_i_6_n_0\,
      S(0) => \Product1_out1__1_carry_i_7_n_0\
    );
\Product1_out1__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1__1_carry_n_0\,
      CO(3) => \Product1_out1__1_carry__0_n_0\,
      CO(2) => \Product1_out1__1_carry__0_n_1\,
      CO(1) => \Product1_out1__1_carry__0_n_2\,
      CO(0) => \Product1_out1__1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \Product1_out1__1_carry__0_i_1_n_0\,
      DI(2) => \Product1_out1__1_carry__0_i_2_n_0\,
      DI(1) => \Product1_out1__1_carry__0_i_3_n_0\,
      DI(0) => \Product1_out1__1_carry__0_i_4_n_0\,
      O(3 downto 0) => \Product1_out1__0\(7 downto 4),
      S(3) => \Product1_out1__1_carry__0_i_5_n_0\,
      S(2) => \Product1_out1__1_carry__0_i_6_n_0\,
      S(1) => \Product1_out1__1_carry__0_i_7_n_0\,
      S(0) => \Product1_out1__1_carry__0_i_8_n_0\
    );
\Product1_out1__1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Input_rsvd_1(18),
      I1 => \HwModeRegister1_reg_reg[6]_2\(5),
      I2 => Input_rsvd_1(19),
      I3 => \HwModeRegister1_reg_reg[6]_2\(4),
      I4 => Input_rsvd_1(17),
      I5 => \HwModeRegister1_reg_reg[6]_2\(6),
      O => \Product1_out1__1_carry__0_i_1_n_0\
    );
\Product1_out1__1_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[6]_2\(4),
      I1 => Input_rsvd_1(19),
      O => \Product1_out1__1_carry__0_i_10_n_0\
    );
\Product1_out1__1_carry__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[6]_2\(3),
      I1 => Input_rsvd_1(19),
      O => \Product1_out1__1_carry__0_i_11_n_0\
    );
\Product1_out1__1_carry__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[6]_2\(2),
      I1 => Input_rsvd_1(19),
      O => \Product1_out1__1_carry__0_i_12_n_0\
    );
\Product1_out1__1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Input_rsvd_1(18),
      I1 => \HwModeRegister1_reg_reg[6]_2\(4),
      I2 => Input_rsvd_1(19),
      I3 => \HwModeRegister1_reg_reg[6]_2\(3),
      I4 => Input_rsvd_1(17),
      I5 => \HwModeRegister1_reg_reg[6]_2\(5),
      O => \Product1_out1__1_carry__0_i_2_n_0\
    );
\Product1_out1__1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Input_rsvd_1(18),
      I1 => \HwModeRegister1_reg_reg[6]_2\(3),
      I2 => Input_rsvd_1(19),
      I3 => \HwModeRegister1_reg_reg[6]_2\(2),
      I4 => Input_rsvd_1(17),
      I5 => \HwModeRegister1_reg_reg[6]_2\(4),
      O => \Product1_out1__1_carry__0_i_3_n_0\
    );
\Product1_out1__1_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Input_rsvd_1(18),
      I1 => \HwModeRegister1_reg_reg[6]_2\(2),
      I2 => Input_rsvd_1(19),
      I3 => \HwModeRegister1_reg_reg[6]_2\(1),
      I4 => Input_rsvd_1(17),
      I5 => \HwModeRegister1_reg_reg[6]_2\(3),
      O => \Product1_out1__1_carry__0_i_4_n_0\
    );
\Product1_out1__1_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \Product1_out1__1_carry__0_i_1_n_0\,
      I1 => Input_rsvd_1(18),
      I2 => \HwModeRegister1_reg_reg[6]_2\(6),
      I3 => \Product1_out1__1_carry__0_i_9_n_0\,
      I4 => \HwModeRegister1_reg_reg[6]_2\(7),
      I5 => Input_rsvd_1(17),
      O => \Product1_out1__1_carry__0_i_5_n_0\
    );
\Product1_out1__1_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \Product1_out1__1_carry__0_i_2_n_0\,
      I1 => Input_rsvd_1(18),
      I2 => \HwModeRegister1_reg_reg[6]_2\(5),
      I3 => \Product1_out1__1_carry__0_i_10_n_0\,
      I4 => \HwModeRegister1_reg_reg[6]_2\(6),
      I5 => Input_rsvd_1(17),
      O => \Product1_out1__1_carry__0_i_6_n_0\
    );
\Product1_out1__1_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \Product1_out1__1_carry__0_i_3_n_0\,
      I1 => Input_rsvd_1(18),
      I2 => \HwModeRegister1_reg_reg[6]_2\(4),
      I3 => \Product1_out1__1_carry__0_i_11_n_0\,
      I4 => \HwModeRegister1_reg_reg[6]_2\(5),
      I5 => Input_rsvd_1(17),
      O => \Product1_out1__1_carry__0_i_7_n_0\
    );
\Product1_out1__1_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \Product1_out1__1_carry__0_i_4_n_0\,
      I1 => Input_rsvd_1(18),
      I2 => \HwModeRegister1_reg_reg[6]_2\(3),
      I3 => \Product1_out1__1_carry__0_i_12_n_0\,
      I4 => \HwModeRegister1_reg_reg[6]_2\(4),
      I5 => Input_rsvd_1(17),
      O => \Product1_out1__1_carry__0_i_8_n_0\
    );
\Product1_out1__1_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[6]_2\(5),
      I1 => Input_rsvd_1(19),
      O => \Product1_out1__1_carry__0_i_9_n_0\
    );
\Product1_out1__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1__1_carry__0_n_0\,
      CO(3) => \Product1_out1__1_carry__1_n_0\,
      CO(2) => \Product1_out1__1_carry__1_n_1\,
      CO(1) => \Product1_out1__1_carry__1_n_2\,
      CO(0) => \Product1_out1__1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \Product1_out1__1_carry__1_i_1_n_0\,
      DI(2) => \Product1_out1__1_carry__1_i_2_n_0\,
      DI(1) => \Product1_out1__1_carry__1_i_3_n_0\,
      DI(0) => \Product1_out1__1_carry__1_i_4_n_0\,
      O(3 downto 0) => \Product1_out1__0\(11 downto 8),
      S(3) => \Product1_out1__1_carry__1_i_5_n_0\,
      S(2) => \Product1_out1__1_carry__1_i_6_n_0\,
      S(1) => \Product1_out1__1_carry__1_i_7_n_0\,
      S(0) => \Product1_out1__1_carry__1_i_8_n_0\
    );
\Product1_out1__1_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Input_rsvd_1(18),
      I1 => \HwModeRegister1_reg_reg[6]_2\(9),
      I2 => Input_rsvd_1(19),
      I3 => \HwModeRegister1_reg_reg[6]_2\(8),
      I4 => Input_rsvd_1(17),
      I5 => \HwModeRegister1_reg_reg[6]_2\(10),
      O => \Product1_out1__1_carry__1_i_1_n_0\
    );
\Product1_out1__1_carry__1_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[6]_2\(8),
      I1 => Input_rsvd_1(19),
      O => \Product1_out1__1_carry__1_i_10_n_0\
    );
\Product1_out1__1_carry__1_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[6]_2\(7),
      I1 => Input_rsvd_1(19),
      O => \Product1_out1__1_carry__1_i_11_n_0\
    );
\Product1_out1__1_carry__1_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[6]_2\(6),
      I1 => Input_rsvd_1(19),
      O => \Product1_out1__1_carry__1_i_12_n_0\
    );
\Product1_out1__1_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Input_rsvd_1(18),
      I1 => \HwModeRegister1_reg_reg[6]_2\(8),
      I2 => Input_rsvd_1(19),
      I3 => \HwModeRegister1_reg_reg[6]_2\(7),
      I4 => Input_rsvd_1(17),
      I5 => \HwModeRegister1_reg_reg[6]_2\(9),
      O => \Product1_out1__1_carry__1_i_2_n_0\
    );
\Product1_out1__1_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Input_rsvd_1(18),
      I1 => \HwModeRegister1_reg_reg[6]_2\(7),
      I2 => Input_rsvd_1(19),
      I3 => \HwModeRegister1_reg_reg[6]_2\(6),
      I4 => Input_rsvd_1(17),
      I5 => \HwModeRegister1_reg_reg[6]_2\(8),
      O => \Product1_out1__1_carry__1_i_3_n_0\
    );
\Product1_out1__1_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Input_rsvd_1(18),
      I1 => \HwModeRegister1_reg_reg[6]_2\(6),
      I2 => Input_rsvd_1(19),
      I3 => \HwModeRegister1_reg_reg[6]_2\(5),
      I4 => Input_rsvd_1(17),
      I5 => \HwModeRegister1_reg_reg[6]_2\(7),
      O => \Product1_out1__1_carry__1_i_4_n_0\
    );
\Product1_out1__1_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \Product1_out1__1_carry__1_i_1_n_0\,
      I1 => Input_rsvd_1(18),
      I2 => \HwModeRegister1_reg_reg[6]_2\(10),
      I3 => \Product1_out1__1_carry__1_i_9_n_0\,
      I4 => \HwModeRegister1_reg_reg[6]_2\(11),
      I5 => Input_rsvd_1(17),
      O => \Product1_out1__1_carry__1_i_5_n_0\
    );
\Product1_out1__1_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \Product1_out1__1_carry__1_i_2_n_0\,
      I1 => Input_rsvd_1(18),
      I2 => \HwModeRegister1_reg_reg[6]_2\(9),
      I3 => \Product1_out1__1_carry__1_i_10_n_0\,
      I4 => \HwModeRegister1_reg_reg[6]_2\(10),
      I5 => Input_rsvd_1(17),
      O => \Product1_out1__1_carry__1_i_6_n_0\
    );
\Product1_out1__1_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \Product1_out1__1_carry__1_i_3_n_0\,
      I1 => Input_rsvd_1(18),
      I2 => \HwModeRegister1_reg_reg[6]_2\(8),
      I3 => \Product1_out1__1_carry__1_i_11_n_0\,
      I4 => \HwModeRegister1_reg_reg[6]_2\(9),
      I5 => Input_rsvd_1(17),
      O => \Product1_out1__1_carry__1_i_7_n_0\
    );
\Product1_out1__1_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \Product1_out1__1_carry__1_i_4_n_0\,
      I1 => Input_rsvd_1(18),
      I2 => \HwModeRegister1_reg_reg[6]_2\(7),
      I3 => \Product1_out1__1_carry__1_i_12_n_0\,
      I4 => \HwModeRegister1_reg_reg[6]_2\(8),
      I5 => Input_rsvd_1(17),
      O => \Product1_out1__1_carry__1_i_8_n_0\
    );
\Product1_out1__1_carry__1_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[6]_2\(9),
      I1 => Input_rsvd_1(19),
      O => \Product1_out1__1_carry__1_i_9_n_0\
    );
\Product1_out1__1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1__1_carry__1_n_0\,
      CO(3) => \Product1_out1__1_carry__2_n_0\,
      CO(2) => \Product1_out1__1_carry__2_n_1\,
      CO(1) => \Product1_out1__1_carry__2_n_2\,
      CO(0) => \Product1_out1__1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \Product1_out1__1_carry__2_i_1_n_0\,
      DI(2) => \Product1_out1__1_carry__2_i_2_n_0\,
      DI(1) => \Product1_out1__1_carry__2_i_3_n_0\,
      DI(0) => \Product1_out1__1_carry__2_i_4_n_0\,
      O(3 downto 0) => \Product1_out1__0\(15 downto 12),
      S(3) => \Product1_out1__1_carry__2_i_5_n_0\,
      S(2) => \Product1_out1__1_carry__2_i_6_n_0\,
      S(1) => \Product1_out1__1_carry__2_i_7_n_0\,
      S(0) => \Product1_out1__1_carry__2_i_8_n_0\
    );
\Product1_out1__1_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Input_rsvd_1(18),
      I1 => \HwModeRegister1_reg_reg[6]_2\(13),
      I2 => Input_rsvd_1(19),
      I3 => \HwModeRegister1_reg_reg[6]_2\(12),
      I4 => Input_rsvd_1(17),
      I5 => \HwModeRegister1_reg_reg[6]_2\(14),
      O => \Product1_out1__1_carry__2_i_1_n_0\
    );
\Product1_out1__1_carry__2_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[6]_2\(12),
      I1 => Input_rsvd_1(19),
      O => \Product1_out1__1_carry__2_i_10_n_0\
    );
\Product1_out1__1_carry__2_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[6]_2\(11),
      I1 => Input_rsvd_1(19),
      O => \Product1_out1__1_carry__2_i_11_n_0\
    );
\Product1_out1__1_carry__2_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[6]_2\(10),
      I1 => Input_rsvd_1(19),
      O => \Product1_out1__1_carry__2_i_12_n_0\
    );
\Product1_out1__1_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Input_rsvd_1(18),
      I1 => \HwModeRegister1_reg_reg[6]_2\(12),
      I2 => Input_rsvd_1(19),
      I3 => \HwModeRegister1_reg_reg[6]_2\(11),
      I4 => Input_rsvd_1(17),
      I5 => \HwModeRegister1_reg_reg[6]_2\(13),
      O => \Product1_out1__1_carry__2_i_2_n_0\
    );
\Product1_out1__1_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Input_rsvd_1(18),
      I1 => \HwModeRegister1_reg_reg[6]_2\(11),
      I2 => Input_rsvd_1(19),
      I3 => \HwModeRegister1_reg_reg[6]_2\(10),
      I4 => Input_rsvd_1(17),
      I5 => \HwModeRegister1_reg_reg[6]_2\(12),
      O => \Product1_out1__1_carry__2_i_3_n_0\
    );
\Product1_out1__1_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Input_rsvd_1(18),
      I1 => \HwModeRegister1_reg_reg[6]_2\(10),
      I2 => Input_rsvd_1(19),
      I3 => \HwModeRegister1_reg_reg[6]_2\(9),
      I4 => Input_rsvd_1(17),
      I5 => \HwModeRegister1_reg_reg[6]_2\(11),
      O => \Product1_out1__1_carry__2_i_4_n_0\
    );
\Product1_out1__1_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \Product1_out1__1_carry__2_i_1_n_0\,
      I1 => Input_rsvd_1(18),
      I2 => \HwModeRegister1_reg_reg[6]_2\(14),
      I3 => \Product1_out1__1_carry__2_i_9_n_0\,
      I4 => \HwModeRegister1_reg_reg[6]_2\(15),
      I5 => Input_rsvd_1(17),
      O => \Product1_out1__1_carry__2_i_5_n_0\
    );
\Product1_out1__1_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \Product1_out1__1_carry__2_i_2_n_0\,
      I1 => Input_rsvd_1(18),
      I2 => \HwModeRegister1_reg_reg[6]_2\(13),
      I3 => \Product1_out1__1_carry__2_i_10_n_0\,
      I4 => \HwModeRegister1_reg_reg[6]_2\(14),
      I5 => Input_rsvd_1(17),
      O => \Product1_out1__1_carry__2_i_6_n_0\
    );
\Product1_out1__1_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \Product1_out1__1_carry__2_i_3_n_0\,
      I1 => Input_rsvd_1(18),
      I2 => \HwModeRegister1_reg_reg[6]_2\(12),
      I3 => \Product1_out1__1_carry__2_i_11_n_0\,
      I4 => \HwModeRegister1_reg_reg[6]_2\(13),
      I5 => Input_rsvd_1(17),
      O => \Product1_out1__1_carry__2_i_7_n_0\
    );
\Product1_out1__1_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \Product1_out1__1_carry__2_i_4_n_0\,
      I1 => Input_rsvd_1(18),
      I2 => \HwModeRegister1_reg_reg[6]_2\(11),
      I3 => \Product1_out1__1_carry__2_i_12_n_0\,
      I4 => \HwModeRegister1_reg_reg[6]_2\(12),
      I5 => Input_rsvd_1(17),
      O => \Product1_out1__1_carry__2_i_8_n_0\
    );
\Product1_out1__1_carry__2_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[6]_2\(13),
      I1 => Input_rsvd_1(19),
      O => \Product1_out1__1_carry__2_i_9_n_0\
    );
\Product1_out1__1_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1__1_carry__2_n_0\,
      CO(3) => \Product1_out1__1_carry__3_n_0\,
      CO(2) => \Product1_out1__1_carry__3_n_1\,
      CO(1) => \Product1_out1__1_carry__3_n_2\,
      CO(0) => \Product1_out1__1_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \Product1_out1__1_carry__3_i_1_n_0\,
      DI(2) => \Product1_out1__1_carry__3_i_2_n_0\,
      DI(1) => \Product1_out1__1_carry__3_i_3_n_0\,
      DI(0) => \Product1_out1__1_carry__3_i_4_n_0\,
      O(3 downto 0) => \Product1_out1__0\(19 downto 16),
      S(3) => \Product1_out1__1_carry__3_i_5_n_0\,
      S(2) => \Product1_out1__1_carry__3_i_6_n_0\,
      S(1) => \Product1_out1__1_carry__3_i_7_n_0\,
      S(0) => \Product1_out1__1_carry__3_i_8_n_0\
    );
\Product1_out1__1_carry__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[6]_2\(17),
      I1 => Input_rsvd_1(19),
      I2 => \HwModeRegister1_reg_reg[6]_2\(18),
      I3 => Input_rsvd_1(18),
      I4 => Input_rsvd_1(17),
      I5 => \HwModeRegister1_reg_reg[6]_2\(19),
      O => \Product1_out1__1_carry__3_i_1_n_0\
    );
\Product1_out1__1_carry__3_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[6]_2\(16),
      I1 => Input_rsvd_1(19),
      O => \Product1_out1__1_carry__3_i_10_n_0\
    );
\Product1_out1__1_carry__3_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[6]_2\(15),
      I1 => Input_rsvd_1(19),
      O => \Product1_out1__1_carry__3_i_11_n_0\
    );
\Product1_out1__1_carry__3_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[6]_2\(14),
      I1 => Input_rsvd_1(19),
      O => \Product1_out1__1_carry__3_i_12_n_0\
    );
\Product1_out1__1_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Input_rsvd_1(18),
      I1 => \HwModeRegister1_reg_reg[6]_2\(16),
      I2 => Input_rsvd_1(19),
      I3 => \HwModeRegister1_reg_reg[6]_2\(15),
      I4 => Input_rsvd_1(17),
      I5 => \HwModeRegister1_reg_reg[6]_2\(17),
      O => \Product1_out1__1_carry__3_i_2_n_0\
    );
\Product1_out1__1_carry__3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Input_rsvd_1(18),
      I1 => \HwModeRegister1_reg_reg[6]_2\(15),
      I2 => Input_rsvd_1(19),
      I3 => \HwModeRegister1_reg_reg[6]_2\(14),
      I4 => Input_rsvd_1(17),
      I5 => \HwModeRegister1_reg_reg[6]_2\(16),
      O => \Product1_out1__1_carry__3_i_3_n_0\
    );
\Product1_out1__1_carry__3_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Input_rsvd_1(18),
      I1 => \HwModeRegister1_reg_reg[6]_2\(14),
      I2 => Input_rsvd_1(19),
      I3 => \HwModeRegister1_reg_reg[6]_2\(13),
      I4 => Input_rsvd_1(17),
      I5 => \HwModeRegister1_reg_reg[6]_2\(15),
      O => \Product1_out1__1_carry__3_i_4_n_0\
    );
\Product1_out1__1_carry__3_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6A6A6A6A555555"
    )
        port map (
      I0 => \Product1_out1__1_carry__3_i_1_n_0\,
      I1 => \HwModeRegister1_reg_reg[6]_2\(18),
      I2 => Input_rsvd_1(17),
      I3 => \HwModeRegister1_reg_reg[6]_2\(16),
      I4 => Input_rsvd_1(19),
      I5 => \Product1_out1__1_carry__3_i_9_n_0\,
      O => \Product1_out1__1_carry__3_i_5_n_0\
    );
\Product1_out1__1_carry__3_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \Product1_out1__1_carry__3_i_2_n_0\,
      I1 => Input_rsvd_1(18),
      I2 => \HwModeRegister1_reg_reg[6]_2\(17),
      I3 => \Product1_out1__1_carry__3_i_10_n_0\,
      I4 => \HwModeRegister1_reg_reg[6]_2\(18),
      I5 => Input_rsvd_1(17),
      O => \Product1_out1__1_carry__3_i_6_n_0\
    );
\Product1_out1__1_carry__3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \Product1_out1__1_carry__3_i_3_n_0\,
      I1 => Input_rsvd_1(18),
      I2 => \HwModeRegister1_reg_reg[6]_2\(16),
      I3 => \Product1_out1__1_carry__3_i_11_n_0\,
      I4 => \HwModeRegister1_reg_reg[6]_2\(17),
      I5 => Input_rsvd_1(17),
      O => \Product1_out1__1_carry__3_i_7_n_0\
    );
\Product1_out1__1_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \Product1_out1__1_carry__3_i_4_n_0\,
      I1 => Input_rsvd_1(18),
      I2 => \HwModeRegister1_reg_reg[6]_2\(15),
      I3 => \Product1_out1__1_carry__3_i_12_n_0\,
      I4 => \HwModeRegister1_reg_reg[6]_2\(16),
      I5 => Input_rsvd_1(17),
      O => \Product1_out1__1_carry__3_i_8_n_0\
    );
\Product1_out1__1_carry__3_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[6]_2\(17),
      I1 => Input_rsvd_1(18),
      O => \Product1_out1__1_carry__3_i_9_n_0\
    );
\Product1_out1__1_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1__1_carry__3_n_0\,
      CO(3 downto 0) => \NLW_Product1_out1__1_carry__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_Product1_out1__1_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \Product1_out1__0\(20),
      S(3 downto 1) => B"000",
      S(0) => \Product1_out1__1_carry__4_i_1_n_0\
    );
\Product1_out1__1_carry__4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0739F3F8C733F3F"
    )
        port map (
      I0 => Input_rsvd_1(17),
      I1 => Input_rsvd_1(18),
      I2 => \HwModeRegister1_reg_reg[6]_2\(19),
      I3 => Input_rsvd_1(19),
      I4 => \HwModeRegister1_reg_reg[6]_2\(18),
      I5 => \HwModeRegister1_reg_reg[6]_2\(17),
      O => \Product1_out1__1_carry__4_i_1_n_0\
    );
\Product1_out1__1_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => Input_rsvd_1(19),
      I1 => \HwModeRegister1_reg_reg[6]_2\(0),
      I2 => Input_rsvd_1(18),
      I3 => \HwModeRegister1_reg_reg[6]_2\(1),
      O => \Product1_out1__1_carry_i_1_n_0\
    );
\Product1_out1__1_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Input_rsvd_1(18),
      I1 => \HwModeRegister1_reg_reg[6]_2\(1),
      I2 => Input_rsvd_1(19),
      I3 => \HwModeRegister1_reg_reg[6]_2\(0),
      O => \Product1_out1__1_carry_i_2_n_0\
    );
\Product1_out1__1_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Input_rsvd_1(17),
      I1 => \HwModeRegister1_reg_reg[6]_2\(1),
      O => \Product1_out1__1_carry_i_3_n_0\
    );
\Product1_out1__1_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \Product1_out1__1_carry_i_1_n_0\,
      I1 => Input_rsvd_1(18),
      I2 => \HwModeRegister1_reg_reg[6]_2\(2),
      I3 => \Product1_out1__1_carry_i_8_n_0\,
      I4 => \HwModeRegister1_reg_reg[6]_2\(3),
      I5 => Input_rsvd_1(17),
      O => \Product1_out1__1_carry_i_4_n_0\
    );
\Product1_out1__1_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[6]_2\(0),
      I1 => Input_rsvd_1(19),
      I2 => \HwModeRegister1_reg_reg[6]_2\(1),
      I3 => Input_rsvd_1(18),
      I4 => Input_rsvd_1(17),
      I5 => \HwModeRegister1_reg_reg[6]_2\(2),
      O => \Product1_out1__1_carry_i_5_n_0\
    );
\Product1_out1__1_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Input_rsvd_1(17),
      I1 => \HwModeRegister1_reg_reg[6]_2\(1),
      I2 => Input_rsvd_1(18),
      I3 => \HwModeRegister1_reg_reg[6]_2\(0),
      O => \Product1_out1__1_carry_i_6_n_0\
    );
\Product1_out1__1_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[6]_2\(0),
      I1 => Input_rsvd_1(17),
      O => \Product1_out1__1_carry_i_7_n_0\
    );
\Product1_out1__1_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[6]_2\(1),
      I1 => Input_rsvd_1(19),
      O => \Product1_out1__1_carry_i_8_n_0\
    );
\Product1_out1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Product1_out1_inferred__0/i__carry_n_0\,
      CO(2) => \Product1_out1_inferred__0/i__carry_n_1\,
      CO(1) => \Product1_out1_inferred__0/i__carry_n_2\,
      CO(0) => \Product1_out1_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => Product1_out1_n_85,
      DI(2) => Product1_out1_n_86,
      DI(1) => Product1_out1_n_87,
      DI(0) => Product1_out1_n_88,
      O(3 downto 1) => Product1_out10_out(3 downto 1),
      O(0) => \NLW_Product1_out1_inferred__0/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_1__3_n_0\,
      S(2) => \i__carry_i_2__3_n_0\,
      S(1) => \i__carry_i_3__2_n_0\,
      S(0) => \i__carry_i_4__2_n_0\
    );
\Product1_out1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1_inferred__0/i__carry_n_0\,
      CO(3) => \Product1_out1_inferred__0/i__carry__0_n_0\,
      CO(2) => \Product1_out1_inferred__0/i__carry__0_n_1\,
      CO(1) => \Product1_out1_inferred__0/i__carry__0_n_2\,
      CO(0) => \Product1_out1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => Product1_out1_n_81,
      DI(2) => Product1_out1_n_82,
      DI(1) => Product1_out1_n_83,
      DI(0) => Product1_out1_n_84,
      O(3 downto 0) => Product1_out10_out(7 downto 4),
      S(3) => \i__carry__0_i_1__2_n_0\,
      S(2) => \i__carry__0_i_2__3_n_0\,
      S(1) => \i__carry__0_i_3__2_n_0\,
      S(0) => \i__carry__0_i_4__2_n_0\
    );
\Product1_out1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1_inferred__0/i__carry__0_n_0\,
      CO(3) => \Product1_out1_inferred__0/i__carry__1_n_0\,
      CO(2) => \Product1_out1_inferred__0/i__carry__1_n_1\,
      CO(1) => \Product1_out1_inferred__0/i__carry__1_n_2\,
      CO(0) => \Product1_out1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => Product1_out1_n_77,
      DI(2) => Product1_out1_n_78,
      DI(1) => Product1_out1_n_79,
      DI(0) => Product1_out1_n_80,
      O(3 downto 0) => Product1_out10_out(11 downto 8),
      S(3) => \i__carry__1_i_1__3_n_0\,
      S(2) => \i__carry__1_i_2__2_n_0\,
      S(1) => \i__carry__1_i_3__3_n_0\,
      S(0) => \i__carry__1_i_4__2_n_0\
    );
\Product1_out1_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1_inferred__0/i__carry__1_n_0\,
      CO(3) => \Product1_out1_inferred__0/i__carry__2_n_0\,
      CO(2) => \Product1_out1_inferred__0/i__carry__2_n_1\,
      CO(1) => \Product1_out1_inferred__0/i__carry__2_n_2\,
      CO(0) => \Product1_out1_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => Product1_out1_n_73,
      DI(2) => Product1_out1_n_74,
      DI(1) => Product1_out1_n_75,
      DI(0) => Product1_out1_n_76,
      O(3 downto 0) => Product1_out10_out(15 downto 12),
      S(3) => \i__carry__2_i_1__2_n_0\,
      S(2) => \i__carry__2_i_2__2_n_0\,
      S(1) => \i__carry__2_i_3__2_n_0\,
      S(0) => \i__carry__2_i_4__2_n_0\
    );
\Product1_out1_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1_inferred__0/i__carry__2_n_0\,
      CO(3) => \Product1_out1_inferred__0/i__carry__3_n_0\,
      CO(2) => \Product1_out1_inferred__0/i__carry__3_n_1\,
      CO(1) => \Product1_out1_inferred__0/i__carry__3_n_2\,
      CO(0) => \Product1_out1_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => Product1_out1_n_69,
      DI(2) => Product1_out1_n_70,
      DI(1) => Product1_out1_n_71,
      DI(0) => Product1_out1_n_72,
      O(3 downto 0) => Product1_out10_out(19 downto 16),
      S(3) => \i__carry__3_i_1__2_n_0\,
      S(2) => \i__carry__3_i_2__2_n_0\,
      S(1) => \i__carry__3_i_3__2_n_0\,
      S(0) => \i__carry__3_i_4_n_0\
    );
\Product1_out1_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1_inferred__0/i__carry__3_n_0\,
      CO(3 downto 0) => \NLW_Product1_out1_inferred__0/i__carry__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_Product1_out1_inferred__0/i__carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => Product1_out10_out(20),
      S(3 downto 1) => B"000",
      S(0) => \i__carry__4_i_1_n_0\
    );
\Sum1_out1_1[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E88"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(10),
      I1 => \delayMatch1_reg_reg[5]_1\(10),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(11),
      O => \Sum1_out1_1[11]_i_2_n_0\
    );
\Sum1_out1_1[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E88"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(9),
      I1 => \delayMatch1_reg_reg[5]_1\(9),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(10),
      O => \Sum1_out1_1[11]_i_3_n_0\
    );
\Sum1_out1_1[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E88"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(8),
      I1 => \delayMatch1_reg_reg[5]_1\(8),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(9),
      O => \Sum1_out1_1[11]_i_4_n_0\
    );
\Sum1_out1_1[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E88"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(7),
      I1 => \delayMatch1_reg_reg[5]_1\(7),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(8),
      O => \Sum1_out1_1[11]_i_5_n_0\
    );
\Sum1_out1_1[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(11),
      I1 => \delayMatch1_reg_reg[5]_1\(11),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(12),
      I4 => \Sum1_out1_1[11]_i_2_n_0\,
      O => \Sum1_out1_1[11]_i_6_n_0\
    );
\Sum1_out1_1[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(10),
      I1 => \delayMatch1_reg_reg[5]_1\(10),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(11),
      I4 => \Sum1_out1_1[11]_i_3_n_0\,
      O => \Sum1_out1_1[11]_i_7_n_0\
    );
\Sum1_out1_1[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(9),
      I1 => \delayMatch1_reg_reg[5]_1\(9),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(10),
      I4 => \Sum1_out1_1[11]_i_4_n_0\,
      O => \Sum1_out1_1[11]_i_8_n_0\
    );
\Sum1_out1_1[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(8),
      I1 => \delayMatch1_reg_reg[5]_1\(8),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(9),
      I4 => \Sum1_out1_1[11]_i_5_n_0\,
      O => \Sum1_out1_1[11]_i_9_n_0\
    );
\Sum1_out1_1[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E88"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(14),
      I1 => \delayMatch1_reg_reg[5]_1\(14),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(15),
      O => \Sum1_out1_1[15]_i_2_n_0\
    );
\Sum1_out1_1[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E88"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(13),
      I1 => \delayMatch1_reg_reg[5]_1\(13),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(14),
      O => \Sum1_out1_1[15]_i_3_n_0\
    );
\Sum1_out1_1[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E88"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(12),
      I1 => \delayMatch1_reg_reg[5]_1\(12),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(13),
      O => \Sum1_out1_1[15]_i_4_n_0\
    );
\Sum1_out1_1[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E88"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(11),
      I1 => \delayMatch1_reg_reg[5]_1\(11),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(12),
      O => \Sum1_out1_1[15]_i_5_n_0\
    );
\Sum1_out1_1[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(15),
      I1 => \delayMatch1_reg_reg[5]_1\(15),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(16),
      I4 => \Sum1_out1_1[15]_i_2_n_0\,
      O => \Sum1_out1_1[15]_i_6_n_0\
    );
\Sum1_out1_1[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(14),
      I1 => \delayMatch1_reg_reg[5]_1\(14),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(15),
      I4 => \Sum1_out1_1[15]_i_3_n_0\,
      O => \Sum1_out1_1[15]_i_7_n_0\
    );
\Sum1_out1_1[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(13),
      I1 => \delayMatch1_reg_reg[5]_1\(13),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(14),
      I4 => \Sum1_out1_1[15]_i_4_n_0\,
      O => \Sum1_out1_1[15]_i_8_n_0\
    );
\Sum1_out1_1[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(12),
      I1 => \delayMatch1_reg_reg[5]_1\(12),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(13),
      I4 => \Sum1_out1_1[15]_i_5_n_0\,
      O => \Sum1_out1_1[15]_i_9_n_0\
    );
\Sum1_out1_1[19]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(19),
      I1 => \delayMatch1_reg_reg[5]_1\(19),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(20),
      O => \Sum1_out1_1[19]_i_10_n_0\
    );
\Sum1_out1_1[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => Product1_out1_1_reg(20),
      I1 => delayMatch1_reg(7),
      I2 => \delayMatch1_reg_reg[5]_1\(19),
      I3 => \delayMatch_reg_reg[5]_0\(19),
      O => \Sum1_out1_1[19]_i_2_n_0\
    );
\Sum1_out1_1[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E88"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(17),
      I1 => \delayMatch1_reg_reg[5]_1\(17),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(18),
      O => \Sum1_out1_1[19]_i_3_n_0\
    );
\Sum1_out1_1[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E88"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(16),
      I1 => \delayMatch1_reg_reg[5]_1\(16),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(17),
      O => \Sum1_out1_1[19]_i_4_n_0\
    );
\Sum1_out1_1[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E88"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(15),
      I1 => \delayMatch1_reg_reg[5]_1\(15),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(16),
      O => \Sum1_out1_1[19]_i_5_n_0\
    );
\Sum1_out1_1[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA595955"
    )
        port map (
      I0 => \Sum1_out1_1[19]_i_10_n_0\,
      I1 => Product1_out1_1_reg(19),
      I2 => delayMatch1_reg(7),
      I3 => \delayMatch1_reg_reg[5]_1\(18),
      I4 => \delayMatch_reg_reg[5]_0\(18),
      O => \Sum1_out1_1[19]_i_6_n_0\
    );
\Sum1_out1_1[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \Sum1_out1_1[19]_i_3_n_0\,
      I1 => \delayMatch1_reg_reg[5]_1\(18),
      I2 => \delayMatch_reg_reg[5]_0\(18),
      I3 => Product1_out1_1_reg(19),
      I4 => delayMatch1_reg(7),
      O => \Sum1_out1_1[19]_i_7_n_0\
    );
\Sum1_out1_1[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(17),
      I1 => \delayMatch1_reg_reg[5]_1\(17),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(18),
      I4 => \Sum1_out1_1[19]_i_4_n_0\,
      O => \Sum1_out1_1[19]_i_8_n_0\
    );
\Sum1_out1_1[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(16),
      I1 => \delayMatch1_reg_reg[5]_1\(16),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(17),
      I4 => \Sum1_out1_1[19]_i_5_n_0\,
      O => \Sum1_out1_1[19]_i_9_n_0\
    );
\Sum1_out1_1[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9099"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(19),
      I1 => \delayMatch1_reg_reg[5]_1\(19),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(20),
      O => \Sum1_out1_1[21]_i_2_n_0\
    );
\Sum1_out1_1[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFF2"
    )
        port map (
      I0 => Product1_out1_1_reg(20),
      I1 => delayMatch1_reg(7),
      I2 => \delayMatch_reg_reg[5]_0\(19),
      I3 => \delayMatch1_reg_reg[5]_1\(19),
      O => \Sum1_out1_1[21]_i_3_n_0\
    );
\Sum1_out1_1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E88"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(2),
      I1 => \delayMatch1_reg_reg[5]_1\(2),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(3),
      O => \Sum1_out1_1[3]_i_2_n_0\
    );
\Sum1_out1_1[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E88"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(1),
      I1 => \delayMatch1_reg_reg[5]_1\(1),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(2),
      O => \Sum1_out1_1[3]_i_3_n_0\
    );
\Sum1_out1_1[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E88"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(0),
      I1 => \delayMatch1_reg_reg[5]_1\(0),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(1),
      O => \Sum1_out1_1[3]_i_4_n_0\
    );
\Sum1_out1_1[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(3),
      I1 => \delayMatch1_reg_reg[5]_1\(3),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(4),
      I4 => \Sum1_out1_1[3]_i_2_n_0\,
      O => \Sum1_out1_1[3]_i_5_n_0\
    );
\Sum1_out1_1[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(2),
      I1 => \delayMatch1_reg_reg[5]_1\(2),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(3),
      I4 => \Sum1_out1_1[3]_i_3_n_0\,
      O => \Sum1_out1_1[3]_i_6_n_0\
    );
\Sum1_out1_1[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(1),
      I1 => \delayMatch1_reg_reg[5]_1\(1),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(2),
      I4 => \Sum1_out1_1[3]_i_4_n_0\,
      O => \Sum1_out1_1[3]_i_7_n_0\
    );
\Sum1_out1_1[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(0),
      I1 => \delayMatch1_reg_reg[5]_1\(0),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(1),
      O => \Sum1_out1_1[3]_i_8_n_0\
    );
\Sum1_out1_1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E88"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(6),
      I1 => \delayMatch1_reg_reg[5]_1\(6),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(7),
      O => \Sum1_out1_1[7]_i_2_n_0\
    );
\Sum1_out1_1[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E88"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(5),
      I1 => \delayMatch1_reg_reg[5]_1\(5),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(6),
      O => \Sum1_out1_1[7]_i_3_n_0\
    );
\Sum1_out1_1[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E88"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(4),
      I1 => \delayMatch1_reg_reg[5]_1\(4),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(5),
      O => \Sum1_out1_1[7]_i_4_n_0\
    );
\Sum1_out1_1[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E88"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(3),
      I1 => \delayMatch1_reg_reg[5]_1\(3),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(4),
      O => \Sum1_out1_1[7]_i_5_n_0\
    );
\Sum1_out1_1[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(7),
      I1 => \delayMatch1_reg_reg[5]_1\(7),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(8),
      I4 => \Sum1_out1_1[7]_i_2_n_0\,
      O => \Sum1_out1_1[7]_i_6_n_0\
    );
\Sum1_out1_1[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(6),
      I1 => \delayMatch1_reg_reg[5]_1\(6),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(7),
      I4 => \Sum1_out1_1[7]_i_3_n_0\,
      O => \Sum1_out1_1[7]_i_7_n_0\
    );
\Sum1_out1_1[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(5),
      I1 => \delayMatch1_reg_reg[5]_1\(5),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(6),
      I4 => \Sum1_out1_1[7]_i_4_n_0\,
      O => \Sum1_out1_1[7]_i_8_n_0\
    );
\Sum1_out1_1[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \delayMatch_reg_reg[5]_0\(4),
      I1 => \delayMatch1_reg_reg[5]_1\(4),
      I2 => delayMatch1_reg(7),
      I3 => Product1_out1_1_reg(5),
      I4 => \Sum1_out1_1[7]_i_5_n_0\,
      O => \Sum1_out1_1[7]_i_9_n_0\
    );
\Sum1_out1_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Sum1_out1_1_reg[7]_i_1_n_0\,
      CO(3) => \Sum1_out1_1_reg[11]_i_1_n_0\,
      CO(2) => \Sum1_out1_1_reg[11]_i_1_n_1\,
      CO(1) => \Sum1_out1_1_reg[11]_i_1_n_2\,
      CO(0) => \Sum1_out1_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Sum1_out1_1[11]_i_2_n_0\,
      DI(2) => \Sum1_out1_1[11]_i_3_n_0\,
      DI(1) => \Sum1_out1_1[11]_i_4_n_0\,
      DI(0) => \Sum1_out1_1[11]_i_5_n_0\,
      O(3 downto 0) => \Sum1_out1_1_reg[21]\(11 downto 8),
      S(3) => \Sum1_out1_1[11]_i_6_n_0\,
      S(2) => \Sum1_out1_1[11]_i_7_n_0\,
      S(1) => \Sum1_out1_1[11]_i_8_n_0\,
      S(0) => \Sum1_out1_1[11]_i_9_n_0\
    );
\Sum1_out1_1_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Sum1_out1_1_reg[11]_i_1_n_0\,
      CO(3) => \Sum1_out1_1_reg[15]_i_1_n_0\,
      CO(2) => \Sum1_out1_1_reg[15]_i_1_n_1\,
      CO(1) => \Sum1_out1_1_reg[15]_i_1_n_2\,
      CO(0) => \Sum1_out1_1_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Sum1_out1_1[15]_i_2_n_0\,
      DI(2) => \Sum1_out1_1[15]_i_3_n_0\,
      DI(1) => \Sum1_out1_1[15]_i_4_n_0\,
      DI(0) => \Sum1_out1_1[15]_i_5_n_0\,
      O(3 downto 0) => \Sum1_out1_1_reg[21]\(15 downto 12),
      S(3) => \Sum1_out1_1[15]_i_6_n_0\,
      S(2) => \Sum1_out1_1[15]_i_7_n_0\,
      S(1) => \Sum1_out1_1[15]_i_8_n_0\,
      S(0) => \Sum1_out1_1[15]_i_9_n_0\
    );
\Sum1_out1_1_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Sum1_out1_1_reg[15]_i_1_n_0\,
      CO(3) => \Sum1_out1_1_reg[19]_i_1_n_0\,
      CO(2) => \Sum1_out1_1_reg[19]_i_1_n_1\,
      CO(1) => \Sum1_out1_1_reg[19]_i_1_n_2\,
      CO(0) => \Sum1_out1_1_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Sum1_out1_1[19]_i_2_n_0\,
      DI(2) => \Sum1_out1_1[19]_i_3_n_0\,
      DI(1) => \Sum1_out1_1[19]_i_4_n_0\,
      DI(0) => \Sum1_out1_1[19]_i_5_n_0\,
      O(3 downto 0) => \Sum1_out1_1_reg[21]\(19 downto 16),
      S(3) => \Sum1_out1_1[19]_i_6_n_0\,
      S(2) => \Sum1_out1_1[19]_i_7_n_0\,
      S(1) => \Sum1_out1_1[19]_i_8_n_0\,
      S(0) => \Sum1_out1_1[19]_i_9_n_0\
    );
\Sum1_out1_1_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Sum1_out1_1_reg[19]_i_1_n_0\,
      CO(3 downto 1) => \NLW_Sum1_out1_1_reg[21]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Sum1_out1_1_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Sum1_out1_1[21]_i_2_n_0\,
      O(3 downto 2) => \NLW_Sum1_out1_1_reg[21]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \Sum1_out1_1_reg[21]\(21 downto 20),
      S(3 downto 1) => B"001",
      S(0) => \Sum1_out1_1[21]_i_3_n_0\
    );
\Sum1_out1_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Sum1_out1_1_reg[3]_i_1_n_0\,
      CO(2) => \Sum1_out1_1_reg[3]_i_1_n_1\,
      CO(1) => \Sum1_out1_1_reg[3]_i_1_n_2\,
      CO(0) => \Sum1_out1_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Sum1_out1_1[3]_i_2_n_0\,
      DI(2) => \Sum1_out1_1[3]_i_3_n_0\,
      DI(1) => \Sum1_out1_1[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \Sum1_out1_1_reg[21]\(3 downto 0),
      S(3) => \Sum1_out1_1[3]_i_5_n_0\,
      S(2) => \Sum1_out1_1[3]_i_6_n_0\,
      S(1) => \Sum1_out1_1[3]_i_7_n_0\,
      S(0) => \Sum1_out1_1[3]_i_8_n_0\
    );
\Sum1_out1_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Sum1_out1_1_reg[3]_i_1_n_0\,
      CO(3) => \Sum1_out1_1_reg[7]_i_1_n_0\,
      CO(2) => \Sum1_out1_1_reg[7]_i_1_n_1\,
      CO(1) => \Sum1_out1_1_reg[7]_i_1_n_2\,
      CO(0) => \Sum1_out1_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Sum1_out1_1[7]_i_2_n_0\,
      DI(2) => \Sum1_out1_1[7]_i_3_n_0\,
      DI(1) => \Sum1_out1_1[7]_i_4_n_0\,
      DI(0) => \Sum1_out1_1[7]_i_5_n_0\,
      O(3 downto 0) => \Sum1_out1_1_reg[21]\(7 downto 4),
      S(3) => \Sum1_out1_1[7]_i_6_n_0\,
      S(2) => \Sum1_out1_1[7]_i_7_n_0\,
      S(1) => \Sum1_out1_1[7]_i_8_n_0\,
      S(0) => \Sum1_out1_1[7]_i_9_n_0\
    );
\delayMatch1_reg_reg[5]_srl6_HwModeRegister1_reg_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => Compare_To_Zero_out1,
      Q => \delayMatch1_reg_reg[5]_srl6_HwModeRegister1_reg_reg_c_4_n_0\
    );
\delayMatch1_reg_reg[6]_HwModeRegister1_reg_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[5]_srl6_HwModeRegister1_reg_reg_c_4_n_0\,
      Q => \delayMatch1_reg_reg[6]_HwModeRegister1_reg_reg_c_5_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => delayMatch1_reg_reg_gate_n_0,
      Q => delayMatch1_reg(7)
    );
delayMatch1_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[6]_HwModeRegister1_reg_reg_c_5_n_0\,
      I1 => HwModeRegister1_reg_reg_c_5,
      O => delayMatch1_reg_reg_gate_n_0
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_81,
      I1 => \Product1_out1__0\(7),
      O => \i__carry__0_i_1__2_n_0\
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_82,
      I1 => \Product1_out1__0\(6),
      O => \i__carry__0_i_2__3_n_0\
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_83,
      I1 => \Product1_out1__0\(5),
      O => \i__carry__0_i_3__2_n_0\
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_84,
      I1 => \Product1_out1__0\(4),
      O => \i__carry__0_i_4__2_n_0\
    );
\i__carry__1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_77,
      I1 => \Product1_out1__0\(11),
      O => \i__carry__1_i_1__3_n_0\
    );
\i__carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_78,
      I1 => \Product1_out1__0\(10),
      O => \i__carry__1_i_2__2_n_0\
    );
\i__carry__1_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_79,
      I1 => \Product1_out1__0\(9),
      O => \i__carry__1_i_3__3_n_0\
    );
\i__carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_80,
      I1 => \Product1_out1__0\(8),
      O => \i__carry__1_i_4__2_n_0\
    );
\i__carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_73,
      I1 => \Product1_out1__0\(15),
      O => \i__carry__2_i_1__2_n_0\
    );
\i__carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_74,
      I1 => \Product1_out1__0\(14),
      O => \i__carry__2_i_2__2_n_0\
    );
\i__carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_75,
      I1 => \Product1_out1__0\(13),
      O => \i__carry__2_i_3__2_n_0\
    );
\i__carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_76,
      I1 => \Product1_out1__0\(12),
      O => \i__carry__2_i_4__2_n_0\
    );
\i__carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_69,
      I1 => \Product1_out1__0\(19),
      O => \i__carry__3_i_1__2_n_0\
    );
\i__carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_70,
      I1 => \Product1_out1__0\(18),
      O => \i__carry__3_i_2__2_n_0\
    );
\i__carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_71,
      I1 => \Product1_out1__0\(17),
      O => \i__carry__3_i_3__2_n_0\
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_72,
      I1 => \Product1_out1__0\(16),
      O => \i__carry__3_i_4_n_0\
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_68,
      I1 => \Product1_out1__0\(20),
      O => \i__carry__4_i_1_n_0\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_85,
      I1 => \Product1_out1__0\(3),
      O => \i__carry_i_1__3_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_86,
      I1 => \Product1_out1__0\(2),
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_87,
      I1 => \Product1_out1__0\(1),
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_88,
      I1 => \Product1_out1__0\(0),
      O => \i__carry_i_4__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_core_0_0_fader_2_0_16ms is
  port (
    \delayMatch_reg_next[0]_4\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    clk_enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    run_drum : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_core_0_0_fader_2_0_16ms : entity is "fader_2_0_16ms";
end design_1_audio_core_0_0_fader_2_0_16ms;

architecture STRUCTURE of design_1_audio_core_0_0_fader_2_0_16ms is
  signal Compare_To_Zero_out1 : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry__0_n_2\ : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry__0_n_3\ : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal Compare_To_Zero_out1_carry_n_0 : STD_LOGIC;
  signal Compare_To_Zero_out1_carry_n_1 : STD_LOGIC;
  signal Compare_To_Zero_out1_carry_n_2 : STD_LOGIC;
  signal Compare_To_Zero_out1_carry_n_3 : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_1\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_4\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_5\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_6\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_7\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_1\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_4\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_5\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_6\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_7\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_1\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_4\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_5\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_6\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_7\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_1\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_4\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_5\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_6\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_7\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_1\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_4\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_5\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_6\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_7\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_n_5\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_n_6\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_n_7\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry_i_3__0_n_0\ : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_0 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_1 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_2 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_3 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_4 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_5 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_6 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_7 : STD_LOGIC;
  signal \HDL_Counter5_out1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_6__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_7__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_8__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[10]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[11]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[12]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[13]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[14]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[15]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[16]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[17]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[18]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[19]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[20]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[21]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[22]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[23]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[24]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[25]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[26]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[27]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[28]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[2]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[3]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[4]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[5]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[6]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[7]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[8]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[9]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[17]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[18]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[19]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[9]\ : STD_LOGIC;
  signal \Product1_out1_1_reg[0]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[10]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[11]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[12]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[13]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[14]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[15]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[16]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[17]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[18]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[1]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[2]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[3]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[4]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[5]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[6]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[7]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[8]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[9]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_n_1\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_n_2\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_n_3\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_n_4\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_n_5\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_n_6\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_n_7\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_n_1\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_n_2\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_n_3\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_n_4\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_n_5\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_n_6\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_n_7\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_n_1\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_n_2\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_n_3\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_n_4\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_n_5\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_n_6\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_n_7\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_i_9_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_n_2\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_n_3\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_n_5\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_n_6\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_n_7\ : STD_LOGIC;
  signal \Product1_out1__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry_i_8_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry_n_1\ : STD_LOGIC;
  signal \Product1_out1__0_carry_n_2\ : STD_LOGIC;
  signal \Product1_out1__0_carry_n_3\ : STD_LOGIC;
  signal \Product1_out1__0_carry_n_4\ : STD_LOGIC;
  signal \Product1_out1__0_carry_n_5\ : STD_LOGIC;
  signal \Product1_out1__0_carry_n_6\ : STD_LOGIC;
  signal \Product1_out1__0_carry_n_7\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__2_n_4\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__3_n_5\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__3_n_6\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__3_n_7\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal Product1_out1_n_100 : STD_LOGIC;
  signal Product1_out1_n_101 : STD_LOGIC;
  signal Product1_out1_n_102 : STD_LOGIC;
  signal Product1_out1_n_103 : STD_LOGIC;
  signal Product1_out1_n_104 : STD_LOGIC;
  signal Product1_out1_n_105 : STD_LOGIC;
  signal Product1_out1_n_58 : STD_LOGIC;
  signal Product1_out1_n_59 : STD_LOGIC;
  signal Product1_out1_n_60 : STD_LOGIC;
  signal Product1_out1_n_61 : STD_LOGIC;
  signal Product1_out1_n_62 : STD_LOGIC;
  signal Product1_out1_n_63 : STD_LOGIC;
  signal Product1_out1_n_64 : STD_LOGIC;
  signal Product1_out1_n_65 : STD_LOGIC;
  signal Product1_out1_n_66 : STD_LOGIC;
  signal Product1_out1_n_67 : STD_LOGIC;
  signal Product1_out1_n_68 : STD_LOGIC;
  signal Product1_out1_n_69 : STD_LOGIC;
  signal Product1_out1_n_70 : STD_LOGIC;
  signal Product1_out1_n_71 : STD_LOGIC;
  signal Product1_out1_n_72 : STD_LOGIC;
  signal Product1_out1_n_73 : STD_LOGIC;
  signal Product1_out1_n_74 : STD_LOGIC;
  signal Product1_out1_n_75 : STD_LOGIC;
  signal Product1_out1_n_76 : STD_LOGIC;
  signal Product1_out1_n_77 : STD_LOGIC;
  signal Product1_out1_n_78 : STD_LOGIC;
  signal Product1_out1_n_79 : STD_LOGIC;
  signal Product1_out1_n_80 : STD_LOGIC;
  signal Product1_out1_n_81 : STD_LOGIC;
  signal Product1_out1_n_82 : STD_LOGIC;
  signal Product1_out1_n_83 : STD_LOGIC;
  signal Product1_out1_n_84 : STD_LOGIC;
  signal Product1_out1_n_85 : STD_LOGIC;
  signal Product1_out1_n_86 : STD_LOGIC;
  signal Product1_out1_n_87 : STD_LOGIC;
  signal Product1_out1_n_88 : STD_LOGIC;
  signal Product1_out1_n_89 : STD_LOGIC;
  signal Product1_out1_n_90 : STD_LOGIC;
  signal Product1_out1_n_91 : STD_LOGIC;
  signal Product1_out1_n_92 : STD_LOGIC;
  signal Product1_out1_n_93 : STD_LOGIC;
  signal Product1_out1_n_94 : STD_LOGIC;
  signal Product1_out1_n_95 : STD_LOGIC;
  signal Product1_out1_n_96 : STD_LOGIC;
  signal Product1_out1_n_97 : STD_LOGIC;
  signal Product1_out1_n_98 : STD_LOGIC;
  signal Product1_out1_n_99 : STD_LOGIC;
  signal Switch_out1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal Switch_out1_1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal delayMatch_reg_3 : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal NLW_Compare_To_Zero_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Compare_To_Zero_out1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Compare_To_Zero_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_HDL_Counter5_out10_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_HDL_Counter5_out10_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_Product1_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product1_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product1_out1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Product1_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product1_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product1_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Product1_out1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Product1_out1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Product1_out1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Product1_out1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_Product1_out1__0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Product1_out1__0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Product1_out1_inferred__0/i__carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Product1_out1_inferred__0/i__carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[10]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[11]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[12]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[13]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[14]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[15]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[16]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[17]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[18]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[19]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[20]_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[21]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[22]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[23]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[24]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[25]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[26]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[28]_i_2__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[2]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[3]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[4]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[5]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[6]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[7]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[8]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[9]_i_1__0\ : label is "soft_lutpair90";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Product1_out1 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \Switch_out1_1[0]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \Switch_out1_1[10]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Switch_out1_1[11]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Switch_out1_1[12]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \Switch_out1_1[13]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \Switch_out1_1[14]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \Switch_out1_1[15]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \Switch_out1_1[16]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Switch_out1_1[17]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Switch_out1_1[18]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \Switch_out1_1[19]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \Switch_out1_1[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \Switch_out1_1[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \Switch_out1_1[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \Switch_out1_1[4]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \Switch_out1_1[5]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \Switch_out1_1[6]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \Switch_out1_1[7]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \Switch_out1_1[8]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \Switch_out1_1[9]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair111";
begin
Compare_To_Zero_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Compare_To_Zero_out1_carry_n_0,
      CO(2) => Compare_To_Zero_out1_carry_n_1,
      CO(1) => Compare_To_Zero_out1_carry_n_2,
      CO(0) => Compare_To_Zero_out1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_Compare_To_Zero_out1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \Compare_To_Zero_out1_carry_i_1__0_n_0\,
      S(2) => \Compare_To_Zero_out1_carry_i_2__0_n_0\,
      S(1) => \Compare_To_Zero_out1_carry_i_3__0_n_0\,
      S(0) => \Compare_To_Zero_out1_carry_i_4__0_n_0\
    );
\Compare_To_Zero_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Compare_To_Zero_out1_carry_n_0,
      CO(3) => \NLW_Compare_To_Zero_out1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => Compare_To_Zero_out1,
      CO(1) => \Compare_To_Zero_out1_carry__0_n_2\,
      CO(0) => \Compare_To_Zero_out1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Compare_To_Zero_out1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Compare_To_Zero_out1_carry__0_i_1__0_n_0\,
      S(1) => \Compare_To_Zero_out1_carry__0_i_2__0_n_0\,
      S(0) => \Compare_To_Zero_out1_carry__0_i_3__0_n_0\
    );
\Compare_To_Zero_out1_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[28]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[27]\,
      O => \Compare_To_Zero_out1_carry__0_i_1__0_n_0\
    );
\Compare_To_Zero_out1_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[24]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[25]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[26]\,
      O => \Compare_To_Zero_out1_carry__0_i_2__0_n_0\
    );
\Compare_To_Zero_out1_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[21]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[22]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[23]\,
      O => \Compare_To_Zero_out1_carry__0_i_3__0_n_0\
    );
\Compare_To_Zero_out1_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[18]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[19]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[20]\,
      O => \Compare_To_Zero_out1_carry_i_1__0_n_0\
    );
\Compare_To_Zero_out1_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[15]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[16]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[17]\,
      O => \Compare_To_Zero_out1_carry_i_2__0_n_0\
    );
\Compare_To_Zero_out1_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[12]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[13]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[14]\,
      O => \Compare_To_Zero_out1_carry_i_3__0_n_0\
    );
\Compare_To_Zero_out1_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[9]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[10]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[11]\,
      O => \Compare_To_Zero_out1_carry_i_4__0_n_0\
    );
HDL_Counter5_out10_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => HDL_Counter5_out10_carry_n_0,
      CO(2) => HDL_Counter5_out10_carry_n_1,
      CO(1) => HDL_Counter5_out10_carry_n_2,
      CO(0) => HDL_Counter5_out10_carry_n_3,
      CYINIT => '0',
      DI(3) => \HDL_Counter5_out1_reg_n_0_[5]\,
      DI(2) => \HDL_Counter5_out1_reg_n_0_[4]\,
      DI(1) => \HDL_Counter5_out1_reg_n_0_[3]\,
      DI(0) => '0',
      O(3) => HDL_Counter5_out10_carry_n_4,
      O(2) => HDL_Counter5_out10_carry_n_5,
      O(1) => HDL_Counter5_out10_carry_n_6,
      O(0) => HDL_Counter5_out10_carry_n_7,
      S(3) => \HDL_Counter5_out10_carry_i_1__0_n_0\,
      S(2) => \HDL_Counter5_out10_carry_i_2__0_n_0\,
      S(1) => \HDL_Counter5_out10_carry_i_3__0_n_0\,
      S(0) => \HDL_Counter5_out1_reg_n_0_[2]\
    );
\HDL_Counter5_out10_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => HDL_Counter5_out10_carry_n_0,
      CO(3) => \HDL_Counter5_out10_carry__0_n_0\,
      CO(2) => \HDL_Counter5_out10_carry__0_n_1\,
      CO(1) => \HDL_Counter5_out10_carry__0_n_2\,
      CO(0) => \HDL_Counter5_out10_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter5_out1_reg_n_0_[9]\,
      DI(2) => \HDL_Counter5_out1_reg_n_0_[8]\,
      DI(1) => \HDL_Counter5_out1_reg_n_0_[7]\,
      DI(0) => \HDL_Counter5_out1_reg_n_0_[6]\,
      O(3) => \HDL_Counter5_out10_carry__0_n_4\,
      O(2) => \HDL_Counter5_out10_carry__0_n_5\,
      O(1) => \HDL_Counter5_out10_carry__0_n_6\,
      O(0) => \HDL_Counter5_out10_carry__0_n_7\,
      S(3) => \HDL_Counter5_out10_carry__0_i_1__0_n_0\,
      S(2) => \HDL_Counter5_out10_carry__0_i_2__0_n_0\,
      S(1) => \HDL_Counter5_out10_carry__0_i_3__0_n_0\,
      S(0) => \HDL_Counter5_out10_carry__0_i_4__0_n_0\
    );
\HDL_Counter5_out10_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[9]\,
      O => \HDL_Counter5_out10_carry__0_i_1__0_n_0\
    );
\HDL_Counter5_out10_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[8]\,
      O => \HDL_Counter5_out10_carry__0_i_2__0_n_0\
    );
\HDL_Counter5_out10_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[7]\,
      O => \HDL_Counter5_out10_carry__0_i_3__0_n_0\
    );
\HDL_Counter5_out10_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[6]\,
      O => \HDL_Counter5_out10_carry__0_i_4__0_n_0\
    );
\HDL_Counter5_out10_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter5_out10_carry__0_n_0\,
      CO(3) => \HDL_Counter5_out10_carry__1_n_0\,
      CO(2) => \HDL_Counter5_out10_carry__1_n_1\,
      CO(1) => \HDL_Counter5_out10_carry__1_n_2\,
      CO(0) => \HDL_Counter5_out10_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter5_out1_reg_n_0_[13]\,
      DI(2) => \HDL_Counter5_out1_reg_n_0_[12]\,
      DI(1) => \HDL_Counter5_out1_reg_n_0_[11]\,
      DI(0) => \HDL_Counter5_out1_reg_n_0_[10]\,
      O(3) => \HDL_Counter5_out10_carry__1_n_4\,
      O(2) => \HDL_Counter5_out10_carry__1_n_5\,
      O(1) => \HDL_Counter5_out10_carry__1_n_6\,
      O(0) => \HDL_Counter5_out10_carry__1_n_7\,
      S(3) => \HDL_Counter5_out10_carry__1_i_1__0_n_0\,
      S(2) => \HDL_Counter5_out10_carry__1_i_2__0_n_0\,
      S(1) => \HDL_Counter5_out10_carry__1_i_3__0_n_0\,
      S(0) => \HDL_Counter5_out10_carry__1_i_4__0_n_0\
    );
\HDL_Counter5_out10_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[13]\,
      O => \HDL_Counter5_out10_carry__1_i_1__0_n_0\
    );
\HDL_Counter5_out10_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[12]\,
      O => \HDL_Counter5_out10_carry__1_i_2__0_n_0\
    );
\HDL_Counter5_out10_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[11]\,
      O => \HDL_Counter5_out10_carry__1_i_3__0_n_0\
    );
\HDL_Counter5_out10_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[10]\,
      O => \HDL_Counter5_out10_carry__1_i_4__0_n_0\
    );
\HDL_Counter5_out10_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter5_out10_carry__1_n_0\,
      CO(3) => \HDL_Counter5_out10_carry__2_n_0\,
      CO(2) => \HDL_Counter5_out10_carry__2_n_1\,
      CO(1) => \HDL_Counter5_out10_carry__2_n_2\,
      CO(0) => \HDL_Counter5_out10_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter5_out1_reg_n_0_[17]\,
      DI(2) => \HDL_Counter5_out1_reg_n_0_[16]\,
      DI(1) => \HDL_Counter5_out1_reg_n_0_[15]\,
      DI(0) => \HDL_Counter5_out1_reg_n_0_[14]\,
      O(3) => \HDL_Counter5_out10_carry__2_n_4\,
      O(2) => \HDL_Counter5_out10_carry__2_n_5\,
      O(1) => \HDL_Counter5_out10_carry__2_n_6\,
      O(0) => \HDL_Counter5_out10_carry__2_n_7\,
      S(3) => \HDL_Counter5_out10_carry__2_i_1__0_n_0\,
      S(2) => \HDL_Counter5_out10_carry__2_i_2__0_n_0\,
      S(1) => \HDL_Counter5_out10_carry__2_i_3__0_n_0\,
      S(0) => \HDL_Counter5_out10_carry__2_i_4__0_n_0\
    );
\HDL_Counter5_out10_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[17]\,
      O => \HDL_Counter5_out10_carry__2_i_1__0_n_0\
    );
\HDL_Counter5_out10_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[16]\,
      O => \HDL_Counter5_out10_carry__2_i_2__0_n_0\
    );
\HDL_Counter5_out10_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[15]\,
      O => \HDL_Counter5_out10_carry__2_i_3__0_n_0\
    );
\HDL_Counter5_out10_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[14]\,
      O => \HDL_Counter5_out10_carry__2_i_4__0_n_0\
    );
\HDL_Counter5_out10_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter5_out10_carry__2_n_0\,
      CO(3) => \HDL_Counter5_out10_carry__3_n_0\,
      CO(2) => \HDL_Counter5_out10_carry__3_n_1\,
      CO(1) => \HDL_Counter5_out10_carry__3_n_2\,
      CO(0) => \HDL_Counter5_out10_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter5_out1_reg_n_0_[21]\,
      DI(2) => \HDL_Counter5_out1_reg_n_0_[20]\,
      DI(1) => \HDL_Counter5_out1_reg_n_0_[19]\,
      DI(0) => \HDL_Counter5_out1_reg_n_0_[18]\,
      O(3) => \HDL_Counter5_out10_carry__3_n_4\,
      O(2) => \HDL_Counter5_out10_carry__3_n_5\,
      O(1) => \HDL_Counter5_out10_carry__3_n_6\,
      O(0) => \HDL_Counter5_out10_carry__3_n_7\,
      S(3) => \HDL_Counter5_out10_carry__3_i_1__0_n_0\,
      S(2) => \HDL_Counter5_out10_carry__3_i_2__0_n_0\,
      S(1) => \HDL_Counter5_out10_carry__3_i_3__0_n_0\,
      S(0) => \HDL_Counter5_out10_carry__3_i_4__0_n_0\
    );
\HDL_Counter5_out10_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[21]\,
      O => \HDL_Counter5_out10_carry__3_i_1__0_n_0\
    );
\HDL_Counter5_out10_carry__3_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[20]\,
      O => \HDL_Counter5_out10_carry__3_i_2__0_n_0\
    );
\HDL_Counter5_out10_carry__3_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[19]\,
      O => \HDL_Counter5_out10_carry__3_i_3__0_n_0\
    );
\HDL_Counter5_out10_carry__3_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[18]\,
      O => \HDL_Counter5_out10_carry__3_i_4__0_n_0\
    );
\HDL_Counter5_out10_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter5_out10_carry__3_n_0\,
      CO(3) => \HDL_Counter5_out10_carry__4_n_0\,
      CO(2) => \HDL_Counter5_out10_carry__4_n_1\,
      CO(1) => \HDL_Counter5_out10_carry__4_n_2\,
      CO(0) => \HDL_Counter5_out10_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter5_out1_reg_n_0_[25]\,
      DI(2) => \HDL_Counter5_out1_reg_n_0_[24]\,
      DI(1) => \HDL_Counter5_out1_reg_n_0_[23]\,
      DI(0) => \HDL_Counter5_out1_reg_n_0_[22]\,
      O(3) => \HDL_Counter5_out10_carry__4_n_4\,
      O(2) => \HDL_Counter5_out10_carry__4_n_5\,
      O(1) => \HDL_Counter5_out10_carry__4_n_6\,
      O(0) => \HDL_Counter5_out10_carry__4_n_7\,
      S(3) => \HDL_Counter5_out10_carry__4_i_1__0_n_0\,
      S(2) => \HDL_Counter5_out10_carry__4_i_2__0_n_0\,
      S(1) => \HDL_Counter5_out10_carry__4_i_3__0_n_0\,
      S(0) => \HDL_Counter5_out10_carry__4_i_4__0_n_0\
    );
\HDL_Counter5_out10_carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[25]\,
      O => \HDL_Counter5_out10_carry__4_i_1__0_n_0\
    );
\HDL_Counter5_out10_carry__4_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[24]\,
      O => \HDL_Counter5_out10_carry__4_i_2__0_n_0\
    );
\HDL_Counter5_out10_carry__4_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[23]\,
      O => \HDL_Counter5_out10_carry__4_i_3__0_n_0\
    );
\HDL_Counter5_out10_carry__4_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[22]\,
      O => \HDL_Counter5_out10_carry__4_i_4__0_n_0\
    );
\HDL_Counter5_out10_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter5_out10_carry__4_n_0\,
      CO(3 downto 2) => \NLW_HDL_Counter5_out10_carry__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \HDL_Counter5_out10_carry__5_n_2\,
      CO(0) => \HDL_Counter5_out10_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \HDL_Counter5_out1_reg_n_0_[27]\,
      DI(0) => \HDL_Counter5_out1_reg_n_0_[26]\,
      O(3) => \NLW_HDL_Counter5_out10_carry__5_O_UNCONNECTED\(3),
      O(2) => \HDL_Counter5_out10_carry__5_n_5\,
      O(1) => \HDL_Counter5_out10_carry__5_n_6\,
      O(0) => \HDL_Counter5_out10_carry__5_n_7\,
      S(3) => '0',
      S(2) => \HDL_Counter5_out10_carry__5_i_1__0_n_0\,
      S(1) => \HDL_Counter5_out10_carry__5_i_2__0_n_0\,
      S(0) => \HDL_Counter5_out10_carry__5_i_3__0_n_0\
    );
\HDL_Counter5_out10_carry__5_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[28]\,
      O => \HDL_Counter5_out10_carry__5_i_1__0_n_0\
    );
\HDL_Counter5_out10_carry__5_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[27]\,
      O => \HDL_Counter5_out10_carry__5_i_2__0_n_0\
    );
\HDL_Counter5_out10_carry__5_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[26]\,
      O => \HDL_Counter5_out10_carry__5_i_3__0_n_0\
    );
\HDL_Counter5_out10_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[5]\,
      O => \HDL_Counter5_out10_carry_i_1__0_n_0\
    );
\HDL_Counter5_out10_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[4]\,
      O => \HDL_Counter5_out10_carry_i_2__0_n_0\
    );
\HDL_Counter5_out10_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[3]\,
      O => \HDL_Counter5_out10_carry_i_3__0_n_0\
    );
\HDL_Counter5_out1[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__1_n_7\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[10]_i_1__0_n_0\
    );
\HDL_Counter5_out1[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__1_n_6\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[11]_i_1__0_n_0\
    );
\HDL_Counter5_out1[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__1_n_5\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[12]_i_1__0_n_0\
    );
\HDL_Counter5_out1[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__1_n_4\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[13]_i_1__0_n_0\
    );
\HDL_Counter5_out1[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__2_n_7\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[14]_i_1__0_n_0\
    );
\HDL_Counter5_out1[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__2_n_6\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[15]_i_1__0_n_0\
    );
\HDL_Counter5_out1[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__2_n_5\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[16]_i_1__0_n_0\
    );
\HDL_Counter5_out1[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__2_n_4\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[17]_i_1__0_n_0\
    );
\HDL_Counter5_out1[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__3_n_7\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[18]_i_1__0_n_0\
    );
\HDL_Counter5_out1[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__3_n_6\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[19]_i_1__0_n_0\
    );
\HDL_Counter5_out1[20]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__3_n_5\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[20]_i_1__1_n_0\
    );
\HDL_Counter5_out1[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__3_n_4\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[21]_i_1__0_n_0\
    );
\HDL_Counter5_out1[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__4_n_7\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[22]_i_1__0_n_0\
    );
\HDL_Counter5_out1[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__4_n_6\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[23]_i_1__0_n_0\
    );
\HDL_Counter5_out1[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__4_n_5\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[24]_i_1__0_n_0\
    );
\HDL_Counter5_out1[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__4_n_4\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[25]_i_1__0_n_0\
    );
\HDL_Counter5_out1[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__5_n_7\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[26]_i_1__0_n_0\
    );
\HDL_Counter5_out1[27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      I1 => \HDL_Counter5_out10_carry__5_n_6\,
      O => \HDL_Counter5_out1[27]_i_1__0_n_0\
    );
\HDL_Counter5_out1[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4C"
    )
        port map (
      I0 => Compare_To_Zero_out1,
      I1 => clk_enable,
      I2 => run_drum,
      O => \HDL_Counter5_out1[28]_i_1__0_n_0\
    );
\HDL_Counter5_out1[28]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__5_n_5\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[28]_i_2__0_n_0\
    );
\HDL_Counter5_out1[28]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \HDL_Counter5_out1[28]_i_4__0_n_0\,
      I1 => \HDL_Counter5_out1[28]_i_5__0_n_0\,
      I2 => \HDL_Counter5_out1[28]_i_6__0_n_0\,
      I3 => \HDL_Counter5_out1[28]_i_7__0_n_0\,
      I4 => \HDL_Counter5_out1[28]_i_8__0_n_0\,
      I5 => run_drum,
      O => \HDL_Counter5_out1[28]_i_3__0_n_0\
    );
\HDL_Counter5_out1[28]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[9]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[10]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[11]\,
      I3 => \HDL_Counter5_out1_reg_n_0_[12]\,
      I4 => \HDL_Counter5_out1_reg_n_0_[13]\,
      I5 => \HDL_Counter5_out1_reg_n_0_[14]\,
      O => \HDL_Counter5_out1[28]_i_4__0_n_0\
    );
\HDL_Counter5_out1[28]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[15]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[16]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[17]\,
      I3 => \HDL_Counter5_out1_reg_n_0_[18]\,
      I4 => \HDL_Counter5_out1_reg_n_0_[19]\,
      I5 => \HDL_Counter5_out1_reg_n_0_[20]\,
      O => \HDL_Counter5_out1[28]_i_5__0_n_0\
    );
\HDL_Counter5_out1[28]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[6]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[5]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[8]\,
      I3 => \HDL_Counter5_out1_reg_n_0_[7]\,
      O => \HDL_Counter5_out1[28]_i_6__0_n_0\
    );
\HDL_Counter5_out1[28]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[21]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[22]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[23]\,
      I3 => \HDL_Counter5_out1_reg_n_0_[24]\,
      I4 => \HDL_Counter5_out1_reg_n_0_[25]\,
      I5 => \HDL_Counter5_out1_reg_n_0_[26]\,
      O => \HDL_Counter5_out1[28]_i_7__0_n_0\
    );
\HDL_Counter5_out1[28]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[2]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[27]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[28]\,
      I3 => \HDL_Counter5_out1_reg_n_0_[4]\,
      I4 => \HDL_Counter5_out1_reg_n_0_[3]\,
      O => \HDL_Counter5_out1[28]_i_8__0_n_0\
    );
\HDL_Counter5_out1[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HDL_Counter5_out10_carry_n_7,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[2]_i_1__0_n_0\
    );
\HDL_Counter5_out1[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HDL_Counter5_out10_carry_n_6,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[3]_i_1__0_n_0\
    );
\HDL_Counter5_out1[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HDL_Counter5_out10_carry_n_5,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[4]_i_1__0_n_0\
    );
\HDL_Counter5_out1[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HDL_Counter5_out10_carry_n_4,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[5]_i_1__0_n_0\
    );
\HDL_Counter5_out1[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__0_n_7\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[6]_i_1__0_n_0\
    );
\HDL_Counter5_out1[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__0_n_6\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[7]_i_1__0_n_0\
    );
\HDL_Counter5_out1[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__0_n_5\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[8]_i_1__0_n_0\
    );
\HDL_Counter5_out1[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__0_n_4\,
      I1 => \HDL_Counter5_out1[28]_i_3__0_n_0\,
      O => \HDL_Counter5_out1[9]_i_1__0_n_0\
    );
\HDL_Counter5_out1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[10]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[10]\
    );
\HDL_Counter5_out1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[11]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[11]\
    );
\HDL_Counter5_out1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[12]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[12]\
    );
\HDL_Counter5_out1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[13]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[13]\
    );
\HDL_Counter5_out1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[14]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[14]\
    );
\HDL_Counter5_out1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[15]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[15]\
    );
\HDL_Counter5_out1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[16]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[16]\
    );
\HDL_Counter5_out1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[17]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[17]\
    );
\HDL_Counter5_out1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[18]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[18]\
    );
\HDL_Counter5_out1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[19]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[19]\
    );
\HDL_Counter5_out1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[20]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[20]\
    );
\HDL_Counter5_out1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[21]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[21]\
    );
\HDL_Counter5_out1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[22]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[22]\
    );
\HDL_Counter5_out1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[23]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[23]\
    );
\HDL_Counter5_out1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[24]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[24]\
    );
\HDL_Counter5_out1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[25]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[25]\
    );
\HDL_Counter5_out1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[26]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[26]\
    );
\HDL_Counter5_out1_reg[27]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      D => \HDL_Counter5_out1[27]_i_1__0_n_0\,
      PRE => reset,
      Q => \HDL_Counter5_out1_reg_n_0_[27]\
    );
\HDL_Counter5_out1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[28]_i_2__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[28]\
    );
\HDL_Counter5_out1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[2]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[2]\
    );
\HDL_Counter5_out1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[3]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[3]\
    );
\HDL_Counter5_out1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[4]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[4]\
    );
\HDL_Counter5_out1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[5]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[5]\
    );
\HDL_Counter5_out1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[6]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[6]\
    );
\HDL_Counter5_out1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[7]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[7]\
    );
\HDL_Counter5_out1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[8]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[8]\
    );
\HDL_Counter5_out1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__0_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[9]_i_1__0_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[9]\
    );
\Input_rsvd_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(0),
      Q => \Input_rsvd_1_reg_n_0_[0]\
    );
\Input_rsvd_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(10),
      Q => \Input_rsvd_1_reg_n_0_[10]\
    );
\Input_rsvd_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(11),
      Q => \Input_rsvd_1_reg_n_0_[11]\
    );
\Input_rsvd_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(12),
      Q => \Input_rsvd_1_reg_n_0_[12]\
    );
\Input_rsvd_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(13),
      Q => \Input_rsvd_1_reg_n_0_[13]\
    );
\Input_rsvd_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(14),
      Q => \Input_rsvd_1_reg_n_0_[14]\
    );
\Input_rsvd_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(15),
      Q => \Input_rsvd_1_reg_n_0_[15]\
    );
\Input_rsvd_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(16),
      Q => \Input_rsvd_1_reg_n_0_[16]\
    );
\Input_rsvd_1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(17),
      Q => \Input_rsvd_1_reg_n_0_[17]\
    );
\Input_rsvd_1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(18),
      Q => \Input_rsvd_1_reg_n_0_[18]\
    );
\Input_rsvd_1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(19),
      Q => \Input_rsvd_1_reg_n_0_[19]\
    );
\Input_rsvd_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(1),
      Q => \Input_rsvd_1_reg_n_0_[1]\
    );
\Input_rsvd_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(2),
      Q => \Input_rsvd_1_reg_n_0_[2]\
    );
\Input_rsvd_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(3),
      Q => \Input_rsvd_1_reg_n_0_[3]\
    );
\Input_rsvd_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(4),
      Q => \Input_rsvd_1_reg_n_0_[4]\
    );
\Input_rsvd_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(5),
      Q => \Input_rsvd_1_reg_n_0_[5]\
    );
\Input_rsvd_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(6),
      Q => \Input_rsvd_1_reg_n_0_[6]\
    );
\Input_rsvd_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(7),
      Q => \Input_rsvd_1_reg_n_0_[7]\
    );
\Input_rsvd_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(8),
      Q => \Input_rsvd_1_reg_n_0_[8]\
    );
\Input_rsvd_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(9),
      Q => \Input_rsvd_1_reg_n_0_[9]\
    );
Product1_out1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Switch_out1_1(19),
      A(28) => Switch_out1_1(19),
      A(27) => Switch_out1_1(19),
      A(26) => Switch_out1_1(19),
      A(25) => Switch_out1_1(19),
      A(24) => Switch_out1_1(19),
      A(23) => Switch_out1_1(19),
      A(22) => Switch_out1_1(19),
      A(21) => Switch_out1_1(19),
      A(20) => Switch_out1_1(19),
      A(19 downto 0) => Switch_out1_1(19 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Product1_out1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \Input_rsvd_1_reg_n_0_[16]\,
      B(15) => \Input_rsvd_1_reg_n_0_[15]\,
      B(14) => \Input_rsvd_1_reg_n_0_[14]\,
      B(13) => \Input_rsvd_1_reg_n_0_[13]\,
      B(12) => \Input_rsvd_1_reg_n_0_[12]\,
      B(11) => \Input_rsvd_1_reg_n_0_[11]\,
      B(10) => \Input_rsvd_1_reg_n_0_[10]\,
      B(9) => \Input_rsvd_1_reg_n_0_[9]\,
      B(8) => \Input_rsvd_1_reg_n_0_[8]\,
      B(7) => \Input_rsvd_1_reg_n_0_[7]\,
      B(6) => \Input_rsvd_1_reg_n_0_[6]\,
      B(5) => \Input_rsvd_1_reg_n_0_[5]\,
      B(4) => \Input_rsvd_1_reg_n_0_[4]\,
      B(3) => \Input_rsvd_1_reg_n_0_[3]\,
      B(2) => \Input_rsvd_1_reg_n_0_[2]\,
      B(1) => \Input_rsvd_1_reg_n_0_[1]\,
      B(0) => \Input_rsvd_1_reg_n_0_[0]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Product1_out1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Product1_out1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Product1_out1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Product1_out1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_Product1_out1_OVERFLOW_UNCONNECTED,
      P(47) => Product1_out1_n_58,
      P(46) => Product1_out1_n_59,
      P(45) => Product1_out1_n_60,
      P(44) => Product1_out1_n_61,
      P(43) => Product1_out1_n_62,
      P(42) => Product1_out1_n_63,
      P(41) => Product1_out1_n_64,
      P(40) => Product1_out1_n_65,
      P(39) => Product1_out1_n_66,
      P(38) => Product1_out1_n_67,
      P(37) => Product1_out1_n_68,
      P(36) => Product1_out1_n_69,
      P(35) => Product1_out1_n_70,
      P(34) => Product1_out1_n_71,
      P(33) => Product1_out1_n_72,
      P(32) => Product1_out1_n_73,
      P(31) => Product1_out1_n_74,
      P(30) => Product1_out1_n_75,
      P(29) => Product1_out1_n_76,
      P(28) => Product1_out1_n_77,
      P(27) => Product1_out1_n_78,
      P(26) => Product1_out1_n_79,
      P(25) => Product1_out1_n_80,
      P(24) => Product1_out1_n_81,
      P(23) => Product1_out1_n_82,
      P(22) => Product1_out1_n_83,
      P(21) => Product1_out1_n_84,
      P(20) => Product1_out1_n_85,
      P(19) => Product1_out1_n_86,
      P(18) => Product1_out1_n_87,
      P(17) => Product1_out1_n_88,
      P(16) => Product1_out1_n_89,
      P(15) => Product1_out1_n_90,
      P(14) => Product1_out1_n_91,
      P(13) => Product1_out1_n_92,
      P(12) => Product1_out1_n_93,
      P(11) => Product1_out1_n_94,
      P(10) => Product1_out1_n_95,
      P(9) => Product1_out1_n_96,
      P(8) => Product1_out1_n_97,
      P(7) => Product1_out1_n_98,
      P(6) => Product1_out1_n_99,
      P(5) => Product1_out1_n_100,
      P(4) => Product1_out1_n_101,
      P(3) => Product1_out1_n_102,
      P(2) => Product1_out1_n_103,
      P(1) => Product1_out1_n_104,
      P(0) => Product1_out1_n_105,
      PATTERNBDETECT => NLW_Product1_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Product1_out1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_Product1_out1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Product1_out1_UNDERFLOW_UNCONNECTED
    );
\Product1_out1_1_reg[0]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry_n_7\,
      Q => \Product1_out1_1_reg[0]__0_n_0\
    );
\Product1_out1_1_reg[10]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__1_n_5\,
      Q => \Product1_out1_1_reg[10]__0_n_0\
    );
\Product1_out1_1_reg[11]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__1_n_4\,
      Q => \Product1_out1_1_reg[11]__0_n_0\
    );
\Product1_out1_1_reg[12]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__2_n_7\,
      Q => \Product1_out1_1_reg[12]__0_n_0\
    );
\Product1_out1_1_reg[13]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__2_n_6\,
      Q => \Product1_out1_1_reg[13]__0_n_0\
    );
\Product1_out1_1_reg[14]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__2_n_5\,
      Q => \Product1_out1_1_reg[14]__0_n_0\
    );
\Product1_out1_1_reg[15]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__2_n_4\,
      Q => \Product1_out1_1_reg[15]__0_n_0\
    );
\Product1_out1_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out1_n_89,
      Q => \Product1_out1_1_reg_n_0_[16]\
    );
\Product1_out1_1_reg[16]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__3_n_7\,
      Q => \Product1_out1_1_reg[16]__0_n_0\
    );
\Product1_out1_1_reg[17]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__3_n_6\,
      Q => \Product1_out1_1_reg[17]__0_n_0\
    );
\Product1_out1_1_reg[18]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__3_n_5\,
      Q => \Product1_out1_1_reg[18]__0_n_0\
    );
\Product1_out1_1_reg[1]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry_n_6\,
      Q => \Product1_out1_1_reg[1]__0_n_0\
    );
\Product1_out1_1_reg[2]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry_n_5\,
      Q => \Product1_out1_1_reg[2]__0_n_0\
    );
\Product1_out1_1_reg[3]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry_n_4\,
      Q => \Product1_out1_1_reg[3]__0_n_0\
    );
\Product1_out1_1_reg[4]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__0_n_7\,
      Q => \Product1_out1_1_reg[4]__0_n_0\
    );
\Product1_out1_1_reg[5]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__0_n_6\,
      Q => \Product1_out1_1_reg[5]__0_n_0\
    );
\Product1_out1_1_reg[6]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__0_n_5\,
      Q => \Product1_out1_1_reg[6]__0_n_0\
    );
\Product1_out1_1_reg[7]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__0_n_4\,
      Q => \Product1_out1_1_reg[7]__0_n_0\
    );
\Product1_out1_1_reg[8]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__1_n_7\,
      Q => \Product1_out1_1_reg[8]__0_n_0\
    );
\Product1_out1_1_reg[9]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__1_n_6\,
      Q => \Product1_out1_1_reg[9]__0_n_0\
    );
\Product1_out1__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Product1_out1__0_carry_n_0\,
      CO(2) => \Product1_out1__0_carry_n_1\,
      CO(1) => \Product1_out1__0_carry_n_2\,
      CO(0) => \Product1_out1__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \Product1_out1__0_carry_i_1_n_0\,
      DI(2) => \Product1_out1__0_carry_i_2_n_0\,
      DI(1) => \Product1_out1__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \Product1_out1__0_carry_n_4\,
      O(2) => \Product1_out1__0_carry_n_5\,
      O(1) => \Product1_out1__0_carry_n_6\,
      O(0) => \Product1_out1__0_carry_n_7\,
      S(3) => \Product1_out1__0_carry_i_4_n_0\,
      S(2) => \Product1_out1__0_carry_i_5_n_0\,
      S(1) => \Product1_out1__0_carry_i_6_n_0\,
      S(0) => \Product1_out1__0_carry_i_7_n_0\
    );
\Product1_out1__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1__0_carry_n_0\,
      CO(3) => \Product1_out1__0_carry__0_n_0\,
      CO(2) => \Product1_out1__0_carry__0_n_1\,
      CO(1) => \Product1_out1__0_carry__0_n_2\,
      CO(0) => \Product1_out1__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \Product1_out1__0_carry__0_i_1_n_0\,
      DI(2) => \Product1_out1__0_carry__0_i_2_n_0\,
      DI(1) => \Product1_out1__0_carry__0_i_3_n_0\,
      DI(0) => \Product1_out1__0_carry__0_i_4_n_0\,
      O(3) => \Product1_out1__0_carry__0_n_4\,
      O(2) => \Product1_out1__0_carry__0_n_5\,
      O(1) => \Product1_out1__0_carry__0_n_6\,
      O(0) => \Product1_out1__0_carry__0_n_7\,
      S(3) => \Product1_out1__0_carry__0_i_5_n_0\,
      S(2) => \Product1_out1__0_carry__0_i_6_n_0\,
      S(1) => \Product1_out1__0_carry__0_i_7_n_0\,
      S(0) => \Product1_out1__0_carry__0_i_8_n_0\
    );
\Product1_out1__0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => Switch_out1_1(6),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(4),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(5),
      O => \Product1_out1__0_carry__0_i_1_n_0\
    );
\Product1_out1__0_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Switch_out1_1(6),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(5),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(4),
      O => \Product1_out1__0_carry__0_i_10_n_0\
    );
\Product1_out1__0_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Switch_out1_1(5),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(4),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(3),
      O => \Product1_out1__0_carry__0_i_11_n_0\
    );
\Product1_out1__0_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Switch_out1_1(4),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(3),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(2),
      O => \Product1_out1__0_carry__0_i_12_n_0\
    );
\Product1_out1__0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => Switch_out1_1(5),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(3),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(4),
      O => \Product1_out1__0_carry__0_i_2_n_0\
    );
\Product1_out1__0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => Switch_out1_1(4),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(2),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(3),
      O => \Product1_out1__0_carry__0_i_3_n_0\
    );
\Product1_out1__0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Switch_out1_1(3),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[19]\,
      I3 => Switch_out1_1(1),
      I4 => \Input_rsvd_1_reg_n_0_[18]\,
      I5 => Switch_out1_1(2),
      O => \Product1_out1__0_carry__0_i_4_n_0\
    );
\Product1_out1__0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__0_i_1_n_0\,
      I1 => \Product1_out1__0_carry__0_i_9_n_0\,
      O => \Product1_out1__0_carry__0_i_5_n_0\
    );
\Product1_out1__0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__0_i_2_n_0\,
      I1 => \Product1_out1__0_carry__0_i_10_n_0\,
      O => \Product1_out1__0_carry__0_i_6_n_0\
    );
\Product1_out1__0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__0_i_3_n_0\,
      I1 => \Product1_out1__0_carry__0_i_11_n_0\,
      O => \Product1_out1__0_carry__0_i_7_n_0\
    );
\Product1_out1__0_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__0_i_4_n_0\,
      I1 => \Product1_out1__0_carry__0_i_12_n_0\,
      O => \Product1_out1__0_carry__0_i_8_n_0\
    );
\Product1_out1__0_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Switch_out1_1(7),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(6),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(5),
      O => \Product1_out1__0_carry__0_i_9_n_0\
    );
\Product1_out1__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1__0_carry__0_n_0\,
      CO(3) => \Product1_out1__0_carry__1_n_0\,
      CO(2) => \Product1_out1__0_carry__1_n_1\,
      CO(1) => \Product1_out1__0_carry__1_n_2\,
      CO(0) => \Product1_out1__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \Product1_out1__0_carry__1_i_1_n_0\,
      DI(2) => \Product1_out1__0_carry__1_i_2_n_0\,
      DI(1) => \Product1_out1__0_carry__1_i_3_n_0\,
      DI(0) => \Product1_out1__0_carry__1_i_4_n_0\,
      O(3) => \Product1_out1__0_carry__1_n_4\,
      O(2) => \Product1_out1__0_carry__1_n_5\,
      O(1) => \Product1_out1__0_carry__1_n_6\,
      O(0) => \Product1_out1__0_carry__1_n_7\,
      S(3) => \Product1_out1__0_carry__1_i_5_n_0\,
      S(2) => \Product1_out1__0_carry__1_i_6_n_0\,
      S(1) => \Product1_out1__0_carry__1_i_7_n_0\,
      S(0) => \Product1_out1__0_carry__1_i_8_n_0\
    );
\Product1_out1__0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => Switch_out1_1(10),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(8),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(9),
      O => \Product1_out1__0_carry__1_i_1_n_0\
    );
\Product1_out1__0_carry__1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Switch_out1_1(10),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(9),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(8),
      O => \Product1_out1__0_carry__1_i_10_n_0\
    );
\Product1_out1__0_carry__1_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Switch_out1_1(9),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(8),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(7),
      O => \Product1_out1__0_carry__1_i_11_n_0\
    );
\Product1_out1__0_carry__1_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Switch_out1_1(8),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(7),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(6),
      O => \Product1_out1__0_carry__1_i_12_n_0\
    );
\Product1_out1__0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => Switch_out1_1(9),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(7),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(8),
      O => \Product1_out1__0_carry__1_i_2_n_0\
    );
\Product1_out1__0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => Switch_out1_1(8),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(6),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(7),
      O => \Product1_out1__0_carry__1_i_3_n_0\
    );
\Product1_out1__0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => Switch_out1_1(7),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(5),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(6),
      O => \Product1_out1__0_carry__1_i_4_n_0\
    );
\Product1_out1__0_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__1_i_1_n_0\,
      I1 => \Product1_out1__0_carry__1_i_9_n_0\,
      O => \Product1_out1__0_carry__1_i_5_n_0\
    );
\Product1_out1__0_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__1_i_2_n_0\,
      I1 => \Product1_out1__0_carry__1_i_10_n_0\,
      O => \Product1_out1__0_carry__1_i_6_n_0\
    );
\Product1_out1__0_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__1_i_3_n_0\,
      I1 => \Product1_out1__0_carry__1_i_11_n_0\,
      O => \Product1_out1__0_carry__1_i_7_n_0\
    );
\Product1_out1__0_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__1_i_4_n_0\,
      I1 => \Product1_out1__0_carry__1_i_12_n_0\,
      O => \Product1_out1__0_carry__1_i_8_n_0\
    );
\Product1_out1__0_carry__1_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Switch_out1_1(11),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(10),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(9),
      O => \Product1_out1__0_carry__1_i_9_n_0\
    );
\Product1_out1__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1__0_carry__1_n_0\,
      CO(3) => \Product1_out1__0_carry__2_n_0\,
      CO(2) => \Product1_out1__0_carry__2_n_1\,
      CO(1) => \Product1_out1__0_carry__2_n_2\,
      CO(0) => \Product1_out1__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \Product1_out1__0_carry__2_i_1_n_0\,
      DI(2) => \Product1_out1__0_carry__2_i_2_n_0\,
      DI(1) => \Product1_out1__0_carry__2_i_3_n_0\,
      DI(0) => \Product1_out1__0_carry__2_i_4_n_0\,
      O(3) => \Product1_out1__0_carry__2_n_4\,
      O(2) => \Product1_out1__0_carry__2_n_5\,
      O(1) => \Product1_out1__0_carry__2_n_6\,
      O(0) => \Product1_out1__0_carry__2_n_7\,
      S(3) => \Product1_out1__0_carry__2_i_5_n_0\,
      S(2) => \Product1_out1__0_carry__2_i_6_n_0\,
      S(1) => \Product1_out1__0_carry__2_i_7_n_0\,
      S(0) => \Product1_out1__0_carry__2_i_8_n_0\
    );
\Product1_out1__0_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => Switch_out1_1(14),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(12),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(13),
      O => \Product1_out1__0_carry__2_i_1_n_0\
    );
\Product1_out1__0_carry__2_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Switch_out1_1(14),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(13),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(12),
      O => \Product1_out1__0_carry__2_i_10_n_0\
    );
\Product1_out1__0_carry__2_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Switch_out1_1(13),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(12),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(11),
      O => \Product1_out1__0_carry__2_i_11_n_0\
    );
\Product1_out1__0_carry__2_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Switch_out1_1(12),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(11),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(10),
      O => \Product1_out1__0_carry__2_i_12_n_0\
    );
\Product1_out1__0_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => Switch_out1_1(13),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(11),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(12),
      O => \Product1_out1__0_carry__2_i_2_n_0\
    );
\Product1_out1__0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => Switch_out1_1(12),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(10),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(11),
      O => \Product1_out1__0_carry__2_i_3_n_0\
    );
\Product1_out1__0_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => Switch_out1_1(11),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(9),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(10),
      O => \Product1_out1__0_carry__2_i_4_n_0\
    );
\Product1_out1__0_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__2_i_1_n_0\,
      I1 => \Product1_out1__0_carry__2_i_9_n_0\,
      O => \Product1_out1__0_carry__2_i_5_n_0\
    );
\Product1_out1__0_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__2_i_2_n_0\,
      I1 => \Product1_out1__0_carry__2_i_10_n_0\,
      O => \Product1_out1__0_carry__2_i_6_n_0\
    );
\Product1_out1__0_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__2_i_3_n_0\,
      I1 => \Product1_out1__0_carry__2_i_11_n_0\,
      O => \Product1_out1__0_carry__2_i_7_n_0\
    );
\Product1_out1__0_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__2_i_4_n_0\,
      I1 => \Product1_out1__0_carry__2_i_12_n_0\,
      O => \Product1_out1__0_carry__2_i_8_n_0\
    );
\Product1_out1__0_carry__2_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Switch_out1_1(15),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(14),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(13),
      O => \Product1_out1__0_carry__2_i_9_n_0\
    );
\Product1_out1__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1__0_carry__2_n_0\,
      CO(3 downto 2) => \NLW_Product1_out1__0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Product1_out1__0_carry__3_n_2\,
      CO(0) => \Product1_out1__0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \Product1_out1__0_carry__3_i_1_n_0\,
      DI(0) => \Product1_out1__0_carry__3_i_2_n_0\,
      O(3) => \NLW_Product1_out1__0_carry__3_O_UNCONNECTED\(3),
      O(2) => \Product1_out1__0_carry__3_n_5\,
      O(1) => \Product1_out1__0_carry__3_n_6\,
      O(0) => \Product1_out1__0_carry__3_n_7\,
      S(3) => '0',
      S(2) => \Product1_out1__0_carry__3_i_3_n_0\,
      S(1) => \Product1_out1__0_carry__3_i_4_n_0\,
      S(0) => \Product1_out1__0_carry__3_i_5_n_0\
    );
\Product1_out1__0_carry__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => Switch_out1_1(16),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(14),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(15),
      O => \Product1_out1__0_carry__3_i_1_n_0\
    );
\Product1_out1__0_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => Switch_out1_1(15),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(13),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(14),
      O => \Product1_out1__0_carry__3_i_2_n_0\
    );
\Product1_out1__0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Product1_out1__0_carry__3_i_6_n_0\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Product1_out1__0_carry__3_i_7_n_0\,
      O => \Product1_out1__0_carry__3_i_3_n_0\
    );
\Product1_out1__0_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__3_i_1_n_0\,
      I1 => \Product1_out1__0_carry__3_i_8_n_0\,
      O => \Product1_out1__0_carry__3_i_4_n_0\
    );
\Product1_out1__0_carry__3_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__3_i_2_n_0\,
      I1 => \Product1_out1__0_carry__3_i_9_n_0\,
      O => \Product1_out1__0_carry__3_i_5_n_0\
    );
\Product1_out1__0_carry__3_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A9966995595599"
    )
        port map (
      I0 => Switch_out1_1(18),
      I1 => Switch_out1_1(17),
      I2 => \Input_rsvd_1_reg_n_0_[19]\,
      I3 => \Input_rsvd_1_reg_n_0_[18]\,
      I4 => Switch_out1_1(15),
      I5 => Switch_out1_1(16),
      O => \Product1_out1__0_carry__3_i_6_n_0\
    );
\Product1_out1__0_carry__3_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3635F5F"
    )
        port map (
      I0 => Switch_out1_1(17),
      I1 => \Input_rsvd_1_reg_n_0_[19]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(15),
      I4 => Switch_out1_1(16),
      O => \Product1_out1__0_carry__3_i_7_n_0\
    );
\Product1_out1__0_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Switch_out1_1(17),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(16),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(15),
      O => \Product1_out1__0_carry__3_i_8_n_0\
    );
\Product1_out1__0_carry__3_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Switch_out1_1(16),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(15),
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => Switch_out1_1(14),
      O => \Product1_out1__0_carry__3_i_9_n_0\
    );
\Product1_out1__0_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => \Input_rsvd_1_reg_n_0_[19]\,
      I1 => Switch_out1_1(1),
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(0),
      O => \Product1_out1__0_carry_i_1_n_0\
    );
\Product1_out1__0_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Switch_out1_1(1),
      I1 => \Input_rsvd_1_reg_n_0_[18]\,
      I2 => Switch_out1_1(0),
      I3 => \Input_rsvd_1_reg_n_0_[19]\,
      O => \Product1_out1__0_carry_i_2_n_0\
    );
\Product1_out1__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Switch_out1_1(1),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      O => \Product1_out1__0_carry_i_3_n_0\
    );
\Product1_out1__0_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00D5FF"
    )
        port map (
      I0 => Switch_out1_1(0),
      I1 => \Input_rsvd_1_reg_n_0_[18]\,
      I2 => Switch_out1_1(1),
      I3 => \Input_rsvd_1_reg_n_0_[19]\,
      I4 => \Product1_out1__0_carry_i_8_n_0\,
      O => \Product1_out1__0_carry_i_4_n_0\
    );
\Product1_out1__0_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \Input_rsvd_1_reg_n_0_[19]\,
      I1 => Switch_out1_1(0),
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => Switch_out1_1(1),
      I4 => \Input_rsvd_1_reg_n_0_[17]\,
      I5 => Switch_out1_1(2),
      O => \Product1_out1__0_carry_i_5_n_0\
    );
\Product1_out1__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Input_rsvd_1_reg_n_0_[17]\,
      I1 => Switch_out1_1(1),
      I2 => Switch_out1_1(0),
      I3 => \Input_rsvd_1_reg_n_0_[18]\,
      O => \Product1_out1__0_carry_i_6_n_0\
    );
\Product1_out1__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Input_rsvd_1_reg_n_0_[17]\,
      I1 => Switch_out1_1(0),
      O => \Product1_out1__0_carry_i_7_n_0\
    );
\Product1_out1__0_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => Switch_out1_1(3),
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[19]\,
      I3 => Switch_out1_1(1),
      I4 => Switch_out1_1(2),
      I5 => \Input_rsvd_1_reg_n_0_[18]\,
      O => \Product1_out1__0_carry_i_8_n_0\
    );
\Product1_out1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Product1_out1_inferred__0/i__carry_n_0\,
      CO(2) => \Product1_out1_inferred__0/i__carry_n_1\,
      CO(1) => \Product1_out1_inferred__0/i__carry_n_2\,
      CO(0) => \Product1_out1_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => Product1_out1_n_85,
      DI(2) => Product1_out1_n_86,
      DI(1) => Product1_out1_n_87,
      DI(0) => Product1_out1_n_88,
      O(3) => \Product1_out1_inferred__0/i__carry_n_4\,
      O(2) => \Product1_out1_inferred__0/i__carry_n_5\,
      O(1) => \Product1_out1_inferred__0/i__carry_n_6\,
      O(0) => \Product1_out1_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_1__1_n_0\,
      S(2) => \i__carry_i_2__1_n_0\,
      S(1) => \i__carry_i_3__0_n_0\,
      S(0) => \i__carry_i_4__0_n_0\
    );
\Product1_out1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1_inferred__0/i__carry_n_0\,
      CO(3) => \Product1_out1_inferred__0/i__carry__0_n_0\,
      CO(2) => \Product1_out1_inferred__0/i__carry__0_n_1\,
      CO(1) => \Product1_out1_inferred__0/i__carry__0_n_2\,
      CO(0) => \Product1_out1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => Product1_out1_n_81,
      DI(2) => Product1_out1_n_82,
      DI(1) => Product1_out1_n_83,
      DI(0) => Product1_out1_n_84,
      O(3) => \Product1_out1_inferred__0/i__carry__0_n_4\,
      O(2) => \Product1_out1_inferred__0/i__carry__0_n_5\,
      O(1) => \Product1_out1_inferred__0/i__carry__0_n_6\,
      O(0) => \Product1_out1_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__0_n_0\,
      S(2) => \i__carry__0_i_2__1_n_0\,
      S(1) => \i__carry__0_i_3__0_n_0\,
      S(0) => \i__carry__0_i_4__0_n_0\
    );
\Product1_out1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1_inferred__0/i__carry__0_n_0\,
      CO(3) => \Product1_out1_inferred__0/i__carry__1_n_0\,
      CO(2) => \Product1_out1_inferred__0/i__carry__1_n_1\,
      CO(1) => \Product1_out1_inferred__0/i__carry__1_n_2\,
      CO(0) => \Product1_out1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => Product1_out1_n_77,
      DI(2) => Product1_out1_n_78,
      DI(1) => Product1_out1_n_79,
      DI(0) => Product1_out1_n_80,
      O(3) => \Product1_out1_inferred__0/i__carry__1_n_4\,
      O(2) => \Product1_out1_inferred__0/i__carry__1_n_5\,
      O(1) => \Product1_out1_inferred__0/i__carry__1_n_6\,
      O(0) => \Product1_out1_inferred__0/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__1_n_0\,
      S(2) => \i__carry__1_i_2__0_n_0\,
      S(1) => \i__carry__1_i_3__1_n_0\,
      S(0) => \i__carry__1_i_4__0_n_0\
    );
\Product1_out1_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1_inferred__0/i__carry__1_n_0\,
      CO(3) => \Product1_out1_inferred__0/i__carry__2_n_0\,
      CO(2) => \Product1_out1_inferred__0/i__carry__2_n_1\,
      CO(1) => \Product1_out1_inferred__0/i__carry__2_n_2\,
      CO(0) => \Product1_out1_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => Product1_out1_n_73,
      DI(2) => Product1_out1_n_74,
      DI(1) => Product1_out1_n_75,
      DI(0) => Product1_out1_n_76,
      O(3) => \Product1_out1_inferred__0/i__carry__2_n_4\,
      O(2) => \Product1_out1_inferred__0/i__carry__2_n_5\,
      O(1) => \Product1_out1_inferred__0/i__carry__2_n_6\,
      O(0) => \Product1_out1_inferred__0/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__0_n_0\,
      S(2) => \i__carry__2_i_2__0_n_0\,
      S(1) => \i__carry__2_i_3__0_n_0\,
      S(0) => \i__carry__2_i_4__0_n_0\
    );
\Product1_out1_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1_inferred__0/i__carry__2_n_0\,
      CO(3 downto 2) => \NLW_Product1_out1_inferred__0/i__carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Product1_out1_inferred__0/i__carry__3_n_2\,
      CO(0) => \Product1_out1_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => Product1_out1_n_71,
      DI(0) => Product1_out1_n_72,
      O(3) => \NLW_Product1_out1_inferred__0/i__carry__3_O_UNCONNECTED\(3),
      O(2) => \Product1_out1_inferred__0/i__carry__3_n_5\,
      O(1) => \Product1_out1_inferred__0/i__carry__3_n_6\,
      O(0) => \Product1_out1_inferred__0/i__carry__3_n_7\,
      S(3) => '0',
      S(2) => \i__carry__3_i_1__0_n_0\,
      S(1) => \i__carry__3_i_2__0_n_0\,
      S(0) => \i__carry__3_i_3__0_n_0\
    );
\Switch_out1_1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[9]\,
      I1 => Compare_To_Zero_out1,
      O => Switch_out1(0)
    );
\Switch_out1_1[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[19]\,
      I1 => Compare_To_Zero_out1,
      O => Switch_out1(10)
    );
\Switch_out1_1[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[20]\,
      I1 => Compare_To_Zero_out1,
      O => Switch_out1(11)
    );
\Switch_out1_1[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[21]\,
      I1 => Compare_To_Zero_out1,
      O => Switch_out1(12)
    );
\Switch_out1_1[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[22]\,
      I1 => Compare_To_Zero_out1,
      O => Switch_out1(13)
    );
\Switch_out1_1[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[23]\,
      I1 => Compare_To_Zero_out1,
      O => Switch_out1(14)
    );
\Switch_out1_1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[24]\,
      I1 => Compare_To_Zero_out1,
      O => Switch_out1(15)
    );
\Switch_out1_1[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[25]\,
      I1 => Compare_To_Zero_out1,
      O => Switch_out1(16)
    );
\Switch_out1_1[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[26]\,
      I1 => Compare_To_Zero_out1,
      O => Switch_out1(17)
    );
\Switch_out1_1[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[27]\,
      I1 => Compare_To_Zero_out1,
      O => Switch_out1(18)
    );
\Switch_out1_1[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[28]\,
      I1 => Compare_To_Zero_out1,
      O => Switch_out1(19)
    );
\Switch_out1_1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[10]\,
      I1 => Compare_To_Zero_out1,
      O => Switch_out1(1)
    );
\Switch_out1_1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[11]\,
      I1 => Compare_To_Zero_out1,
      O => Switch_out1(2)
    );
\Switch_out1_1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[12]\,
      I1 => Compare_To_Zero_out1,
      O => Switch_out1(3)
    );
\Switch_out1_1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[13]\,
      I1 => Compare_To_Zero_out1,
      O => Switch_out1(4)
    );
\Switch_out1_1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[14]\,
      I1 => Compare_To_Zero_out1,
      O => Switch_out1(5)
    );
\Switch_out1_1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[15]\,
      I1 => Compare_To_Zero_out1,
      O => Switch_out1(6)
    );
\Switch_out1_1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[16]\,
      I1 => Compare_To_Zero_out1,
      O => Switch_out1(7)
    );
\Switch_out1_1[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[17]\,
      I1 => Compare_To_Zero_out1,
      O => Switch_out1(8)
    );
\Switch_out1_1[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[18]\,
      I1 => Compare_To_Zero_out1,
      O => Switch_out1(9)
    );
\Switch_out1_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Switch_out1(0),
      Q => Switch_out1_1(0)
    );
\Switch_out1_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Switch_out1(10),
      Q => Switch_out1_1(10)
    );
\Switch_out1_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Switch_out1(11),
      Q => Switch_out1_1(11)
    );
\Switch_out1_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Switch_out1(12),
      Q => Switch_out1_1(12)
    );
\Switch_out1_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Switch_out1(13),
      Q => Switch_out1_1(13)
    );
\Switch_out1_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Switch_out1(14),
      Q => Switch_out1_1(14)
    );
\Switch_out1_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Switch_out1(15),
      Q => Switch_out1_1(15)
    );
\Switch_out1_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Switch_out1(16),
      Q => Switch_out1_1(16)
    );
\Switch_out1_1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Switch_out1(17),
      Q => Switch_out1_1(17)
    );
\Switch_out1_1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Switch_out1(18),
      Q => Switch_out1_1(18)
    );
\Switch_out1_1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Switch_out1(19),
      Q => Switch_out1_1(19)
    );
\Switch_out1_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Switch_out1(1),
      Q => Switch_out1_1(1)
    );
\Switch_out1_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Switch_out1(2),
      Q => Switch_out1_1(2)
    );
\Switch_out1_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Switch_out1(3),
      Q => Switch_out1_1(3)
    );
\Switch_out1_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Switch_out1(4),
      Q => Switch_out1_1(4)
    );
\Switch_out1_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Switch_out1(5),
      Q => Switch_out1_1(5)
    );
\Switch_out1_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Switch_out1(6),
      Q => Switch_out1_1(6)
    );
\Switch_out1_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Switch_out1(7),
      Q => Switch_out1_1(7)
    );
\Switch_out1_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Switch_out1(8),
      Q => Switch_out1_1(8)
    );
\Switch_out1_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Switch_out1(9),
      Q => Switch_out1_1(9)
    );
\delayMatch_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Compare_To_Zero_out1,
      Q => delayMatch_reg_3(0)
    );
\delayMatch_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => delayMatch_reg_3(0),
      Q => delayMatch_reg_3(1)
    );
\delayMatch_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg_n_0_[16]\,
      I1 => delayMatch_reg_3(1),
      O => \delayMatch_reg_next[0]_4\(0)
    );
\delayMatch_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[9]__0_n_0\,
      I1 => delayMatch_reg_3(1),
      O => \delayMatch_reg_next[0]_4\(10)
    );
\delayMatch_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[10]__0_n_0\,
      I1 => delayMatch_reg_3(1),
      O => \delayMatch_reg_next[0]_4\(11)
    );
\delayMatch_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[11]__0_n_0\,
      I1 => delayMatch_reg_3(1),
      O => \delayMatch_reg_next[0]_4\(12)
    );
\delayMatch_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[12]__0_n_0\,
      I1 => delayMatch_reg_3(1),
      O => \delayMatch_reg_next[0]_4\(13)
    );
\delayMatch_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[13]__0_n_0\,
      I1 => delayMatch_reg_3(1),
      O => \delayMatch_reg_next[0]_4\(14)
    );
\delayMatch_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[14]__0_n_0\,
      I1 => delayMatch_reg_3(1),
      O => \delayMatch_reg_next[0]_4\(15)
    );
\delayMatch_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[15]__0_n_0\,
      I1 => delayMatch_reg_3(1),
      O => \delayMatch_reg_next[0]_4\(16)
    );
\delayMatch_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[16]__0_n_0\,
      I1 => delayMatch_reg_3(1),
      O => \delayMatch_reg_next[0]_4\(17)
    );
\delayMatch_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[17]__0_n_0\,
      I1 => delayMatch_reg_3(1),
      O => \delayMatch_reg_next[0]_4\(18)
    );
\delayMatch_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[18]__0_n_0\,
      I1 => delayMatch_reg_3(1),
      O => \delayMatch_reg_next[0]_4\(19)
    );
\delayMatch_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[0]__0_n_0\,
      I1 => delayMatch_reg_3(1),
      O => \delayMatch_reg_next[0]_4\(1)
    );
\delayMatch_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[1]__0_n_0\,
      I1 => delayMatch_reg_3(1),
      O => \delayMatch_reg_next[0]_4\(2)
    );
\delayMatch_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[2]__0_n_0\,
      I1 => delayMatch_reg_3(1),
      O => \delayMatch_reg_next[0]_4\(3)
    );
\delayMatch_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[3]__0_n_0\,
      I1 => delayMatch_reg_3(1),
      O => \delayMatch_reg_next[0]_4\(4)
    );
\delayMatch_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[4]__0_n_0\,
      I1 => delayMatch_reg_3(1),
      O => \delayMatch_reg_next[0]_4\(5)
    );
\delayMatch_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[5]__0_n_0\,
      I1 => delayMatch_reg_3(1),
      O => \delayMatch_reg_next[0]_4\(6)
    );
\delayMatch_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[6]__0_n_0\,
      I1 => delayMatch_reg_3(1),
      O => \delayMatch_reg_next[0]_4\(7)
    );
\delayMatch_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[7]__0_n_0\,
      I1 => delayMatch_reg_3(1),
      O => \delayMatch_reg_next[0]_4\(8)
    );
\delayMatch_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[8]__0_n_0\,
      I1 => delayMatch_reg_3(1),
      O => \delayMatch_reg_next[0]_4\(9)
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_81,
      I1 => \Product1_out1__0_carry__0_n_4\,
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_82,
      I1 => \Product1_out1__0_carry__0_n_5\,
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_83,
      I1 => \Product1_out1__0_carry__0_n_6\,
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_84,
      I1 => \Product1_out1__0_carry__0_n_7\,
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_77,
      I1 => \Product1_out1__0_carry__1_n_4\,
      O => \i__carry__1_i_1__1_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_78,
      I1 => \Product1_out1__0_carry__1_n_5\,
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_79,
      I1 => \Product1_out1__0_carry__1_n_6\,
      O => \i__carry__1_i_3__1_n_0\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_80,
      I1 => \Product1_out1__0_carry__1_n_7\,
      O => \i__carry__1_i_4__0_n_0\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_73,
      I1 => \Product1_out1__0_carry__2_n_4\,
      O => \i__carry__2_i_1__0_n_0\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_74,
      I1 => \Product1_out1__0_carry__2_n_5\,
      O => \i__carry__2_i_2__0_n_0\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_75,
      I1 => \Product1_out1__0_carry__2_n_6\,
      O => \i__carry__2_i_3__0_n_0\
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_76,
      I1 => \Product1_out1__0_carry__2_n_7\,
      O => \i__carry__2_i_4__0_n_0\
    );
\i__carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_70,
      I1 => \Product1_out1__0_carry__3_n_5\,
      O => \i__carry__3_i_1__0_n_0\
    );
\i__carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_71,
      I1 => \Product1_out1__0_carry__3_n_6\,
      O => \i__carry__3_i_2__0_n_0\
    );
\i__carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_72,
      I1 => \Product1_out1__0_carry__3_n_7\,
      O => \i__carry__3_i_3__0_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_85,
      I1 => \Product1_out1__0_carry_n_4\,
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_86,
      I1 => \Product1_out1__0_carry_n_5\,
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_87,
      I1 => \Product1_out1__0_carry_n_6\,
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_88,
      I1 => \Product1_out1__0_carry_n_7\,
      O => \i__carry_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_core_0_0_fader_3_0_16ms is
  port (
    \delayMatch1_reg_next[0]_5\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    clk_enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    run_drum : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_core_0_0_fader_3_0_16ms : entity is "fader_3_0_16ms";
end design_1_audio_core_0_0_fader_3_0_16ms;

architecture STRUCTURE of design_1_audio_core_0_0_fader_3_0_16ms is
  signal Compare_To_Zero_out1 : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry__0_n_2\ : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry__0_n_3\ : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \Compare_To_Zero_out1_carry_i_4__1_n_0\ : STD_LOGIC;
  signal Compare_To_Zero_out1_carry_n_0 : STD_LOGIC;
  signal Compare_To_Zero_out1_carry_n_1 : STD_LOGIC;
  signal Compare_To_Zero_out1_carry_n_2 : STD_LOGIC;
  signal Compare_To_Zero_out1_carry_n_3 : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_1\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_4\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_5\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_6\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__0_n_7\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_1\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_4\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_5\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_6\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__1_n_7\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_1\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_4\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_5\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_6\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__2_n_7\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_1\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_4\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_5\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_6\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__3_n_7\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_i_2__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_i_3__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_i_4__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_1\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_4\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_5\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_6\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__4_n_7\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_i_2__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_i_3__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_n_5\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_n_6\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry__5_n_7\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out10_carry_i_3__1_n_0\ : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_0 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_1 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_2 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_3 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_4 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_5 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_6 : STD_LOGIC;
  signal HDL_Counter5_out10_carry_n_7 : STD_LOGIC;
  signal \HDL_Counter5_out1[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_6__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_7__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[28]_i_8__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[10]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[11]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[12]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[13]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[14]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[15]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[16]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[17]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[18]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[19]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[20]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[21]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[22]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[23]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[24]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[25]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[26]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[27]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[28]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[2]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[3]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[4]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[5]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[6]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[7]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[8]\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg_n_0_[9]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[17]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[18]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[19]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Input_rsvd_1_reg_n_0_[9]\ : STD_LOGIC;
  signal \Product1_out1_1_reg[0]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[10]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[11]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[12]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[13]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[14]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[15]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[16]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[17]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[18]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[1]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[2]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[3]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[4]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[5]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[6]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[7]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[8]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg[9]__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_n_1\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_n_2\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_n_3\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_n_4\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_n_5\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_n_6\ : STD_LOGIC;
  signal \Product1_out1__0_carry__0_n_7\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_10__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_11__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_12__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_i_9__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_n_1\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_n_2\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_n_3\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_n_4\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_n_5\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_n_6\ : STD_LOGIC;
  signal \Product1_out1__0_carry__1_n_7\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_10__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_11__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_12__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_5__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_6__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_7__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_8__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_i_9__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_n_1\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_n_2\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_n_3\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_n_4\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_n_5\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_n_6\ : STD_LOGIC;
  signal \Product1_out1__0_carry__2_n_7\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_i_5__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_i_6__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_i_7__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_i_8__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_i_9__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_n_2\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_n_3\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_n_5\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_n_6\ : STD_LOGIC;
  signal \Product1_out1__0_carry__3_n_7\ : STD_LOGIC;
  signal \Product1_out1__0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry_n_0\ : STD_LOGIC;
  signal \Product1_out1__0_carry_n_1\ : STD_LOGIC;
  signal \Product1_out1__0_carry_n_2\ : STD_LOGIC;
  signal \Product1_out1__0_carry_n_3\ : STD_LOGIC;
  signal \Product1_out1__0_carry_n_4\ : STD_LOGIC;
  signal \Product1_out1__0_carry_n_5\ : STD_LOGIC;
  signal \Product1_out1__0_carry_n_6\ : STD_LOGIC;
  signal \Product1_out1__0_carry_n_7\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__2_n_4\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__3_n_5\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__3_n_6\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry__3_n_7\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \Product1_out1_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal Product1_out1_n_100 : STD_LOGIC;
  signal Product1_out1_n_101 : STD_LOGIC;
  signal Product1_out1_n_102 : STD_LOGIC;
  signal Product1_out1_n_103 : STD_LOGIC;
  signal Product1_out1_n_104 : STD_LOGIC;
  signal Product1_out1_n_105 : STD_LOGIC;
  signal Product1_out1_n_58 : STD_LOGIC;
  signal Product1_out1_n_59 : STD_LOGIC;
  signal Product1_out1_n_60 : STD_LOGIC;
  signal Product1_out1_n_61 : STD_LOGIC;
  signal Product1_out1_n_62 : STD_LOGIC;
  signal Product1_out1_n_63 : STD_LOGIC;
  signal Product1_out1_n_64 : STD_LOGIC;
  signal Product1_out1_n_65 : STD_LOGIC;
  signal Product1_out1_n_66 : STD_LOGIC;
  signal Product1_out1_n_67 : STD_LOGIC;
  signal Product1_out1_n_68 : STD_LOGIC;
  signal Product1_out1_n_69 : STD_LOGIC;
  signal Product1_out1_n_70 : STD_LOGIC;
  signal Product1_out1_n_71 : STD_LOGIC;
  signal Product1_out1_n_72 : STD_LOGIC;
  signal Product1_out1_n_73 : STD_LOGIC;
  signal Product1_out1_n_74 : STD_LOGIC;
  signal Product1_out1_n_75 : STD_LOGIC;
  signal Product1_out1_n_76 : STD_LOGIC;
  signal Product1_out1_n_77 : STD_LOGIC;
  signal Product1_out1_n_78 : STD_LOGIC;
  signal Product1_out1_n_79 : STD_LOGIC;
  signal Product1_out1_n_80 : STD_LOGIC;
  signal Product1_out1_n_81 : STD_LOGIC;
  signal Product1_out1_n_82 : STD_LOGIC;
  signal Product1_out1_n_83 : STD_LOGIC;
  signal Product1_out1_n_84 : STD_LOGIC;
  signal Product1_out1_n_85 : STD_LOGIC;
  signal Product1_out1_n_86 : STD_LOGIC;
  signal Product1_out1_n_87 : STD_LOGIC;
  signal Product1_out1_n_88 : STD_LOGIC;
  signal Product1_out1_n_89 : STD_LOGIC;
  signal Product1_out1_n_90 : STD_LOGIC;
  signal Product1_out1_n_91 : STD_LOGIC;
  signal Product1_out1_n_92 : STD_LOGIC;
  signal Product1_out1_n_93 : STD_LOGIC;
  signal Product1_out1_n_94 : STD_LOGIC;
  signal Product1_out1_n_95 : STD_LOGIC;
  signal Product1_out1_n_96 : STD_LOGIC;
  signal Product1_out1_n_97 : STD_LOGIC;
  signal Product1_out1_n_98 : STD_LOGIC;
  signal Product1_out1_n_99 : STD_LOGIC;
  signal \Switch_out1_1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Switch_out1_1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \Switch_out1_1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \Switch_out1_1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \Switch_out1_1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \Switch_out1_1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \Switch_out1_1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \Switch_out1_1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \Switch_out1_1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \Switch_out1_1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \Switch_out1_1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \Switch_out1_1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Switch_out1_1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Switch_out1_1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Switch_out1_1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Switch_out1_1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \Switch_out1_1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \Switch_out1_1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \Switch_out1_1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \Switch_out1_1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \Switch_out1_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Switch_out1_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Switch_out1_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Switch_out1_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Switch_out1_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Switch_out1_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \Switch_out1_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \Switch_out1_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Switch_out1_1_reg_n_0_[17]\ : STD_LOGIC;
  signal \Switch_out1_1_reg_n_0_[18]\ : STD_LOGIC;
  signal \Switch_out1_1_reg_n_0_[19]\ : STD_LOGIC;
  signal \Switch_out1_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Switch_out1_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Switch_out1_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Switch_out1_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Switch_out1_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \Switch_out1_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Switch_out1_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \Switch_out1_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Switch_out1_1_reg_n_0_[9]\ : STD_LOGIC;
  signal \delayMatch_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \delayMatch_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal NLW_Compare_To_Zero_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Compare_To_Zero_out1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Compare_To_Zero_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_HDL_Counter5_out10_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_HDL_Counter5_out10_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_Product1_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product1_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product1_out1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Product1_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product1_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product1_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Product1_out1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Product1_out1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Product1_out1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Product1_out1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_Product1_out1__0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Product1_out1__0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Product1_out1_inferred__0/i__carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Product1_out1_inferred__0/i__carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[10]_i_1__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[11]_i_1__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[12]_i_1__1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[13]_i_1__1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[14]_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[15]_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[16]_i_1__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[17]_i_1__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[18]_i_1__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[19]_i_1__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[20]_i_1__2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[21]_i_1__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[22]_i_1__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[23]_i_1__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[24]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[25]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[26]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[28]_i_2__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[2]_i_1__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[3]_i_1__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[4]_i_1__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[5]_i_1__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[6]_i_1__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[7]_i_1__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[8]_i_1__1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \HDL_Counter5_out1[9]_i_1__1\ : label is "soft_lutpair127";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Product1_out1 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \Switch_out1_1[0]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \Switch_out1_1[10]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \Switch_out1_1[11]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \Switch_out1_1[12]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \Switch_out1_1[13]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \Switch_out1_1[14]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \Switch_out1_1[15]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \Switch_out1_1[16]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \Switch_out1_1[17]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Switch_out1_1[18]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \Switch_out1_1[19]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \Switch_out1_1[1]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \Switch_out1_1[2]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Switch_out1_1[3]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \Switch_out1_1[4]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \Switch_out1_1[5]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \Switch_out1_1[6]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \Switch_out1_1[7]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \Switch_out1_1[8]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \Switch_out1_1[9]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2_i_1\ : label is "soft_lutpair140";
begin
Compare_To_Zero_out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Compare_To_Zero_out1_carry_n_0,
      CO(2) => Compare_To_Zero_out1_carry_n_1,
      CO(1) => Compare_To_Zero_out1_carry_n_2,
      CO(0) => Compare_To_Zero_out1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_Compare_To_Zero_out1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \Compare_To_Zero_out1_carry_i_1__1_n_0\,
      S(2) => \Compare_To_Zero_out1_carry_i_2__1_n_0\,
      S(1) => \Compare_To_Zero_out1_carry_i_3__1_n_0\,
      S(0) => \Compare_To_Zero_out1_carry_i_4__1_n_0\
    );
\Compare_To_Zero_out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Compare_To_Zero_out1_carry_n_0,
      CO(3) => \NLW_Compare_To_Zero_out1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => Compare_To_Zero_out1,
      CO(1) => \Compare_To_Zero_out1_carry__0_n_2\,
      CO(0) => \Compare_To_Zero_out1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Compare_To_Zero_out1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Compare_To_Zero_out1_carry__0_i_1__1_n_0\,
      S(1) => \Compare_To_Zero_out1_carry__0_i_2__1_n_0\,
      S(0) => \Compare_To_Zero_out1_carry__0_i_3__1_n_0\
    );
\Compare_To_Zero_out1_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[28]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[27]\,
      O => \Compare_To_Zero_out1_carry__0_i_1__1_n_0\
    );
\Compare_To_Zero_out1_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[24]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[25]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[26]\,
      O => \Compare_To_Zero_out1_carry__0_i_2__1_n_0\
    );
\Compare_To_Zero_out1_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[21]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[22]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[23]\,
      O => \Compare_To_Zero_out1_carry__0_i_3__1_n_0\
    );
\Compare_To_Zero_out1_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[18]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[19]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[20]\,
      O => \Compare_To_Zero_out1_carry_i_1__1_n_0\
    );
\Compare_To_Zero_out1_carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[15]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[16]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[17]\,
      O => \Compare_To_Zero_out1_carry_i_2__1_n_0\
    );
\Compare_To_Zero_out1_carry_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[12]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[13]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[14]\,
      O => \Compare_To_Zero_out1_carry_i_3__1_n_0\
    );
\Compare_To_Zero_out1_carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[9]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[10]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[11]\,
      O => \Compare_To_Zero_out1_carry_i_4__1_n_0\
    );
HDL_Counter5_out10_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => HDL_Counter5_out10_carry_n_0,
      CO(2) => HDL_Counter5_out10_carry_n_1,
      CO(1) => HDL_Counter5_out10_carry_n_2,
      CO(0) => HDL_Counter5_out10_carry_n_3,
      CYINIT => '0',
      DI(3) => \HDL_Counter5_out1_reg_n_0_[5]\,
      DI(2) => \HDL_Counter5_out1_reg_n_0_[4]\,
      DI(1) => \HDL_Counter5_out1_reg_n_0_[3]\,
      DI(0) => '0',
      O(3) => HDL_Counter5_out10_carry_n_4,
      O(2) => HDL_Counter5_out10_carry_n_5,
      O(1) => HDL_Counter5_out10_carry_n_6,
      O(0) => HDL_Counter5_out10_carry_n_7,
      S(3) => \HDL_Counter5_out10_carry_i_1__1_n_0\,
      S(2) => \HDL_Counter5_out10_carry_i_2__1_n_0\,
      S(1) => \HDL_Counter5_out10_carry_i_3__1_n_0\,
      S(0) => \HDL_Counter5_out1_reg_n_0_[2]\
    );
\HDL_Counter5_out10_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => HDL_Counter5_out10_carry_n_0,
      CO(3) => \HDL_Counter5_out10_carry__0_n_0\,
      CO(2) => \HDL_Counter5_out10_carry__0_n_1\,
      CO(1) => \HDL_Counter5_out10_carry__0_n_2\,
      CO(0) => \HDL_Counter5_out10_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter5_out1_reg_n_0_[9]\,
      DI(2) => \HDL_Counter5_out1_reg_n_0_[8]\,
      DI(1) => \HDL_Counter5_out1_reg_n_0_[7]\,
      DI(0) => \HDL_Counter5_out1_reg_n_0_[6]\,
      O(3) => \HDL_Counter5_out10_carry__0_n_4\,
      O(2) => \HDL_Counter5_out10_carry__0_n_5\,
      O(1) => \HDL_Counter5_out10_carry__0_n_6\,
      O(0) => \HDL_Counter5_out10_carry__0_n_7\,
      S(3) => \HDL_Counter5_out10_carry__0_i_1__1_n_0\,
      S(2) => \HDL_Counter5_out10_carry__0_i_2__1_n_0\,
      S(1) => \HDL_Counter5_out10_carry__0_i_3__1_n_0\,
      S(0) => \HDL_Counter5_out10_carry__0_i_4__1_n_0\
    );
\HDL_Counter5_out10_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[9]\,
      O => \HDL_Counter5_out10_carry__0_i_1__1_n_0\
    );
\HDL_Counter5_out10_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[8]\,
      O => \HDL_Counter5_out10_carry__0_i_2__1_n_0\
    );
\HDL_Counter5_out10_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[7]\,
      O => \HDL_Counter5_out10_carry__0_i_3__1_n_0\
    );
\HDL_Counter5_out10_carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[6]\,
      O => \HDL_Counter5_out10_carry__0_i_4__1_n_0\
    );
\HDL_Counter5_out10_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter5_out10_carry__0_n_0\,
      CO(3) => \HDL_Counter5_out10_carry__1_n_0\,
      CO(2) => \HDL_Counter5_out10_carry__1_n_1\,
      CO(1) => \HDL_Counter5_out10_carry__1_n_2\,
      CO(0) => \HDL_Counter5_out10_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter5_out1_reg_n_0_[13]\,
      DI(2) => \HDL_Counter5_out1_reg_n_0_[12]\,
      DI(1) => \HDL_Counter5_out1_reg_n_0_[11]\,
      DI(0) => \HDL_Counter5_out1_reg_n_0_[10]\,
      O(3) => \HDL_Counter5_out10_carry__1_n_4\,
      O(2) => \HDL_Counter5_out10_carry__1_n_5\,
      O(1) => \HDL_Counter5_out10_carry__1_n_6\,
      O(0) => \HDL_Counter5_out10_carry__1_n_7\,
      S(3) => \HDL_Counter5_out10_carry__1_i_1__1_n_0\,
      S(2) => \HDL_Counter5_out10_carry__1_i_2__1_n_0\,
      S(1) => \HDL_Counter5_out10_carry__1_i_3__1_n_0\,
      S(0) => \HDL_Counter5_out10_carry__1_i_4__1_n_0\
    );
\HDL_Counter5_out10_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[13]\,
      O => \HDL_Counter5_out10_carry__1_i_1__1_n_0\
    );
\HDL_Counter5_out10_carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[12]\,
      O => \HDL_Counter5_out10_carry__1_i_2__1_n_0\
    );
\HDL_Counter5_out10_carry__1_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[11]\,
      O => \HDL_Counter5_out10_carry__1_i_3__1_n_0\
    );
\HDL_Counter5_out10_carry__1_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[10]\,
      O => \HDL_Counter5_out10_carry__1_i_4__1_n_0\
    );
\HDL_Counter5_out10_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter5_out10_carry__1_n_0\,
      CO(3) => \HDL_Counter5_out10_carry__2_n_0\,
      CO(2) => \HDL_Counter5_out10_carry__2_n_1\,
      CO(1) => \HDL_Counter5_out10_carry__2_n_2\,
      CO(0) => \HDL_Counter5_out10_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter5_out1_reg_n_0_[17]\,
      DI(2) => \HDL_Counter5_out1_reg_n_0_[16]\,
      DI(1) => \HDL_Counter5_out1_reg_n_0_[15]\,
      DI(0) => \HDL_Counter5_out1_reg_n_0_[14]\,
      O(3) => \HDL_Counter5_out10_carry__2_n_4\,
      O(2) => \HDL_Counter5_out10_carry__2_n_5\,
      O(1) => \HDL_Counter5_out10_carry__2_n_6\,
      O(0) => \HDL_Counter5_out10_carry__2_n_7\,
      S(3) => \HDL_Counter5_out10_carry__2_i_1__1_n_0\,
      S(2) => \HDL_Counter5_out10_carry__2_i_2__1_n_0\,
      S(1) => \HDL_Counter5_out10_carry__2_i_3__1_n_0\,
      S(0) => \HDL_Counter5_out10_carry__2_i_4__1_n_0\
    );
\HDL_Counter5_out10_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[17]\,
      O => \HDL_Counter5_out10_carry__2_i_1__1_n_0\
    );
\HDL_Counter5_out10_carry__2_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[16]\,
      O => \HDL_Counter5_out10_carry__2_i_2__1_n_0\
    );
\HDL_Counter5_out10_carry__2_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[15]\,
      O => \HDL_Counter5_out10_carry__2_i_3__1_n_0\
    );
\HDL_Counter5_out10_carry__2_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[14]\,
      O => \HDL_Counter5_out10_carry__2_i_4__1_n_0\
    );
\HDL_Counter5_out10_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter5_out10_carry__2_n_0\,
      CO(3) => \HDL_Counter5_out10_carry__3_n_0\,
      CO(2) => \HDL_Counter5_out10_carry__3_n_1\,
      CO(1) => \HDL_Counter5_out10_carry__3_n_2\,
      CO(0) => \HDL_Counter5_out10_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter5_out1_reg_n_0_[21]\,
      DI(2) => \HDL_Counter5_out1_reg_n_0_[20]\,
      DI(1) => \HDL_Counter5_out1_reg_n_0_[19]\,
      DI(0) => \HDL_Counter5_out1_reg_n_0_[18]\,
      O(3) => \HDL_Counter5_out10_carry__3_n_4\,
      O(2) => \HDL_Counter5_out10_carry__3_n_5\,
      O(1) => \HDL_Counter5_out10_carry__3_n_6\,
      O(0) => \HDL_Counter5_out10_carry__3_n_7\,
      S(3) => \HDL_Counter5_out10_carry__3_i_1__1_n_0\,
      S(2) => \HDL_Counter5_out10_carry__3_i_2__1_n_0\,
      S(1) => \HDL_Counter5_out10_carry__3_i_3__1_n_0\,
      S(0) => \HDL_Counter5_out10_carry__3_i_4__1_n_0\
    );
\HDL_Counter5_out10_carry__3_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[21]\,
      O => \HDL_Counter5_out10_carry__3_i_1__1_n_0\
    );
\HDL_Counter5_out10_carry__3_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[20]\,
      O => \HDL_Counter5_out10_carry__3_i_2__1_n_0\
    );
\HDL_Counter5_out10_carry__3_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[19]\,
      O => \HDL_Counter5_out10_carry__3_i_3__1_n_0\
    );
\HDL_Counter5_out10_carry__3_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[18]\,
      O => \HDL_Counter5_out10_carry__3_i_4__1_n_0\
    );
\HDL_Counter5_out10_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter5_out10_carry__3_n_0\,
      CO(3) => \HDL_Counter5_out10_carry__4_n_0\,
      CO(2) => \HDL_Counter5_out10_carry__4_n_1\,
      CO(1) => \HDL_Counter5_out10_carry__4_n_2\,
      CO(0) => \HDL_Counter5_out10_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter5_out1_reg_n_0_[25]\,
      DI(2) => \HDL_Counter5_out1_reg_n_0_[24]\,
      DI(1) => \HDL_Counter5_out1_reg_n_0_[23]\,
      DI(0) => \HDL_Counter5_out1_reg_n_0_[22]\,
      O(3) => \HDL_Counter5_out10_carry__4_n_4\,
      O(2) => \HDL_Counter5_out10_carry__4_n_5\,
      O(1) => \HDL_Counter5_out10_carry__4_n_6\,
      O(0) => \HDL_Counter5_out10_carry__4_n_7\,
      S(3) => \HDL_Counter5_out10_carry__4_i_1__1_n_0\,
      S(2) => \HDL_Counter5_out10_carry__4_i_2__1_n_0\,
      S(1) => \HDL_Counter5_out10_carry__4_i_3__1_n_0\,
      S(0) => \HDL_Counter5_out10_carry__4_i_4__1_n_0\
    );
\HDL_Counter5_out10_carry__4_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[25]\,
      O => \HDL_Counter5_out10_carry__4_i_1__1_n_0\
    );
\HDL_Counter5_out10_carry__4_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[24]\,
      O => \HDL_Counter5_out10_carry__4_i_2__1_n_0\
    );
\HDL_Counter5_out10_carry__4_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[23]\,
      O => \HDL_Counter5_out10_carry__4_i_3__1_n_0\
    );
\HDL_Counter5_out10_carry__4_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[22]\,
      O => \HDL_Counter5_out10_carry__4_i_4__1_n_0\
    );
\HDL_Counter5_out10_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter5_out10_carry__4_n_0\,
      CO(3 downto 2) => \NLW_HDL_Counter5_out10_carry__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \HDL_Counter5_out10_carry__5_n_2\,
      CO(0) => \HDL_Counter5_out10_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \HDL_Counter5_out1_reg_n_0_[27]\,
      DI(0) => \HDL_Counter5_out1_reg_n_0_[26]\,
      O(3) => \NLW_HDL_Counter5_out10_carry__5_O_UNCONNECTED\(3),
      O(2) => \HDL_Counter5_out10_carry__5_n_5\,
      O(1) => \HDL_Counter5_out10_carry__5_n_6\,
      O(0) => \HDL_Counter5_out10_carry__5_n_7\,
      S(3) => '0',
      S(2) => \HDL_Counter5_out10_carry__5_i_1__1_n_0\,
      S(1) => \HDL_Counter5_out10_carry__5_i_2__1_n_0\,
      S(0) => \HDL_Counter5_out10_carry__5_i_3__1_n_0\
    );
\HDL_Counter5_out10_carry__5_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[28]\,
      O => \HDL_Counter5_out10_carry__5_i_1__1_n_0\
    );
\HDL_Counter5_out10_carry__5_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[27]\,
      O => \HDL_Counter5_out10_carry__5_i_2__1_n_0\
    );
\HDL_Counter5_out10_carry__5_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[26]\,
      O => \HDL_Counter5_out10_carry__5_i_3__1_n_0\
    );
\HDL_Counter5_out10_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[5]\,
      O => \HDL_Counter5_out10_carry_i_1__1_n_0\
    );
\HDL_Counter5_out10_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[4]\,
      O => \HDL_Counter5_out10_carry_i_2__1_n_0\
    );
\HDL_Counter5_out10_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[3]\,
      O => \HDL_Counter5_out10_carry_i_3__1_n_0\
    );
\HDL_Counter5_out1[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__1_n_7\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[10]_i_1__1_n_0\
    );
\HDL_Counter5_out1[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__1_n_6\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[11]_i_1__1_n_0\
    );
\HDL_Counter5_out1[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__1_n_5\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[12]_i_1__1_n_0\
    );
\HDL_Counter5_out1[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__1_n_4\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[13]_i_1__1_n_0\
    );
\HDL_Counter5_out1[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__2_n_7\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[14]_i_1__1_n_0\
    );
\HDL_Counter5_out1[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__2_n_6\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[15]_i_1__1_n_0\
    );
\HDL_Counter5_out1[16]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__2_n_5\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[16]_i_1__1_n_0\
    );
\HDL_Counter5_out1[17]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__2_n_4\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[17]_i_1__1_n_0\
    );
\HDL_Counter5_out1[18]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__3_n_7\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[18]_i_1__1_n_0\
    );
\HDL_Counter5_out1[19]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__3_n_6\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[19]_i_1__1_n_0\
    );
\HDL_Counter5_out1[20]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__3_n_5\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[20]_i_1__2_n_0\
    );
\HDL_Counter5_out1[21]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__3_n_4\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[21]_i_1__1_n_0\
    );
\HDL_Counter5_out1[22]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__4_n_7\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[22]_i_1__1_n_0\
    );
\HDL_Counter5_out1[23]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__4_n_6\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[23]_i_1__1_n_0\
    );
\HDL_Counter5_out1[24]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__4_n_5\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[24]_i_1__1_n_0\
    );
\HDL_Counter5_out1[25]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__4_n_4\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[25]_i_1__1_n_0\
    );
\HDL_Counter5_out1[26]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__5_n_7\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[26]_i_1__1_n_0\
    );
\HDL_Counter5_out1[27]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      I1 => \HDL_Counter5_out10_carry__5_n_6\,
      O => \HDL_Counter5_out1[27]_i_1__1_n_0\
    );
\HDL_Counter5_out1[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4C"
    )
        port map (
      I0 => Compare_To_Zero_out1,
      I1 => clk_enable,
      I2 => run_drum,
      O => \HDL_Counter5_out1[28]_i_1__1_n_0\
    );
\HDL_Counter5_out1[28]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__5_n_5\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[28]_i_2__1_n_0\
    );
\HDL_Counter5_out1[28]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \HDL_Counter5_out1[28]_i_4__1_n_0\,
      I1 => \HDL_Counter5_out1[28]_i_5__1_n_0\,
      I2 => \HDL_Counter5_out1[28]_i_6__1_n_0\,
      I3 => \HDL_Counter5_out1[28]_i_7__1_n_0\,
      I4 => \HDL_Counter5_out1[28]_i_8__1_n_0\,
      I5 => run_drum,
      O => \HDL_Counter5_out1[28]_i_3__1_n_0\
    );
\HDL_Counter5_out1[28]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[9]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[10]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[11]\,
      I3 => \HDL_Counter5_out1_reg_n_0_[12]\,
      I4 => \HDL_Counter5_out1_reg_n_0_[13]\,
      I5 => \HDL_Counter5_out1_reg_n_0_[14]\,
      O => \HDL_Counter5_out1[28]_i_4__1_n_0\
    );
\HDL_Counter5_out1[28]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[15]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[16]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[17]\,
      I3 => \HDL_Counter5_out1_reg_n_0_[18]\,
      I4 => \HDL_Counter5_out1_reg_n_0_[19]\,
      I5 => \HDL_Counter5_out1_reg_n_0_[20]\,
      O => \HDL_Counter5_out1[28]_i_5__1_n_0\
    );
\HDL_Counter5_out1[28]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[6]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[5]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[8]\,
      I3 => \HDL_Counter5_out1_reg_n_0_[7]\,
      O => \HDL_Counter5_out1[28]_i_6__1_n_0\
    );
\HDL_Counter5_out1[28]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[21]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[22]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[23]\,
      I3 => \HDL_Counter5_out1_reg_n_0_[24]\,
      I4 => \HDL_Counter5_out1_reg_n_0_[25]\,
      I5 => \HDL_Counter5_out1_reg_n_0_[26]\,
      O => \HDL_Counter5_out1[28]_i_7__1_n_0\
    );
\HDL_Counter5_out1[28]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[2]\,
      I1 => \HDL_Counter5_out1_reg_n_0_[27]\,
      I2 => \HDL_Counter5_out1_reg_n_0_[28]\,
      I3 => \HDL_Counter5_out1_reg_n_0_[4]\,
      I4 => \HDL_Counter5_out1_reg_n_0_[3]\,
      O => \HDL_Counter5_out1[28]_i_8__1_n_0\
    );
\HDL_Counter5_out1[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HDL_Counter5_out10_carry_n_7,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[2]_i_1__1_n_0\
    );
\HDL_Counter5_out1[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HDL_Counter5_out10_carry_n_6,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[3]_i_1__1_n_0\
    );
\HDL_Counter5_out1[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HDL_Counter5_out10_carry_n_5,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[4]_i_1__1_n_0\
    );
\HDL_Counter5_out1[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HDL_Counter5_out10_carry_n_4,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[5]_i_1__1_n_0\
    );
\HDL_Counter5_out1[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__0_n_7\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[6]_i_1__1_n_0\
    );
\HDL_Counter5_out1[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__0_n_6\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[7]_i_1__1_n_0\
    );
\HDL_Counter5_out1[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__0_n_5\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[8]_i_1__1_n_0\
    );
\HDL_Counter5_out1[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out10_carry__0_n_4\,
      I1 => \HDL_Counter5_out1[28]_i_3__1_n_0\,
      O => \HDL_Counter5_out1[9]_i_1__1_n_0\
    );
\HDL_Counter5_out1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[10]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[10]\
    );
\HDL_Counter5_out1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[11]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[11]\
    );
\HDL_Counter5_out1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[12]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[12]\
    );
\HDL_Counter5_out1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[13]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[13]\
    );
\HDL_Counter5_out1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[14]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[14]\
    );
\HDL_Counter5_out1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[15]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[15]\
    );
\HDL_Counter5_out1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[16]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[16]\
    );
\HDL_Counter5_out1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[17]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[17]\
    );
\HDL_Counter5_out1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[18]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[18]\
    );
\HDL_Counter5_out1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[19]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[19]\
    );
\HDL_Counter5_out1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[20]_i_1__2_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[20]\
    );
\HDL_Counter5_out1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[21]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[21]\
    );
\HDL_Counter5_out1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[22]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[22]\
    );
\HDL_Counter5_out1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[23]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[23]\
    );
\HDL_Counter5_out1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[24]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[24]\
    );
\HDL_Counter5_out1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[25]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[25]\
    );
\HDL_Counter5_out1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[26]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[26]\
    );
\HDL_Counter5_out1_reg[27]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      D => \HDL_Counter5_out1[27]_i_1__1_n_0\,
      PRE => reset,
      Q => \HDL_Counter5_out1_reg_n_0_[27]\
    );
\HDL_Counter5_out1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[28]_i_2__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[28]\
    );
\HDL_Counter5_out1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[2]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[2]\
    );
\HDL_Counter5_out1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[3]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[3]\
    );
\HDL_Counter5_out1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[4]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[4]\
    );
\HDL_Counter5_out1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[5]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[5]\
    );
\HDL_Counter5_out1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[6]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[6]\
    );
\HDL_Counter5_out1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[7]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[7]\
    );
\HDL_Counter5_out1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[8]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[8]\
    );
\HDL_Counter5_out1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \HDL_Counter5_out1[28]_i_1__1_n_0\,
      CLR => reset,
      D => \HDL_Counter5_out1[9]_i_1__1_n_0\,
      Q => \HDL_Counter5_out1_reg_n_0_[9]\
    );
\Input_rsvd_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(0),
      Q => \Input_rsvd_1_reg_n_0_[0]\
    );
\Input_rsvd_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(10),
      Q => \Input_rsvd_1_reg_n_0_[10]\
    );
\Input_rsvd_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(11),
      Q => \Input_rsvd_1_reg_n_0_[11]\
    );
\Input_rsvd_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(12),
      Q => \Input_rsvd_1_reg_n_0_[12]\
    );
\Input_rsvd_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(13),
      Q => \Input_rsvd_1_reg_n_0_[13]\
    );
\Input_rsvd_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(14),
      Q => \Input_rsvd_1_reg_n_0_[14]\
    );
\Input_rsvd_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(15),
      Q => \Input_rsvd_1_reg_n_0_[15]\
    );
\Input_rsvd_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(16),
      Q => \Input_rsvd_1_reg_n_0_[16]\
    );
\Input_rsvd_1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(17),
      Q => \Input_rsvd_1_reg_n_0_[17]\
    );
\Input_rsvd_1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(18),
      Q => \Input_rsvd_1_reg_n_0_[18]\
    );
\Input_rsvd_1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(19),
      Q => \Input_rsvd_1_reg_n_0_[19]\
    );
\Input_rsvd_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(1),
      Q => \Input_rsvd_1_reg_n_0_[1]\
    );
\Input_rsvd_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(2),
      Q => \Input_rsvd_1_reg_n_0_[2]\
    );
\Input_rsvd_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(3),
      Q => \Input_rsvd_1_reg_n_0_[3]\
    );
\Input_rsvd_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(4),
      Q => \Input_rsvd_1_reg_n_0_[4]\
    );
\Input_rsvd_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(5),
      Q => \Input_rsvd_1_reg_n_0_[5]\
    );
\Input_rsvd_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(6),
      Q => \Input_rsvd_1_reg_n_0_[6]\
    );
\Input_rsvd_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(7),
      Q => \Input_rsvd_1_reg_n_0_[7]\
    );
\Input_rsvd_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(8),
      Q => \Input_rsvd_1_reg_n_0_[8]\
    );
\Input_rsvd_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => D(9),
      Q => \Input_rsvd_1_reg_n_0_[9]\
    );
Product1_out1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \Switch_out1_1_reg_n_0_[19]\,
      A(28) => \Switch_out1_1_reg_n_0_[19]\,
      A(27) => \Switch_out1_1_reg_n_0_[19]\,
      A(26) => \Switch_out1_1_reg_n_0_[19]\,
      A(25) => \Switch_out1_1_reg_n_0_[19]\,
      A(24) => \Switch_out1_1_reg_n_0_[19]\,
      A(23) => \Switch_out1_1_reg_n_0_[19]\,
      A(22) => \Switch_out1_1_reg_n_0_[19]\,
      A(21) => \Switch_out1_1_reg_n_0_[19]\,
      A(20) => \Switch_out1_1_reg_n_0_[19]\,
      A(19) => \Switch_out1_1_reg_n_0_[19]\,
      A(18) => \Switch_out1_1_reg_n_0_[18]\,
      A(17) => \Switch_out1_1_reg_n_0_[17]\,
      A(16) => \Switch_out1_1_reg_n_0_[16]\,
      A(15) => \Switch_out1_1_reg_n_0_[15]\,
      A(14) => \Switch_out1_1_reg_n_0_[14]\,
      A(13) => \Switch_out1_1_reg_n_0_[13]\,
      A(12) => \Switch_out1_1_reg_n_0_[12]\,
      A(11) => \Switch_out1_1_reg_n_0_[11]\,
      A(10) => \Switch_out1_1_reg_n_0_[10]\,
      A(9) => \Switch_out1_1_reg_n_0_[9]\,
      A(8) => \Switch_out1_1_reg_n_0_[8]\,
      A(7) => \Switch_out1_1_reg_n_0_[7]\,
      A(6) => \Switch_out1_1_reg_n_0_[6]\,
      A(5) => \Switch_out1_1_reg_n_0_[5]\,
      A(4) => \Switch_out1_1_reg_n_0_[4]\,
      A(3) => \Switch_out1_1_reg_n_0_[3]\,
      A(2) => \Switch_out1_1_reg_n_0_[2]\,
      A(1) => \Switch_out1_1_reg_n_0_[1]\,
      A(0) => \Switch_out1_1_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Product1_out1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \Input_rsvd_1_reg_n_0_[16]\,
      B(15) => \Input_rsvd_1_reg_n_0_[15]\,
      B(14) => \Input_rsvd_1_reg_n_0_[14]\,
      B(13) => \Input_rsvd_1_reg_n_0_[13]\,
      B(12) => \Input_rsvd_1_reg_n_0_[12]\,
      B(11) => \Input_rsvd_1_reg_n_0_[11]\,
      B(10) => \Input_rsvd_1_reg_n_0_[10]\,
      B(9) => \Input_rsvd_1_reg_n_0_[9]\,
      B(8) => \Input_rsvd_1_reg_n_0_[8]\,
      B(7) => \Input_rsvd_1_reg_n_0_[7]\,
      B(6) => \Input_rsvd_1_reg_n_0_[6]\,
      B(5) => \Input_rsvd_1_reg_n_0_[5]\,
      B(4) => \Input_rsvd_1_reg_n_0_[4]\,
      B(3) => \Input_rsvd_1_reg_n_0_[3]\,
      B(2) => \Input_rsvd_1_reg_n_0_[2]\,
      B(1) => \Input_rsvd_1_reg_n_0_[1]\,
      B(0) => \Input_rsvd_1_reg_n_0_[0]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Product1_out1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Product1_out1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Product1_out1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Product1_out1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_Product1_out1_OVERFLOW_UNCONNECTED,
      P(47) => Product1_out1_n_58,
      P(46) => Product1_out1_n_59,
      P(45) => Product1_out1_n_60,
      P(44) => Product1_out1_n_61,
      P(43) => Product1_out1_n_62,
      P(42) => Product1_out1_n_63,
      P(41) => Product1_out1_n_64,
      P(40) => Product1_out1_n_65,
      P(39) => Product1_out1_n_66,
      P(38) => Product1_out1_n_67,
      P(37) => Product1_out1_n_68,
      P(36) => Product1_out1_n_69,
      P(35) => Product1_out1_n_70,
      P(34) => Product1_out1_n_71,
      P(33) => Product1_out1_n_72,
      P(32) => Product1_out1_n_73,
      P(31) => Product1_out1_n_74,
      P(30) => Product1_out1_n_75,
      P(29) => Product1_out1_n_76,
      P(28) => Product1_out1_n_77,
      P(27) => Product1_out1_n_78,
      P(26) => Product1_out1_n_79,
      P(25) => Product1_out1_n_80,
      P(24) => Product1_out1_n_81,
      P(23) => Product1_out1_n_82,
      P(22) => Product1_out1_n_83,
      P(21) => Product1_out1_n_84,
      P(20) => Product1_out1_n_85,
      P(19) => Product1_out1_n_86,
      P(18) => Product1_out1_n_87,
      P(17) => Product1_out1_n_88,
      P(16) => Product1_out1_n_89,
      P(15) => Product1_out1_n_90,
      P(14) => Product1_out1_n_91,
      P(13) => Product1_out1_n_92,
      P(12) => Product1_out1_n_93,
      P(11) => Product1_out1_n_94,
      P(10) => Product1_out1_n_95,
      P(9) => Product1_out1_n_96,
      P(8) => Product1_out1_n_97,
      P(7) => Product1_out1_n_98,
      P(6) => Product1_out1_n_99,
      P(5) => Product1_out1_n_100,
      P(4) => Product1_out1_n_101,
      P(3) => Product1_out1_n_102,
      P(2) => Product1_out1_n_103,
      P(1) => Product1_out1_n_104,
      P(0) => Product1_out1_n_105,
      PATTERNBDETECT => NLW_Product1_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Product1_out1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_Product1_out1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Product1_out1_UNDERFLOW_UNCONNECTED
    );
\Product1_out1_1_reg[0]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry_n_7\,
      Q => \Product1_out1_1_reg[0]__0_n_0\
    );
\Product1_out1_1_reg[10]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__1_n_5\,
      Q => \Product1_out1_1_reg[10]__0_n_0\
    );
\Product1_out1_1_reg[11]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__1_n_4\,
      Q => \Product1_out1_1_reg[11]__0_n_0\
    );
\Product1_out1_1_reg[12]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__2_n_7\,
      Q => \Product1_out1_1_reg[12]__0_n_0\
    );
\Product1_out1_1_reg[13]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__2_n_6\,
      Q => \Product1_out1_1_reg[13]__0_n_0\
    );
\Product1_out1_1_reg[14]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__2_n_5\,
      Q => \Product1_out1_1_reg[14]__0_n_0\
    );
\Product1_out1_1_reg[15]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__2_n_4\,
      Q => \Product1_out1_1_reg[15]__0_n_0\
    );
\Product1_out1_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Product1_out1_n_89,
      Q => \Product1_out1_1_reg_n_0_[16]\
    );
\Product1_out1_1_reg[16]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__3_n_7\,
      Q => \Product1_out1_1_reg[16]__0_n_0\
    );
\Product1_out1_1_reg[17]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__3_n_6\,
      Q => \Product1_out1_1_reg[17]__0_n_0\
    );
\Product1_out1_1_reg[18]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__3_n_5\,
      Q => \Product1_out1_1_reg[18]__0_n_0\
    );
\Product1_out1_1_reg[1]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry_n_6\,
      Q => \Product1_out1_1_reg[1]__0_n_0\
    );
\Product1_out1_1_reg[2]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry_n_5\,
      Q => \Product1_out1_1_reg[2]__0_n_0\
    );
\Product1_out1_1_reg[3]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry_n_4\,
      Q => \Product1_out1_1_reg[3]__0_n_0\
    );
\Product1_out1_1_reg[4]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__0_n_7\,
      Q => \Product1_out1_1_reg[4]__0_n_0\
    );
\Product1_out1_1_reg[5]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__0_n_6\,
      Q => \Product1_out1_1_reg[5]__0_n_0\
    );
\Product1_out1_1_reg[6]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__0_n_5\,
      Q => \Product1_out1_1_reg[6]__0_n_0\
    );
\Product1_out1_1_reg[7]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__0_n_4\,
      Q => \Product1_out1_1_reg[7]__0_n_0\
    );
\Product1_out1_1_reg[8]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__1_n_7\,
      Q => \Product1_out1_1_reg[8]__0_n_0\
    );
\Product1_out1_1_reg[9]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Product1_out1_inferred__0/i__carry__1_n_6\,
      Q => \Product1_out1_1_reg[9]__0_n_0\
    );
\Product1_out1__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Product1_out1__0_carry_n_0\,
      CO(2) => \Product1_out1__0_carry_n_1\,
      CO(1) => \Product1_out1__0_carry_n_2\,
      CO(0) => \Product1_out1__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \Product1_out1__0_carry_i_1__0_n_0\,
      DI(2) => \Product1_out1__0_carry_i_2__0_n_0\,
      DI(1) => \Product1_out1__0_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3) => \Product1_out1__0_carry_n_4\,
      O(2) => \Product1_out1__0_carry_n_5\,
      O(1) => \Product1_out1__0_carry_n_6\,
      O(0) => \Product1_out1__0_carry_n_7\,
      S(3) => \Product1_out1__0_carry_i_4__0_n_0\,
      S(2) => \Product1_out1__0_carry_i_5__0_n_0\,
      S(1) => \Product1_out1__0_carry_i_6__0_n_0\,
      S(0) => \Product1_out1__0_carry_i_7__0_n_0\
    );
\Product1_out1__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1__0_carry_n_0\,
      CO(3) => \Product1_out1__0_carry__0_n_0\,
      CO(2) => \Product1_out1__0_carry__0_n_1\,
      CO(1) => \Product1_out1__0_carry__0_n_2\,
      CO(0) => \Product1_out1__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \Product1_out1__0_carry__0_i_1__0_n_0\,
      DI(2) => \Product1_out1__0_carry__0_i_2__0_n_0\,
      DI(1) => \Product1_out1__0_carry__0_i_3__0_n_0\,
      DI(0) => \Product1_out1__0_carry__0_i_4__0_n_0\,
      O(3) => \Product1_out1__0_carry__0_n_4\,
      O(2) => \Product1_out1__0_carry__0_n_5\,
      O(1) => \Product1_out1__0_carry__0_n_6\,
      O(0) => \Product1_out1__0_carry__0_n_7\,
      S(3) => \Product1_out1__0_carry__0_i_5__0_n_0\,
      S(2) => \Product1_out1__0_carry__0_i_6__0_n_0\,
      S(1) => \Product1_out1__0_carry__0_i_7__0_n_0\,
      S(0) => \Product1_out1__0_carry__0_i_8__0_n_0\
    );
\Product1_out1__0_carry__0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[6]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[5]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[4]\,
      O => \Product1_out1__0_carry__0_i_10__0_n_0\
    );
\Product1_out1__0_carry__0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[5]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[4]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[3]\,
      O => \Product1_out1__0_carry__0_i_11__0_n_0\
    );
\Product1_out1__0_carry__0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[4]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[3]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[2]\,
      O => \Product1_out1__0_carry__0_i_12__0_n_0\
    );
\Product1_out1__0_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[6]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[4]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[5]\,
      O => \Product1_out1__0_carry__0_i_1__0_n_0\
    );
\Product1_out1__0_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[5]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[3]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[4]\,
      O => \Product1_out1__0_carry__0_i_2__0_n_0\
    );
\Product1_out1__0_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[4]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[2]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[3]\,
      O => \Product1_out1__0_carry__0_i_3__0_n_0\
    );
\Product1_out1__0_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[3]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[19]\,
      I3 => \Switch_out1_1_reg_n_0_[1]\,
      I4 => \Input_rsvd_1_reg_n_0_[18]\,
      I5 => \Switch_out1_1_reg_n_0_[2]\,
      O => \Product1_out1__0_carry__0_i_4__0_n_0\
    );
\Product1_out1__0_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__0_i_1__0_n_0\,
      I1 => \Product1_out1__0_carry__0_i_9__0_n_0\,
      O => \Product1_out1__0_carry__0_i_5__0_n_0\
    );
\Product1_out1__0_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__0_i_2__0_n_0\,
      I1 => \Product1_out1__0_carry__0_i_10__0_n_0\,
      O => \Product1_out1__0_carry__0_i_6__0_n_0\
    );
\Product1_out1__0_carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__0_i_3__0_n_0\,
      I1 => \Product1_out1__0_carry__0_i_11__0_n_0\,
      O => \Product1_out1__0_carry__0_i_7__0_n_0\
    );
\Product1_out1__0_carry__0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__0_i_4__0_n_0\,
      I1 => \Product1_out1__0_carry__0_i_12__0_n_0\,
      O => \Product1_out1__0_carry__0_i_8__0_n_0\
    );
\Product1_out1__0_carry__0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[7]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[6]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[5]\,
      O => \Product1_out1__0_carry__0_i_9__0_n_0\
    );
\Product1_out1__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1__0_carry__0_n_0\,
      CO(3) => \Product1_out1__0_carry__1_n_0\,
      CO(2) => \Product1_out1__0_carry__1_n_1\,
      CO(1) => \Product1_out1__0_carry__1_n_2\,
      CO(0) => \Product1_out1__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \Product1_out1__0_carry__1_i_1__0_n_0\,
      DI(2) => \Product1_out1__0_carry__1_i_2__0_n_0\,
      DI(1) => \Product1_out1__0_carry__1_i_3__0_n_0\,
      DI(0) => \Product1_out1__0_carry__1_i_4__0_n_0\,
      O(3) => \Product1_out1__0_carry__1_n_4\,
      O(2) => \Product1_out1__0_carry__1_n_5\,
      O(1) => \Product1_out1__0_carry__1_n_6\,
      O(0) => \Product1_out1__0_carry__1_n_7\,
      S(3) => \Product1_out1__0_carry__1_i_5__0_n_0\,
      S(2) => \Product1_out1__0_carry__1_i_6__0_n_0\,
      S(1) => \Product1_out1__0_carry__1_i_7__0_n_0\,
      S(0) => \Product1_out1__0_carry__1_i_8__0_n_0\
    );
\Product1_out1__0_carry__1_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[10]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[9]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[8]\,
      O => \Product1_out1__0_carry__1_i_10__0_n_0\
    );
\Product1_out1__0_carry__1_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[9]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[8]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[7]\,
      O => \Product1_out1__0_carry__1_i_11__0_n_0\
    );
\Product1_out1__0_carry__1_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[8]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[7]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[6]\,
      O => \Product1_out1__0_carry__1_i_12__0_n_0\
    );
\Product1_out1__0_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[10]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[8]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[9]\,
      O => \Product1_out1__0_carry__1_i_1__0_n_0\
    );
\Product1_out1__0_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[9]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[7]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[8]\,
      O => \Product1_out1__0_carry__1_i_2__0_n_0\
    );
\Product1_out1__0_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[8]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[6]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[7]\,
      O => \Product1_out1__0_carry__1_i_3__0_n_0\
    );
\Product1_out1__0_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[7]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[5]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[6]\,
      O => \Product1_out1__0_carry__1_i_4__0_n_0\
    );
\Product1_out1__0_carry__1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__1_i_1__0_n_0\,
      I1 => \Product1_out1__0_carry__1_i_9__0_n_0\,
      O => \Product1_out1__0_carry__1_i_5__0_n_0\
    );
\Product1_out1__0_carry__1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__1_i_2__0_n_0\,
      I1 => \Product1_out1__0_carry__1_i_10__0_n_0\,
      O => \Product1_out1__0_carry__1_i_6__0_n_0\
    );
\Product1_out1__0_carry__1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__1_i_3__0_n_0\,
      I1 => \Product1_out1__0_carry__1_i_11__0_n_0\,
      O => \Product1_out1__0_carry__1_i_7__0_n_0\
    );
\Product1_out1__0_carry__1_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__1_i_4__0_n_0\,
      I1 => \Product1_out1__0_carry__1_i_12__0_n_0\,
      O => \Product1_out1__0_carry__1_i_8__0_n_0\
    );
\Product1_out1__0_carry__1_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[11]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[10]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[9]\,
      O => \Product1_out1__0_carry__1_i_9__0_n_0\
    );
\Product1_out1__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1__0_carry__1_n_0\,
      CO(3) => \Product1_out1__0_carry__2_n_0\,
      CO(2) => \Product1_out1__0_carry__2_n_1\,
      CO(1) => \Product1_out1__0_carry__2_n_2\,
      CO(0) => \Product1_out1__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \Product1_out1__0_carry__2_i_1__0_n_0\,
      DI(2) => \Product1_out1__0_carry__2_i_2__0_n_0\,
      DI(1) => \Product1_out1__0_carry__2_i_3__0_n_0\,
      DI(0) => \Product1_out1__0_carry__2_i_4__0_n_0\,
      O(3) => \Product1_out1__0_carry__2_n_4\,
      O(2) => \Product1_out1__0_carry__2_n_5\,
      O(1) => \Product1_out1__0_carry__2_n_6\,
      O(0) => \Product1_out1__0_carry__2_n_7\,
      S(3) => \Product1_out1__0_carry__2_i_5__0_n_0\,
      S(2) => \Product1_out1__0_carry__2_i_6__0_n_0\,
      S(1) => \Product1_out1__0_carry__2_i_7__0_n_0\,
      S(0) => \Product1_out1__0_carry__2_i_8__0_n_0\
    );
\Product1_out1__0_carry__2_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[14]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[13]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[12]\,
      O => \Product1_out1__0_carry__2_i_10__0_n_0\
    );
\Product1_out1__0_carry__2_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[13]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[12]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[11]\,
      O => \Product1_out1__0_carry__2_i_11__0_n_0\
    );
\Product1_out1__0_carry__2_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[12]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[11]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[10]\,
      O => \Product1_out1__0_carry__2_i_12__0_n_0\
    );
\Product1_out1__0_carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[14]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[12]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[13]\,
      O => \Product1_out1__0_carry__2_i_1__0_n_0\
    );
\Product1_out1__0_carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[13]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[11]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[12]\,
      O => \Product1_out1__0_carry__2_i_2__0_n_0\
    );
\Product1_out1__0_carry__2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[12]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[10]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[11]\,
      O => \Product1_out1__0_carry__2_i_3__0_n_0\
    );
\Product1_out1__0_carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[11]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[9]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[10]\,
      O => \Product1_out1__0_carry__2_i_4__0_n_0\
    );
\Product1_out1__0_carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__2_i_1__0_n_0\,
      I1 => \Product1_out1__0_carry__2_i_9__0_n_0\,
      O => \Product1_out1__0_carry__2_i_5__0_n_0\
    );
\Product1_out1__0_carry__2_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__2_i_2__0_n_0\,
      I1 => \Product1_out1__0_carry__2_i_10__0_n_0\,
      O => \Product1_out1__0_carry__2_i_6__0_n_0\
    );
\Product1_out1__0_carry__2_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__2_i_3__0_n_0\,
      I1 => \Product1_out1__0_carry__2_i_11__0_n_0\,
      O => \Product1_out1__0_carry__2_i_7__0_n_0\
    );
\Product1_out1__0_carry__2_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__2_i_4__0_n_0\,
      I1 => \Product1_out1__0_carry__2_i_12__0_n_0\,
      O => \Product1_out1__0_carry__2_i_8__0_n_0\
    );
\Product1_out1__0_carry__2_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[15]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[14]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[13]\,
      O => \Product1_out1__0_carry__2_i_9__0_n_0\
    );
\Product1_out1__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1__0_carry__2_n_0\,
      CO(3 downto 2) => \NLW_Product1_out1__0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Product1_out1__0_carry__3_n_2\,
      CO(0) => \Product1_out1__0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \Product1_out1__0_carry__3_i_1__0_n_0\,
      DI(0) => \Product1_out1__0_carry__3_i_2__0_n_0\,
      O(3) => \NLW_Product1_out1__0_carry__3_O_UNCONNECTED\(3),
      O(2) => \Product1_out1__0_carry__3_n_5\,
      O(1) => \Product1_out1__0_carry__3_n_6\,
      O(0) => \Product1_out1__0_carry__3_n_7\,
      S(3) => '0',
      S(2) => \Product1_out1__0_carry__3_i_3__0_n_0\,
      S(1) => \Product1_out1__0_carry__3_i_4__0_n_0\,
      S(0) => \Product1_out1__0_carry__3_i_5__0_n_0\
    );
\Product1_out1__0_carry__3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[16]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[14]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[15]\,
      O => \Product1_out1__0_carry__3_i_1__0_n_0\
    );
\Product1_out1__0_carry__3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8F8F800888888"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[15]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[13]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[14]\,
      O => \Product1_out1__0_carry__3_i_2__0_n_0\
    );
\Product1_out1__0_carry__3_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Product1_out1__0_carry__3_i_6__0_n_0\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Product1_out1__0_carry__3_i_7__0_n_0\,
      O => \Product1_out1__0_carry__3_i_3__0_n_0\
    );
\Product1_out1__0_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__3_i_1__0_n_0\,
      I1 => \Product1_out1__0_carry__3_i_8__0_n_0\,
      O => \Product1_out1__0_carry__3_i_4__0_n_0\
    );
\Product1_out1__0_carry__3_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Product1_out1__0_carry__3_i_2__0_n_0\,
      I1 => \Product1_out1__0_carry__3_i_9__0_n_0\,
      O => \Product1_out1__0_carry__3_i_5__0_n_0\
    );
\Product1_out1__0_carry__3_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A9966995595599"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[18]\,
      I1 => \Switch_out1_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[19]\,
      I3 => \Input_rsvd_1_reg_n_0_[18]\,
      I4 => \Switch_out1_1_reg_n_0_[15]\,
      I5 => \Switch_out1_1_reg_n_0_[16]\,
      O => \Product1_out1__0_carry__3_i_6__0_n_0\
    );
\Product1_out1__0_carry__3_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3635F5F"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[17]\,
      I1 => \Input_rsvd_1_reg_n_0_[19]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[15]\,
      I4 => \Switch_out1_1_reg_n_0_[16]\,
      O => \Product1_out1__0_carry__3_i_7__0_n_0\
    );
\Product1_out1__0_carry__3_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[17]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[16]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[15]\,
      O => \Product1_out1__0_carry__3_i_8__0_n_0\
    );
\Product1_out1__0_carry__3_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[16]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[15]\,
      I4 => \Input_rsvd_1_reg_n_0_[19]\,
      I5 => \Switch_out1_1_reg_n_0_[14]\,
      O => \Product1_out1__0_carry__3_i_9__0_n_0\
    );
\Product1_out1__0_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => \Input_rsvd_1_reg_n_0_[19]\,
      I1 => \Switch_out1_1_reg_n_0_[1]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[0]\,
      O => \Product1_out1__0_carry_i_1__0_n_0\
    );
\Product1_out1__0_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[1]\,
      I1 => \Input_rsvd_1_reg_n_0_[18]\,
      I2 => \Switch_out1_1_reg_n_0_[0]\,
      I3 => \Input_rsvd_1_reg_n_0_[19]\,
      O => \Product1_out1__0_carry_i_2__0_n_0\
    );
\Product1_out1__0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[1]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      O => \Product1_out1__0_carry_i_3__0_n_0\
    );
\Product1_out1__0_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00D5FF"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[0]\,
      I1 => \Input_rsvd_1_reg_n_0_[18]\,
      I2 => \Switch_out1_1_reg_n_0_[1]\,
      I3 => \Input_rsvd_1_reg_n_0_[19]\,
      I4 => \Product1_out1__0_carry_i_8__0_n_0\,
      O => \Product1_out1__0_carry_i_4__0_n_0\
    );
\Product1_out1__0_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \Input_rsvd_1_reg_n_0_[19]\,
      I1 => \Switch_out1_1_reg_n_0_[0]\,
      I2 => \Input_rsvd_1_reg_n_0_[18]\,
      I3 => \Switch_out1_1_reg_n_0_[1]\,
      I4 => \Input_rsvd_1_reg_n_0_[17]\,
      I5 => \Switch_out1_1_reg_n_0_[2]\,
      O => \Product1_out1__0_carry_i_5__0_n_0\
    );
\Product1_out1__0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \Input_rsvd_1_reg_n_0_[17]\,
      I1 => \Switch_out1_1_reg_n_0_[1]\,
      I2 => \Switch_out1_1_reg_n_0_[0]\,
      I3 => \Input_rsvd_1_reg_n_0_[18]\,
      O => \Product1_out1__0_carry_i_6__0_n_0\
    );
\Product1_out1__0_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Input_rsvd_1_reg_n_0_[17]\,
      I1 => \Switch_out1_1_reg_n_0_[0]\,
      O => \Product1_out1__0_carry_i_7__0_n_0\
    );
\Product1_out1__0_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \Switch_out1_1_reg_n_0_[3]\,
      I1 => \Input_rsvd_1_reg_n_0_[17]\,
      I2 => \Input_rsvd_1_reg_n_0_[19]\,
      I3 => \Switch_out1_1_reg_n_0_[1]\,
      I4 => \Switch_out1_1_reg_n_0_[2]\,
      I5 => \Input_rsvd_1_reg_n_0_[18]\,
      O => \Product1_out1__0_carry_i_8__0_n_0\
    );
\Product1_out1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Product1_out1_inferred__0/i__carry_n_0\,
      CO(2) => \Product1_out1_inferred__0/i__carry_n_1\,
      CO(1) => \Product1_out1_inferred__0/i__carry_n_2\,
      CO(0) => \Product1_out1_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => Product1_out1_n_85,
      DI(2) => Product1_out1_n_86,
      DI(1) => Product1_out1_n_87,
      DI(0) => Product1_out1_n_88,
      O(3) => \Product1_out1_inferred__0/i__carry_n_4\,
      O(2) => \Product1_out1_inferred__0/i__carry_n_5\,
      O(1) => \Product1_out1_inferred__0/i__carry_n_6\,
      O(0) => \Product1_out1_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_1__2_n_0\,
      S(2) => \i__carry_i_2__2_n_0\,
      S(1) => \i__carry_i_3__1_n_0\,
      S(0) => \i__carry_i_4__1_n_0\
    );
\Product1_out1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1_inferred__0/i__carry_n_0\,
      CO(3) => \Product1_out1_inferred__0/i__carry__0_n_0\,
      CO(2) => \Product1_out1_inferred__0/i__carry__0_n_1\,
      CO(1) => \Product1_out1_inferred__0/i__carry__0_n_2\,
      CO(0) => \Product1_out1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => Product1_out1_n_81,
      DI(2) => Product1_out1_n_82,
      DI(1) => Product1_out1_n_83,
      DI(0) => Product1_out1_n_84,
      O(3) => \Product1_out1_inferred__0/i__carry__0_n_4\,
      O(2) => \Product1_out1_inferred__0/i__carry__0_n_5\,
      O(1) => \Product1_out1_inferred__0/i__carry__0_n_6\,
      O(0) => \Product1_out1_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__1_n_0\,
      S(2) => \i__carry__0_i_2__2_n_0\,
      S(1) => \i__carry__0_i_3__1_n_0\,
      S(0) => \i__carry__0_i_4__1_n_0\
    );
\Product1_out1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1_inferred__0/i__carry__0_n_0\,
      CO(3) => \Product1_out1_inferred__0/i__carry__1_n_0\,
      CO(2) => \Product1_out1_inferred__0/i__carry__1_n_1\,
      CO(1) => \Product1_out1_inferred__0/i__carry__1_n_2\,
      CO(0) => \Product1_out1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => Product1_out1_n_77,
      DI(2) => Product1_out1_n_78,
      DI(1) => Product1_out1_n_79,
      DI(0) => Product1_out1_n_80,
      O(3) => \Product1_out1_inferred__0/i__carry__1_n_4\,
      O(2) => \Product1_out1_inferred__0/i__carry__1_n_5\,
      O(1) => \Product1_out1_inferred__0/i__carry__1_n_6\,
      O(0) => \Product1_out1_inferred__0/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__2_n_0\,
      S(2) => \i__carry__1_i_2__1_n_0\,
      S(1) => \i__carry__1_i_3__2_n_0\,
      S(0) => \i__carry__1_i_4__1_n_0\
    );
\Product1_out1_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1_inferred__0/i__carry__1_n_0\,
      CO(3) => \Product1_out1_inferred__0/i__carry__2_n_0\,
      CO(2) => \Product1_out1_inferred__0/i__carry__2_n_1\,
      CO(1) => \Product1_out1_inferred__0/i__carry__2_n_2\,
      CO(0) => \Product1_out1_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => Product1_out1_n_73,
      DI(2) => Product1_out1_n_74,
      DI(1) => Product1_out1_n_75,
      DI(0) => Product1_out1_n_76,
      O(3) => \Product1_out1_inferred__0/i__carry__2_n_4\,
      O(2) => \Product1_out1_inferred__0/i__carry__2_n_5\,
      O(1) => \Product1_out1_inferred__0/i__carry__2_n_6\,
      O(0) => \Product1_out1_inferred__0/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__1_n_0\,
      S(2) => \i__carry__2_i_2__1_n_0\,
      S(1) => \i__carry__2_i_3__1_n_0\,
      S(0) => \i__carry__2_i_4__1_n_0\
    );
\Product1_out1_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product1_out1_inferred__0/i__carry__2_n_0\,
      CO(3 downto 2) => \NLW_Product1_out1_inferred__0/i__carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Product1_out1_inferred__0/i__carry__3_n_2\,
      CO(0) => \Product1_out1_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => Product1_out1_n_71,
      DI(0) => Product1_out1_n_72,
      O(3) => \NLW_Product1_out1_inferred__0/i__carry__3_O_UNCONNECTED\(3),
      O(2) => \Product1_out1_inferred__0/i__carry__3_n_5\,
      O(1) => \Product1_out1_inferred__0/i__carry__3_n_6\,
      O(0) => \Product1_out1_inferred__0/i__carry__3_n_7\,
      S(3) => '0',
      S(2) => \i__carry__3_i_1__1_n_0\,
      S(1) => \i__carry__3_i_2__1_n_0\,
      S(0) => \i__carry__3_i_3__1_n_0\
    );
\Switch_out1_1[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[9]\,
      I1 => Compare_To_Zero_out1,
      O => \Switch_out1_1[0]_i_1__0_n_0\
    );
\Switch_out1_1[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[19]\,
      I1 => Compare_To_Zero_out1,
      O => \Switch_out1_1[10]_i_1__0_n_0\
    );
\Switch_out1_1[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[20]\,
      I1 => Compare_To_Zero_out1,
      O => \Switch_out1_1[11]_i_1__0_n_0\
    );
\Switch_out1_1[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[21]\,
      I1 => Compare_To_Zero_out1,
      O => \Switch_out1_1[12]_i_1__0_n_0\
    );
\Switch_out1_1[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[22]\,
      I1 => Compare_To_Zero_out1,
      O => \Switch_out1_1[13]_i_1__0_n_0\
    );
\Switch_out1_1[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[23]\,
      I1 => Compare_To_Zero_out1,
      O => \Switch_out1_1[14]_i_1__0_n_0\
    );
\Switch_out1_1[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[24]\,
      I1 => Compare_To_Zero_out1,
      O => \Switch_out1_1[15]_i_1__0_n_0\
    );
\Switch_out1_1[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[25]\,
      I1 => Compare_To_Zero_out1,
      O => \Switch_out1_1[16]_i_1__0_n_0\
    );
\Switch_out1_1[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[26]\,
      I1 => Compare_To_Zero_out1,
      O => \Switch_out1_1[17]_i_1__0_n_0\
    );
\Switch_out1_1[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[27]\,
      I1 => Compare_To_Zero_out1,
      O => \Switch_out1_1[18]_i_1__0_n_0\
    );
\Switch_out1_1[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[28]\,
      I1 => Compare_To_Zero_out1,
      O => \Switch_out1_1[19]_i_1__0_n_0\
    );
\Switch_out1_1[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[10]\,
      I1 => Compare_To_Zero_out1,
      O => \Switch_out1_1[1]_i_1__0_n_0\
    );
\Switch_out1_1[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[11]\,
      I1 => Compare_To_Zero_out1,
      O => \Switch_out1_1[2]_i_1__0_n_0\
    );
\Switch_out1_1[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[12]\,
      I1 => Compare_To_Zero_out1,
      O => \Switch_out1_1[3]_i_1__0_n_0\
    );
\Switch_out1_1[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[13]\,
      I1 => Compare_To_Zero_out1,
      O => \Switch_out1_1[4]_i_1__0_n_0\
    );
\Switch_out1_1[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[14]\,
      I1 => Compare_To_Zero_out1,
      O => \Switch_out1_1[5]_i_1__0_n_0\
    );
\Switch_out1_1[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[15]\,
      I1 => Compare_To_Zero_out1,
      O => \Switch_out1_1[6]_i_1__0_n_0\
    );
\Switch_out1_1[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[16]\,
      I1 => Compare_To_Zero_out1,
      O => \Switch_out1_1[7]_i_1__0_n_0\
    );
\Switch_out1_1[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[17]\,
      I1 => Compare_To_Zero_out1,
      O => \Switch_out1_1[8]_i_1__0_n_0\
    );
\Switch_out1_1[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter5_out1_reg_n_0_[18]\,
      I1 => Compare_To_Zero_out1,
      O => \Switch_out1_1[9]_i_1__0_n_0\
    );
\Switch_out1_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Switch_out1_1[0]_i_1__0_n_0\,
      Q => \Switch_out1_1_reg_n_0_[0]\
    );
\Switch_out1_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Switch_out1_1[10]_i_1__0_n_0\,
      Q => \Switch_out1_1_reg_n_0_[10]\
    );
\Switch_out1_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Switch_out1_1[11]_i_1__0_n_0\,
      Q => \Switch_out1_1_reg_n_0_[11]\
    );
\Switch_out1_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Switch_out1_1[12]_i_1__0_n_0\,
      Q => \Switch_out1_1_reg_n_0_[12]\
    );
\Switch_out1_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Switch_out1_1[13]_i_1__0_n_0\,
      Q => \Switch_out1_1_reg_n_0_[13]\
    );
\Switch_out1_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Switch_out1_1[14]_i_1__0_n_0\,
      Q => \Switch_out1_1_reg_n_0_[14]\
    );
\Switch_out1_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Switch_out1_1[15]_i_1__0_n_0\,
      Q => \Switch_out1_1_reg_n_0_[15]\
    );
\Switch_out1_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Switch_out1_1[16]_i_1__0_n_0\,
      Q => \Switch_out1_1_reg_n_0_[16]\
    );
\Switch_out1_1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Switch_out1_1[17]_i_1__0_n_0\,
      Q => \Switch_out1_1_reg_n_0_[17]\
    );
\Switch_out1_1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Switch_out1_1[18]_i_1__0_n_0\,
      Q => \Switch_out1_1_reg_n_0_[18]\
    );
\Switch_out1_1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Switch_out1_1[19]_i_1__0_n_0\,
      Q => \Switch_out1_1_reg_n_0_[19]\
    );
\Switch_out1_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Switch_out1_1[1]_i_1__0_n_0\,
      Q => \Switch_out1_1_reg_n_0_[1]\
    );
\Switch_out1_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Switch_out1_1[2]_i_1__0_n_0\,
      Q => \Switch_out1_1_reg_n_0_[2]\
    );
\Switch_out1_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Switch_out1_1[3]_i_1__0_n_0\,
      Q => \Switch_out1_1_reg_n_0_[3]\
    );
\Switch_out1_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Switch_out1_1[4]_i_1__0_n_0\,
      Q => \Switch_out1_1_reg_n_0_[4]\
    );
\Switch_out1_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Switch_out1_1[5]_i_1__0_n_0\,
      Q => \Switch_out1_1_reg_n_0_[5]\
    );
\Switch_out1_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Switch_out1_1[6]_i_1__0_n_0\,
      Q => \Switch_out1_1_reg_n_0_[6]\
    );
\Switch_out1_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Switch_out1_1[7]_i_1__0_n_0\,
      Q => \Switch_out1_1_reg_n_0_[7]\
    );
\Switch_out1_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Switch_out1_1[8]_i_1__0_n_0\,
      Q => \Switch_out1_1_reg_n_0_[8]\
    );
\Switch_out1_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \Switch_out1_1[9]_i_1__0_n_0\,
      Q => \Switch_out1_1_reg_n_0_[9]\
    );
\delayMatch1_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg_n_0_[16]\,
      I1 => \delayMatch_reg_reg_n_0_[1]\,
      O => \delayMatch1_reg_next[0]_5\(0)
    );
\delayMatch1_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[9]__0_n_0\,
      I1 => \delayMatch_reg_reg_n_0_[1]\,
      O => \delayMatch1_reg_next[0]_5\(10)
    );
\delayMatch1_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[10]__0_n_0\,
      I1 => \delayMatch_reg_reg_n_0_[1]\,
      O => \delayMatch1_reg_next[0]_5\(11)
    );
\delayMatch1_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[11]__0_n_0\,
      I1 => \delayMatch_reg_reg_n_0_[1]\,
      O => \delayMatch1_reg_next[0]_5\(12)
    );
\delayMatch1_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[12]__0_n_0\,
      I1 => \delayMatch_reg_reg_n_0_[1]\,
      O => \delayMatch1_reg_next[0]_5\(13)
    );
\delayMatch1_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[13]__0_n_0\,
      I1 => \delayMatch_reg_reg_n_0_[1]\,
      O => \delayMatch1_reg_next[0]_5\(14)
    );
\delayMatch1_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[14]__0_n_0\,
      I1 => \delayMatch_reg_reg_n_0_[1]\,
      O => \delayMatch1_reg_next[0]_5\(15)
    );
\delayMatch1_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[15]__0_n_0\,
      I1 => \delayMatch_reg_reg_n_0_[1]\,
      O => \delayMatch1_reg_next[0]_5\(16)
    );
\delayMatch1_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[16]__0_n_0\,
      I1 => \delayMatch_reg_reg_n_0_[1]\,
      O => \delayMatch1_reg_next[0]_5\(17)
    );
\delayMatch1_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[17]__0_n_0\,
      I1 => \delayMatch_reg_reg_n_0_[1]\,
      O => \delayMatch1_reg_next[0]_5\(18)
    );
\delayMatch1_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[18]__0_n_0\,
      I1 => \delayMatch_reg_reg_n_0_[1]\,
      O => \delayMatch1_reg_next[0]_5\(19)
    );
\delayMatch1_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[0]__0_n_0\,
      I1 => \delayMatch_reg_reg_n_0_[1]\,
      O => \delayMatch1_reg_next[0]_5\(1)
    );
\delayMatch1_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[1]__0_n_0\,
      I1 => \delayMatch_reg_reg_n_0_[1]\,
      O => \delayMatch1_reg_next[0]_5\(2)
    );
\delayMatch1_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[2]__0_n_0\,
      I1 => \delayMatch_reg_reg_n_0_[1]\,
      O => \delayMatch1_reg_next[0]_5\(3)
    );
\delayMatch1_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[3]__0_n_0\,
      I1 => \delayMatch_reg_reg_n_0_[1]\,
      O => \delayMatch1_reg_next[0]_5\(4)
    );
\delayMatch1_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[4]__0_n_0\,
      I1 => \delayMatch_reg_reg_n_0_[1]\,
      O => \delayMatch1_reg_next[0]_5\(5)
    );
\delayMatch1_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[5]__0_n_0\,
      I1 => \delayMatch_reg_reg_n_0_[1]\,
      O => \delayMatch1_reg_next[0]_5\(6)
    );
\delayMatch1_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[6]__0_n_0\,
      I1 => \delayMatch_reg_reg_n_0_[1]\,
      O => \delayMatch1_reg_next[0]_5\(7)
    );
\delayMatch1_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[7]__0_n_0\,
      I1 => \delayMatch_reg_reg_n_0_[1]\,
      O => \delayMatch1_reg_next[0]_5\(8)
    );
\delayMatch1_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Product1_out1_1_reg[8]__0_n_0\,
      I1 => \delayMatch_reg_reg_n_0_[1]\,
      O => \delayMatch1_reg_next[0]_5\(9)
    );
\delayMatch_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Compare_To_Zero_out1,
      Q => \delayMatch_reg_reg_n_0_[0]\
    );
\delayMatch_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch_reg_reg_n_0_[0]\,
      Q => \delayMatch_reg_reg_n_0_[1]\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_81,
      I1 => \Product1_out1__0_carry__0_n_4\,
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_82,
      I1 => \Product1_out1__0_carry__0_n_5\,
      O => \i__carry__0_i_2__2_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_83,
      I1 => \Product1_out1__0_carry__0_n_6\,
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_84,
      I1 => \Product1_out1__0_carry__0_n_7\,
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_77,
      I1 => \Product1_out1__0_carry__1_n_4\,
      O => \i__carry__1_i_1__2_n_0\
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_78,
      I1 => \Product1_out1__0_carry__1_n_5\,
      O => \i__carry__1_i_2__1_n_0\
    );
\i__carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_79,
      I1 => \Product1_out1__0_carry__1_n_6\,
      O => \i__carry__1_i_3__2_n_0\
    );
\i__carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_80,
      I1 => \Product1_out1__0_carry__1_n_7\,
      O => \i__carry__1_i_4__1_n_0\
    );
\i__carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_73,
      I1 => \Product1_out1__0_carry__2_n_4\,
      O => \i__carry__2_i_1__1_n_0\
    );
\i__carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_74,
      I1 => \Product1_out1__0_carry__2_n_5\,
      O => \i__carry__2_i_2__1_n_0\
    );
\i__carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_75,
      I1 => \Product1_out1__0_carry__2_n_6\,
      O => \i__carry__2_i_3__1_n_0\
    );
\i__carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_76,
      I1 => \Product1_out1__0_carry__2_n_7\,
      O => \i__carry__2_i_4__1_n_0\
    );
\i__carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_70,
      I1 => \Product1_out1__0_carry__3_n_5\,
      O => \i__carry__3_i_1__1_n_0\
    );
\i__carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_71,
      I1 => \Product1_out1__0_carry__3_n_6\,
      O => \i__carry__3_i_2__1_n_0\
    );
\i__carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_72,
      I1 => \Product1_out1__0_carry__3_n_7\,
      O => \i__carry__3_i_3__1_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_85,
      I1 => \Product1_out1__0_carry_n_4\,
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_86,
      I1 => \Product1_out1__0_carry_n_5\,
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_87,
      I1 => \Product1_out1__0_carry_n_6\,
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Product1_out1_n_88,
      I1 => \Product1_out1__0_carry_n_7\,
      O => \i__carry_i_4__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_core_0_0_alpha190Hz_Trig is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    clk_enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_core_0_0_alpha190Hz_Trig : entity is "alpha190Hz_Trig";
end design_1_audio_core_0_0_alpha190Hz_Trig;

architecture STRUCTURE of design_1_audio_core_0_0_alpha190Hz_Trig is
  signal \HDL_Counter6_out1[0]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[0]_i_6_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[12]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[12]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[12]_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[12]_i_5_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[16]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[16]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[4]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[4]_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[4]_i_5_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[8]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[8]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[8]_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[8]_i_5_n_0\ : STD_LOGIC;
  signal HDL_Counter6_out1_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \HDL_Counter6_out1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg__0\ : STD_LOGIC_VECTOR ( 18 downto 1 );
  signal \NLW_HDL_Counter6_out1_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_HDL_Counter6_out1_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\HDL_Counter6_out1[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(18),
      O => \HDL_Counter6_out1[0]_i_2_n_0\
    );
\HDL_Counter6_out1[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(3),
      I1 => \HDL_Counter6_out1_reg__0\(18),
      O => \HDL_Counter6_out1[0]_i_3__0_n_0\
    );
\HDL_Counter6_out1[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(2),
      I1 => \HDL_Counter6_out1_reg__0\(18),
      O => \HDL_Counter6_out1[0]_i_4__0_n_0\
    );
\HDL_Counter6_out1[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(1),
      I1 => \HDL_Counter6_out1_reg__0\(18),
      O => \HDL_Counter6_out1[0]_i_5__0_n_0\
    );
\HDL_Counter6_out1[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HDL_Counter6_out1_reg(0),
      I1 => \HDL_Counter6_out1_reg__0\(18),
      O => \HDL_Counter6_out1[0]_i_6_n_0\
    );
\HDL_Counter6_out1[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(15),
      I1 => \HDL_Counter6_out1_reg__0\(18),
      O => \HDL_Counter6_out1[12]_i_2_n_0\
    );
\HDL_Counter6_out1[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(14),
      I1 => \HDL_Counter6_out1_reg__0\(18),
      O => \HDL_Counter6_out1[12]_i_3_n_0\
    );
\HDL_Counter6_out1[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(13),
      I1 => \HDL_Counter6_out1_reg__0\(18),
      O => \HDL_Counter6_out1[12]_i_4_n_0\
    );
\HDL_Counter6_out1[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(12),
      I1 => \HDL_Counter6_out1_reg__0\(18),
      O => \HDL_Counter6_out1[12]_i_5_n_0\
    );
\HDL_Counter6_out1[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(17),
      I1 => \HDL_Counter6_out1_reg__0\(18),
      O => \HDL_Counter6_out1[16]_i_2_n_0\
    );
\HDL_Counter6_out1[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(16),
      I1 => \HDL_Counter6_out1_reg__0\(18),
      O => \HDL_Counter6_out1[16]_i_3_n_0\
    );
\HDL_Counter6_out1[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(7),
      I1 => \HDL_Counter6_out1_reg__0\(18),
      O => \HDL_Counter6_out1[4]_i_2_n_0\
    );
\HDL_Counter6_out1[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(6),
      I1 => \HDL_Counter6_out1_reg__0\(18),
      O => \HDL_Counter6_out1[4]_i_3__0_n_0\
    );
\HDL_Counter6_out1[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(5),
      I1 => \HDL_Counter6_out1_reg__0\(18),
      O => \HDL_Counter6_out1[4]_i_4_n_0\
    );
\HDL_Counter6_out1[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(4),
      I1 => \HDL_Counter6_out1_reg__0\(18),
      O => \HDL_Counter6_out1[4]_i_5_n_0\
    );
\HDL_Counter6_out1[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(11),
      I1 => \HDL_Counter6_out1_reg__0\(18),
      O => \HDL_Counter6_out1[8]_i_2_n_0\
    );
\HDL_Counter6_out1[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(10),
      I1 => \HDL_Counter6_out1_reg__0\(18),
      O => \HDL_Counter6_out1[8]_i_3_n_0\
    );
\HDL_Counter6_out1[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(9),
      I1 => \HDL_Counter6_out1_reg__0\(18),
      O => \HDL_Counter6_out1[8]_i_4_n_0\
    );
\HDL_Counter6_out1[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter6_out1_reg__0\(8),
      I1 => \HDL_Counter6_out1_reg__0\(18),
      O => \HDL_Counter6_out1[8]_i_5_n_0\
    );
\HDL_Counter6_out1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \HDL_Counter6_out1_reg[0]_i_1_n_7\,
      Q => HDL_Counter6_out1_reg(0)
    );
\HDL_Counter6_out1_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \HDL_Counter6_out1_reg[0]_i_1_n_0\,
      CO(2) => \HDL_Counter6_out1_reg[0]_i_1_n_1\,
      CO(1) => \HDL_Counter6_out1_reg[0]_i_1_n_2\,
      CO(0) => \HDL_Counter6_out1_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \HDL_Counter6_out1[0]_i_2_n_0\,
      O(3) => \HDL_Counter6_out1_reg[0]_i_1_n_4\,
      O(2) => \HDL_Counter6_out1_reg[0]_i_1_n_5\,
      O(1) => \HDL_Counter6_out1_reg[0]_i_1_n_6\,
      O(0) => \HDL_Counter6_out1_reg[0]_i_1_n_7\,
      S(3) => \HDL_Counter6_out1[0]_i_3__0_n_0\,
      S(2) => \HDL_Counter6_out1[0]_i_4__0_n_0\,
      S(1) => \HDL_Counter6_out1[0]_i_5__0_n_0\,
      S(0) => \HDL_Counter6_out1[0]_i_6_n_0\
    );
\HDL_Counter6_out1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \HDL_Counter6_out1_reg[8]_i_1_n_5\,
      Q => \HDL_Counter6_out1_reg__0\(10)
    );
\HDL_Counter6_out1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \HDL_Counter6_out1_reg[8]_i_1_n_4\,
      Q => \HDL_Counter6_out1_reg__0\(11)
    );
\HDL_Counter6_out1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \HDL_Counter6_out1_reg[12]_i_1_n_7\,
      Q => \HDL_Counter6_out1_reg__0\(12)
    );
\HDL_Counter6_out1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter6_out1_reg[8]_i_1_n_0\,
      CO(3) => \HDL_Counter6_out1_reg[12]_i_1_n_0\,
      CO(2) => \HDL_Counter6_out1_reg[12]_i_1_n_1\,
      CO(1) => \HDL_Counter6_out1_reg[12]_i_1_n_2\,
      CO(0) => \HDL_Counter6_out1_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter6_out1_reg[12]_i_1_n_4\,
      O(2) => \HDL_Counter6_out1_reg[12]_i_1_n_5\,
      O(1) => \HDL_Counter6_out1_reg[12]_i_1_n_6\,
      O(0) => \HDL_Counter6_out1_reg[12]_i_1_n_7\,
      S(3) => \HDL_Counter6_out1[12]_i_2_n_0\,
      S(2) => \HDL_Counter6_out1[12]_i_3_n_0\,
      S(1) => \HDL_Counter6_out1[12]_i_4_n_0\,
      S(0) => \HDL_Counter6_out1[12]_i_5_n_0\
    );
\HDL_Counter6_out1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \HDL_Counter6_out1_reg[12]_i_1_n_6\,
      Q => \HDL_Counter6_out1_reg__0\(13)
    );
\HDL_Counter6_out1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \HDL_Counter6_out1_reg[12]_i_1_n_5\,
      Q => \HDL_Counter6_out1_reg__0\(14)
    );
\HDL_Counter6_out1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \HDL_Counter6_out1_reg[12]_i_1_n_4\,
      Q => \HDL_Counter6_out1_reg__0\(15)
    );
\HDL_Counter6_out1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \HDL_Counter6_out1_reg[16]_i_1_n_7\,
      Q => \HDL_Counter6_out1_reg__0\(16)
    );
\HDL_Counter6_out1_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter6_out1_reg[12]_i_1_n_0\,
      CO(3) => \NLW_HDL_Counter6_out1_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \HDL_Counter6_out1_reg[16]_i_1_n_1\,
      CO(1) => \NLW_HDL_Counter6_out1_reg[16]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \HDL_Counter6_out1_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_HDL_Counter6_out1_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \HDL_Counter6_out1_reg[16]_i_1_n_6\,
      O(0) => \HDL_Counter6_out1_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \HDL_Counter6_out1[16]_i_2_n_0\,
      S(0) => \HDL_Counter6_out1[16]_i_3_n_0\
    );
\HDL_Counter6_out1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \HDL_Counter6_out1_reg[16]_i_1_n_6\,
      Q => \HDL_Counter6_out1_reg__0\(17)
    );
\HDL_Counter6_out1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \HDL_Counter6_out1_reg[16]_i_1_n_1\,
      Q => \HDL_Counter6_out1_reg__0\(18)
    );
\HDL_Counter6_out1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \HDL_Counter6_out1_reg[0]_i_1_n_6\,
      Q => \HDL_Counter6_out1_reg__0\(1)
    );
\HDL_Counter6_out1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \HDL_Counter6_out1_reg[0]_i_1_n_5\,
      Q => \HDL_Counter6_out1_reg__0\(2)
    );
\HDL_Counter6_out1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \HDL_Counter6_out1_reg[0]_i_1_n_4\,
      Q => \HDL_Counter6_out1_reg__0\(3)
    );
\HDL_Counter6_out1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \HDL_Counter6_out1_reg[4]_i_1_n_7\,
      Q => \HDL_Counter6_out1_reg__0\(4)
    );
\HDL_Counter6_out1_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter6_out1_reg[0]_i_1_n_0\,
      CO(3) => \HDL_Counter6_out1_reg[4]_i_1_n_0\,
      CO(2) => \HDL_Counter6_out1_reg[4]_i_1_n_1\,
      CO(1) => \HDL_Counter6_out1_reg[4]_i_1_n_2\,
      CO(0) => \HDL_Counter6_out1_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter6_out1_reg[4]_i_1_n_4\,
      O(2) => \HDL_Counter6_out1_reg[4]_i_1_n_5\,
      O(1) => \HDL_Counter6_out1_reg[4]_i_1_n_6\,
      O(0) => \HDL_Counter6_out1_reg[4]_i_1_n_7\,
      S(3) => \HDL_Counter6_out1[4]_i_2_n_0\,
      S(2) => \HDL_Counter6_out1[4]_i_3__0_n_0\,
      S(1) => \HDL_Counter6_out1[4]_i_4_n_0\,
      S(0) => \HDL_Counter6_out1[4]_i_5_n_0\
    );
\HDL_Counter6_out1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \HDL_Counter6_out1_reg[4]_i_1_n_6\,
      Q => \HDL_Counter6_out1_reg__0\(5)
    );
\HDL_Counter6_out1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \HDL_Counter6_out1_reg[4]_i_1_n_5\,
      Q => \HDL_Counter6_out1_reg__0\(6)
    );
\HDL_Counter6_out1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \HDL_Counter6_out1_reg[4]_i_1_n_4\,
      Q => \HDL_Counter6_out1_reg__0\(7)
    );
\HDL_Counter6_out1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \HDL_Counter6_out1_reg[8]_i_1_n_7\,
      Q => \HDL_Counter6_out1_reg__0\(8)
    );
\HDL_Counter6_out1_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter6_out1_reg[4]_i_1_n_0\,
      CO(3) => \HDL_Counter6_out1_reg[8]_i_1_n_0\,
      CO(2) => \HDL_Counter6_out1_reg[8]_i_1_n_1\,
      CO(1) => \HDL_Counter6_out1_reg[8]_i_1_n_2\,
      CO(0) => \HDL_Counter6_out1_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter6_out1_reg[8]_i_1_n_4\,
      O(2) => \HDL_Counter6_out1_reg[8]_i_1_n_5\,
      O(1) => \HDL_Counter6_out1_reg[8]_i_1_n_6\,
      O(0) => \HDL_Counter6_out1_reg[8]_i_1_n_7\,
      S(3) => \HDL_Counter6_out1[8]_i_2_n_0\,
      S(2) => \HDL_Counter6_out1[8]_i_3_n_0\,
      S(1) => \HDL_Counter6_out1[8]_i_4_n_0\,
      S(0) => \HDL_Counter6_out1[8]_i_5_n_0\
    );
\HDL_Counter6_out1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \HDL_Counter6_out1_reg[8]_i_1_n_6\,
      Q => \HDL_Counter6_out1_reg__0\(9)
    );
u_Trig1: entity work.design_1_audio_core_0_0_Trig1
     port map (
      D(19 downto 0) => D(19 downto 0),
      HDL_Counter6_out1_reg(0) => HDL_Counter6_out1_reg(0),
      \HDL_Counter6_out1_reg__0\(17 downto 0) => \HDL_Counter6_out1_reg__0\(18 downto 1),
      clk => clk,
      clk_enable => clk_enable,
      reset => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_core_0_0_alpha285Hz_Trig1 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    clk_enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    run_drum : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_core_0_0_alpha285Hz_Trig1 : entity is "alpha285Hz_Trig1";
end design_1_audio_core_0_0_alpha285Hz_Trig1;

architecture STRUCTURE of design_1_audio_core_0_0_alpha285Hz_Trig1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal HDL_Counter6_out1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \HDL_Counter6_out1[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[0]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[0]_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[0]_i_5_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[22]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1[4]_i_3_n_0\ : STD_LOGIC;
  signal HDL_Counter6_out1_0 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \HDL_Counter6_out1_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[22]_i_3_n_3\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[22]_i_3_n_6\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[22]_i_3_n_7\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter6_out1_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \NLW_HDL_Counter6_out1_reg[22]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_HDL_Counter6_out1_reg[22]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[10]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[11]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[12]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[13]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[14]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[15]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[16]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[17]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[18]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[19]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[20]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[21]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[22]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[5]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[6]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[7]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[8]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \HDL_Counter6_out1[9]_i_1\ : label is "soft_lutpair17";
begin
  E(0) <= \^e\(0);
\HDL_Counter5_out1[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => clk_enable,
      I1 => run_drum,
      O => \^e\(0)
    );
\HDL_Counter6_out1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333333333332"
    )
        port map (
      I0 => \HDL_Counter6_out1[0]_i_2__0_n_0\,
      I1 => HDL_Counter6_out1(0),
      I2 => HDL_Counter6_out1(20),
      I3 => HDL_Counter6_out1(19),
      I4 => HDL_Counter6_out1(22),
      I5 => HDL_Counter6_out1(21),
      O => HDL_Counter6_out1_0(0)
    );
\HDL_Counter6_out1[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => HDL_Counter6_out1(4),
      I1 => HDL_Counter6_out1(3),
      I2 => HDL_Counter6_out1(6),
      I3 => HDL_Counter6_out1(5),
      I4 => \HDL_Counter6_out1[0]_i_3_n_0\,
      I5 => \HDL_Counter6_out1[0]_i_4_n_0\,
      O => \HDL_Counter6_out1[0]_i_2__0_n_0\
    );
\HDL_Counter6_out1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => HDL_Counter6_out1(17),
      I1 => HDL_Counter6_out1(18),
      I2 => HDL_Counter6_out1(15),
      I3 => HDL_Counter6_out1(16),
      I4 => HDL_Counter6_out1(2),
      I5 => HDL_Counter6_out1(1),
      O => \HDL_Counter6_out1[0]_i_3_n_0\
    );
\HDL_Counter6_out1[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => HDL_Counter6_out1(9),
      I1 => HDL_Counter6_out1(10),
      I2 => HDL_Counter6_out1(7),
      I3 => HDL_Counter6_out1(8),
      I4 => \HDL_Counter6_out1[0]_i_5_n_0\,
      O => \HDL_Counter6_out1[0]_i_4_n_0\
    );
\HDL_Counter6_out1[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => HDL_Counter6_out1(12),
      I1 => HDL_Counter6_out1(11),
      I2 => HDL_Counter6_out1(14),
      I3 => HDL_Counter6_out1(13),
      O => \HDL_Counter6_out1[0]_i_5_n_0\
    );
\HDL_Counter6_out1[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[12]_i_2_n_6\,
      O => HDL_Counter6_out1_0(10)
    );
\HDL_Counter6_out1[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[12]_i_2_n_5\,
      O => HDL_Counter6_out1_0(11)
    );
\HDL_Counter6_out1[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[12]_i_2_n_4\,
      O => HDL_Counter6_out1_0(12)
    );
\HDL_Counter6_out1[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[16]_i_2_n_7\,
      O => HDL_Counter6_out1_0(13)
    );
\HDL_Counter6_out1[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[16]_i_2_n_6\,
      O => HDL_Counter6_out1_0(14)
    );
\HDL_Counter6_out1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[16]_i_2_n_5\,
      O => HDL_Counter6_out1_0(15)
    );
\HDL_Counter6_out1[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[16]_i_2_n_4\,
      O => HDL_Counter6_out1_0(16)
    );
\HDL_Counter6_out1[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[20]_i_2_n_7\,
      O => HDL_Counter6_out1_0(17)
    );
\HDL_Counter6_out1[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[20]_i_2_n_6\,
      O => HDL_Counter6_out1_0(18)
    );
\HDL_Counter6_out1[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[20]_i_2_n_5\,
      O => HDL_Counter6_out1_0(19)
    );
\HDL_Counter6_out1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[4]_i_2_n_7\,
      O => HDL_Counter6_out1_0(1)
    );
\HDL_Counter6_out1[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[20]_i_2_n_4\,
      O => HDL_Counter6_out1_0(20)
    );
\HDL_Counter6_out1[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[22]_i_3_n_7\,
      O => HDL_Counter6_out1_0(21)
    );
\HDL_Counter6_out1[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[22]_i_3_n_6\,
      O => HDL_Counter6_out1_0(22)
    );
\HDL_Counter6_out1[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \HDL_Counter6_out1[0]_i_2__0_n_0\,
      I1 => HDL_Counter6_out1(0),
      I2 => HDL_Counter6_out1(20),
      I3 => HDL_Counter6_out1(19),
      I4 => HDL_Counter6_out1(22),
      I5 => HDL_Counter6_out1(21),
      O => \HDL_Counter6_out1[22]_i_2_n_0\
    );
\HDL_Counter6_out1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[4]_i_2_n_6\,
      O => HDL_Counter6_out1_0(2)
    );
\HDL_Counter6_out1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[4]_i_2_n_5\,
      O => HDL_Counter6_out1_0(3)
    );
\HDL_Counter6_out1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[4]_i_2_n_4\,
      O => HDL_Counter6_out1_0(4)
    );
\HDL_Counter6_out1[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HDL_Counter6_out1(1),
      O => \HDL_Counter6_out1[4]_i_3_n_0\
    );
\HDL_Counter6_out1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[8]_i_2_n_7\,
      O => HDL_Counter6_out1_0(5)
    );
\HDL_Counter6_out1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[8]_i_2_n_6\,
      O => HDL_Counter6_out1_0(6)
    );
\HDL_Counter6_out1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[8]_i_2_n_5\,
      O => HDL_Counter6_out1_0(7)
    );
\HDL_Counter6_out1[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[8]_i_2_n_4\,
      O => HDL_Counter6_out1_0(8)
    );
\HDL_Counter6_out1[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HDL_Counter6_out1[22]_i_2_n_0\,
      I1 => \HDL_Counter6_out1_reg[12]_i_2_n_7\,
      O => HDL_Counter6_out1_0(9)
    );
\HDL_Counter6_out1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(0),
      Q => HDL_Counter6_out1(0)
    );
\HDL_Counter6_out1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(10),
      Q => HDL_Counter6_out1(10)
    );
\HDL_Counter6_out1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(11),
      Q => HDL_Counter6_out1(11)
    );
\HDL_Counter6_out1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(12),
      Q => HDL_Counter6_out1(12)
    );
\HDL_Counter6_out1_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter6_out1_reg[8]_i_2_n_0\,
      CO(3) => \HDL_Counter6_out1_reg[12]_i_2_n_0\,
      CO(2) => \HDL_Counter6_out1_reg[12]_i_2_n_1\,
      CO(1) => \HDL_Counter6_out1_reg[12]_i_2_n_2\,
      CO(0) => \HDL_Counter6_out1_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter6_out1_reg[12]_i_2_n_4\,
      O(2) => \HDL_Counter6_out1_reg[12]_i_2_n_5\,
      O(1) => \HDL_Counter6_out1_reg[12]_i_2_n_6\,
      O(0) => \HDL_Counter6_out1_reg[12]_i_2_n_7\,
      S(3 downto 0) => HDL_Counter6_out1(12 downto 9)
    );
\HDL_Counter6_out1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(13),
      Q => HDL_Counter6_out1(13)
    );
\HDL_Counter6_out1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(14),
      Q => HDL_Counter6_out1(14)
    );
\HDL_Counter6_out1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(15),
      Q => HDL_Counter6_out1(15)
    );
\HDL_Counter6_out1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(16),
      Q => HDL_Counter6_out1(16)
    );
\HDL_Counter6_out1_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter6_out1_reg[12]_i_2_n_0\,
      CO(3) => \HDL_Counter6_out1_reg[16]_i_2_n_0\,
      CO(2) => \HDL_Counter6_out1_reg[16]_i_2_n_1\,
      CO(1) => \HDL_Counter6_out1_reg[16]_i_2_n_2\,
      CO(0) => \HDL_Counter6_out1_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter6_out1_reg[16]_i_2_n_4\,
      O(2) => \HDL_Counter6_out1_reg[16]_i_2_n_5\,
      O(1) => \HDL_Counter6_out1_reg[16]_i_2_n_6\,
      O(0) => \HDL_Counter6_out1_reg[16]_i_2_n_7\,
      S(3 downto 0) => HDL_Counter6_out1(16 downto 13)
    );
\HDL_Counter6_out1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(17),
      Q => HDL_Counter6_out1(17)
    );
\HDL_Counter6_out1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(18),
      Q => HDL_Counter6_out1(18)
    );
\HDL_Counter6_out1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(19),
      Q => HDL_Counter6_out1(19)
    );
\HDL_Counter6_out1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(1),
      Q => HDL_Counter6_out1(1)
    );
\HDL_Counter6_out1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(20),
      Q => HDL_Counter6_out1(20)
    );
\HDL_Counter6_out1_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter6_out1_reg[16]_i_2_n_0\,
      CO(3) => \HDL_Counter6_out1_reg[20]_i_2_n_0\,
      CO(2) => \HDL_Counter6_out1_reg[20]_i_2_n_1\,
      CO(1) => \HDL_Counter6_out1_reg[20]_i_2_n_2\,
      CO(0) => \HDL_Counter6_out1_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter6_out1_reg[20]_i_2_n_4\,
      O(2) => \HDL_Counter6_out1_reg[20]_i_2_n_5\,
      O(1) => \HDL_Counter6_out1_reg[20]_i_2_n_6\,
      O(0) => \HDL_Counter6_out1_reg[20]_i_2_n_7\,
      S(3 downto 0) => HDL_Counter6_out1(20 downto 17)
    );
\HDL_Counter6_out1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(21),
      Q => HDL_Counter6_out1(21)
    );
\HDL_Counter6_out1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(22),
      Q => HDL_Counter6_out1(22)
    );
\HDL_Counter6_out1_reg[22]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter6_out1_reg[20]_i_2_n_0\,
      CO(3 downto 1) => \NLW_HDL_Counter6_out1_reg[22]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \HDL_Counter6_out1_reg[22]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_HDL_Counter6_out1_reg[22]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \HDL_Counter6_out1_reg[22]_i_3_n_6\,
      O(0) => \HDL_Counter6_out1_reg[22]_i_3_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => HDL_Counter6_out1(22 downto 21)
    );
\HDL_Counter6_out1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(2),
      Q => HDL_Counter6_out1(2)
    );
\HDL_Counter6_out1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(3),
      Q => HDL_Counter6_out1(3)
    );
\HDL_Counter6_out1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(4),
      Q => HDL_Counter6_out1(4)
    );
\HDL_Counter6_out1_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \HDL_Counter6_out1_reg[4]_i_2_n_0\,
      CO(2) => \HDL_Counter6_out1_reg[4]_i_2_n_1\,
      CO(1) => \HDL_Counter6_out1_reg[4]_i_2_n_2\,
      CO(0) => \HDL_Counter6_out1_reg[4]_i_2_n_3\,
      CYINIT => HDL_Counter6_out1(0),
      DI(3 downto 1) => B"000",
      DI(0) => HDL_Counter6_out1(1),
      O(3) => \HDL_Counter6_out1_reg[4]_i_2_n_4\,
      O(2) => \HDL_Counter6_out1_reg[4]_i_2_n_5\,
      O(1) => \HDL_Counter6_out1_reg[4]_i_2_n_6\,
      O(0) => \HDL_Counter6_out1_reg[4]_i_2_n_7\,
      S(3 downto 1) => HDL_Counter6_out1(4 downto 2),
      S(0) => \HDL_Counter6_out1[4]_i_3_n_0\
    );
\HDL_Counter6_out1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(5),
      Q => HDL_Counter6_out1(5)
    );
\HDL_Counter6_out1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(6),
      Q => HDL_Counter6_out1(6)
    );
\HDL_Counter6_out1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(7),
      Q => HDL_Counter6_out1(7)
    );
\HDL_Counter6_out1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(8),
      Q => HDL_Counter6_out1(8)
    );
\HDL_Counter6_out1_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter6_out1_reg[4]_i_2_n_0\,
      CO(3) => \HDL_Counter6_out1_reg[8]_i_2_n_0\,
      CO(2) => \HDL_Counter6_out1_reg[8]_i_2_n_1\,
      CO(1) => \HDL_Counter6_out1_reg[8]_i_2_n_2\,
      CO(0) => \HDL_Counter6_out1_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter6_out1_reg[8]_i_2_n_4\,
      O(2) => \HDL_Counter6_out1_reg[8]_i_2_n_5\,
      O(1) => \HDL_Counter6_out1_reg[8]_i_2_n_6\,
      O(0) => \HDL_Counter6_out1_reg[8]_i_2_n_7\,
      S(3 downto 0) => HDL_Counter6_out1(8 downto 5)
    );
\HDL_Counter6_out1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => HDL_Counter6_out1_0(9),
      Q => HDL_Counter6_out1(9)
    );
u_Trig1: entity work.design_1_audio_core_0_0_Trig1_block
     port map (
      D(19 downto 0) => D(19 downto 0),
      Q(22 downto 0) => HDL_Counter6_out1(22 downto 0),
      clk => clk,
      clk_enable => clk_enable,
      reset => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_core_0_0_alpha370Hz_Sin is
  port (
    \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    clk_enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \HDL_Counter5_out1_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \HDL_Counter5_out1_reg[19]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \HDL_Counter5_out1_reg[19]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    HwModeRegister1_reg_reg_c_3 : in STD_LOGIC;
    kconst_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_core_0_0_alpha370Hz_Sin : entity is "alpha370Hz_Sin";
end design_1_audio_core_0_0_alpha370Hz_Sin;

architecture STRUCTURE of design_1_audio_core_0_0_alpha370Hz_Sin is
  signal HDL_Counter5_out1 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \HDL_Counter5_out1[20]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[20]_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[20]_i_6_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1[20]_i_7_n_0\ : STD_LOGIC;
  signal HDL_Counter5_out1_0 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \HDL_Counter5_out1_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg[20]_i_5_n_1\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg[20]_i_5_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg[20]_i_5_n_3\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter5_out1_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 20 downto 2 );
  signal u_Sin4_n_15 : STD_LOGIC;
  signal \z0_p[13]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[13]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[13]_i_6_n_0\ : STD_LOGIC;
  signal \z0_p[17]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[20]_i_4_n_0\ : STD_LOGIC;
  signal \NLW_HDL_Counter5_out1_reg[20]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\HDL_Counter5_out1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF02FF"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      O => HDL_Counter5_out1_0(0)
    );
\HDL_Counter5_out1[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000200"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      I5 => data0(10),
      O => HDL_Counter5_out1_0(10)
    );
\HDL_Counter5_out1[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00000000"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      I5 => data0(11),
      O => HDL_Counter5_out1_0(11)
    );
\HDL_Counter5_out1[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000200"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      I5 => data0(12),
      O => HDL_Counter5_out1_0(12)
    );
\HDL_Counter5_out1[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000200"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      I5 => data0(13),
      O => HDL_Counter5_out1_0(13)
    );
\HDL_Counter5_out1[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00000000"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      I5 => data0(14),
      O => HDL_Counter5_out1_0(14)
    );
\HDL_Counter5_out1[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000200"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      I5 => data0(15),
      O => HDL_Counter5_out1_0(15)
    );
\HDL_Counter5_out1[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000200"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      I5 => data0(16),
      O => HDL_Counter5_out1_0(16)
    );
\HDL_Counter5_out1[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00000000"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      I5 => data0(17),
      O => HDL_Counter5_out1_0(17)
    );
\HDL_Counter5_out1[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00000000"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      I5 => data0(18),
      O => HDL_Counter5_out1_0(18)
    );
\HDL_Counter5_out1[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000200"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      I5 => data0(19),
      O => HDL_Counter5_out1_0(19)
    );
\HDL_Counter5_out1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FD0000FF00FF"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      I5 => HDL_Counter5_out1(1),
      O => HDL_Counter5_out1_0(1)
    );
\HDL_Counter5_out1[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000200"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      I5 => data0(20),
      O => HDL_Counter5_out1_0(20)
    );
\HDL_Counter5_out1[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_6_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_7_n_0\,
      I2 => HDL_Counter5_out1(16),
      I3 => HDL_Counter5_out1(15),
      I4 => HDL_Counter5_out1(1),
      I5 => HDL_Counter5_out1(20),
      O => \HDL_Counter5_out1[20]_i_3_n_0\
    );
\HDL_Counter5_out1[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => HDL_Counter5_out1(11),
      I1 => HDL_Counter5_out1(10),
      I2 => HDL_Counter5_out1(19),
      I3 => HDL_Counter5_out1(7),
      O => \HDL_Counter5_out1[20]_i_4_n_0\
    );
\HDL_Counter5_out1[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => HDL_Counter5_out1(12),
      I1 => HDL_Counter5_out1(13),
      I2 => HDL_Counter5_out1(14),
      I3 => HDL_Counter5_out1(18),
      I4 => HDL_Counter5_out1(6),
      I5 => HDL_Counter5_out1(5),
      O => \HDL_Counter5_out1[20]_i_6_n_0\
    );
\HDL_Counter5_out1[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => HDL_Counter5_out1(2),
      I1 => HDL_Counter5_out1(17),
      I2 => HDL_Counter5_out1(3),
      I3 => HDL_Counter5_out1(4),
      O => \HDL_Counter5_out1[20]_i_7_n_0\
    );
\HDL_Counter5_out1[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00000000"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      I5 => data0(2),
      O => HDL_Counter5_out1_0(2)
    );
\HDL_Counter5_out1[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00000000"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      I5 => data0(3),
      O => HDL_Counter5_out1_0(3)
    );
\HDL_Counter5_out1[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00000000"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      I5 => data0(4),
      O => HDL_Counter5_out1_0(4)
    );
\HDL_Counter5_out1[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00000000"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      I5 => data0(5),
      O => HDL_Counter5_out1_0(5)
    );
\HDL_Counter5_out1[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00000000"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      I5 => data0(6),
      O => HDL_Counter5_out1_0(6)
    );
\HDL_Counter5_out1[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000200"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      I5 => data0(7),
      O => HDL_Counter5_out1_0(7)
    );
\HDL_Counter5_out1[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000200"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      I5 => data0(8),
      O => HDL_Counter5_out1_0(8)
    );
\HDL_Counter5_out1[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000200"
    )
        port map (
      I0 => \HDL_Counter5_out1[20]_i_3_n_0\,
      I1 => \HDL_Counter5_out1[20]_i_4_n_0\,
      I2 => HDL_Counter5_out1(9),
      I3 => HDL_Counter5_out1(0),
      I4 => HDL_Counter5_out1(8),
      I5 => data0(9),
      O => HDL_Counter5_out1_0(9)
    );
\HDL_Counter5_out1_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => HDL_Counter5_out1_0(0),
      PRE => reset,
      Q => HDL_Counter5_out1(0)
    );
\HDL_Counter5_out1_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => HDL_Counter5_out1_0(10),
      PRE => reset,
      Q => HDL_Counter5_out1(10)
    );
\HDL_Counter5_out1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => HDL_Counter5_out1_0(11),
      Q => HDL_Counter5_out1(11)
    );
\HDL_Counter5_out1_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => HDL_Counter5_out1_0(12),
      PRE => reset,
      Q => HDL_Counter5_out1(12)
    );
\HDL_Counter5_out1_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter5_out1_reg[8]_i_2_n_0\,
      CO(3) => \HDL_Counter5_out1_reg[12]_i_2_n_0\,
      CO(2) => \HDL_Counter5_out1_reg[12]_i_2_n_1\,
      CO(1) => \HDL_Counter5_out1_reg[12]_i_2_n_2\,
      CO(0) => \HDL_Counter5_out1_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3 downto 0) => HDL_Counter5_out1(12 downto 9)
    );
\HDL_Counter5_out1_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => HDL_Counter5_out1_0(13),
      PRE => reset,
      Q => HDL_Counter5_out1(13)
    );
\HDL_Counter5_out1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => HDL_Counter5_out1_0(14),
      Q => HDL_Counter5_out1(14)
    );
\HDL_Counter5_out1_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => HDL_Counter5_out1_0(15),
      PRE => reset,
      Q => HDL_Counter5_out1(15)
    );
\HDL_Counter5_out1_reg[16]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => HDL_Counter5_out1_0(16),
      PRE => reset,
      Q => HDL_Counter5_out1(16)
    );
\HDL_Counter5_out1_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter5_out1_reg[12]_i_2_n_0\,
      CO(3) => \HDL_Counter5_out1_reg[16]_i_2_n_0\,
      CO(2) => \HDL_Counter5_out1_reg[16]_i_2_n_1\,
      CO(1) => \HDL_Counter5_out1_reg[16]_i_2_n_2\,
      CO(0) => \HDL_Counter5_out1_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3 downto 0) => HDL_Counter5_out1(16 downto 13)
    );
\HDL_Counter5_out1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => HDL_Counter5_out1_0(17),
      Q => HDL_Counter5_out1(17)
    );
\HDL_Counter5_out1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => HDL_Counter5_out1_0(18),
      Q => HDL_Counter5_out1(18)
    );
\HDL_Counter5_out1_reg[19]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => HDL_Counter5_out1_0(19),
      PRE => reset,
      Q => HDL_Counter5_out1(19)
    );
\HDL_Counter5_out1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => HDL_Counter5_out1_0(1),
      Q => HDL_Counter5_out1(1)
    );
\HDL_Counter5_out1_reg[20]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => HDL_Counter5_out1_0(20),
      PRE => reset,
      Q => HDL_Counter5_out1(20)
    );
\HDL_Counter5_out1_reg[20]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter5_out1_reg[16]_i_2_n_0\,
      CO(3) => \NLW_HDL_Counter5_out1_reg[20]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \HDL_Counter5_out1_reg[20]_i_5_n_1\,
      CO(1) => \HDL_Counter5_out1_reg[20]_i_5_n_2\,
      CO(0) => \HDL_Counter5_out1_reg[20]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3 downto 0) => HDL_Counter5_out1(20 downto 17)
    );
\HDL_Counter5_out1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => HDL_Counter5_out1_0(2),
      Q => HDL_Counter5_out1(2)
    );
\HDL_Counter5_out1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => HDL_Counter5_out1_0(3),
      Q => HDL_Counter5_out1(3)
    );
\HDL_Counter5_out1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => HDL_Counter5_out1_0(4),
      Q => HDL_Counter5_out1(4)
    );
\HDL_Counter5_out1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => HDL_Counter5_out1_0(5),
      Q => HDL_Counter5_out1(5)
    );
\HDL_Counter5_out1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => HDL_Counter5_out1_0(6),
      Q => HDL_Counter5_out1(6)
    );
\HDL_Counter5_out1_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => HDL_Counter5_out1_0(7),
      PRE => reset,
      Q => HDL_Counter5_out1(7)
    );
\HDL_Counter5_out1_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => HDL_Counter5_out1_0(8),
      PRE => reset,
      Q => HDL_Counter5_out1(8)
    );
\HDL_Counter5_out1_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => u_Sin4_n_15,
      CO(3) => \HDL_Counter5_out1_reg[8]_i_2_n_0\,
      CO(2) => \HDL_Counter5_out1_reg[8]_i_2_n_1\,
      CO(1) => \HDL_Counter5_out1_reg[8]_i_2_n_2\,
      CO(0) => \HDL_Counter5_out1_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => HDL_Counter5_out1(8 downto 5)
    );
\HDL_Counter5_out1_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => E(0),
      D => HDL_Counter5_out1_0(9),
      PRE => reset,
      Q => HDL_Counter5_out1(9)
    );
u_Sin4: entity work.design_1_audio_core_0_0_Sin4
     port map (
      CO(0) => u_Sin4_n_15,
      D(19 downto 0) => D(19 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      \HDL_Counter5_out1_reg[10]\(2) => \z0_p[13]_i_4_n_0\,
      \HDL_Counter5_out1_reg[10]\(1) => \z0_p[13]_i_5_n_0\,
      \HDL_Counter5_out1_reg[10]\(0) => \z0_p[13]_i_6_n_0\,
      \HDL_Counter5_out1_reg[13]\(0) => \z0_p[17]_i_5_n_0\,
      \HDL_Counter5_out1_reg[16]\(3 downto 0) => \HDL_Counter5_out1_reg[16]_0\(3 downto 0),
      \HDL_Counter5_out1_reg[16]_0\(0) => \z0_p[20]_i_4_n_0\,
      \HDL_Counter5_out1_reg[19]\(0) => \HDL_Counter5_out1_reg[19]_0\(0),
      \HDL_Counter5_out1_reg[19]_0\(2 downto 0) => \HDL_Counter5_out1_reg[19]_1\(2 downto 0),
      HwModeRegister1_reg_reg_c_3 => HwModeRegister1_reg_reg_c_3,
      O(2 downto 0) => data0(4 downto 2),
      Q(20 downto 0) => HDL_Counter5_out1(20 downto 0),
      S(0) => S(0),
      clk => clk,
      clk_enable => clk_enable,
      kconst_1(0) => kconst_1(0),
      \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0\(14 downto 0) => \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3\(14 downto 0),
      reset => reset
    );
\z0_p[13]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HDL_Counter5_out1(10),
      O => \z0_p[13]_i_4_n_0\
    );
\z0_p[13]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HDL_Counter5_out1(9),
      O => \z0_p[13]_i_5_n_0\
    );
\z0_p[13]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HDL_Counter5_out1(8),
      O => \z0_p[13]_i_6_n_0\
    );
\z0_p[17]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HDL_Counter5_out1(13),
      O => \z0_p[17]_i_5_n_0\
    );
\z0_p[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HDL_Counter5_out1(16),
      O => \z0_p[20]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_core_0_0_Drum is
  port (
    \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    clk_enable : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \HDL_Counter5_out1_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \HDL_Counter5_out1_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \HDL_Counter5_out1_reg[19]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    HwModeRegister1_reg_reg_c_3 : in STD_LOGIC;
    HwModeRegister1_reg_reg_c_4 : in STD_LOGIC;
    HwModeRegister1_reg_reg_c_5 : in STD_LOGIC;
    run_drum : in STD_LOGIC;
    delayMatch_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \delayMatch1_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_core_0_0_Drum : entity is "Drum";
end design_1_audio_core_0_0_Drum;

architecture STRUCTURE of design_1_audio_core_0_0_Drum is
  signal Bias1_out1 : STD_LOGIC_VECTOR ( 20 downto 16 );
  signal Gain1_out10_out : STD_LOGIC_VECTOR ( 24 downto 1 );
  signal \Gain1_out1_1[12]__0_i_10_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[12]__0_i_11_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[12]__0_i_12_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[12]__0_i_13_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[12]__0_i_14_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[12]__0_i_16_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[12]__0_i_17_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[12]__0_i_18_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[12]__0_i_19_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[12]__0_i_2_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[12]__0_i_3_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[12]__0_i_4_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[12]__0_i_5_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[12]__0_i_7_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[12]__0_i_8_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[12]__0_i_9_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[16]__0_i_10_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[16]__0_i_11_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[16]__0_i_12_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[16]__0_i_13_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[16]__0_i_14_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[16]__0_i_16_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[16]__0_i_17_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[16]__0_i_18_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[16]__0_i_19_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[16]__0_i_2_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[16]__0_i_3_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[16]__0_i_4_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[16]__0_i_5_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[16]__0_i_7_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[16]__0_i_8_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[16]__0_i_9_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[1]__0_i_3_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[1]__0_i_4_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[1]__0_i_5_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[1]__0_i_6_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[1]__0_i_7_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[1]__0_i_8_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[20]__0_i_10_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[20]__0_i_11_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[20]__0_i_12_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[20]__0_i_13_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[20]__0_i_14_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[20]__0_i_16_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[20]__0_i_17_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[20]__0_i_18_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[20]__0_i_19_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[20]__0_i_2_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[20]__0_i_3_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[20]__0_i_4_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[20]__0_i_5_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[20]__0_i_7_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[20]__0_i_8_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[20]__0_i_9_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_10_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_11_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_12_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_13_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_14_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_15_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_16_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_17_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_18_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_19_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_20_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_23_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_24_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_25_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_26_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_27_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_28_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_29_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_2_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_3_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_4_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_5_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_8_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[24]__0_i_9_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[4]__0_i_2_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[4]__0_i_3_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[4]__0_i_4_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[4]__0_i_5_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[8]__0_i_2_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[8]__0_i_3_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[8]__0_i_4_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[8]__0_i_5_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[8]__0_i_7_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[8]__0_i_8_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1[8]__0_i_9_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[0]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[10]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[11]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[12]__0_i_15_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[12]__0_i_15_n_1\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[12]__0_i_15_n_2\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[12]__0_i_15_n_3\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[12]__0_i_15_n_4\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[12]__0_i_15_n_5\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[12]__0_i_15_n_6\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[12]__0_i_15_n_7\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[12]__0_i_1_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[12]__0_i_1_n_1\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[12]__0_i_1_n_2\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[12]__0_i_1_n_3\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[12]__0_i_6_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[12]__0_i_6_n_1\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[12]__0_i_6_n_2\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[12]__0_i_6_n_3\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[12]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[13]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[14]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[15]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[16]__0_i_15_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[16]__0_i_15_n_1\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[16]__0_i_15_n_2\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[16]__0_i_15_n_3\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[16]__0_i_15_n_4\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[16]__0_i_15_n_5\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[16]__0_i_15_n_6\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[16]__0_i_15_n_7\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[16]__0_i_1_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[16]__0_i_1_n_1\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[16]__0_i_1_n_2\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[16]__0_i_1_n_3\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[16]__0_i_6_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[16]__0_i_6_n_1\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[16]__0_i_6_n_2\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[16]__0_i_6_n_3\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[16]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[17]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[18]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[19]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[1]__0_i_2_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[1]__0_i_2_n_1\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[1]__0_i_2_n_2\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[1]__0_i_2_n_3\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[1]__0_i_2_n_4\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[1]__0_i_2_n_5\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[1]__0_i_2_n_6\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[1]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[20]__0_i_15_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[20]__0_i_15_n_1\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[20]__0_i_15_n_2\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[20]__0_i_15_n_3\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[20]__0_i_15_n_4\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[20]__0_i_15_n_5\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[20]__0_i_15_n_6\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[20]__0_i_15_n_7\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[20]__0_i_1_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[20]__0_i_1_n_1\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[20]__0_i_1_n_2\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[20]__0_i_1_n_3\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[20]__0_i_6_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[20]__0_i_6_n_1\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[20]__0_i_6_n_2\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[20]__0_i_6_n_3\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[20]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[21]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[22]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[23]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_1_n_1\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_1_n_2\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_1_n_3\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_21_n_1\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_21_n_3\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_21_n_6\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_21_n_7\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_22_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_22_n_1\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_22_n_2\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_22_n_3\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_22_n_4\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_22_n_5\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_22_n_6\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_22_n_7\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_6_n_2\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_6_n_3\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_7_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_7_n_1\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_7_n_2\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_i_7_n_3\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[24]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[2]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[3]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[4]__0_i_1_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[4]__0_i_1_n_1\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[4]__0_i_1_n_2\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[4]__0_i_1_n_3\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[4]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[5]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[6]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[7]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[8]__0_i_1_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[8]__0_i_1_n_1\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[8]__0_i_1_n_2\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[8]__0_i_1_n_3\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[8]__0_i_6_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[8]__0_i_6_n_1\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[8]__0_i_6_n_2\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[8]__0_i_6_n_3\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[8]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg[9]__0_n_0\ : STD_LOGIC;
  signal \Gain1_out1_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Gain1_out1_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Gain1_out1_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Gain1_out1_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Gain1_out1_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \Gain1_out1_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \Gain1_out1_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Gain1_out1__0\ : STD_LOGIC_VECTOR ( 24 downto 1 );
  signal Gain1_out1_n_100 : STD_LOGIC;
  signal Gain1_out1_n_101 : STD_LOGIC;
  signal Gain1_out1_n_102 : STD_LOGIC;
  signal Gain1_out1_n_103 : STD_LOGIC;
  signal Gain1_out1_n_104 : STD_LOGIC;
  signal Gain1_out1_n_105 : STD_LOGIC;
  signal Gain1_out1_n_58 : STD_LOGIC;
  signal Gain1_out1_n_59 : STD_LOGIC;
  signal Gain1_out1_n_60 : STD_LOGIC;
  signal Gain1_out1_n_61 : STD_LOGIC;
  signal Gain1_out1_n_62 : STD_LOGIC;
  signal Gain1_out1_n_63 : STD_LOGIC;
  signal Gain1_out1_n_64 : STD_LOGIC;
  signal Gain1_out1_n_65 : STD_LOGIC;
  signal Gain1_out1_n_66 : STD_LOGIC;
  signal Gain1_out1_n_67 : STD_LOGIC;
  signal Gain1_out1_n_68 : STD_LOGIC;
  signal Gain1_out1_n_69 : STD_LOGIC;
  signal Gain1_out1_n_70 : STD_LOGIC;
  signal Gain1_out1_n_71 : STD_LOGIC;
  signal Gain1_out1_n_72 : STD_LOGIC;
  signal Gain1_out1_n_73 : STD_LOGIC;
  signal Gain1_out1_n_74 : STD_LOGIC;
  signal Gain1_out1_n_75 : STD_LOGIC;
  signal Gain1_out1_n_76 : STD_LOGIC;
  signal Gain1_out1_n_77 : STD_LOGIC;
  signal Gain1_out1_n_78 : STD_LOGIC;
  signal Gain1_out1_n_79 : STD_LOGIC;
  signal Gain1_out1_n_80 : STD_LOGIC;
  signal Gain1_out1_n_81 : STD_LOGIC;
  signal Gain1_out1_n_82 : STD_LOGIC;
  signal Gain1_out1_n_83 : STD_LOGIC;
  signal Gain1_out1_n_84 : STD_LOGIC;
  signal Gain1_out1_n_85 : STD_LOGIC;
  signal Gain1_out1_n_86 : STD_LOGIC;
  signal Gain1_out1_n_87 : STD_LOGIC;
  signal Gain1_out1_n_88 : STD_LOGIC;
  signal Gain1_out1_n_89 : STD_LOGIC;
  signal Gain1_out1_n_90 : STD_LOGIC;
  signal Gain1_out1_n_91 : STD_LOGIC;
  signal Gain1_out1_n_92 : STD_LOGIC;
  signal Gain1_out1_n_93 : STD_LOGIC;
  signal Gain1_out1_n_94 : STD_LOGIC;
  signal Gain1_out1_n_95 : STD_LOGIC;
  signal Gain1_out1_n_96 : STD_LOGIC;
  signal Gain1_out1_n_97 : STD_LOGIC;
  signal Gain1_out1_n_98 : STD_LOGIC;
  signal Gain1_out1_n_99 : STD_LOGIC;
  signal Input_rsvd : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal Sum1_out1 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal Sum1_out1_1 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \Sum1_out1_1[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[23]_i_2_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[23]_i_3_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[23]_i_4_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[23]_i_5_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[27]_i_2_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[27]_i_3_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[27]_i_4_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[27]_i_5_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[31]_i_2_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[31]_i_3_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[31]_i_4_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[31]_i_5_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[31]_i_6_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \Sum1_out1_1_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal Switch1_out1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \delayMatch1_reg_next[0]_5\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \delayMatch1_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[4][0]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[4][10]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[4][11]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[4][12]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[4][13]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[4][14]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[4][15]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[4][16]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[4][17]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[4][18]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[4][19]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[4][1]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[4][2]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[4][3]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[4][4]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[4][5]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[4][6]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[4][7]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[4][8]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[4][9]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[5]_1\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \delayMatch1_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__10_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__11_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__12_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__13_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__14_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__15_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__16_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__17_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__18_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__7_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__8_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__9_n_0\ : STD_LOGIC;
  signal delayMatch1_reg_reg_gate_n_0 : STD_LOGIC;
  signal \delayMatch_reg_next[0]_4\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \delayMatch_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[4][0]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[4][10]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[4][11]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[4][12]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[4][13]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[4][14]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[4][15]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[4][16]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[4][17]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[4][18]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[4][19]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[4][1]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[4][2]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[4][3]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[4][4]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[4][5]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[4][6]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[4][7]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[4][8]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[4][9]_HwModeRegister1_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[5]_0\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \delayMatch_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg_gate__10_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg_gate__11_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg_gate__12_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg_gate__13_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg_gate__14_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg_gate__15_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg_gate__16_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg_gate__17_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg_gate__18_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg_gate__7_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg_gate__8_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg_gate__9_n_0\ : STD_LOGIC;
  signal delayMatch_reg_reg_gate_n_0 : STD_LOGIC;
  signal kconst_1 : STD_LOGIC_VECTOR ( 18 to 18 );
  signal u_285Hz_Trig1_n_0 : STD_LOGIC;
  signal u_285Hz_Trig1_n_1 : STD_LOGIC;
  signal u_285Hz_Trig1_n_10 : STD_LOGIC;
  signal u_285Hz_Trig1_n_11 : STD_LOGIC;
  signal u_285Hz_Trig1_n_12 : STD_LOGIC;
  signal u_285Hz_Trig1_n_13 : STD_LOGIC;
  signal u_285Hz_Trig1_n_14 : STD_LOGIC;
  signal u_285Hz_Trig1_n_15 : STD_LOGIC;
  signal u_285Hz_Trig1_n_16 : STD_LOGIC;
  signal u_285Hz_Trig1_n_17 : STD_LOGIC;
  signal u_285Hz_Trig1_n_18 : STD_LOGIC;
  signal u_285Hz_Trig1_n_19 : STD_LOGIC;
  signal u_285Hz_Trig1_n_2 : STD_LOGIC;
  signal u_285Hz_Trig1_n_20 : STD_LOGIC;
  signal u_285Hz_Trig1_n_3 : STD_LOGIC;
  signal u_285Hz_Trig1_n_4 : STD_LOGIC;
  signal u_285Hz_Trig1_n_5 : STD_LOGIC;
  signal u_285Hz_Trig1_n_6 : STD_LOGIC;
  signal u_285Hz_Trig1_n_7 : STD_LOGIC;
  signal u_285Hz_Trig1_n_8 : STD_LOGIC;
  signal u_285Hz_Trig1_n_9 : STD_LOGIC;
  signal NLW_Gain1_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Gain1_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Gain1_out1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Gain1_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Gain1_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Gain1_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Gain1_out1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Gain1_out1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Gain1_out1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Gain1_out1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_Gain1_out1_1_reg[24]__0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Gain1_out1_1_reg[24]__0_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Gain1_out1_1_reg[24]__0_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Gain1_out1_1_reg[24]__0_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Gain1_out1_1_reg[24]__0_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Gain1_out1_1_reg[4]__0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Sum1_out1_1_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Sum1_out1_1_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Gain1_out1 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain1_out1_1_reg[12]__0_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain1_out1_1_reg[12]__0_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain1_out1_1_reg[12]__0_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain1_out1_1_reg[16]__0_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain1_out1_1_reg[16]__0_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain1_out1_1_reg[16]__0_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain1_out1_1_reg[1]__0_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain1_out1_1_reg[20]__0_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain1_out1_1_reg[20]__0_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain1_out1_1_reg[20]__0_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain1_out1_1_reg[24]__0_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain1_out1_1_reg[24]__0_i_21\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain1_out1_1_reg[24]__0_i_22\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain1_out1_1_reg[24]__0_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain1_out1_1_reg[24]__0_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain1_out1_1_reg[4]__0_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain1_out1_1_reg[8]__0_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain1_out1_1_reg[8]__0_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \delayMatch1_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \delayMatch1_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3] ";
  attribute srl_name of \delayMatch1_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3] ";
  attribute srl_name of \delayMatch1_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3] ";
  attribute srl_name of \delayMatch1_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3] ";
  attribute srl_name of \delayMatch1_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3] ";
  attribute srl_name of \delayMatch1_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3] ";
  attribute srl_name of \delayMatch1_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3] ";
  attribute srl_name of \delayMatch1_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3] ";
  attribute srl_name of \delayMatch1_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3] ";
  attribute srl_name of \delayMatch1_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3] ";
  attribute srl_name of \delayMatch1_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3] ";
  attribute srl_name of \delayMatch1_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3] ";
  attribute srl_name of \delayMatch1_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3] ";
  attribute srl_name of \delayMatch1_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3] ";
  attribute srl_name of \delayMatch1_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3] ";
  attribute srl_name of \delayMatch1_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3] ";
  attribute srl_name of \delayMatch1_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3] ";
  attribute srl_name of \delayMatch1_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3] ";
  attribute srl_name of \delayMatch1_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3] ";
  attribute srl_name of \delayMatch1_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch1_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of delayMatch1_reg_reg_gate : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__10\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__11\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__12\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__13\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__14\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__15\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__16\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__17\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__18\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__4\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__5\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__6\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__7\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__8\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__9\ : label is "soft_lutpair166";
  attribute srl_bus_name of \delayMatch_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3] ";
  attribute srl_name of \delayMatch_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3] ";
  attribute srl_name of \delayMatch_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3] ";
  attribute srl_name of \delayMatch_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3] ";
  attribute srl_name of \delayMatch_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3] ";
  attribute srl_name of \delayMatch_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3] ";
  attribute srl_name of \delayMatch_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3] ";
  attribute srl_name of \delayMatch_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3] ";
  attribute srl_name of \delayMatch_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3] ";
  attribute srl_name of \delayMatch_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3] ";
  attribute srl_name of \delayMatch_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3] ";
  attribute srl_name of \delayMatch_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3] ";
  attribute srl_name of \delayMatch_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3] ";
  attribute srl_name of \delayMatch_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3] ";
  attribute srl_name of \delayMatch_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3] ";
  attribute srl_name of \delayMatch_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3] ";
  attribute srl_name of \delayMatch_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3] ";
  attribute srl_name of \delayMatch_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3] ";
  attribute srl_name of \delayMatch_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3] ";
  attribute srl_name of \delayMatch_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute srl_bus_name of \delayMatch_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3] ";
  attribute srl_name of \delayMatch_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2\ : label is "inst/\u_Drum/delayMatch_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2 ";
  attribute SOFT_HLUTNM of delayMatch_reg_reg_gate : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg_gate__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg_gate__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg_gate__10\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg_gate__11\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg_gate__12\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg_gate__13\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg_gate__14\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg_gate__15\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg_gate__16\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg_gate__17\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg_gate__18\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg_gate__2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg_gate__3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg_gate__4\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg_gate__5\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg_gate__6\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg_gate__7\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg_gate__8\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \delayMatch_reg_reg_gate__9\ : label is "soft_lutpair156";
begin
Gain1_out1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Sum1_out1_1(21),
      A(28) => Sum1_out1_1(21),
      A(27) => Sum1_out1_1(21),
      A(26) => Sum1_out1_1(21),
      A(25) => Sum1_out1_1(21),
      A(24) => Sum1_out1_1(21),
      A(23) => Sum1_out1_1(21),
      A(22) => Sum1_out1_1(21),
      A(21 downto 0) => Sum1_out1_1(21 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Gain1_out1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => kconst_1(18),
      B(15 downto 13) => B"000",
      B(12) => kconst_1(18),
      B(11) => kconst_1(18),
      B(10) => kconst_1(18),
      B(9) => kconst_1(18),
      B(8) => '0',
      B(7) => kconst_1(18),
      B(6) => '0',
      B(5) => kconst_1(18),
      B(4) => kconst_1(18),
      B(3) => kconst_1(18),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Gain1_out1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Gain1_out1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Gain1_out1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Gain1_out1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_Gain1_out1_OVERFLOW_UNCONNECTED,
      P(47) => Gain1_out1_n_58,
      P(46) => Gain1_out1_n_59,
      P(45) => Gain1_out1_n_60,
      P(44) => Gain1_out1_n_61,
      P(43) => Gain1_out1_n_62,
      P(42) => Gain1_out1_n_63,
      P(41) => Gain1_out1_n_64,
      P(40) => Gain1_out1_n_65,
      P(39) => Gain1_out1_n_66,
      P(38) => Gain1_out1_n_67,
      P(37) => Gain1_out1_n_68,
      P(36) => Gain1_out1_n_69,
      P(35) => Gain1_out1_n_70,
      P(34) => Gain1_out1_n_71,
      P(33) => Gain1_out1_n_72,
      P(32) => Gain1_out1_n_73,
      P(31) => Gain1_out1_n_74,
      P(30) => Gain1_out1_n_75,
      P(29) => Gain1_out1_n_76,
      P(28) => Gain1_out1_n_77,
      P(27) => Gain1_out1_n_78,
      P(26) => Gain1_out1_n_79,
      P(25) => Gain1_out1_n_80,
      P(24) => Gain1_out1_n_81,
      P(23) => Gain1_out1_n_82,
      P(22) => Gain1_out1_n_83,
      P(21) => Gain1_out1_n_84,
      P(20) => Gain1_out1_n_85,
      P(19) => Gain1_out1_n_86,
      P(18) => Gain1_out1_n_87,
      P(17) => Gain1_out1_n_88,
      P(16) => Gain1_out1_n_89,
      P(15) => Gain1_out1_n_90,
      P(14) => Gain1_out1_n_91,
      P(13) => Gain1_out1_n_92,
      P(12) => Gain1_out1_n_93,
      P(11) => Gain1_out1_n_94,
      P(10) => Gain1_out1_n_95,
      P(9) => Gain1_out1_n_96,
      P(8) => Gain1_out1_n_97,
      P(7) => Gain1_out1_n_98,
      P(6) => Gain1_out1_n_99,
      P(5) => Gain1_out1_n_100,
      P(4) => Gain1_out1_n_101,
      P(3) => Gain1_out1_n_102,
      P(2) => Gain1_out1_n_103,
      P(1) => Gain1_out1_n_104,
      P(0) => Gain1_out1_n_105,
      PATTERNBDETECT => NLW_Gain1_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Gain1_out1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_Gain1_out1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Gain1_out1_UNDERFLOW_UNCONNECTED
    );
\Gain1_out1_1[12]__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Gain1_out1_1_reg[12]__0_i_15_n_7\,
      I1 => kconst_1(18),
      I2 => Sum1_out1_1(2),
      O => \Gain1_out1_1[12]__0_i_10_n_0\
    );
\Gain1_out1_1[12]__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => Sum1_out1_1(5),
      I1 => \Gain1_out1_1_reg[12]__0_i_15_n_4\,
      I2 => \Gain1_out1_1_reg[16]__0_i_15_n_7\,
      I3 => Sum1_out1_1(6),
      I4 => kconst_1(18),
      O => \Gain1_out1_1[12]__0_i_11_n_0\
    );
\Gain1_out1_1[12]__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => Sum1_out1_1(4),
      I1 => \Gain1_out1_1_reg[12]__0_i_15_n_5\,
      I2 => \Gain1_out1_1_reg[12]__0_i_15_n_4\,
      I3 => Sum1_out1_1(5),
      I4 => kconst_1(18),
      O => \Gain1_out1_1[12]__0_i_12_n_0\
    );
\Gain1_out1_1[12]__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => Sum1_out1_1(3),
      I1 => \Gain1_out1_1_reg[12]__0_i_15_n_6\,
      I2 => \Gain1_out1_1_reg[12]__0_i_15_n_5\,
      I3 => Sum1_out1_1(4),
      I4 => kconst_1(18),
      O => \Gain1_out1_1[12]__0_i_13_n_0\
    );
\Gain1_out1_1[12]__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => Sum1_out1_1(2),
      I1 => \Gain1_out1_1_reg[12]__0_i_15_n_7\,
      I2 => \Gain1_out1_1_reg[12]__0_i_15_n_6\,
      I3 => Sum1_out1_1(3),
      I4 => kconst_1(18),
      O => \Gain1_out1_1[12]__0_i_14_n_0\
    );
\Gain1_out1_1[12]__0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(7),
      O => \Gain1_out1_1[12]__0_i_16_n_0\
    );
\Gain1_out1_1[12]__0_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(6),
      O => \Gain1_out1_1[12]__0_i_17_n_0\
    );
\Gain1_out1_1[12]__0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(5),
      O => \Gain1_out1_1[12]__0_i_18_n_0\
    );
\Gain1_out1_1[12]__0_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(4),
      O => \Gain1_out1_1[12]__0_i_19_n_0\
    );
\Gain1_out1_1[12]__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_76,
      I1 => \Gain1_out1__0\(12),
      O => \Gain1_out1_1[12]__0_i_2_n_0\
    );
\Gain1_out1_1[12]__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_77,
      I1 => \Gain1_out1__0\(11),
      O => \Gain1_out1_1[12]__0_i_3_n_0\
    );
\Gain1_out1_1[12]__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_78,
      I1 => \Gain1_out1__0\(10),
      O => \Gain1_out1_1[12]__0_i_4_n_0\
    );
\Gain1_out1_1[12]__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_79,
      I1 => \Gain1_out1__0\(9),
      O => \Gain1_out1_1[12]__0_i_5_n_0\
    );
\Gain1_out1_1[12]__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Gain1_out1_1_reg[12]__0_i_15_n_4\,
      I1 => kconst_1(18),
      I2 => Sum1_out1_1(5),
      O => \Gain1_out1_1[12]__0_i_7_n_0\
    );
\Gain1_out1_1[12]__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Gain1_out1_1_reg[12]__0_i_15_n_5\,
      I1 => kconst_1(18),
      I2 => Sum1_out1_1(4),
      O => \Gain1_out1_1[12]__0_i_8_n_0\
    );
\Gain1_out1_1[12]__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Gain1_out1_1_reg[12]__0_i_15_n_6\,
      I1 => kconst_1(18),
      I2 => Sum1_out1_1(3),
      O => \Gain1_out1_1[12]__0_i_9_n_0\
    );
\Gain1_out1_1[16]__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Gain1_out1_1_reg[16]__0_i_15_n_7\,
      I1 => kconst_1(18),
      I2 => Sum1_out1_1(6),
      O => \Gain1_out1_1[16]__0_i_10_n_0\
    );
\Gain1_out1_1[16]__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => Sum1_out1_1(9),
      I1 => \Gain1_out1_1_reg[16]__0_i_15_n_4\,
      I2 => \Gain1_out1_1_reg[20]__0_i_15_n_7\,
      I3 => Sum1_out1_1(10),
      I4 => kconst_1(18),
      O => \Gain1_out1_1[16]__0_i_11_n_0\
    );
\Gain1_out1_1[16]__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => Sum1_out1_1(8),
      I1 => \Gain1_out1_1_reg[16]__0_i_15_n_5\,
      I2 => \Gain1_out1_1_reg[16]__0_i_15_n_4\,
      I3 => Sum1_out1_1(9),
      I4 => kconst_1(18),
      O => \Gain1_out1_1[16]__0_i_12_n_0\
    );
\Gain1_out1_1[16]__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => Sum1_out1_1(7),
      I1 => \Gain1_out1_1_reg[16]__0_i_15_n_6\,
      I2 => \Gain1_out1_1_reg[16]__0_i_15_n_5\,
      I3 => Sum1_out1_1(8),
      I4 => kconst_1(18),
      O => \Gain1_out1_1[16]__0_i_13_n_0\
    );
\Gain1_out1_1[16]__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => Sum1_out1_1(6),
      I1 => \Gain1_out1_1_reg[16]__0_i_15_n_7\,
      I2 => \Gain1_out1_1_reg[16]__0_i_15_n_6\,
      I3 => Sum1_out1_1(7),
      I4 => kconst_1(18),
      O => \Gain1_out1_1[16]__0_i_14_n_0\
    );
\Gain1_out1_1[16]__0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(11),
      O => \Gain1_out1_1[16]__0_i_16_n_0\
    );
\Gain1_out1_1[16]__0_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(10),
      O => \Gain1_out1_1[16]__0_i_17_n_0\
    );
\Gain1_out1_1[16]__0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(9),
      O => \Gain1_out1_1[16]__0_i_18_n_0\
    );
\Gain1_out1_1[16]__0_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(8),
      O => \Gain1_out1_1[16]__0_i_19_n_0\
    );
\Gain1_out1_1[16]__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_72,
      I1 => \Gain1_out1__0\(16),
      O => \Gain1_out1_1[16]__0_i_2_n_0\
    );
\Gain1_out1_1[16]__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_73,
      I1 => \Gain1_out1__0\(15),
      O => \Gain1_out1_1[16]__0_i_3_n_0\
    );
\Gain1_out1_1[16]__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_74,
      I1 => \Gain1_out1__0\(14),
      O => \Gain1_out1_1[16]__0_i_4_n_0\
    );
\Gain1_out1_1[16]__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_75,
      I1 => \Gain1_out1__0\(13),
      O => \Gain1_out1_1[16]__0_i_5_n_0\
    );
\Gain1_out1_1[16]__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Gain1_out1_1_reg[16]__0_i_15_n_4\,
      I1 => kconst_1(18),
      I2 => Sum1_out1_1(9),
      O => \Gain1_out1_1[16]__0_i_7_n_0\
    );
\Gain1_out1_1[16]__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Gain1_out1_1_reg[16]__0_i_15_n_5\,
      I1 => kconst_1(18),
      I2 => Sum1_out1_1(8),
      O => \Gain1_out1_1[16]__0_i_8_n_0\
    );
\Gain1_out1_1[16]__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Gain1_out1_1_reg[16]__0_i_15_n_6\,
      I1 => kconst_1(18),
      I2 => Sum1_out1_1(7),
      O => \Gain1_out1_1[16]__0_i_9_n_0\
    );
\Gain1_out1_1[1]__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_87,
      I1 => \Gain1_out1__0\(1),
      O => Gain1_out10_out(1)
    );
\Gain1_out1_1[1]__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(2),
      O => \Gain1_out1_1[1]__0_i_3_n_0\
    );
\Gain1_out1_1[1]__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(1),
      O => \Gain1_out1_1[1]__0_i_4_n_0\
    );
\Gain1_out1_1[1]__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(3),
      O => \Gain1_out1_1[1]__0_i_5_n_0\
    );
\Gain1_out1_1[1]__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(2),
      O => \Gain1_out1_1[1]__0_i_6_n_0\
    );
\Gain1_out1_1[1]__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(1),
      O => \Gain1_out1_1[1]__0_i_7_n_0\
    );
\Gain1_out1_1[1]__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(0),
      O => \Gain1_out1_1[1]__0_i_8_n_0\
    );
\Gain1_out1_1[20]__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Gain1_out1_1_reg[20]__0_i_15_n_7\,
      I1 => kconst_1(18),
      I2 => Sum1_out1_1(10),
      O => \Gain1_out1_1[20]__0_i_10_n_0\
    );
\Gain1_out1_1[20]__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => Sum1_out1_1(13),
      I1 => \Gain1_out1_1_reg[20]__0_i_15_n_4\,
      I2 => \Gain1_out1_1_reg[24]__0_i_22_n_7\,
      I3 => Sum1_out1_1(14),
      I4 => kconst_1(18),
      O => \Gain1_out1_1[20]__0_i_11_n_0\
    );
\Gain1_out1_1[20]__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => Sum1_out1_1(12),
      I1 => \Gain1_out1_1_reg[20]__0_i_15_n_5\,
      I2 => \Gain1_out1_1_reg[20]__0_i_15_n_4\,
      I3 => Sum1_out1_1(13),
      I4 => kconst_1(18),
      O => \Gain1_out1_1[20]__0_i_12_n_0\
    );
\Gain1_out1_1[20]__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => Sum1_out1_1(11),
      I1 => \Gain1_out1_1_reg[20]__0_i_15_n_6\,
      I2 => \Gain1_out1_1_reg[20]__0_i_15_n_5\,
      I3 => Sum1_out1_1(12),
      I4 => kconst_1(18),
      O => \Gain1_out1_1[20]__0_i_13_n_0\
    );
\Gain1_out1_1[20]__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => Sum1_out1_1(10),
      I1 => \Gain1_out1_1_reg[20]__0_i_15_n_7\,
      I2 => \Gain1_out1_1_reg[20]__0_i_15_n_6\,
      I3 => Sum1_out1_1(11),
      I4 => kconst_1(18),
      O => \Gain1_out1_1[20]__0_i_14_n_0\
    );
\Gain1_out1_1[20]__0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(15),
      O => \Gain1_out1_1[20]__0_i_16_n_0\
    );
\Gain1_out1_1[20]__0_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(14),
      O => \Gain1_out1_1[20]__0_i_17_n_0\
    );
\Gain1_out1_1[20]__0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(13),
      O => \Gain1_out1_1[20]__0_i_18_n_0\
    );
\Gain1_out1_1[20]__0_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(12),
      O => \Gain1_out1_1[20]__0_i_19_n_0\
    );
\Gain1_out1_1[20]__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_68,
      I1 => \Gain1_out1__0\(20),
      O => \Gain1_out1_1[20]__0_i_2_n_0\
    );
\Gain1_out1_1[20]__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_69,
      I1 => \Gain1_out1__0\(19),
      O => \Gain1_out1_1[20]__0_i_3_n_0\
    );
\Gain1_out1_1[20]__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_70,
      I1 => \Gain1_out1__0\(18),
      O => \Gain1_out1_1[20]__0_i_4_n_0\
    );
\Gain1_out1_1[20]__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_71,
      I1 => \Gain1_out1__0\(17),
      O => \Gain1_out1_1[20]__0_i_5_n_0\
    );
\Gain1_out1_1[20]__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Gain1_out1_1_reg[20]__0_i_15_n_4\,
      I1 => kconst_1(18),
      I2 => Sum1_out1_1(13),
      O => \Gain1_out1_1[20]__0_i_7_n_0\
    );
\Gain1_out1_1[20]__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Gain1_out1_1_reg[20]__0_i_15_n_5\,
      I1 => kconst_1(18),
      I2 => Sum1_out1_1(12),
      O => \Gain1_out1_1[20]__0_i_8_n_0\
    );
\Gain1_out1_1[20]__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Gain1_out1_1_reg[20]__0_i_15_n_6\,
      I1 => kconst_1(18),
      I2 => Sum1_out1_1(11),
      O => \Gain1_out1_1[20]__0_i_9_n_0\
    );
\Gain1_out1_1[24]__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505EF1FE5150FFF"
    )
        port map (
      I0 => \Gain1_out1_1_reg[24]__0_i_21_n_6\,
      I1 => Sum1_out1_1(19),
      I2 => kconst_1(18),
      I3 => Sum1_out1_1(21),
      I4 => \Gain1_out1_1_reg[24]__0_i_21_n_1\,
      I5 => Sum1_out1_1(20),
      O => \Gain1_out1_1[24]__0_i_10_n_0\
    );
\Gain1_out1_1[24]__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D878787"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(20),
      I2 => \Gain1_out1_1_reg[24]__0_i_21_n_1\,
      I3 => \Gain1_out1_1_reg[24]__0_i_21_n_6\,
      I4 => Sum1_out1_1(19),
      O => \Gain1_out1_1[24]__0_i_11_n_0\
    );
\Gain1_out1_1[24]__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778F0F0"
    )
        port map (
      I0 => Sum1_out1_1(18),
      I1 => \Gain1_out1_1_reg[24]__0_i_21_n_7\,
      I2 => \Gain1_out1_1_reg[24]__0_i_21_n_6\,
      I3 => Sum1_out1_1(19),
      I4 => kconst_1(18),
      O => \Gain1_out1_1[24]__0_i_12_n_0\
    );
\Gain1_out1_1[24]__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Sum1_out1_1(18),
      I1 => kconst_1(18),
      I2 => \Gain1_out1_1_reg[24]__0_i_21_n_7\,
      O => \Gain1_out1_1[24]__0_i_13_n_0\
    );
\Gain1_out1_1[24]__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Gain1_out1_1_reg[24]__0_i_22_n_5\,
      I1 => kconst_1(18),
      I2 => Sum1_out1_1(16),
      O => \Gain1_out1_1[24]__0_i_14_n_0\
    );
\Gain1_out1_1[24]__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Gain1_out1_1_reg[24]__0_i_22_n_6\,
      I1 => kconst_1(18),
      I2 => Sum1_out1_1(15),
      O => \Gain1_out1_1[24]__0_i_15_n_0\
    );
\Gain1_out1_1[24]__0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Gain1_out1_1_reg[24]__0_i_22_n_7\,
      I1 => kconst_1(18),
      I2 => Sum1_out1_1(14),
      O => \Gain1_out1_1[24]__0_i_16_n_0\
    );
\Gain1_out1_1[24]__0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"993396CC"
    )
        port map (
      I0 => Sum1_out1_1(18),
      I1 => \Gain1_out1_1_reg[24]__0_i_21_n_7\,
      I2 => Sum1_out1_1(17),
      I3 => kconst_1(18),
      I4 => \Gain1_out1_1_reg[24]__0_i_22_n_4\,
      O => \Gain1_out1_1[24]__0_i_17_n_0\
    );
\Gain1_out1_1[24]__0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => Sum1_out1_1(16),
      I1 => \Gain1_out1_1_reg[24]__0_i_22_n_5\,
      I2 => \Gain1_out1_1_reg[24]__0_i_22_n_4\,
      I3 => Sum1_out1_1(17),
      I4 => kconst_1(18),
      O => \Gain1_out1_1[24]__0_i_18_n_0\
    );
\Gain1_out1_1[24]__0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => Sum1_out1_1(15),
      I1 => \Gain1_out1_1_reg[24]__0_i_22_n_6\,
      I2 => \Gain1_out1_1_reg[24]__0_i_22_n_5\,
      I3 => Sum1_out1_1(16),
      I4 => kconst_1(18),
      O => \Gain1_out1_1[24]__0_i_19_n_0\
    );
\Gain1_out1_1[24]__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_64,
      I1 => \Gain1_out1__0\(24),
      O => \Gain1_out1_1[24]__0_i_2_n_0\
    );
\Gain1_out1_1[24]__0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => Sum1_out1_1(14),
      I1 => \Gain1_out1_1_reg[24]__0_i_22_n_7\,
      I2 => \Gain1_out1_1_reg[24]__0_i_22_n_6\,
      I3 => Sum1_out1_1(15),
      I4 => kconst_1(18),
      O => \Gain1_out1_1[24]__0_i_20_n_0\
    );
\Gain1_out1_1[24]__0_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(20),
      O => \Gain1_out1_1[24]__0_i_23_n_0\
    );
\Gain1_out1_1[24]__0_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => Sum1_out1_1(20),
      I1 => kconst_1(18),
      I2 => Sum1_out1_1(21),
      O => \Gain1_out1_1[24]__0_i_24_n_0\
    );
\Gain1_out1_1[24]__0_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Sum1_out1_1(20),
      I1 => kconst_1(18),
      O => \Gain1_out1_1[24]__0_i_25_n_0\
    );
\Gain1_out1_1[24]__0_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(19),
      O => \Gain1_out1_1[24]__0_i_26_n_0\
    );
\Gain1_out1_1[24]__0_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(18),
      O => \Gain1_out1_1[24]__0_i_27_n_0\
    );
\Gain1_out1_1[24]__0_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(17),
      O => \Gain1_out1_1[24]__0_i_28_n_0\
    );
\Gain1_out1_1[24]__0_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(16),
      O => \Gain1_out1_1[24]__0_i_29_n_0\
    );
\Gain1_out1_1[24]__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_65,
      I1 => \Gain1_out1__0\(23),
      O => \Gain1_out1_1[24]__0_i_3_n_0\
    );
\Gain1_out1_1[24]__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_66,
      I1 => \Gain1_out1__0\(22),
      O => \Gain1_out1_1[24]__0_i_4_n_0\
    );
\Gain1_out1_1[24]__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_67,
      I1 => \Gain1_out1__0\(21),
      O => \Gain1_out1_1[24]__0_i_5_n_0\
    );
\Gain1_out1_1[24]__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \Gain1_out1_1_reg[24]__0_i_21_n_6\,
      I1 => Sum1_out1_1(19),
      I2 => kconst_1(18),
      O => \Gain1_out1_1[24]__0_i_8_n_0\
    );
\Gain1_out1_1[24]__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Gain1_out1_1_reg[24]__0_i_21_n_7\,
      I1 => kconst_1(18),
      I2 => Sum1_out1_1(18),
      O => \Gain1_out1_1[24]__0_i_9_n_0\
    );
\Gain1_out1_1[4]__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_84,
      I1 => \Gain1_out1__0\(4),
      O => \Gain1_out1_1[4]__0_i_2_n_0\
    );
\Gain1_out1_1[4]__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_85,
      I1 => \Gain1_out1__0\(3),
      O => \Gain1_out1_1[4]__0_i_3_n_0\
    );
\Gain1_out1_1[4]__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_86,
      I1 => \Gain1_out1__0\(2),
      O => \Gain1_out1_1[4]__0_i_4_n_0\
    );
\Gain1_out1_1[4]__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_87,
      I1 => \Gain1_out1__0\(1),
      O => \Gain1_out1_1[4]__0_i_5_n_0\
    );
\Gain1_out1_1[8]__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_80,
      I1 => \Gain1_out1__0\(8),
      O => \Gain1_out1_1[8]__0_i_2_n_0\
    );
\Gain1_out1_1[8]__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_81,
      I1 => \Gain1_out1__0\(7),
      O => \Gain1_out1_1[8]__0_i_3_n_0\
    );
\Gain1_out1_1[8]__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_82,
      I1 => \Gain1_out1__0\(6),
      O => \Gain1_out1_1[8]__0_i_4_n_0\
    );
\Gain1_out1_1[8]__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gain1_out1_n_83,
      I1 => \Gain1_out1__0\(5),
      O => \Gain1_out1_1[8]__0_i_5_n_0\
    );
\Gain1_out1_1[8]__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => kconst_1(18),
      I1 => Sum1_out1_1(2),
      I2 => \Gain1_out1_1_reg[12]__0_i_15_n_7\,
      O => \Gain1_out1_1[8]__0_i_7_n_0\
    );
\Gain1_out1_1[8]__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \Gain1_out1_1_reg[1]__0_i_2_n_4\,
      I1 => kconst_1(18),
      I2 => Sum1_out1_1(1),
      O => \Gain1_out1_1[8]__0_i_8_n_0\
    );
\Gain1_out1_1[8]__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \Gain1_out1_1_reg[1]__0_i_2_n_5\,
      I1 => kconst_1(18),
      I2 => Sum1_out1_1(0),
      O => \Gain1_out1_1[8]__0_i_9_n_0\
    );
\Gain1_out1_1_reg[0]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out1_n_88,
      Q => \Gain1_out1_1_reg[0]__0_n_0\
    );
\Gain1_out1_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out1_n_95,
      Q => \Gain1_out1_1_reg_n_0_[10]\
    );
\Gain1_out1_1_reg[10]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(10),
      Q => \Gain1_out1_1_reg[10]__0_n_0\
    );
\Gain1_out1_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out1_n_94,
      Q => \Gain1_out1_1_reg_n_0_[11]\
    );
\Gain1_out1_1_reg[11]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(11),
      Q => \Gain1_out1_1_reg[11]__0_n_0\
    );
\Gain1_out1_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out1_n_93,
      Q => \Gain1_out1_1_reg_n_0_[12]\
    );
\Gain1_out1_1_reg[12]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(12),
      Q => \Gain1_out1_1_reg[12]__0_n_0\
    );
\Gain1_out1_1_reg[12]__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gain1_out1_1_reg[8]__0_i_1_n_0\,
      CO(3) => \Gain1_out1_1_reg[12]__0_i_1_n_0\,
      CO(2) => \Gain1_out1_1_reg[12]__0_i_1_n_1\,
      CO(1) => \Gain1_out1_1_reg[12]__0_i_1_n_2\,
      CO(0) => \Gain1_out1_1_reg[12]__0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => Gain1_out1_n_76,
      DI(2) => Gain1_out1_n_77,
      DI(1) => Gain1_out1_n_78,
      DI(0) => Gain1_out1_n_79,
      O(3 downto 0) => Gain1_out10_out(12 downto 9),
      S(3) => \Gain1_out1_1[12]__0_i_2_n_0\,
      S(2) => \Gain1_out1_1[12]__0_i_3_n_0\,
      S(1) => \Gain1_out1_1[12]__0_i_4_n_0\,
      S(0) => \Gain1_out1_1[12]__0_i_5_n_0\
    );
\Gain1_out1_1_reg[12]__0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gain1_out1_1_reg[1]__0_i_2_n_0\,
      CO(3) => \Gain1_out1_1_reg[12]__0_i_15_n_0\,
      CO(2) => \Gain1_out1_1_reg[12]__0_i_15_n_1\,
      CO(1) => \Gain1_out1_1_reg[12]__0_i_15_n_2\,
      CO(0) => \Gain1_out1_1_reg[12]__0_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gain1_out1_1_reg[12]__0_i_15_n_4\,
      O(2) => \Gain1_out1_1_reg[12]__0_i_15_n_5\,
      O(1) => \Gain1_out1_1_reg[12]__0_i_15_n_6\,
      O(0) => \Gain1_out1_1_reg[12]__0_i_15_n_7\,
      S(3) => \Gain1_out1_1[12]__0_i_16_n_0\,
      S(2) => \Gain1_out1_1[12]__0_i_17_n_0\,
      S(1) => \Gain1_out1_1[12]__0_i_18_n_0\,
      S(0) => \Gain1_out1_1[12]__0_i_19_n_0\
    );
\Gain1_out1_1_reg[12]__0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gain1_out1_1_reg[8]__0_i_6_n_0\,
      CO(3) => \Gain1_out1_1_reg[12]__0_i_6_n_0\,
      CO(2) => \Gain1_out1_1_reg[12]__0_i_6_n_1\,
      CO(1) => \Gain1_out1_1_reg[12]__0_i_6_n_2\,
      CO(0) => \Gain1_out1_1_reg[12]__0_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \Gain1_out1_1[12]__0_i_7_n_0\,
      DI(2) => \Gain1_out1_1[12]__0_i_8_n_0\,
      DI(1) => \Gain1_out1_1[12]__0_i_9_n_0\,
      DI(0) => \Gain1_out1_1[12]__0_i_10_n_0\,
      O(3 downto 0) => \Gain1_out1__0\(9 downto 6),
      S(3) => \Gain1_out1_1[12]__0_i_11_n_0\,
      S(2) => \Gain1_out1_1[12]__0_i_12_n_0\,
      S(1) => \Gain1_out1_1[12]__0_i_13_n_0\,
      S(0) => \Gain1_out1_1[12]__0_i_14_n_0\
    );
\Gain1_out1_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out1_n_92,
      Q => \Gain1_out1_1_reg_n_0_[13]\
    );
\Gain1_out1_1_reg[13]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(13),
      Q => \Gain1_out1_1_reg[13]__0_n_0\
    );
\Gain1_out1_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out1_n_91,
      Q => \Gain1_out1_1_reg_n_0_[14]\
    );
\Gain1_out1_1_reg[14]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(14),
      Q => \Gain1_out1_1_reg[14]__0_n_0\
    );
\Gain1_out1_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out1_n_90,
      Q => \Gain1_out1_1_reg_n_0_[15]\
    );
\Gain1_out1_1_reg[15]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(15),
      Q => \Gain1_out1_1_reg[15]__0_n_0\
    );
\Gain1_out1_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out1_n_89,
      Q => \Gain1_out1_1_reg_n_0_[16]\
    );
\Gain1_out1_1_reg[16]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(16),
      Q => \Gain1_out1_1_reg[16]__0_n_0\
    );
\Gain1_out1_1_reg[16]__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gain1_out1_1_reg[12]__0_i_1_n_0\,
      CO(3) => \Gain1_out1_1_reg[16]__0_i_1_n_0\,
      CO(2) => \Gain1_out1_1_reg[16]__0_i_1_n_1\,
      CO(1) => \Gain1_out1_1_reg[16]__0_i_1_n_2\,
      CO(0) => \Gain1_out1_1_reg[16]__0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => Gain1_out1_n_72,
      DI(2) => Gain1_out1_n_73,
      DI(1) => Gain1_out1_n_74,
      DI(0) => Gain1_out1_n_75,
      O(3 downto 0) => Gain1_out10_out(16 downto 13),
      S(3) => \Gain1_out1_1[16]__0_i_2_n_0\,
      S(2) => \Gain1_out1_1[16]__0_i_3_n_0\,
      S(1) => \Gain1_out1_1[16]__0_i_4_n_0\,
      S(0) => \Gain1_out1_1[16]__0_i_5_n_0\
    );
\Gain1_out1_1_reg[16]__0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gain1_out1_1_reg[12]__0_i_15_n_0\,
      CO(3) => \Gain1_out1_1_reg[16]__0_i_15_n_0\,
      CO(2) => \Gain1_out1_1_reg[16]__0_i_15_n_1\,
      CO(1) => \Gain1_out1_1_reg[16]__0_i_15_n_2\,
      CO(0) => \Gain1_out1_1_reg[16]__0_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gain1_out1_1_reg[16]__0_i_15_n_4\,
      O(2) => \Gain1_out1_1_reg[16]__0_i_15_n_5\,
      O(1) => \Gain1_out1_1_reg[16]__0_i_15_n_6\,
      O(0) => \Gain1_out1_1_reg[16]__0_i_15_n_7\,
      S(3) => \Gain1_out1_1[16]__0_i_16_n_0\,
      S(2) => \Gain1_out1_1[16]__0_i_17_n_0\,
      S(1) => \Gain1_out1_1[16]__0_i_18_n_0\,
      S(0) => \Gain1_out1_1[16]__0_i_19_n_0\
    );
\Gain1_out1_1_reg[16]__0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gain1_out1_1_reg[12]__0_i_6_n_0\,
      CO(3) => \Gain1_out1_1_reg[16]__0_i_6_n_0\,
      CO(2) => \Gain1_out1_1_reg[16]__0_i_6_n_1\,
      CO(1) => \Gain1_out1_1_reg[16]__0_i_6_n_2\,
      CO(0) => \Gain1_out1_1_reg[16]__0_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \Gain1_out1_1[16]__0_i_7_n_0\,
      DI(2) => \Gain1_out1_1[16]__0_i_8_n_0\,
      DI(1) => \Gain1_out1_1[16]__0_i_9_n_0\,
      DI(0) => \Gain1_out1_1[16]__0_i_10_n_0\,
      O(3 downto 0) => \Gain1_out1__0\(13 downto 10),
      S(3) => \Gain1_out1_1[16]__0_i_11_n_0\,
      S(2) => \Gain1_out1_1[16]__0_i_12_n_0\,
      S(1) => \Gain1_out1_1[16]__0_i_13_n_0\,
      S(0) => \Gain1_out1_1[16]__0_i_14_n_0\
    );
\Gain1_out1_1_reg[17]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(17),
      Q => \Gain1_out1_1_reg[17]__0_n_0\
    );
\Gain1_out1_1_reg[18]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(18),
      Q => \Gain1_out1_1_reg[18]__0_n_0\
    );
\Gain1_out1_1_reg[19]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(19),
      Q => \Gain1_out1_1_reg[19]__0_n_0\
    );
\Gain1_out1_1_reg[1]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(1),
      Q => \Gain1_out1_1_reg[1]__0_n_0\
    );
\Gain1_out1_1_reg[1]__0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gain1_out1_1_reg[1]__0_i_2_n_0\,
      CO(2) => \Gain1_out1_1_reg[1]__0_i_2_n_1\,
      CO(1) => \Gain1_out1_1_reg[1]__0_i_2_n_2\,
      CO(0) => \Gain1_out1_1_reg[1]__0_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Gain1_out1_1[1]__0_i_3_n_0\,
      DI(1) => \Gain1_out1_1[1]__0_i_4_n_0\,
      DI(0) => '0',
      O(3) => \Gain1_out1_1_reg[1]__0_i_2_n_4\,
      O(2) => \Gain1_out1_1_reg[1]__0_i_2_n_5\,
      O(1) => \Gain1_out1_1_reg[1]__0_i_2_n_6\,
      O(0) => \Gain1_out1__0\(1),
      S(3) => \Gain1_out1_1[1]__0_i_5_n_0\,
      S(2) => \Gain1_out1_1[1]__0_i_6_n_0\,
      S(1) => \Gain1_out1_1[1]__0_i_7_n_0\,
      S(0) => \Gain1_out1_1[1]__0_i_8_n_0\
    );
\Gain1_out1_1_reg[20]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(20),
      Q => \Gain1_out1_1_reg[20]__0_n_0\
    );
\Gain1_out1_1_reg[20]__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gain1_out1_1_reg[16]__0_i_1_n_0\,
      CO(3) => \Gain1_out1_1_reg[20]__0_i_1_n_0\,
      CO(2) => \Gain1_out1_1_reg[20]__0_i_1_n_1\,
      CO(1) => \Gain1_out1_1_reg[20]__0_i_1_n_2\,
      CO(0) => \Gain1_out1_1_reg[20]__0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => Gain1_out1_n_68,
      DI(2) => Gain1_out1_n_69,
      DI(1) => Gain1_out1_n_70,
      DI(0) => Gain1_out1_n_71,
      O(3 downto 0) => Gain1_out10_out(20 downto 17),
      S(3) => \Gain1_out1_1[20]__0_i_2_n_0\,
      S(2) => \Gain1_out1_1[20]__0_i_3_n_0\,
      S(1) => \Gain1_out1_1[20]__0_i_4_n_0\,
      S(0) => \Gain1_out1_1[20]__0_i_5_n_0\
    );
\Gain1_out1_1_reg[20]__0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gain1_out1_1_reg[16]__0_i_15_n_0\,
      CO(3) => \Gain1_out1_1_reg[20]__0_i_15_n_0\,
      CO(2) => \Gain1_out1_1_reg[20]__0_i_15_n_1\,
      CO(1) => \Gain1_out1_1_reg[20]__0_i_15_n_2\,
      CO(0) => \Gain1_out1_1_reg[20]__0_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gain1_out1_1_reg[20]__0_i_15_n_4\,
      O(2) => \Gain1_out1_1_reg[20]__0_i_15_n_5\,
      O(1) => \Gain1_out1_1_reg[20]__0_i_15_n_6\,
      O(0) => \Gain1_out1_1_reg[20]__0_i_15_n_7\,
      S(3) => \Gain1_out1_1[20]__0_i_16_n_0\,
      S(2) => \Gain1_out1_1[20]__0_i_17_n_0\,
      S(1) => \Gain1_out1_1[20]__0_i_18_n_0\,
      S(0) => \Gain1_out1_1[20]__0_i_19_n_0\
    );
\Gain1_out1_1_reg[20]__0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gain1_out1_1_reg[16]__0_i_6_n_0\,
      CO(3) => \Gain1_out1_1_reg[20]__0_i_6_n_0\,
      CO(2) => \Gain1_out1_1_reg[20]__0_i_6_n_1\,
      CO(1) => \Gain1_out1_1_reg[20]__0_i_6_n_2\,
      CO(0) => \Gain1_out1_1_reg[20]__0_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \Gain1_out1_1[20]__0_i_7_n_0\,
      DI(2) => \Gain1_out1_1[20]__0_i_8_n_0\,
      DI(1) => \Gain1_out1_1[20]__0_i_9_n_0\,
      DI(0) => \Gain1_out1_1[20]__0_i_10_n_0\,
      O(3 downto 0) => \Gain1_out1__0\(17 downto 14),
      S(3) => \Gain1_out1_1[20]__0_i_11_n_0\,
      S(2) => \Gain1_out1_1[20]__0_i_12_n_0\,
      S(1) => \Gain1_out1_1[20]__0_i_13_n_0\,
      S(0) => \Gain1_out1_1[20]__0_i_14_n_0\
    );
\Gain1_out1_1_reg[21]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(21),
      Q => \Gain1_out1_1_reg[21]__0_n_0\
    );
\Gain1_out1_1_reg[22]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(22),
      Q => \Gain1_out1_1_reg[22]__0_n_0\
    );
\Gain1_out1_1_reg[23]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(23),
      Q => \Gain1_out1_1_reg[23]__0_n_0\
    );
\Gain1_out1_1_reg[24]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(24),
      Q => \Gain1_out1_1_reg[24]__0_n_0\
    );
\Gain1_out1_1_reg[24]__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gain1_out1_1_reg[20]__0_i_1_n_0\,
      CO(3) => \NLW_Gain1_out1_1_reg[24]__0_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Gain1_out1_1_reg[24]__0_i_1_n_1\,
      CO(1) => \Gain1_out1_1_reg[24]__0_i_1_n_2\,
      CO(0) => \Gain1_out1_1_reg[24]__0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => Gain1_out1_n_65,
      DI(1) => Gain1_out1_n_66,
      DI(0) => Gain1_out1_n_67,
      O(3 downto 0) => Gain1_out10_out(24 downto 21),
      S(3) => \Gain1_out1_1[24]__0_i_2_n_0\,
      S(2) => \Gain1_out1_1[24]__0_i_3_n_0\,
      S(1) => \Gain1_out1_1[24]__0_i_4_n_0\,
      S(0) => \Gain1_out1_1[24]__0_i_5_n_0\
    );
\Gain1_out1_1_reg[24]__0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gain1_out1_1_reg[24]__0_i_22_n_0\,
      CO(3) => \NLW_Gain1_out1_1_reg[24]__0_i_21_CO_UNCONNECTED\(3),
      CO(2) => \Gain1_out1_1_reg[24]__0_i_21_n_1\,
      CO(1) => \NLW_Gain1_out1_1_reg[24]__0_i_21_CO_UNCONNECTED\(1),
      CO(0) => \Gain1_out1_1_reg[24]__0_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \Gain1_out1_1[24]__0_i_23_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_Gain1_out1_1_reg[24]__0_i_21_O_UNCONNECTED\(3 downto 2),
      O(1) => \Gain1_out1_1_reg[24]__0_i_21_n_6\,
      O(0) => \Gain1_out1_1_reg[24]__0_i_21_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \Gain1_out1_1[24]__0_i_24_n_0\,
      S(0) => \Gain1_out1_1[24]__0_i_25_n_0\
    );
\Gain1_out1_1_reg[24]__0_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gain1_out1_1_reg[20]__0_i_15_n_0\,
      CO(3) => \Gain1_out1_1_reg[24]__0_i_22_n_0\,
      CO(2) => \Gain1_out1_1_reg[24]__0_i_22_n_1\,
      CO(1) => \Gain1_out1_1_reg[24]__0_i_22_n_2\,
      CO(0) => \Gain1_out1_1_reg[24]__0_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gain1_out1_1_reg[24]__0_i_22_n_4\,
      O(2) => \Gain1_out1_1_reg[24]__0_i_22_n_5\,
      O(1) => \Gain1_out1_1_reg[24]__0_i_22_n_6\,
      O(0) => \Gain1_out1_1_reg[24]__0_i_22_n_7\,
      S(3) => \Gain1_out1_1[24]__0_i_26_n_0\,
      S(2) => \Gain1_out1_1[24]__0_i_27_n_0\,
      S(1) => \Gain1_out1_1[24]__0_i_28_n_0\,
      S(0) => \Gain1_out1_1[24]__0_i_29_n_0\
    );
\Gain1_out1_1_reg[24]__0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gain1_out1_1_reg[24]__0_i_7_n_0\,
      CO(3 downto 2) => \NLW_Gain1_out1_1_reg[24]__0_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Gain1_out1_1_reg[24]__0_i_6_n_2\,
      CO(0) => \Gain1_out1_1_reg[24]__0_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \Gain1_out1_1[24]__0_i_8_n_0\,
      DI(0) => \Gain1_out1_1[24]__0_i_9_n_0\,
      O(3) => \NLW_Gain1_out1_1_reg[24]__0_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => \Gain1_out1__0\(24 downto 22),
      S(3) => '0',
      S(2) => \Gain1_out1_1[24]__0_i_10_n_0\,
      S(1) => \Gain1_out1_1[24]__0_i_11_n_0\,
      S(0) => \Gain1_out1_1[24]__0_i_12_n_0\
    );
\Gain1_out1_1_reg[24]__0_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gain1_out1_1_reg[20]__0_i_6_n_0\,
      CO(3) => \Gain1_out1_1_reg[24]__0_i_7_n_0\,
      CO(2) => \Gain1_out1_1_reg[24]__0_i_7_n_1\,
      CO(1) => \Gain1_out1_1_reg[24]__0_i_7_n_2\,
      CO(0) => \Gain1_out1_1_reg[24]__0_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \Gain1_out1_1[24]__0_i_13_n_0\,
      DI(2) => \Gain1_out1_1[24]__0_i_14_n_0\,
      DI(1) => \Gain1_out1_1[24]__0_i_15_n_0\,
      DI(0) => \Gain1_out1_1[24]__0_i_16_n_0\,
      O(3 downto 0) => \Gain1_out1__0\(21 downto 18),
      S(3) => \Gain1_out1_1[24]__0_i_17_n_0\,
      S(2) => \Gain1_out1_1[24]__0_i_18_n_0\,
      S(1) => \Gain1_out1_1[24]__0_i_19_n_0\,
      S(0) => \Gain1_out1_1[24]__0_i_20_n_0\
    );
\Gain1_out1_1_reg[2]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(2),
      Q => \Gain1_out1_1_reg[2]__0_n_0\
    );
\Gain1_out1_1_reg[3]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(3),
      Q => \Gain1_out1_1_reg[3]__0_n_0\
    );
\Gain1_out1_1_reg[4]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(4),
      Q => \Gain1_out1_1_reg[4]__0_n_0\
    );
\Gain1_out1_1_reg[4]__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gain1_out1_1_reg[4]__0_i_1_n_0\,
      CO(2) => \Gain1_out1_1_reg[4]__0_i_1_n_1\,
      CO(1) => \Gain1_out1_1_reg[4]__0_i_1_n_2\,
      CO(0) => \Gain1_out1_1_reg[4]__0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => Gain1_out1_n_84,
      DI(2) => Gain1_out1_n_85,
      DI(1) => Gain1_out1_n_86,
      DI(0) => Gain1_out1_n_87,
      O(3 downto 1) => Gain1_out10_out(4 downto 2),
      O(0) => \NLW_Gain1_out1_1_reg[4]__0_i_1_O_UNCONNECTED\(0),
      S(3) => \Gain1_out1_1[4]__0_i_2_n_0\,
      S(2) => \Gain1_out1_1[4]__0_i_3_n_0\,
      S(1) => \Gain1_out1_1[4]__0_i_4_n_0\,
      S(0) => \Gain1_out1_1[4]__0_i_5_n_0\
    );
\Gain1_out1_1_reg[5]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(5),
      Q => \Gain1_out1_1_reg[5]__0_n_0\
    );
\Gain1_out1_1_reg[6]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(6),
      Q => \Gain1_out1_1_reg[6]__0_n_0\
    );
\Gain1_out1_1_reg[7]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(7),
      Q => \Gain1_out1_1_reg[7]__0_n_0\
    );
\Gain1_out1_1_reg[8]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(8),
      Q => \Gain1_out1_1_reg[8]__0_n_0\
    );
\Gain1_out1_1_reg[8]__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gain1_out1_1_reg[4]__0_i_1_n_0\,
      CO(3) => \Gain1_out1_1_reg[8]__0_i_1_n_0\,
      CO(2) => \Gain1_out1_1_reg[8]__0_i_1_n_1\,
      CO(1) => \Gain1_out1_1_reg[8]__0_i_1_n_2\,
      CO(0) => \Gain1_out1_1_reg[8]__0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => Gain1_out1_n_80,
      DI(2) => Gain1_out1_n_81,
      DI(1) => Gain1_out1_n_82,
      DI(0) => Gain1_out1_n_83,
      O(3 downto 0) => Gain1_out10_out(8 downto 5),
      S(3) => \Gain1_out1_1[8]__0_i_2_n_0\,
      S(2) => \Gain1_out1_1[8]__0_i_3_n_0\,
      S(1) => \Gain1_out1_1[8]__0_i_4_n_0\,
      S(0) => \Gain1_out1_1[8]__0_i_5_n_0\
    );
\Gain1_out1_1_reg[8]__0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gain1_out1_1_reg[8]__0_i_6_n_0\,
      CO(2) => \Gain1_out1_1_reg[8]__0_i_6_n_1\,
      CO(1) => \Gain1_out1_1_reg[8]__0_i_6_n_2\,
      CO(0) => \Gain1_out1_1_reg[8]__0_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => \Gain1_out1_1_reg[1]__0_i_2_n_4\,
      DI(1) => \Gain1_out1_1_reg[1]__0_i_2_n_5\,
      DI(0) => '0',
      O(3 downto 0) => \Gain1_out1__0\(5 downto 2),
      S(3) => \Gain1_out1_1[8]__0_i_7_n_0\,
      S(2) => \Gain1_out1_1[8]__0_i_8_n_0\,
      S(1) => \Gain1_out1_1[8]__0_i_9_n_0\,
      S(0) => \Gain1_out1_1_reg[1]__0_i_2_n_6\
    );
\Gain1_out1_1_reg[9]__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Gain1_out10_out(9),
      Q => \Gain1_out1_1_reg[9]__0_n_0\
    );
\Sum1_out1_1[11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[4]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(11),
      O => \Sum1_out1_1[11]_i_2__0_n_0\
    );
\Sum1_out1_1[11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[3]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(10),
      O => \Sum1_out1_1[11]_i_3__0_n_0\
    );
\Sum1_out1_1[11]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[2]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(9),
      O => \Sum1_out1_1[11]_i_4__0_n_0\
    );
\Sum1_out1_1[11]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[1]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(8),
      O => \Sum1_out1_1[11]_i_5__0_n_0\
    );
\Sum1_out1_1[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[8]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(15),
      O => \Sum1_out1_1[15]_i_2__0_n_0\
    );
\Sum1_out1_1[15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[7]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(14),
      O => \Sum1_out1_1[15]_i_3__0_n_0\
    );
\Sum1_out1_1[15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[6]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(13),
      O => \Sum1_out1_1[15]_i_4__0_n_0\
    );
\Sum1_out1_1[15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[5]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(12),
      O => \Sum1_out1_1[15]_i_5__0_n_0\
    );
\Sum1_out1_1[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[12]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(19),
      O => \Sum1_out1_1[19]_i_2__0_n_0\
    );
\Sum1_out1_1[19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[11]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(18),
      O => \Sum1_out1_1[19]_i_3__0_n_0\
    );
\Sum1_out1_1[19]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[10]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(17),
      O => \Sum1_out1_1[19]_i_4__0_n_0\
    );
\Sum1_out1_1[19]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[9]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(16),
      O => \Sum1_out1_1[19]_i_5__0_n_0\
    );
\Sum1_out1_1[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[16]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(23),
      O => \Sum1_out1_1[23]_i_2_n_0\
    );
\Sum1_out1_1[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[15]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(22),
      O => \Sum1_out1_1[23]_i_3_n_0\
    );
\Sum1_out1_1[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[14]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(21),
      O => \Sum1_out1_1[23]_i_4_n_0\
    );
\Sum1_out1_1[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[13]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(20),
      O => \Sum1_out1_1[23]_i_5_n_0\
    );
\Sum1_out1_1[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[20]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(27),
      O => \Sum1_out1_1[27]_i_2_n_0\
    );
\Sum1_out1_1[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[19]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(26),
      O => \Sum1_out1_1[27]_i_3_n_0\
    );
\Sum1_out1_1[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[18]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(25),
      O => \Sum1_out1_1[27]_i_4_n_0\
    );
\Sum1_out1_1[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[17]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(24),
      O => \Sum1_out1_1[27]_i_5_n_0\
    );
\Sum1_out1_1[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \Gain1_out1_1_reg[24]__0_n_0\,
      I1 => delayMatch_reg(0),
      O => \Sum1_out1_1[31]_i_2_n_0\
    );
\Sum1_out1_1[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[24]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(31),
      O => \Sum1_out1_1[31]_i_3_n_0\
    );
\Sum1_out1_1[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[23]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(30),
      O => \Sum1_out1_1[31]_i_4_n_0\
    );
\Sum1_out1_1[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[22]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(29),
      O => \Sum1_out1_1[31]_i_5_n_0\
    );
\Sum1_out1_1[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[21]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(28),
      O => \Sum1_out1_1[31]_i_6_n_0\
    );
\Sum1_out1_1[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg_n_0_[13]\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(3),
      O => \Sum1_out1_1[3]_i_2__0_n_0\
    );
\Sum1_out1_1[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg_n_0_[12]\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(2),
      O => \Sum1_out1_1[3]_i_3__0_n_0\
    );
\Sum1_out1_1[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg_n_0_[11]\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(1),
      O => \Sum1_out1_1[3]_i_4__0_n_0\
    );
\Sum1_out1_1[3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg_n_0_[10]\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(0),
      O => \Sum1_out1_1[3]_i_5__0_n_0\
    );
\Sum1_out1_1[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg[0]__0_n_0\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(7),
      O => \Sum1_out1_1[7]_i_2__0_n_0\
    );
\Sum1_out1_1[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg_n_0_[16]\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(6),
      O => \Sum1_out1_1[7]_i_3__0_n_0\
    );
\Sum1_out1_1[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg_n_0_[15]\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(5),
      O => \Sum1_out1_1[7]_i_4__0_n_0\
    );
\Sum1_out1_1[7]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Gain1_out1_1_reg_n_0_[14]\,
      I1 => delayMatch_reg(0),
      I2 => \delayMatch1_reg_reg[3]\(4),
      O => \Sum1_out1_1[7]_i_5__0_n_0\
    );
\Sum1_out1_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(0),
      Q => Sum1_out1_1(0)
    );
\Sum1_out1_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(10),
      Q => Sum1_out1_1(10)
    );
\Sum1_out1_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(11),
      Q => Sum1_out1_1(11)
    );
\Sum1_out1_1_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Sum1_out1_1_reg[7]_i_1__0_n_0\,
      CO(3) => \Sum1_out1_1_reg[11]_i_1__0_n_0\,
      CO(2) => \Sum1_out1_1_reg[11]_i_1__0_n_1\,
      CO(1) => \Sum1_out1_1_reg[11]_i_1__0_n_2\,
      CO(0) => \Sum1_out1_1_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \delayMatch1_reg_reg[3]\(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3) => \Sum1_out1_1[11]_i_2__0_n_0\,
      S(2) => \Sum1_out1_1[11]_i_3__0_n_0\,
      S(1) => \Sum1_out1_1[11]_i_4__0_n_0\,
      S(0) => \Sum1_out1_1[11]_i_5__0_n_0\
    );
\Sum1_out1_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(12),
      Q => Sum1_out1_1(12)
    );
\Sum1_out1_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(13),
      Q => Sum1_out1_1(13)
    );
\Sum1_out1_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(14),
      Q => Sum1_out1_1(14)
    );
\Sum1_out1_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(15),
      Q => Sum1_out1_1(15)
    );
\Sum1_out1_1_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Sum1_out1_1_reg[11]_i_1__0_n_0\,
      CO(3) => \Sum1_out1_1_reg[15]_i_1__0_n_0\,
      CO(2) => \Sum1_out1_1_reg[15]_i_1__0_n_1\,
      CO(1) => \Sum1_out1_1_reg[15]_i_1__0_n_2\,
      CO(0) => \Sum1_out1_1_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \delayMatch1_reg_reg[3]\(15 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3) => \Sum1_out1_1[15]_i_2__0_n_0\,
      S(2) => \Sum1_out1_1[15]_i_3__0_n_0\,
      S(1) => \Sum1_out1_1[15]_i_4__0_n_0\,
      S(0) => \Sum1_out1_1[15]_i_5__0_n_0\
    );
\Sum1_out1_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(16),
      Q => Sum1_out1_1(16)
    );
\Sum1_out1_1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(17),
      Q => Sum1_out1_1(17)
    );
\Sum1_out1_1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(18),
      Q => Sum1_out1_1(18)
    );
\Sum1_out1_1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(19),
      Q => Sum1_out1_1(19)
    );
\Sum1_out1_1_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Sum1_out1_1_reg[15]_i_1__0_n_0\,
      CO(3) => \Sum1_out1_1_reg[19]_i_1__0_n_0\,
      CO(2) => \Sum1_out1_1_reg[19]_i_1__0_n_1\,
      CO(1) => \Sum1_out1_1_reg[19]_i_1__0_n_2\,
      CO(0) => \Sum1_out1_1_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \delayMatch1_reg_reg[3]\(19 downto 16),
      O(3 downto 0) => D(19 downto 16),
      S(3) => \Sum1_out1_1[19]_i_2__0_n_0\,
      S(2) => \Sum1_out1_1[19]_i_3__0_n_0\,
      S(1) => \Sum1_out1_1[19]_i_4__0_n_0\,
      S(0) => \Sum1_out1_1[19]_i_5__0_n_0\
    );
\Sum1_out1_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(1),
      Q => Sum1_out1_1(1)
    );
\Sum1_out1_1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(20),
      Q => Sum1_out1_1(20)
    );
\Sum1_out1_1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(21),
      Q => Sum1_out1_1(21)
    );
\Sum1_out1_1_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Sum1_out1_1_reg[19]_i_1__0_n_0\,
      CO(3) => \Sum1_out1_1_reg[23]_i_1_n_0\,
      CO(2) => \Sum1_out1_1_reg[23]_i_1_n_1\,
      CO(1) => \Sum1_out1_1_reg[23]_i_1_n_2\,
      CO(0) => \Sum1_out1_1_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \delayMatch1_reg_reg[3]\(23 downto 20),
      O(3 downto 0) => D(23 downto 20),
      S(3) => \Sum1_out1_1[23]_i_2_n_0\,
      S(2) => \Sum1_out1_1[23]_i_3_n_0\,
      S(1) => \Sum1_out1_1[23]_i_4_n_0\,
      S(0) => \Sum1_out1_1[23]_i_5_n_0\
    );
\Sum1_out1_1_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Sum1_out1_1_reg[23]_i_1_n_0\,
      CO(3) => \Sum1_out1_1_reg[27]_i_1_n_0\,
      CO(2) => \Sum1_out1_1_reg[27]_i_1_n_1\,
      CO(1) => \Sum1_out1_1_reg[27]_i_1_n_2\,
      CO(0) => \Sum1_out1_1_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \delayMatch1_reg_reg[3]\(27 downto 24),
      O(3 downto 0) => D(27 downto 24),
      S(3) => \Sum1_out1_1[27]_i_2_n_0\,
      S(2) => \Sum1_out1_1[27]_i_3_n_0\,
      S(1) => \Sum1_out1_1[27]_i_4_n_0\,
      S(0) => \Sum1_out1_1[27]_i_5_n_0\
    );
\Sum1_out1_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(2),
      Q => Sum1_out1_1(2)
    );
\Sum1_out1_1_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Sum1_out1_1_reg[27]_i_1_n_0\,
      CO(3) => \Sum1_out1_1_reg[31]_i_1_n_0\,
      CO(2) => \Sum1_out1_1_reg[31]_i_1_n_1\,
      CO(1) => \Sum1_out1_1_reg[31]_i_1_n_2\,
      CO(0) => \Sum1_out1_1_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Sum1_out1_1[31]_i_2_n_0\,
      DI(2 downto 0) => \delayMatch1_reg_reg[3]\(30 downto 28),
      O(3 downto 0) => D(31 downto 28),
      S(3) => \Sum1_out1_1[31]_i_3_n_0\,
      S(2) => \Sum1_out1_1[31]_i_4_n_0\,
      S(1) => \Sum1_out1_1[31]_i_5_n_0\,
      S(0) => \Sum1_out1_1[31]_i_6_n_0\
    );
\Sum1_out1_1_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Sum1_out1_1_reg[31]_i_1_n_0\,
      CO(3 downto 0) => \NLW_Sum1_out1_1_reg[32]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_Sum1_out1_1_reg[32]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(32),
      S(3 downto 0) => B"0001"
    );
\Sum1_out1_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(3),
      Q => Sum1_out1_1(3)
    );
\Sum1_out1_1_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Sum1_out1_1_reg[3]_i_1__0_n_0\,
      CO(2) => \Sum1_out1_1_reg[3]_i_1__0_n_1\,
      CO(1) => \Sum1_out1_1_reg[3]_i_1__0_n_2\,
      CO(0) => \Sum1_out1_1_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \delayMatch1_reg_reg[3]\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \Sum1_out1_1[3]_i_2__0_n_0\,
      S(2) => \Sum1_out1_1[3]_i_3__0_n_0\,
      S(1) => \Sum1_out1_1[3]_i_4__0_n_0\,
      S(0) => \Sum1_out1_1[3]_i_5__0_n_0\
    );
\Sum1_out1_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(4),
      Q => Sum1_out1_1(4)
    );
\Sum1_out1_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(5),
      Q => Sum1_out1_1(5)
    );
\Sum1_out1_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(6),
      Q => Sum1_out1_1(6)
    );
\Sum1_out1_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(7),
      Q => Sum1_out1_1(7)
    );
\Sum1_out1_1_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Sum1_out1_1_reg[3]_i_1__0_n_0\,
      CO(3) => \Sum1_out1_1_reg[7]_i_1__0_n_0\,
      CO(2) => \Sum1_out1_1_reg[7]_i_1__0_n_1\,
      CO(1) => \Sum1_out1_1_reg[7]_i_1__0_n_2\,
      CO(0) => \Sum1_out1_1_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \delayMatch1_reg_reg[3]\(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3) => \Sum1_out1_1[7]_i_2__0_n_0\,
      S(2) => \Sum1_out1_1[7]_i_3__0_n_0\,
      S(1) => \Sum1_out1_1[7]_i_4__0_n_0\,
      S(0) => \Sum1_out1_1[7]_i_5__0_n_0\
    );
\Sum1_out1_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(8),
      Q => Sum1_out1_1(8)
    );
\Sum1_out1_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => Sum1_out1(9),
      Q => Sum1_out1_1(9)
    );
\delayMatch1_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch1_reg_next[0]_5\(0),
      Q => \delayMatch1_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch1_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch1_reg_next[0]_5\(10),
      Q => \delayMatch1_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch1_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch1_reg_next[0]_5\(11),
      Q => \delayMatch1_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch1_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch1_reg_next[0]_5\(12),
      Q => \delayMatch1_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch1_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch1_reg_next[0]_5\(13),
      Q => \delayMatch1_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch1_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch1_reg_next[0]_5\(14),
      Q => \delayMatch1_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch1_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch1_reg_next[0]_5\(15),
      Q => \delayMatch1_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch1_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch1_reg_next[0]_5\(16),
      Q => \delayMatch1_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch1_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch1_reg_next[0]_5\(17),
      Q => \delayMatch1_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch1_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch1_reg_next[0]_5\(18),
      Q => \delayMatch1_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch1_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch1_reg_next[0]_5\(19),
      Q => \delayMatch1_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch1_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch1_reg_next[0]_5\(1),
      Q => \delayMatch1_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch1_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch1_reg_next[0]_5\(2),
      Q => \delayMatch1_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch1_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch1_reg_next[0]_5\(3),
      Q => \delayMatch1_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch1_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch1_reg_next[0]_5\(4),
      Q => \delayMatch1_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch1_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch1_reg_next[0]_5\(5),
      Q => \delayMatch1_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch1_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch1_reg_next[0]_5\(6),
      Q => \delayMatch1_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch1_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch1_reg_next[0]_5\(7),
      Q => \delayMatch1_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch1_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch1_reg_next[0]_5\(8),
      Q => \delayMatch1_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch1_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch1_reg_next[0]_5\(9),
      Q => \delayMatch1_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch1_reg_reg[4][0]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch1_reg_reg[4][0]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[4][10]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch1_reg_reg[4][10]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[4][11]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch1_reg_reg[4][11]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[4][12]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch1_reg_reg[4][12]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[4][13]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch1_reg_reg[4][13]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[4][14]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch1_reg_reg[4][14]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[4][15]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch1_reg_reg[4][15]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[4][16]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch1_reg_reg[4][16]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[4][17]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch1_reg_reg[4][17]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[4][18]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch1_reg_reg[4][18]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[4][19]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch1_reg_reg[4][19]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[4][1]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch1_reg_reg[4][1]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[4][2]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch1_reg_reg[4][2]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[4][3]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch1_reg_reg[4][3]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[4][4]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch1_reg_reg[4][4]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[4][5]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch1_reg_reg[4][5]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[4][6]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch1_reg_reg[4][6]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[4][7]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch1_reg_reg[4][7]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[4][8]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch1_reg_reg[4][8]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[4][9]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch1_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch1_reg_reg[4][9]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__18_n_0\,
      Q => \delayMatch1_reg_reg[5]_1\(0)
    );
\delayMatch1_reg_reg[5][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__8_n_0\,
      Q => \delayMatch1_reg_reg[5]_1\(10)
    );
\delayMatch1_reg_reg[5][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__7_n_0\,
      Q => \delayMatch1_reg_reg[5]_1\(11)
    );
\delayMatch1_reg_reg[5][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__6_n_0\,
      Q => \delayMatch1_reg_reg[5]_1\(12)
    );
\delayMatch1_reg_reg[5][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__5_n_0\,
      Q => \delayMatch1_reg_reg[5]_1\(13)
    );
\delayMatch1_reg_reg[5][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__4_n_0\,
      Q => \delayMatch1_reg_reg[5]_1\(14)
    );
\delayMatch1_reg_reg[5][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__3_n_0\,
      Q => \delayMatch1_reg_reg[5]_1\(15)
    );
\delayMatch1_reg_reg[5][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__2_n_0\,
      Q => \delayMatch1_reg_reg[5]_1\(16)
    );
\delayMatch1_reg_reg[5][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__1_n_0\,
      Q => \delayMatch1_reg_reg[5]_1\(17)
    );
\delayMatch1_reg_reg[5][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__0_n_0\,
      Q => \delayMatch1_reg_reg[5]_1\(18)
    );
\delayMatch1_reg_reg[5][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => delayMatch1_reg_reg_gate_n_0,
      Q => \delayMatch1_reg_reg[5]_1\(19)
    );
\delayMatch1_reg_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__17_n_0\,
      Q => \delayMatch1_reg_reg[5]_1\(1)
    );
\delayMatch1_reg_reg[5][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__16_n_0\,
      Q => \delayMatch1_reg_reg[5]_1\(2)
    );
\delayMatch1_reg_reg[5][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__15_n_0\,
      Q => \delayMatch1_reg_reg[5]_1\(3)
    );
\delayMatch1_reg_reg[5][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__14_n_0\,
      Q => \delayMatch1_reg_reg[5]_1\(4)
    );
\delayMatch1_reg_reg[5][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__13_n_0\,
      Q => \delayMatch1_reg_reg[5]_1\(5)
    );
\delayMatch1_reg_reg[5][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__12_n_0\,
      Q => \delayMatch1_reg_reg[5]_1\(6)
    );
\delayMatch1_reg_reg[5][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__11_n_0\,
      Q => \delayMatch1_reg_reg[5]_1\(7)
    );
\delayMatch1_reg_reg[5][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__10_n_0\,
      Q => \delayMatch1_reg_reg[5]_1\(8)
    );
\delayMatch1_reg_reg[5][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__9_n_0\,
      Q => \delayMatch1_reg_reg[5]_1\(9)
    );
delayMatch1_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[4][19]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => delayMatch1_reg_reg_gate_n_0
    );
\delayMatch1_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[4][18]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch1_reg_reg_gate__0_n_0\
    );
\delayMatch1_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[4][17]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch1_reg_reg_gate__1_n_0\
    );
\delayMatch1_reg_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[4][8]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch1_reg_reg_gate__10_n_0\
    );
\delayMatch1_reg_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[4][7]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch1_reg_reg_gate__11_n_0\
    );
\delayMatch1_reg_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[4][6]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch1_reg_reg_gate__12_n_0\
    );
\delayMatch1_reg_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[4][5]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch1_reg_reg_gate__13_n_0\
    );
\delayMatch1_reg_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[4][4]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch1_reg_reg_gate__14_n_0\
    );
\delayMatch1_reg_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[4][3]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch1_reg_reg_gate__15_n_0\
    );
\delayMatch1_reg_reg_gate__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[4][2]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch1_reg_reg_gate__16_n_0\
    );
\delayMatch1_reg_reg_gate__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[4][1]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch1_reg_reg_gate__17_n_0\
    );
\delayMatch1_reg_reg_gate__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[4][0]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch1_reg_reg_gate__18_n_0\
    );
\delayMatch1_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[4][16]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch1_reg_reg_gate__2_n_0\
    );
\delayMatch1_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[4][15]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch1_reg_reg_gate__3_n_0\
    );
\delayMatch1_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[4][14]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch1_reg_reg_gate__4_n_0\
    );
\delayMatch1_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[4][13]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch1_reg_reg_gate__5_n_0\
    );
\delayMatch1_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[4][12]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch1_reg_reg_gate__6_n_0\
    );
\delayMatch1_reg_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[4][11]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch1_reg_reg_gate__7_n_0\
    );
\delayMatch1_reg_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[4][10]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch1_reg_reg_gate__8_n_0\
    );
\delayMatch1_reg_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[4][9]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch1_reg_reg_gate__9_n_0\
    );
\delayMatch_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch_reg_next[0]_4\(0),
      Q => \delayMatch_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch_reg_next[0]_4\(10),
      Q => \delayMatch_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch_reg_next[0]_4\(11),
      Q => \delayMatch_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch_reg_next[0]_4\(12),
      Q => \delayMatch_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch_reg_next[0]_4\(13),
      Q => \delayMatch_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch_reg_next[0]_4\(14),
      Q => \delayMatch_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch_reg_next[0]_4\(15),
      Q => \delayMatch_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch_reg_next[0]_4\(16),
      Q => \delayMatch_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch_reg_next[0]_4\(17),
      Q => \delayMatch_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch_reg_next[0]_4\(18),
      Q => \delayMatch_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch_reg_next[0]_4\(19),
      Q => \delayMatch_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch_reg_next[0]_4\(1),
      Q => \delayMatch_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch_reg_next[0]_4\(2),
      Q => \delayMatch_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch_reg_next[0]_4\(3),
      Q => \delayMatch_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch_reg_next[0]_4\(4),
      Q => \delayMatch_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch_reg_next[0]_4\(5),
      Q => \delayMatch_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch_reg_next[0]_4\(6),
      Q => \delayMatch_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch_reg_next[0]_4\(7),
      Q => \delayMatch_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch_reg_next[0]_4\(8),
      Q => \delayMatch_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => clk_enable,
      CLK => clk,
      D => \delayMatch_reg_next[0]_4\(9),
      Q => \delayMatch_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2_n_0\
    );
\delayMatch_reg_reg[4][0]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch_reg_reg[3][0]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch_reg_reg[4][0]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[4][10]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch_reg_reg[3][10]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch_reg_reg[4][10]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[4][11]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch_reg_reg[3][11]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch_reg_reg[4][11]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[4][12]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch_reg_reg[3][12]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch_reg_reg[4][12]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[4][13]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch_reg_reg[3][13]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch_reg_reg[4][13]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[4][14]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch_reg_reg[3][14]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch_reg_reg[4][14]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[4][15]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch_reg_reg[3][15]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch_reg_reg[4][15]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[4][16]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch_reg_reg[3][16]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch_reg_reg[4][16]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[4][17]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch_reg_reg[3][17]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch_reg_reg[4][17]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[4][18]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch_reg_reg[3][18]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch_reg_reg[4][18]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[4][19]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch_reg_reg[3][19]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch_reg_reg[4][19]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[4][1]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch_reg_reg[3][1]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch_reg_reg[4][1]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[4][2]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch_reg_reg[3][2]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch_reg_reg[4][2]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[4][3]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch_reg_reg[3][3]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch_reg_reg[4][3]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[4][4]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch_reg_reg[3][4]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch_reg_reg[4][4]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[4][5]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch_reg_reg[3][5]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch_reg_reg[4][5]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[4][6]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch_reg_reg[3][6]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch_reg_reg[4][6]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[4][7]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch_reg_reg[3][7]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch_reg_reg[4][7]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[4][8]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch_reg_reg[3][8]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch_reg_reg[4][8]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[4][9]_HwModeRegister1_reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => clk_enable,
      D => \delayMatch_reg_reg[3][9]_srl4_HwModeRegister1_reg_reg_c_2_n_0\,
      Q => \delayMatch_reg_reg[4][9]_HwModeRegister1_reg_reg_c_3_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch_reg_reg_gate__18_n_0\,
      Q => \delayMatch_reg_reg[5]_0\(0)
    );
\delayMatch_reg_reg[5][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch_reg_reg_gate__8_n_0\,
      Q => \delayMatch_reg_reg[5]_0\(10)
    );
\delayMatch_reg_reg[5][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch_reg_reg_gate__7_n_0\,
      Q => \delayMatch_reg_reg[5]_0\(11)
    );
\delayMatch_reg_reg[5][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch_reg_reg_gate__6_n_0\,
      Q => \delayMatch_reg_reg[5]_0\(12)
    );
\delayMatch_reg_reg[5][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch_reg_reg_gate__5_n_0\,
      Q => \delayMatch_reg_reg[5]_0\(13)
    );
\delayMatch_reg_reg[5][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch_reg_reg_gate__4_n_0\,
      Q => \delayMatch_reg_reg[5]_0\(14)
    );
\delayMatch_reg_reg[5][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch_reg_reg_gate__3_n_0\,
      Q => \delayMatch_reg_reg[5]_0\(15)
    );
\delayMatch_reg_reg[5][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch_reg_reg_gate__2_n_0\,
      Q => \delayMatch_reg_reg[5]_0\(16)
    );
\delayMatch_reg_reg[5][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch_reg_reg_gate__1_n_0\,
      Q => \delayMatch_reg_reg[5]_0\(17)
    );
\delayMatch_reg_reg[5][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch_reg_reg_gate__0_n_0\,
      Q => \delayMatch_reg_reg[5]_0\(18)
    );
\delayMatch_reg_reg[5][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => delayMatch_reg_reg_gate_n_0,
      Q => \delayMatch_reg_reg[5]_0\(19)
    );
\delayMatch_reg_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch_reg_reg_gate__17_n_0\,
      Q => \delayMatch_reg_reg[5]_0\(1)
    );
\delayMatch_reg_reg[5][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch_reg_reg_gate__16_n_0\,
      Q => \delayMatch_reg_reg[5]_0\(2)
    );
\delayMatch_reg_reg[5][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch_reg_reg_gate__15_n_0\,
      Q => \delayMatch_reg_reg[5]_0\(3)
    );
\delayMatch_reg_reg[5][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch_reg_reg_gate__14_n_0\,
      Q => \delayMatch_reg_reg[5]_0\(4)
    );
\delayMatch_reg_reg[5][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch_reg_reg_gate__13_n_0\,
      Q => \delayMatch_reg_reg[5]_0\(5)
    );
\delayMatch_reg_reg[5][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch_reg_reg_gate__12_n_0\,
      Q => \delayMatch_reg_reg[5]_0\(6)
    );
\delayMatch_reg_reg[5][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch_reg_reg_gate__11_n_0\,
      Q => \delayMatch_reg_reg[5]_0\(7)
    );
\delayMatch_reg_reg[5][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch_reg_reg_gate__10_n_0\,
      Q => \delayMatch_reg_reg[5]_0\(8)
    );
\delayMatch_reg_reg[5][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => \delayMatch_reg_reg_gate__9_n_0\,
      Q => \delayMatch_reg_reg[5]_0\(9)
    );
delayMatch_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[4][19]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => delayMatch_reg_reg_gate_n_0
    );
\delayMatch_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[4][18]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch_reg_reg_gate__0_n_0\
    );
\delayMatch_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[4][17]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch_reg_reg_gate__1_n_0\
    );
\delayMatch_reg_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[4][8]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch_reg_reg_gate__10_n_0\
    );
\delayMatch_reg_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[4][7]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch_reg_reg_gate__11_n_0\
    );
\delayMatch_reg_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[4][6]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch_reg_reg_gate__12_n_0\
    );
\delayMatch_reg_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[4][5]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch_reg_reg_gate__13_n_0\
    );
\delayMatch_reg_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[4][4]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch_reg_reg_gate__14_n_0\
    );
\delayMatch_reg_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[4][3]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch_reg_reg_gate__15_n_0\
    );
\delayMatch_reg_reg_gate__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[4][2]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch_reg_reg_gate__16_n_0\
    );
\delayMatch_reg_reg_gate__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[4][1]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch_reg_reg_gate__17_n_0\
    );
\delayMatch_reg_reg_gate__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[4][0]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch_reg_reg_gate__18_n_0\
    );
\delayMatch_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[4][16]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch_reg_reg_gate__2_n_0\
    );
\delayMatch_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[4][15]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch_reg_reg_gate__3_n_0\
    );
\delayMatch_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[4][14]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch_reg_reg_gate__4_n_0\
    );
\delayMatch_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[4][13]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch_reg_reg_gate__5_n_0\
    );
\delayMatch_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[4][12]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch_reg_reg_gate__6_n_0\
    );
\delayMatch_reg_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[4][11]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch_reg_reg_gate__7_n_0\
    );
\delayMatch_reg_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[4][10]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch_reg_reg_gate__8_n_0\
    );
\delayMatch_reg_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[4][9]_HwModeRegister1_reg_reg_c_3_n_0\,
      I1 => HwModeRegister1_reg_reg_c_3,
      O => \delayMatch_reg_reg_gate__9_n_0\
    );
\kconst_1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => clk_enable,
      CLR => reset,
      D => '1',
      Q => kconst_1(18)
    );
u_190Hz_Trig: entity work.design_1_audio_core_0_0_alpha190Hz_Trig
     port map (
      D(19 downto 15) => Bias1_out1(20 downto 16),
      D(14 downto 0) => Switch1_out1(15 downto 1),
      E(0) => u_285Hz_Trig1_n_0,
      clk => clk,
      clk_enable => clk_enable,
      reset => reset
    );
u_285Hz_Trig1: entity work.design_1_audio_core_0_0_alpha285Hz_Trig1
     port map (
      D(19) => u_285Hz_Trig1_n_1,
      D(18) => u_285Hz_Trig1_n_2,
      D(17) => u_285Hz_Trig1_n_3,
      D(16) => u_285Hz_Trig1_n_4,
      D(15) => u_285Hz_Trig1_n_5,
      D(14) => u_285Hz_Trig1_n_6,
      D(13) => u_285Hz_Trig1_n_7,
      D(12) => u_285Hz_Trig1_n_8,
      D(11) => u_285Hz_Trig1_n_9,
      D(10) => u_285Hz_Trig1_n_10,
      D(9) => u_285Hz_Trig1_n_11,
      D(8) => u_285Hz_Trig1_n_12,
      D(7) => u_285Hz_Trig1_n_13,
      D(6) => u_285Hz_Trig1_n_14,
      D(5) => u_285Hz_Trig1_n_15,
      D(4) => u_285Hz_Trig1_n_16,
      D(3) => u_285Hz_Trig1_n_17,
      D(2) => u_285Hz_Trig1_n_18,
      D(1) => u_285Hz_Trig1_n_19,
      D(0) => u_285Hz_Trig1_n_20,
      E(0) => u_285Hz_Trig1_n_0,
      clk => clk,
      clk_enable => clk_enable,
      reset => reset,
      run_drum => run_drum
    );
u_370Hz_Sin: entity work.design_1_audio_core_0_0_alpha370Hz_Sin
     port map (
      D(19 downto 0) => Input_rsvd(19 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => u_285Hz_Trig1_n_0,
      \HDL_Counter5_out1_reg[16]_0\(3 downto 0) => \HDL_Counter5_out1_reg[16]\(3 downto 0),
      \HDL_Counter5_out1_reg[19]_0\(0) => \HDL_Counter5_out1_reg[19]\(0),
      \HDL_Counter5_out1_reg[19]_1\(2 downto 0) => \HDL_Counter5_out1_reg[19]_0\(2 downto 0),
      HwModeRegister1_reg_reg_c_3 => HwModeRegister1_reg_reg_c_3,
      S(0) => S(0),
      clk => clk,
      clk_enable => clk_enable,
      kconst_1(0) => kconst_1(18),
      \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3\(14 downto 0) => \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3\(14 downto 0),
      reset => reset
    );
u_fader_1_0_16ms: entity work.design_1_audio_core_0_0_fader_1_0_16ms
     port map (
      D(19 downto 0) => Input_rsvd(19 downto 0),
      HwModeRegister1_reg_reg_c_4 => HwModeRegister1_reg_reg_c_4,
      HwModeRegister1_reg_reg_c_5 => HwModeRegister1_reg_reg_c_5,
      \Sum1_out1_1_reg[21]\(21 downto 0) => Sum1_out1(21 downto 0),
      clk => clk,
      clk_enable => clk_enable,
      \delayMatch1_reg_reg[5]_1\(19 downto 0) => \delayMatch1_reg_reg[5]_1\(19 downto 0),
      \delayMatch_reg_reg[5]_0\(19 downto 0) => \delayMatch_reg_reg[5]_0\(19 downto 0),
      reset => reset,
      run_drum => run_drum
    );
u_fader_2_0_16ms: entity work.design_1_audio_core_0_0_fader_2_0_16ms
     port map (
      D(19 downto 15) => Bias1_out1(20 downto 16),
      D(14 downto 0) => Switch1_out1(15 downto 1),
      clk => clk,
      clk_enable => clk_enable,
      \delayMatch_reg_next[0]_4\(19 downto 0) => \delayMatch_reg_next[0]_4\(19 downto 0),
      reset => reset,
      run_drum => run_drum
    );
u_fader_3_0_16ms: entity work.design_1_audio_core_0_0_fader_3_0_16ms
     port map (
      D(19) => u_285Hz_Trig1_n_1,
      D(18) => u_285Hz_Trig1_n_2,
      D(17) => u_285Hz_Trig1_n_3,
      D(16) => u_285Hz_Trig1_n_4,
      D(15) => u_285Hz_Trig1_n_5,
      D(14) => u_285Hz_Trig1_n_6,
      D(13) => u_285Hz_Trig1_n_7,
      D(12) => u_285Hz_Trig1_n_8,
      D(11) => u_285Hz_Trig1_n_9,
      D(10) => u_285Hz_Trig1_n_10,
      D(9) => u_285Hz_Trig1_n_11,
      D(8) => u_285Hz_Trig1_n_12,
      D(7) => u_285Hz_Trig1_n_13,
      D(6) => u_285Hz_Trig1_n_14,
      D(5) => u_285Hz_Trig1_n_15,
      D(4) => u_285Hz_Trig1_n_16,
      D(3) => u_285Hz_Trig1_n_17,
      D(2) => u_285Hz_Trig1_n_18,
      D(1) => u_285Hz_Trig1_n_19,
      D(0) => u_285Hz_Trig1_n_20,
      clk => clk,
      clk_enable => clk_enable,
      \delayMatch1_reg_next[0]_5\(19 downto 0) => \delayMatch1_reg_next[0]_5\(19 downto 0),
      reset => reset,
      run_drum => run_drum
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_core_0_0_audio_core is
  port (
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    clk_enable : in STD_LOGIC;
    note_c4 : in STD_LOGIC;
    note_d4 : in STD_LOGIC;
    note_e4 : in STD_LOGIC;
    note_f4 : in STD_LOGIC;
    run_drum : in STD_LOGIC;
    volume_ctrl : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ce_out : out STD_LOGIC;
    out_PDM : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_core_0_0_audio_core : entity is "audio_core";
end design_1_audio_core_0_0_audio_core;

architecture STRUCTURE of design_1_audio_core_0_0_audio_core is
  signal Data_Type_Conversion7_out1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Discrete_Time_Integrator_x_reg[13]_i_11_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \Discrete_Time_Integrator_x_reg_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \Gain_out1__0_n_100\ : STD_LOGIC;
  signal \Gain_out1__0_n_101\ : STD_LOGIC;
  signal \Gain_out1__0_n_102\ : STD_LOGIC;
  signal \Gain_out1__0_n_103\ : STD_LOGIC;
  signal \Gain_out1__0_n_104\ : STD_LOGIC;
  signal \Gain_out1__0_n_105\ : STD_LOGIC;
  signal \Gain_out1__0_n_58\ : STD_LOGIC;
  signal \Gain_out1__0_n_59\ : STD_LOGIC;
  signal \Gain_out1__0_n_60\ : STD_LOGIC;
  signal \Gain_out1__0_n_61\ : STD_LOGIC;
  signal \Gain_out1__0_n_62\ : STD_LOGIC;
  signal \Gain_out1__0_n_63\ : STD_LOGIC;
  signal \Gain_out1__0_n_64\ : STD_LOGIC;
  signal \Gain_out1__0_n_65\ : STD_LOGIC;
  signal \Gain_out1__0_n_66\ : STD_LOGIC;
  signal \Gain_out1__0_n_67\ : STD_LOGIC;
  signal \Gain_out1__0_n_68\ : STD_LOGIC;
  signal \Gain_out1__0_n_69\ : STD_LOGIC;
  signal \Gain_out1__0_n_70\ : STD_LOGIC;
  signal \Gain_out1__0_n_71\ : STD_LOGIC;
  signal \Gain_out1__0_n_72\ : STD_LOGIC;
  signal \Gain_out1__0_n_73\ : STD_LOGIC;
  signal \Gain_out1__0_n_74\ : STD_LOGIC;
  signal \Gain_out1__0_n_75\ : STD_LOGIC;
  signal \Gain_out1__0_n_76\ : STD_LOGIC;
  signal \Gain_out1__0_n_77\ : STD_LOGIC;
  signal \Gain_out1__0_n_78\ : STD_LOGIC;
  signal \Gain_out1__0_n_79\ : STD_LOGIC;
  signal \Gain_out1__0_n_80\ : STD_LOGIC;
  signal \Gain_out1__0_n_81\ : STD_LOGIC;
  signal \Gain_out1__0_n_82\ : STD_LOGIC;
  signal \Gain_out1__0_n_83\ : STD_LOGIC;
  signal \Gain_out1__0_n_84\ : STD_LOGIC;
  signal \Gain_out1__0_n_85\ : STD_LOGIC;
  signal \Gain_out1__0_n_86\ : STD_LOGIC;
  signal \Gain_out1__0_n_87\ : STD_LOGIC;
  signal \Gain_out1__0_n_88\ : STD_LOGIC;
  signal \Gain_out1__0_n_89\ : STD_LOGIC;
  signal \Gain_out1__0_n_90\ : STD_LOGIC;
  signal \Gain_out1__0_n_91\ : STD_LOGIC;
  signal \Gain_out1__0_n_92\ : STD_LOGIC;
  signal \Gain_out1__0_n_93\ : STD_LOGIC;
  signal \Gain_out1__0_n_94\ : STD_LOGIC;
  signal \Gain_out1__0_n_95\ : STD_LOGIC;
  signal \Gain_out1__0_n_96\ : STD_LOGIC;
  signal \Gain_out1__0_n_97\ : STD_LOGIC;
  signal \Gain_out1__0_n_98\ : STD_LOGIC;
  signal \Gain_out1__0_n_99\ : STD_LOGIC;
  signal \Gain_out1__1_n_100\ : STD_LOGIC;
  signal \Gain_out1__1_n_101\ : STD_LOGIC;
  signal \Gain_out1__1_n_102\ : STD_LOGIC;
  signal \Gain_out1__1_n_103\ : STD_LOGIC;
  signal \Gain_out1__1_n_104\ : STD_LOGIC;
  signal \Gain_out1__1_n_105\ : STD_LOGIC;
  signal \Gain_out1__1_n_106\ : STD_LOGIC;
  signal \Gain_out1__1_n_107\ : STD_LOGIC;
  signal \Gain_out1__1_n_108\ : STD_LOGIC;
  signal \Gain_out1__1_n_109\ : STD_LOGIC;
  signal \Gain_out1__1_n_110\ : STD_LOGIC;
  signal \Gain_out1__1_n_111\ : STD_LOGIC;
  signal \Gain_out1__1_n_112\ : STD_LOGIC;
  signal \Gain_out1__1_n_113\ : STD_LOGIC;
  signal \Gain_out1__1_n_114\ : STD_LOGIC;
  signal \Gain_out1__1_n_115\ : STD_LOGIC;
  signal \Gain_out1__1_n_116\ : STD_LOGIC;
  signal \Gain_out1__1_n_117\ : STD_LOGIC;
  signal \Gain_out1__1_n_118\ : STD_LOGIC;
  signal \Gain_out1__1_n_119\ : STD_LOGIC;
  signal \Gain_out1__1_n_120\ : STD_LOGIC;
  signal \Gain_out1__1_n_121\ : STD_LOGIC;
  signal \Gain_out1__1_n_122\ : STD_LOGIC;
  signal \Gain_out1__1_n_123\ : STD_LOGIC;
  signal \Gain_out1__1_n_124\ : STD_LOGIC;
  signal \Gain_out1__1_n_125\ : STD_LOGIC;
  signal \Gain_out1__1_n_126\ : STD_LOGIC;
  signal \Gain_out1__1_n_127\ : STD_LOGIC;
  signal \Gain_out1__1_n_128\ : STD_LOGIC;
  signal \Gain_out1__1_n_129\ : STD_LOGIC;
  signal \Gain_out1__1_n_130\ : STD_LOGIC;
  signal \Gain_out1__1_n_131\ : STD_LOGIC;
  signal \Gain_out1__1_n_132\ : STD_LOGIC;
  signal \Gain_out1__1_n_133\ : STD_LOGIC;
  signal \Gain_out1__1_n_134\ : STD_LOGIC;
  signal \Gain_out1__1_n_135\ : STD_LOGIC;
  signal \Gain_out1__1_n_136\ : STD_LOGIC;
  signal \Gain_out1__1_n_137\ : STD_LOGIC;
  signal \Gain_out1__1_n_138\ : STD_LOGIC;
  signal \Gain_out1__1_n_139\ : STD_LOGIC;
  signal \Gain_out1__1_n_140\ : STD_LOGIC;
  signal \Gain_out1__1_n_141\ : STD_LOGIC;
  signal \Gain_out1__1_n_142\ : STD_LOGIC;
  signal \Gain_out1__1_n_143\ : STD_LOGIC;
  signal \Gain_out1__1_n_144\ : STD_LOGIC;
  signal \Gain_out1__1_n_145\ : STD_LOGIC;
  signal \Gain_out1__1_n_146\ : STD_LOGIC;
  signal \Gain_out1__1_n_147\ : STD_LOGIC;
  signal \Gain_out1__1_n_148\ : STD_LOGIC;
  signal \Gain_out1__1_n_149\ : STD_LOGIC;
  signal \Gain_out1__1_n_150\ : STD_LOGIC;
  signal \Gain_out1__1_n_151\ : STD_LOGIC;
  signal \Gain_out1__1_n_152\ : STD_LOGIC;
  signal \Gain_out1__1_n_153\ : STD_LOGIC;
  signal \Gain_out1__1_n_58\ : STD_LOGIC;
  signal \Gain_out1__1_n_59\ : STD_LOGIC;
  signal \Gain_out1__1_n_60\ : STD_LOGIC;
  signal \Gain_out1__1_n_61\ : STD_LOGIC;
  signal \Gain_out1__1_n_62\ : STD_LOGIC;
  signal \Gain_out1__1_n_63\ : STD_LOGIC;
  signal \Gain_out1__1_n_64\ : STD_LOGIC;
  signal \Gain_out1__1_n_65\ : STD_LOGIC;
  signal \Gain_out1__1_n_66\ : STD_LOGIC;
  signal \Gain_out1__1_n_67\ : STD_LOGIC;
  signal \Gain_out1__1_n_68\ : STD_LOGIC;
  signal \Gain_out1__1_n_69\ : STD_LOGIC;
  signal \Gain_out1__1_n_70\ : STD_LOGIC;
  signal \Gain_out1__1_n_71\ : STD_LOGIC;
  signal \Gain_out1__1_n_72\ : STD_LOGIC;
  signal \Gain_out1__1_n_73\ : STD_LOGIC;
  signal \Gain_out1__1_n_74\ : STD_LOGIC;
  signal \Gain_out1__1_n_75\ : STD_LOGIC;
  signal \Gain_out1__1_n_76\ : STD_LOGIC;
  signal \Gain_out1__1_n_77\ : STD_LOGIC;
  signal \Gain_out1__1_n_78\ : STD_LOGIC;
  signal \Gain_out1__1_n_79\ : STD_LOGIC;
  signal \Gain_out1__1_n_80\ : STD_LOGIC;
  signal \Gain_out1__1_n_81\ : STD_LOGIC;
  signal \Gain_out1__1_n_82\ : STD_LOGIC;
  signal \Gain_out1__1_n_83\ : STD_LOGIC;
  signal \Gain_out1__1_n_84\ : STD_LOGIC;
  signal \Gain_out1__1_n_85\ : STD_LOGIC;
  signal \Gain_out1__1_n_86\ : STD_LOGIC;
  signal \Gain_out1__1_n_87\ : STD_LOGIC;
  signal \Gain_out1__1_n_88\ : STD_LOGIC;
  signal \Gain_out1__1_n_89\ : STD_LOGIC;
  signal \Gain_out1__1_n_90\ : STD_LOGIC;
  signal \Gain_out1__1_n_91\ : STD_LOGIC;
  signal \Gain_out1__1_n_92\ : STD_LOGIC;
  signal \Gain_out1__1_n_93\ : STD_LOGIC;
  signal \Gain_out1__1_n_94\ : STD_LOGIC;
  signal \Gain_out1__1_n_95\ : STD_LOGIC;
  signal \Gain_out1__1_n_96\ : STD_LOGIC;
  signal \Gain_out1__1_n_97\ : STD_LOGIC;
  signal \Gain_out1__1_n_98\ : STD_LOGIC;
  signal \Gain_out1__1_n_99\ : STD_LOGIC;
  signal \Gain_out1__2_n_100\ : STD_LOGIC;
  signal \Gain_out1__2_n_101\ : STD_LOGIC;
  signal \Gain_out1__2_n_102\ : STD_LOGIC;
  signal \Gain_out1__2_n_103\ : STD_LOGIC;
  signal \Gain_out1__2_n_104\ : STD_LOGIC;
  signal \Gain_out1__2_n_105\ : STD_LOGIC;
  signal \Gain_out1__2_n_58\ : STD_LOGIC;
  signal \Gain_out1__2_n_59\ : STD_LOGIC;
  signal \Gain_out1__2_n_60\ : STD_LOGIC;
  signal \Gain_out1__2_n_61\ : STD_LOGIC;
  signal \Gain_out1__2_n_62\ : STD_LOGIC;
  signal \Gain_out1__2_n_63\ : STD_LOGIC;
  signal \Gain_out1__2_n_64\ : STD_LOGIC;
  signal \Gain_out1__2_n_65\ : STD_LOGIC;
  signal \Gain_out1__2_n_66\ : STD_LOGIC;
  signal \Gain_out1__2_n_67\ : STD_LOGIC;
  signal \Gain_out1__2_n_68\ : STD_LOGIC;
  signal \Gain_out1__2_n_69\ : STD_LOGIC;
  signal \Gain_out1__2_n_70\ : STD_LOGIC;
  signal \Gain_out1__2_n_71\ : STD_LOGIC;
  signal \Gain_out1__2_n_72\ : STD_LOGIC;
  signal \Gain_out1__2_n_73\ : STD_LOGIC;
  signal \Gain_out1__2_n_74\ : STD_LOGIC;
  signal \Gain_out1__2_n_75\ : STD_LOGIC;
  signal \Gain_out1__2_n_76\ : STD_LOGIC;
  signal \Gain_out1__2_n_77\ : STD_LOGIC;
  signal \Gain_out1__2_n_78\ : STD_LOGIC;
  signal \Gain_out1__2_n_79\ : STD_LOGIC;
  signal \Gain_out1__2_n_80\ : STD_LOGIC;
  signal \Gain_out1__2_n_81\ : STD_LOGIC;
  signal \Gain_out1__2_n_82\ : STD_LOGIC;
  signal \Gain_out1__2_n_83\ : STD_LOGIC;
  signal \Gain_out1__2_n_84\ : STD_LOGIC;
  signal \Gain_out1__2_n_85\ : STD_LOGIC;
  signal \Gain_out1__2_n_86\ : STD_LOGIC;
  signal \Gain_out1__2_n_87\ : STD_LOGIC;
  signal \Gain_out1__2_n_88\ : STD_LOGIC;
  signal \Gain_out1__2_n_89\ : STD_LOGIC;
  signal \Gain_out1__2_n_90\ : STD_LOGIC;
  signal \Gain_out1__2_n_91\ : STD_LOGIC;
  signal \Gain_out1__2_n_92\ : STD_LOGIC;
  signal \Gain_out1__2_n_93\ : STD_LOGIC;
  signal \Gain_out1__2_n_94\ : STD_LOGIC;
  signal \Gain_out1__2_n_95\ : STD_LOGIC;
  signal \Gain_out1__2_n_96\ : STD_LOGIC;
  signal \Gain_out1__2_n_97\ : STD_LOGIC;
  signal \Gain_out1__2_n_98\ : STD_LOGIC;
  signal \Gain_out1__2_n_99\ : STD_LOGIC;
  signal Gain_out1_n_100 : STD_LOGIC;
  signal Gain_out1_n_101 : STD_LOGIC;
  signal Gain_out1_n_102 : STD_LOGIC;
  signal Gain_out1_n_103 : STD_LOGIC;
  signal Gain_out1_n_104 : STD_LOGIC;
  signal Gain_out1_n_105 : STD_LOGIC;
  signal Gain_out1_n_106 : STD_LOGIC;
  signal Gain_out1_n_107 : STD_LOGIC;
  signal Gain_out1_n_108 : STD_LOGIC;
  signal Gain_out1_n_109 : STD_LOGIC;
  signal Gain_out1_n_110 : STD_LOGIC;
  signal Gain_out1_n_111 : STD_LOGIC;
  signal Gain_out1_n_112 : STD_LOGIC;
  signal Gain_out1_n_113 : STD_LOGIC;
  signal Gain_out1_n_114 : STD_LOGIC;
  signal Gain_out1_n_115 : STD_LOGIC;
  signal Gain_out1_n_116 : STD_LOGIC;
  signal Gain_out1_n_117 : STD_LOGIC;
  signal Gain_out1_n_118 : STD_LOGIC;
  signal Gain_out1_n_119 : STD_LOGIC;
  signal Gain_out1_n_120 : STD_LOGIC;
  signal Gain_out1_n_121 : STD_LOGIC;
  signal Gain_out1_n_122 : STD_LOGIC;
  signal Gain_out1_n_123 : STD_LOGIC;
  signal Gain_out1_n_124 : STD_LOGIC;
  signal Gain_out1_n_125 : STD_LOGIC;
  signal Gain_out1_n_126 : STD_LOGIC;
  signal Gain_out1_n_127 : STD_LOGIC;
  signal Gain_out1_n_128 : STD_LOGIC;
  signal Gain_out1_n_129 : STD_LOGIC;
  signal Gain_out1_n_130 : STD_LOGIC;
  signal Gain_out1_n_131 : STD_LOGIC;
  signal Gain_out1_n_132 : STD_LOGIC;
  signal Gain_out1_n_133 : STD_LOGIC;
  signal Gain_out1_n_134 : STD_LOGIC;
  signal Gain_out1_n_135 : STD_LOGIC;
  signal Gain_out1_n_136 : STD_LOGIC;
  signal Gain_out1_n_137 : STD_LOGIC;
  signal Gain_out1_n_138 : STD_LOGIC;
  signal Gain_out1_n_139 : STD_LOGIC;
  signal Gain_out1_n_140 : STD_LOGIC;
  signal Gain_out1_n_141 : STD_LOGIC;
  signal Gain_out1_n_142 : STD_LOGIC;
  signal Gain_out1_n_143 : STD_LOGIC;
  signal Gain_out1_n_144 : STD_LOGIC;
  signal Gain_out1_n_145 : STD_LOGIC;
  signal Gain_out1_n_146 : STD_LOGIC;
  signal Gain_out1_n_147 : STD_LOGIC;
  signal Gain_out1_n_148 : STD_LOGIC;
  signal Gain_out1_n_149 : STD_LOGIC;
  signal Gain_out1_n_150 : STD_LOGIC;
  signal Gain_out1_n_151 : STD_LOGIC;
  signal Gain_out1_n_152 : STD_LOGIC;
  signal Gain_out1_n_153 : STD_LOGIC;
  signal Gain_out1_n_58 : STD_LOGIC;
  signal Gain_out1_n_59 : STD_LOGIC;
  signal Gain_out1_n_60 : STD_LOGIC;
  signal Gain_out1_n_61 : STD_LOGIC;
  signal Gain_out1_n_62 : STD_LOGIC;
  signal Gain_out1_n_63 : STD_LOGIC;
  signal Gain_out1_n_64 : STD_LOGIC;
  signal Gain_out1_n_65 : STD_LOGIC;
  signal Gain_out1_n_66 : STD_LOGIC;
  signal Gain_out1_n_67 : STD_LOGIC;
  signal Gain_out1_n_68 : STD_LOGIC;
  signal Gain_out1_n_69 : STD_LOGIC;
  signal Gain_out1_n_70 : STD_LOGIC;
  signal Gain_out1_n_71 : STD_LOGIC;
  signal Gain_out1_n_72 : STD_LOGIC;
  signal Gain_out1_n_73 : STD_LOGIC;
  signal Gain_out1_n_74 : STD_LOGIC;
  signal Gain_out1_n_75 : STD_LOGIC;
  signal Gain_out1_n_76 : STD_LOGIC;
  signal Gain_out1_n_77 : STD_LOGIC;
  signal Gain_out1_n_78 : STD_LOGIC;
  signal Gain_out1_n_79 : STD_LOGIC;
  signal Gain_out1_n_80 : STD_LOGIC;
  signal Gain_out1_n_81 : STD_LOGIC;
  signal Gain_out1_n_82 : STD_LOGIC;
  signal Gain_out1_n_83 : STD_LOGIC;
  signal Gain_out1_n_84 : STD_LOGIC;
  signal Gain_out1_n_85 : STD_LOGIC;
  signal Gain_out1_n_86 : STD_LOGIC;
  signal Gain_out1_n_87 : STD_LOGIC;
  signal Gain_out1_n_88 : STD_LOGIC;
  signal Gain_out1_n_89 : STD_LOGIC;
  signal Gain_out1_n_90 : STD_LOGIC;
  signal Gain_out1_n_91 : STD_LOGIC;
  signal Gain_out1_n_92 : STD_LOGIC;
  signal Gain_out1_n_93 : STD_LOGIC;
  signal Gain_out1_n_94 : STD_LOGIC;
  signal Gain_out1_n_95 : STD_LOGIC;
  signal Gain_out1_n_96 : STD_LOGIC;
  signal Gain_out1_n_97 : STD_LOGIC;
  signal Gain_out1_n_98 : STD_LOGIC;
  signal Gain_out1_n_99 : STD_LOGIC;
  signal \HDL_Counter1_out1[0]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[10]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[11]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[12]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[12]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[12]_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[13]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[14]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[15]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[16]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[17]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[18]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[19]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[1]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[20]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[21]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[22]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[23]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[24]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[25]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[26]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[27]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[28]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[29]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[2]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[30]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[31]_i_10_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[31]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[31]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[31]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[31]_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[31]_i_5_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[31]_i_7_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[31]_i_8_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[31]_i_9_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[3]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[4]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[4]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[4]_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[5]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[6]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[7]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[8]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[8]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[8]_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1[9]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[0]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[10]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[11]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[12]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[13]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[14]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[15]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[16]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[17]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[18]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[19]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[1]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[20]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[21]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[22]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[23]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[24]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[25]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[26]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[27]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[28]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[29]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[2]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[30]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[31]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[3]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[4]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[5]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[6]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[7]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[8]\ : STD_LOGIC;
  signal \HDL_Counter1_out1_reg_n_0_[9]\ : STD_LOGIC;
  signal \HDL_Counter2_out1[10]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[11]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[12]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[13]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[13]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[13]_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[14]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[15]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[16]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[17]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[18]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[19]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[20]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[21]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[22]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[23]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[24]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[25]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[26]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[27]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[28]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[29]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[2]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[30]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[31]_i_10_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[31]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[31]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[31]_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[31]_i_5_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[31]_i_6_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[31]_i_7_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[31]_i_8_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[31]_i_9_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[3]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[4]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[5]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[5]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[5]_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[5]_i_5_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[6]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[7]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[8]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[9]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[9]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1[9]_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[13]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[13]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[13]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[13]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[13]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[13]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[17]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[17]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[17]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[17]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[17]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[21]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[21]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[21]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[21]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[21]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[21]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[21]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[25]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[25]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[25]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[25]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[25]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[25]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[29]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[29]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[29]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[29]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[29]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[29]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[29]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[5]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[9]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[9]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[9]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg[9]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[10]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[11]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[12]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[13]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[14]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[15]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[16]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[17]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[18]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[19]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[20]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[21]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[22]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[23]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[24]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[25]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[26]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[27]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[28]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[29]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[2]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[30]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[31]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[3]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[4]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[5]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[6]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[7]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[8]\ : STD_LOGIC;
  signal \HDL_Counter2_out1_reg_n_0_[9]\ : STD_LOGIC;
  signal \HDL_Counter3_out1[0]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[10]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[11]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[11]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[11]_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[11]_i_5_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[12]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[13]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[14]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[15]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[15]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[16]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[17]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[18]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[19]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[1]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[20]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[21]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[22]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[23]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[24]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[25]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[26]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[27]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[28]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[29]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[2]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[30]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[31]_i_10_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[31]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[31]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[31]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[31]_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[31]_i_5_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[31]_i_7_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[31]_i_8_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[31]_i_9_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[3]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[3]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[4]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[5]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[6]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[7]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[8]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1[9]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[23]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[27]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[27]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[27]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[27]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[31]_i_6_n_1\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[31]_i_6_n_4\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[31]_i_6_n_5\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[31]_i_6_n_6\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[31]_i_6_n_7\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[0]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[10]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[11]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[12]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[13]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[14]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[15]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[16]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[17]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[18]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[19]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[1]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[20]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[21]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[22]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[23]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[24]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[25]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[26]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[27]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[28]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[29]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[2]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[30]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[31]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[3]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[4]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[5]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[6]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[7]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[8]\ : STD_LOGIC;
  signal \HDL_Counter3_out1_reg_n_0_[9]\ : STD_LOGIC;
  signal \HDL_Counter4_out1[0]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[10]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[11]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[12]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[12]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[13]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[14]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[15]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[16]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[17]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[18]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[19]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[1]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[20]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[21]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[22]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[23]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[24]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[25]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[26]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[27]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[28]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[29]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[2]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[30]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[31]_i_10_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[31]_i_11_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[31]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[31]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[31]_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[31]_i_5_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[31]_i_6_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[31]_i_7_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[31]_i_8_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[31]_i_9_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[3]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[4]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[4]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[4]_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[4]_i_5_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[5]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[6]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[7]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[8]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[8]_i_3_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[8]_i_4_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1[9]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[0]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[10]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[11]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[12]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[13]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[14]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[15]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[16]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[17]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[18]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[19]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[1]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[20]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[21]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[22]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[23]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[24]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[25]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[26]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[27]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[28]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[29]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[2]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[30]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[31]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[3]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[4]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[5]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[6]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[7]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[8]\ : STD_LOGIC;
  signal \HDL_Counter4_out1_reg_n_0_[9]\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[10][0]_srl11_HwModeRegister1_reg_reg_c_9_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[10][1]_srl11_HwModeRegister1_reg_reg_c_9_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[10][2]_srl11_HwModeRegister1_reg_reg_c_9_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[10][3]_srl11_HwModeRegister1_reg_reg_c_9_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[10][4]_srl11_HwModeRegister1_reg_reg_c_9_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[10][5]_srl11_HwModeRegister1_reg_reg_c_9_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[10][6]_srl11_HwModeRegister1_reg_reg_c_9_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[10][7]_srl11_HwModeRegister1_reg_reg_c_9_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[11][0]_HwModeRegister1_reg_reg_c_10_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[11][1]_HwModeRegister1_reg_reg_c_10_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[11][2]_HwModeRegister1_reg_reg_c_10_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[11][3]_HwModeRegister1_reg_reg_c_10_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[11][4]_HwModeRegister1_reg_reg_c_10_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[11][5]_HwModeRegister1_reg_reg_c_10_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[11][6]_HwModeRegister1_reg_reg_c_10_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[11][7]_HwModeRegister1_reg_reg_c_10_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg[12]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal HwModeRegister1_reg_reg_c_0_n_0 : STD_LOGIC;
  signal HwModeRegister1_reg_reg_c_10_n_0 : STD_LOGIC;
  signal HwModeRegister1_reg_reg_c_1_n_0 : STD_LOGIC;
  signal HwModeRegister1_reg_reg_c_2_n_0 : STD_LOGIC;
  signal HwModeRegister1_reg_reg_c_3_n_0 : STD_LOGIC;
  signal HwModeRegister1_reg_reg_c_4_n_0 : STD_LOGIC;
  signal HwModeRegister1_reg_reg_c_5_n_0 : STD_LOGIC;
  signal HwModeRegister1_reg_reg_c_6_n_0 : STD_LOGIC;
  signal HwModeRegister1_reg_reg_c_7_n_0 : STD_LOGIC;
  signal HwModeRegister1_reg_reg_c_8_n_0 : STD_LOGIC;
  signal HwModeRegister1_reg_reg_c_9_n_0 : STD_LOGIC;
  signal HwModeRegister1_reg_reg_c_n_0 : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \HwModeRegister1_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal HwModeRegister1_reg_reg_gate_n_0 : STD_LOGIC;
  signal \HwModeRegister_reg[1][19]_i_2_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][19]_i_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][19]_i_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][19]_i_5_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][19]_i_6_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][19]_i_7_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][23]_i_2_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][23]_i_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][23]_i_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][23]_i_5_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][23]_i_6_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][23]_i_7_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][23]_i_8_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][23]_i_9_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][27]_i_2_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][27]_i_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][27]_i_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][27]_i_5_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][27]_i_6_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][27]_i_7_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][27]_i_8_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][27]_i_9_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][31]_i_2_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][31]_i_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][31]_i_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][31]_i_5_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][31]_i_6_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][31]_i_7_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][31]_i_8_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][31]_i_9_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][35]_i_2_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][35]_i_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][35]_i_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][35]_i_5_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][35]_i_6_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][35]_i_7_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][35]_i_8_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][35]_i_9_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][39]_i_2_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][39]_i_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][39]_i_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][39]_i_5_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][39]_i_6_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][39]_i_7_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][39]_i_8_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][39]_i_9_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][43]_i_2_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][43]_i_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][43]_i_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][43]_i_5_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][43]_i_6_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][43]_i_7_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][43]_i_8_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][43]_i_9_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][47]_i_2_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][47]_i_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][47]_i_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][47]_i_5_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][47]_i_6_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][47]_i_7_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][47]_i_8_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][47]_i_9_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][51]_i_2_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][51]_i_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][51]_i_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][51]_i_5_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][51]_i_6_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][51]_i_7_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][51]_i_8_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][51]_i_9_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][55]_i_2_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][55]_i_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][55]_i_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][55]_i_5_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][55]_i_6_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][55]_i_7_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][55]_i_8_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][55]_i_9_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][59]_i_2_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][59]_i_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][59]_i_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][59]_i_5_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][59]_i_6_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][59]_i_7_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][59]_i_8_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][59]_i_9_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][63]_i_2_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][63]_i_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][63]_i_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][63]_i_5_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][63]_i_6_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][63]_i_7_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][63]_i_8_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][63]_i_9_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][65]_i_2_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][65]_i_3_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg[1][65]_i_4_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[0][0]__1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[0][10]__1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[0][11]__1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[0][12]__1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[0][13]__1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[0][14]__1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[0][15]__1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[0][16]__1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[0][1]__1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[0][2]__1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[0][3]__1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[0][4]__1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[0][5]__1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[0][6]__1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[0][7]__1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[0][8]__1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[0][9]__1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[0]__0\ : STD_LOGIC_VECTOR ( 65 downto 16 );
  signal \HwModeRegister_reg_reg[1][19]_i_1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][19]_i_1_n_1\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][19]_i_1_n_2\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][19]_i_1_n_3\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][23]_i_1_n_1\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][23]_i_1_n_2\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][23]_i_1_n_3\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][27]_i_1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][27]_i_1_n_1\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][27]_i_1_n_2\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][27]_i_1_n_3\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][31]_i_1_n_1\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][31]_i_1_n_2\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][31]_i_1_n_3\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][35]_i_1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][35]_i_1_n_1\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][35]_i_1_n_2\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][35]_i_1_n_3\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][39]_i_1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][39]_i_1_n_1\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][39]_i_1_n_2\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][39]_i_1_n_3\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][43]_i_1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][43]_i_1_n_1\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][43]_i_1_n_2\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][43]_i_1_n_3\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][47]_i_1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][47]_i_1_n_1\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][47]_i_1_n_2\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][47]_i_1_n_3\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][51]_i_1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][51]_i_1_n_1\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][51]_i_1_n_2\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][51]_i_1_n_3\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][55]_i_1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][55]_i_1_n_1\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][55]_i_1_n_2\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][55]_i_1_n_3\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][59]_i_1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][59]_i_1_n_1\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][59]_i_1_n_2\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][59]_i_1_n_3\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][63]_i_1_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][63]_i_1_n_1\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][63]_i_1_n_2\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][63]_i_1_n_3\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][65]_i_1_n_3\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][65]_i_5_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1][65]_i_6_n_0\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg[1]__0\ : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal \HwModeRegister_reg_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \HwModeRegister_reg_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_100\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_101\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_102\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_103\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_104\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_105\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_58\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_59\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_60\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_61\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_62\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_63\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_64\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_65\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_66\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_67\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_68\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_69\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_70\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_71\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_72\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_73\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_74\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_75\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_76\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_77\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_78\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_79\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_80\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_81\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_82\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_83\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_84\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_85\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_86\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_87\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_88\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_89\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_90\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_91\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_92\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_93\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_94\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_95\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_96\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_97\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_98\ : STD_LOGIC;
  signal \Product_mul_temp__0_n_99\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_100\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_101\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_102\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_103\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_104\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_105\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_106\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_107\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_108\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_109\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_110\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_111\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_112\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_113\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_114\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_115\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_116\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_117\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_118\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_119\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_120\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_121\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_122\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_123\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_124\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_125\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_126\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_127\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_128\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_129\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_130\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_131\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_132\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_133\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_134\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_135\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_136\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_137\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_138\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_139\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_140\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_141\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_142\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_143\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_144\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_145\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_146\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_147\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_148\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_149\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_150\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_151\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_152\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_153\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_58\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_59\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_60\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_61\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_62\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_63\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_64\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_65\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_66\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_67\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_68\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_69\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_70\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_71\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_72\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_73\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_74\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_75\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_76\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_77\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_78\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_79\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_80\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_81\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_82\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_83\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_84\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_85\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_86\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_87\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_88\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_89\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_90\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_91\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_92\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_93\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_94\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_95\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_96\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_97\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_98\ : STD_LOGIC;
  signal \Product_mul_temp__1_n_99\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_100\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_101\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_102\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_103\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_104\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_105\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_58\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_59\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_60\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_61\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_62\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_63\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_64\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_65\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_66\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_67\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_68\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_69\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_70\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_71\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_72\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_73\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_74\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_75\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_76\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_77\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_78\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_79\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_80\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_81\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_82\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_83\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_84\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_85\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_86\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_87\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_88\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_89\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_90\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_91\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_92\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_93\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_94\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_95\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_96\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_97\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_98\ : STD_LOGIC;
  signal \Product_mul_temp__2_n_99\ : STD_LOGIC;
  signal Product_mul_temp_n_100 : STD_LOGIC;
  signal Product_mul_temp_n_101 : STD_LOGIC;
  signal Product_mul_temp_n_102 : STD_LOGIC;
  signal Product_mul_temp_n_103 : STD_LOGIC;
  signal Product_mul_temp_n_104 : STD_LOGIC;
  signal Product_mul_temp_n_105 : STD_LOGIC;
  signal Product_mul_temp_n_106 : STD_LOGIC;
  signal Product_mul_temp_n_107 : STD_LOGIC;
  signal Product_mul_temp_n_108 : STD_LOGIC;
  signal Product_mul_temp_n_109 : STD_LOGIC;
  signal Product_mul_temp_n_110 : STD_LOGIC;
  signal Product_mul_temp_n_111 : STD_LOGIC;
  signal Product_mul_temp_n_112 : STD_LOGIC;
  signal Product_mul_temp_n_113 : STD_LOGIC;
  signal Product_mul_temp_n_114 : STD_LOGIC;
  signal Product_mul_temp_n_115 : STD_LOGIC;
  signal Product_mul_temp_n_116 : STD_LOGIC;
  signal Product_mul_temp_n_117 : STD_LOGIC;
  signal Product_mul_temp_n_118 : STD_LOGIC;
  signal Product_mul_temp_n_119 : STD_LOGIC;
  signal Product_mul_temp_n_120 : STD_LOGIC;
  signal Product_mul_temp_n_121 : STD_LOGIC;
  signal Product_mul_temp_n_122 : STD_LOGIC;
  signal Product_mul_temp_n_123 : STD_LOGIC;
  signal Product_mul_temp_n_124 : STD_LOGIC;
  signal Product_mul_temp_n_125 : STD_LOGIC;
  signal Product_mul_temp_n_126 : STD_LOGIC;
  signal Product_mul_temp_n_127 : STD_LOGIC;
  signal Product_mul_temp_n_128 : STD_LOGIC;
  signal Product_mul_temp_n_129 : STD_LOGIC;
  signal Product_mul_temp_n_130 : STD_LOGIC;
  signal Product_mul_temp_n_131 : STD_LOGIC;
  signal Product_mul_temp_n_132 : STD_LOGIC;
  signal Product_mul_temp_n_133 : STD_LOGIC;
  signal Product_mul_temp_n_134 : STD_LOGIC;
  signal Product_mul_temp_n_135 : STD_LOGIC;
  signal Product_mul_temp_n_136 : STD_LOGIC;
  signal Product_mul_temp_n_137 : STD_LOGIC;
  signal Product_mul_temp_n_138 : STD_LOGIC;
  signal Product_mul_temp_n_139 : STD_LOGIC;
  signal Product_mul_temp_n_140 : STD_LOGIC;
  signal Product_mul_temp_n_141 : STD_LOGIC;
  signal Product_mul_temp_n_142 : STD_LOGIC;
  signal Product_mul_temp_n_143 : STD_LOGIC;
  signal Product_mul_temp_n_144 : STD_LOGIC;
  signal Product_mul_temp_n_145 : STD_LOGIC;
  signal Product_mul_temp_n_146 : STD_LOGIC;
  signal Product_mul_temp_n_147 : STD_LOGIC;
  signal Product_mul_temp_n_148 : STD_LOGIC;
  signal Product_mul_temp_n_149 : STD_LOGIC;
  signal Product_mul_temp_n_150 : STD_LOGIC;
  signal Product_mul_temp_n_151 : STD_LOGIC;
  signal Product_mul_temp_n_152 : STD_LOGIC;
  signal Product_mul_temp_n_153 : STD_LOGIC;
  signal Product_mul_temp_n_58 : STD_LOGIC;
  signal Product_mul_temp_n_59 : STD_LOGIC;
  signal Product_mul_temp_n_60 : STD_LOGIC;
  signal Product_mul_temp_n_61 : STD_LOGIC;
  signal Product_mul_temp_n_62 : STD_LOGIC;
  signal Product_mul_temp_n_63 : STD_LOGIC;
  signal Product_mul_temp_n_64 : STD_LOGIC;
  signal Product_mul_temp_n_65 : STD_LOGIC;
  signal Product_mul_temp_n_66 : STD_LOGIC;
  signal Product_mul_temp_n_67 : STD_LOGIC;
  signal Product_mul_temp_n_68 : STD_LOGIC;
  signal Product_mul_temp_n_69 : STD_LOGIC;
  signal Product_mul_temp_n_70 : STD_LOGIC;
  signal Product_mul_temp_n_71 : STD_LOGIC;
  signal Product_mul_temp_n_72 : STD_LOGIC;
  signal Product_mul_temp_n_73 : STD_LOGIC;
  signal Product_mul_temp_n_74 : STD_LOGIC;
  signal Product_mul_temp_n_75 : STD_LOGIC;
  signal Product_mul_temp_n_76 : STD_LOGIC;
  signal Product_mul_temp_n_77 : STD_LOGIC;
  signal Product_mul_temp_n_78 : STD_LOGIC;
  signal Product_mul_temp_n_79 : STD_LOGIC;
  signal Product_mul_temp_n_80 : STD_LOGIC;
  signal Product_mul_temp_n_81 : STD_LOGIC;
  signal Product_mul_temp_n_82 : STD_LOGIC;
  signal Product_mul_temp_n_83 : STD_LOGIC;
  signal Product_mul_temp_n_84 : STD_LOGIC;
  signal Product_mul_temp_n_85 : STD_LOGIC;
  signal Product_mul_temp_n_86 : STD_LOGIC;
  signal Product_mul_temp_n_87 : STD_LOGIC;
  signal Product_mul_temp_n_88 : STD_LOGIC;
  signal Product_mul_temp_n_89 : STD_LOGIC;
  signal Product_mul_temp_n_90 : STD_LOGIC;
  signal Product_mul_temp_n_91 : STD_LOGIC;
  signal Product_mul_temp_n_92 : STD_LOGIC;
  signal Product_mul_temp_n_93 : STD_LOGIC;
  signal Product_mul_temp_n_94 : STD_LOGIC;
  signal Product_mul_temp_n_95 : STD_LOGIC;
  signal Product_mul_temp_n_96 : STD_LOGIC;
  signal Product_mul_temp_n_97 : STD_LOGIC;
  signal Product_mul_temp_n_98 : STD_LOGIC;
  signal Product_mul_temp_n_99 : STD_LOGIC;
  signal Product_out1_1 : STD_LOGIC_VECTOR ( 73 downto 71 );
  signal \Product_out1_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Product_out1_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Product_out1_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Product_out1_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Product_out1_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Product_out1_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \Product_out1_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \Product_out1_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Product_out1_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Product_out1_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Product_out1_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Product_out1_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Product_out1_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \Product_out1_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Product_out1_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \Product_out1_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Product_out1_1_reg_n_0_[9]\ : STD_LOGIC;
  signal Sin1_out1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal Sin2_out1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal Sin3_out1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal Sin_out1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal Sum1_out1 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal Sum1_out1_1 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^clk_enable\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \delayMatch1_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][11]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][12]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][13]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][15]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][16]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][17]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][19]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][1]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][20]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][21]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][23]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][24]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][25]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][27]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][28]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][29]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][3]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][4]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][5]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][7]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][8]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[2][9]_HwModeRegister1_reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg[3]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \delayMatch1_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__10_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__11_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__12_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__13_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__14_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__15_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__16_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__17_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__18_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__19_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__20_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__21_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__22_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__23_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__24_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__25_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__26_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__27_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__28_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__29_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__30_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__7_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__8_n_0\ : STD_LOGIC;
  signal \delayMatch1_reg_reg_gate__9_n_0\ : STD_LOGIC;
  signal delayMatch1_reg_reg_gate_n_0 : STD_LOGIC;
  signal delayMatch_reg : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \delayMatch_reg_reg[7]_srl8_HwModeRegister1_reg_reg_c_6_n_0\ : STD_LOGIC;
  signal \delayMatch_reg_reg[8]_HwModeRegister1_reg_reg_c_7_n_0\ : STD_LOGIC;
  signal delayMatch_reg_reg_gate_n_0 : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal kconst_1 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__2_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__2_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__2_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__2_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__2_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__2_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__0_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__0_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__0_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94_n_1\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94_n_2\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94_n_3\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95__0_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95__1_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95_n_0\ : STD_LOGIC;
  signal \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__1_n_0\ : STD_LOGIC;
  signal quad_correction_after_cast_3 : STD_LOGIC_VECTOR ( 30 downto 2 );
  signal quad_correction_before_add_temp : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal quad_correction_before_add_temp_0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal quad_correction_before_add_temp_3 : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal quad_correction_before_add_temp_6 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal quad_correction_before_sub_temp : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal quad_correction_before_sub_temp_1 : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal quad_correction_before_sub_temp_4 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal quad_correction_before_sub_temp_7 : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal quad_correction_before_sub_temp_9 : STD_LOGIC_VECTOR ( 20 downto 6 );
  signal quad_correction_before_th00_in : STD_LOGIC_VECTOR ( 29 downto 2 );
  signal quad_correction_before_th00_in_2 : STD_LOGIC_VECTOR ( 29 downto 2 );
  signal quad_correction_before_th00_in_5 : STD_LOGIC_VECTOR ( 29 downto 3 );
  signal quad_correction_before_th00_in_8 : STD_LOGIC_VECTOR ( 29 downto 2 );
  signal u_DeltaSigma_n_2 : STD_LOGIC;
  signal u_Sin1_n_0 : STD_LOGIC;
  signal u_Sin1_n_10 : STD_LOGIC;
  signal u_Sin1_n_11 : STD_LOGIC;
  signal u_Sin1_n_12 : STD_LOGIC;
  signal u_Sin1_n_13 : STD_LOGIC;
  signal u_Sin1_n_14 : STD_LOGIC;
  signal u_Sin1_n_15 : STD_LOGIC;
  signal u_Sin1_n_16 : STD_LOGIC;
  signal u_Sin1_n_17 : STD_LOGIC;
  signal u_Sin1_n_18 : STD_LOGIC;
  signal u_Sin1_n_19 : STD_LOGIC;
  signal u_Sin1_n_2 : STD_LOGIC;
  signal u_Sin1_n_20 : STD_LOGIC;
  signal u_Sin1_n_21 : STD_LOGIC;
  signal u_Sin1_n_22 : STD_LOGIC;
  signal u_Sin1_n_23 : STD_LOGIC;
  signal u_Sin1_n_24 : STD_LOGIC;
  signal u_Sin1_n_25 : STD_LOGIC;
  signal u_Sin1_n_26 : STD_LOGIC;
  signal u_Sin1_n_27 : STD_LOGIC;
  signal u_Sin1_n_28 : STD_LOGIC;
  signal u_Sin1_n_29 : STD_LOGIC;
  signal u_Sin1_n_3 : STD_LOGIC;
  signal u_Sin1_n_30 : STD_LOGIC;
  signal u_Sin1_n_31 : STD_LOGIC;
  signal u_Sin1_n_32 : STD_LOGIC;
  signal u_Sin1_n_4 : STD_LOGIC;
  signal u_Sin1_n_5 : STD_LOGIC;
  signal u_Sin1_n_6 : STD_LOGIC;
  signal u_Sin1_n_7 : STD_LOGIC;
  signal u_Sin1_n_8 : STD_LOGIC;
  signal u_Sin1_n_9 : STD_LOGIC;
  signal u_Sin2_n_0 : STD_LOGIC;
  signal u_Sin2_n_1 : STD_LOGIC;
  signal u_Sin2_n_2 : STD_LOGIC;
  signal u_Sin2_n_3 : STD_LOGIC;
  signal u_Sin2_n_34 : STD_LOGIC;
  signal u_Sin2_n_4 : STD_LOGIC;
  signal u_Sin2_n_40 : STD_LOGIC;
  signal u_Sin2_n_41 : STD_LOGIC;
  signal u_Sin3_n_0 : STD_LOGIC;
  signal u_Sin3_n_1 : STD_LOGIC;
  signal u_Sin_n_0 : STD_LOGIC;
  signal u_Sin_n_1 : STD_LOGIC;
  signal u_Sin_n_2 : STD_LOGIC;
  signal u_Sin_n_20 : STD_LOGIC;
  signal u_Sin_n_22 : STD_LOGIC;
  signal u_Sin_n_23 : STD_LOGIC;
  signal u_Sin_n_24 : STD_LOGIC;
  signal u_Sin_n_25 : STD_LOGIC;
  signal u_Sin_n_26 : STD_LOGIC;
  signal u_Sin_n_27 : STD_LOGIC;
  signal u_Sin_n_28 : STD_LOGIC;
  signal u_Sin_n_29 : STD_LOGIC;
  signal u_Sin_n_30 : STD_LOGIC;
  signal u_Sin_n_31 : STD_LOGIC;
  signal u_Sin_n_32 : STD_LOGIC;
  signal u_Sin_n_33 : STD_LOGIC;
  signal u_Sin_n_34 : STD_LOGIC;
  signal u_Sin_n_35 : STD_LOGIC;
  signal u_Sin_n_36 : STD_LOGIC;
  signal u_Sin_n_37 : STD_LOGIC;
  signal u_Sin_n_38 : STD_LOGIC;
  signal u_Sin_n_39 : STD_LOGIC;
  signal u_Sin_n_40 : STD_LOGIC;
  signal u_Sin_n_41 : STD_LOGIC;
  signal u_Sin_n_42 : STD_LOGIC;
  signal u_Sin_n_43 : STD_LOGIC;
  signal u_Sin_n_44 : STD_LOGIC;
  signal u_Sin_n_45 : STD_LOGIC;
  signal u_Sin_n_46 : STD_LOGIC;
  signal u_Sin_n_47 : STD_LOGIC;
  signal u_Sin_n_48 : STD_LOGIC;
  signal u_Sin_n_49 : STD_LOGIC;
  signal u_Sin_n_50 : STD_LOGIC;
  signal y5_p : STD_LOGIC_VECTOR ( 0 to 0 );
  signal y5_p_10 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal y5_p_11 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal y5_p_12 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \z0_p[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \z0_p[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \z0_p[10]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \z0_p[10]_i_4__1_n_0\ : STD_LOGIC;
  signal \z0_p[10]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \z0_p[10]_i_5__1_n_0\ : STD_LOGIC;
  signal \z0_p[10]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[10]_i_6__0_n_0\ : STD_LOGIC;
  signal \z0_p[10]_i_6__1_n_0\ : STD_LOGIC;
  signal \z0_p[10]_i_6_n_0\ : STD_LOGIC;
  signal \z0_p[12]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[12]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[12]_i_6_n_0\ : STD_LOGIC;
  signal \z0_p[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \z0_p[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \z0_p[14]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \z0_p[14]_i_4__1_n_0\ : STD_LOGIC;
  signal \z0_p[14]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \z0_p[14]_i_5__1_n_0\ : STD_LOGIC;
  signal \z0_p[14]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[16]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[16]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \z0_p[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \z0_p[22]_i_3__1_n_0\ : STD_LOGIC;
  signal \z0_p[22]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \z0_p[22]_i_4__1_n_0\ : STD_LOGIC;
  signal \z0_p[22]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \z0_p[22]_i_5__1_n_0\ : STD_LOGIC;
  signal \z0_p[22]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[24]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[24]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[24]_i_6_n_0\ : STD_LOGIC;
  signal \z0_p[24]_i_7_n_0\ : STD_LOGIC;
  signal \z0_p[26]_i_3__0_n_0\ : STD_LOGIC;
  signal \z0_p[26]_i_3__1_n_0\ : STD_LOGIC;
  signal \z0_p[26]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p[26]_i_4__0_n_0\ : STD_LOGIC;
  signal \z0_p[26]_i_4__1_n_0\ : STD_LOGIC;
  signal \z0_p[26]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[26]_i_5__0_n_0\ : STD_LOGIC;
  signal \z0_p[26]_i_5__1_n_0\ : STD_LOGIC;
  signal \z0_p[26]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[26]_i_6__0_n_0\ : STD_LOGIC;
  signal \z0_p[26]_i_6__1_n_0\ : STD_LOGIC;
  signal \z0_p[26]_i_6_n_0\ : STD_LOGIC;
  signal \z0_p[28]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[28]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[28]_i_6_n_0\ : STD_LOGIC;
  signal \z0_p[28]_i_7_n_0\ : STD_LOGIC;
  signal \z0_p[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \z0_p[30]_i_3__1_n_0\ : STD_LOGIC;
  signal \z0_p[30]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \z0_p[30]_i_4__1_n_0\ : STD_LOGIC;
  signal \z0_p[30]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[30]_i_5__0_n_0\ : STD_LOGIC;
  signal \z0_p[30]_i_5__1_n_0\ : STD_LOGIC;
  signal \z0_p[30]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[30]_i_6__0_n_0\ : STD_LOGIC;
  signal \z0_p[30]_i_6__1_n_0\ : STD_LOGIC;
  signal \z0_p[30]_i_6_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[31]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_35_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_53_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_54_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_55_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_72_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_73_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_74_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_75_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_76_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_77_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_78_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_79_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_80_n_0\ : STD_LOGIC;
  signal \z0_p[5]_i_81_n_0\ : STD_LOGIC;
  signal \z0_p[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \z0_p[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \z0_p[6]_i_3_n_0\ : STD_LOGIC;
  signal \z0_p[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \z0_p[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \z0_p[6]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \z0_p[6]_i_5__1_n_0\ : STD_LOGIC;
  signal \z0_p[6]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \z0_p[6]_i_6__1_n_0\ : STD_LOGIC;
  signal \z0_p[6]_i_6_n_0\ : STD_LOGIC;
  signal \z0_p[8]_i_4_n_0\ : STD_LOGIC;
  signal \z0_p[8]_i_5_n_0\ : STD_LOGIC;
  signal \z0_p[8]_i_6_n_0\ : STD_LOGIC;
  signal \z0_p[8]_i_7_n_0\ : STD_LOGIC;
  signal \z0_p_reg[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \z0_p_reg[10]_i_2__0_n_1\ : STD_LOGIC;
  signal \z0_p_reg[10]_i_2__0_n_2\ : STD_LOGIC;
  signal \z0_p_reg[10]_i_2__0_n_3\ : STD_LOGIC;
  signal \z0_p_reg[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \z0_p_reg[10]_i_2__1_n_1\ : STD_LOGIC;
  signal \z0_p_reg[10]_i_2__1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[10]_i_2__1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \z0_p_reg[14]_i_2__0_n_1\ : STD_LOGIC;
  signal \z0_p_reg[14]_i_2__0_n_2\ : STD_LOGIC;
  signal \z0_p_reg[14]_i_2__0_n_3\ : STD_LOGIC;
  signal \z0_p_reg[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \z0_p_reg[14]_i_2__1_n_1\ : STD_LOGIC;
  signal \z0_p_reg[14]_i_2__1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[14]_i_2__1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[14]_i_2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[14]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \z0_p_reg[18]_i_2__0_n_1\ : STD_LOGIC;
  signal \z0_p_reg[18]_i_2__0_n_2\ : STD_LOGIC;
  signal \z0_p_reg[18]_i_2__0_n_3\ : STD_LOGIC;
  signal \z0_p_reg[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \z0_p_reg[18]_i_2__1_n_1\ : STD_LOGIC;
  signal \z0_p_reg[18]_i_2__1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[18]_i_2__1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[18]_i_2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[18]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[18]_i_2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \z0_p_reg[20]_i_2__0_n_1\ : STD_LOGIC;
  signal \z0_p_reg[20]_i_2__0_n_2\ : STD_LOGIC;
  signal \z0_p_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \z0_p_reg[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \z0_p_reg[22]_i_2__0_n_1\ : STD_LOGIC;
  signal \z0_p_reg[22]_i_2__0_n_2\ : STD_LOGIC;
  signal \z0_p_reg[22]_i_2__0_n_3\ : STD_LOGIC;
  signal \z0_p_reg[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \z0_p_reg[22]_i_2__1_n_1\ : STD_LOGIC;
  signal \z0_p_reg[22]_i_2__1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[22]_i_2__1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[22]_i_2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \z0_p_reg[26]_i_2__0_n_1\ : STD_LOGIC;
  signal \z0_p_reg[26]_i_2__0_n_2\ : STD_LOGIC;
  signal \z0_p_reg[26]_i_2__0_n_3\ : STD_LOGIC;
  signal \z0_p_reg[26]_i_2__1_n_0\ : STD_LOGIC;
  signal \z0_p_reg[26]_i_2__1_n_1\ : STD_LOGIC;
  signal \z0_p_reg[26]_i_2__1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[26]_i_2__1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[26]_i_2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[26]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \z0_p_reg[30]_i_2__0_n_1\ : STD_LOGIC;
  signal \z0_p_reg[30]_i_2__0_n_2\ : STD_LOGIC;
  signal \z0_p_reg[30]_i_2__0_n_3\ : STD_LOGIC;
  signal \z0_p_reg[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \z0_p_reg[30]_i_2__1_n_1\ : STD_LOGIC;
  signal \z0_p_reg[30]_i_2__1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[30]_i_2__1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[30]_i_2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[30]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_2__1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[31]_i_2__1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_14_n_1\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_14_n_2\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_14_n_3\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_29_n_0\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_29_n_1\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_29_n_2\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_29_n_3\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_34_n_1\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_34_n_2\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_34_n_3\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_47_n_0\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_47_n_1\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_47_n_2\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_47_n_3\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_52_n_0\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_52_n_1\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_52_n_2\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_52_n_3\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_70_n_0\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_70_n_1\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_70_n_2\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_70_n_3\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_71_n_0\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_71_n_1\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_71_n_2\ : STD_LOGIC;
  signal \z0_p_reg[5]_i_71_n_3\ : STD_LOGIC;
  signal \z0_p_reg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \z0_p_reg[6]_i_2__0_n_1\ : STD_LOGIC;
  signal \z0_p_reg[6]_i_2__0_n_2\ : STD_LOGIC;
  signal \z0_p_reg[6]_i_2__0_n_3\ : STD_LOGIC;
  signal \z0_p_reg[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \z0_p_reg[6]_i_2__1_n_1\ : STD_LOGIC;
  signal \z0_p_reg[6]_i_2__1_n_2\ : STD_LOGIC;
  signal \z0_p_reg[6]_i_2__1_n_3\ : STD_LOGIC;
  signal \z0_p_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \z0_p_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \z0_p_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \z0_p_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \z0_p_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_Discrete_Time_Integrator_x_reg_reg[13]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Discrete_Time_Integrator_x_reg_reg[13]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Gain_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Gain_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Gain_out1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Gain_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Gain_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Gain_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Gain_out1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Gain_out1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Gain_out1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Gain_out1__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Gain_out1__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Gain_out1__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Gain_out1__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Gain_out1__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Gain_out1__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Gain_out1__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_Gain_out1__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_Gain_out1__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Gain_out1__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_Gain_out1__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Gain_out1__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Gain_out1__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Gain_out1__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Gain_out1__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Gain_out1__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Gain_out1__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_Gain_out1__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_Gain_out1__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Gain_out1__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Gain_out1__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Gain_out1__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Gain_out1__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Gain_out1__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Gain_out1__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Gain_out1__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_Gain_out1__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_Gain_out1__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Gain_out1__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_HDL_Counter1_out1_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_HDL_Counter1_out1_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_HDL_Counter2_out1_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_HDL_Counter2_out1_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_HDL_Counter3_out1_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_HDL_Counter4_out1_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_HDL_Counter4_out1_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_HwModeRegister_reg_reg[1][65]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_HwModeRegister_reg_reg[1][65]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_Product_mul_temp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_mul_temp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_mul_temp_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_mul_temp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_mul_temp_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_mul_temp_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_mul_temp_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Product_mul_temp_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Product_mul_temp_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Product_mul_temp__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Product_mul_temp__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Product_mul_temp__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Product_mul_temp__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Product_mul_temp__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Product_mul_temp__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Product_mul_temp__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_Product_mul_temp__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_Product_mul_temp__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Product_mul_temp__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_Product_mul_temp__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Product_mul_temp__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Product_mul_temp__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Product_mul_temp__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Product_mul_temp__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Product_mul_temp__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Product_mul_temp__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_Product_mul_temp__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_Product_mul_temp__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Product_mul_temp__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Product_mul_temp__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Product_mul_temp__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Product_mul_temp__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Product_mul_temp__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Product_mul_temp__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Product_mul_temp__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_Product_mul_temp__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_Product_mul_temp__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Product_mul_temp__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z0_p_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_z0_p_reg[31]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[31]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_z0_p_reg[31]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z0_p_reg[31]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z0_p_reg[31]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z0_p_reg[31]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_z0_p_reg[5]_i_34_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z0_p_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_z0_p_reg[6]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_z0_p_reg[6]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Gain_out1 : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain_out1__0\ : label is "{SYNTH-10 {cell *THIS*} {string 16x16 4}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain_out1__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \Gain_out1__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x16 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[10]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[11]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[12]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[13]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[14]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[15]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[16]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[17]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[18]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[19]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[20]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[21]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[22]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[23]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[24]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[25]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[26]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[27]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[28]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[29]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[2]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[30]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[31]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[3]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[4]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[5]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[6]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[7]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[8]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \HDL_Counter2_out1[9]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[0]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[10]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[11]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[12]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[13]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[14]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[15]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[16]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[17]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[18]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[19]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[1]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[20]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[21]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[22]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[23]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[25]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[26]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[27]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[28]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[29]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[2]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[30]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[31]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[31]_i_11\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[3]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[4]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[5]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[6]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[7]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[8]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \HDL_Counter4_out1[9]_i_1\ : label is "soft_lutpair316";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \HwModeRegister1_reg_reg[10][0]_srl11_HwModeRegister1_reg_reg_c_9\ : label is "inst/\HwModeRegister1_reg_reg[10] ";
  attribute srl_name : string;
  attribute srl_name of \HwModeRegister1_reg_reg[10][0]_srl11_HwModeRegister1_reg_reg_c_9\ : label is "inst/\HwModeRegister1_reg_reg[10][0]_srl11_HwModeRegister1_reg_reg_c_9 ";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[10][1]_srl11_HwModeRegister1_reg_reg_c_9\ : label is "inst/\HwModeRegister1_reg_reg[10] ";
  attribute srl_name of \HwModeRegister1_reg_reg[10][1]_srl11_HwModeRegister1_reg_reg_c_9\ : label is "inst/\HwModeRegister1_reg_reg[10][1]_srl11_HwModeRegister1_reg_reg_c_9 ";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[10][2]_srl11_HwModeRegister1_reg_reg_c_9\ : label is "inst/\HwModeRegister1_reg_reg[10] ";
  attribute srl_name of \HwModeRegister1_reg_reg[10][2]_srl11_HwModeRegister1_reg_reg_c_9\ : label is "inst/\HwModeRegister1_reg_reg[10][2]_srl11_HwModeRegister1_reg_reg_c_9 ";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[10][3]_srl11_HwModeRegister1_reg_reg_c_9\ : label is "inst/\HwModeRegister1_reg_reg[10] ";
  attribute srl_name of \HwModeRegister1_reg_reg[10][3]_srl11_HwModeRegister1_reg_reg_c_9\ : label is "inst/\HwModeRegister1_reg_reg[10][3]_srl11_HwModeRegister1_reg_reg_c_9 ";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[10][4]_srl11_HwModeRegister1_reg_reg_c_9\ : label is "inst/\HwModeRegister1_reg_reg[10] ";
  attribute srl_name of \HwModeRegister1_reg_reg[10][4]_srl11_HwModeRegister1_reg_reg_c_9\ : label is "inst/\HwModeRegister1_reg_reg[10][4]_srl11_HwModeRegister1_reg_reg_c_9 ";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[10][5]_srl11_HwModeRegister1_reg_reg_c_9\ : label is "inst/\HwModeRegister1_reg_reg[10] ";
  attribute srl_name of \HwModeRegister1_reg_reg[10][5]_srl11_HwModeRegister1_reg_reg_c_9\ : label is "inst/\HwModeRegister1_reg_reg[10][5]_srl11_HwModeRegister1_reg_reg_c_9 ";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[10][6]_srl11_HwModeRegister1_reg_reg_c_9\ : label is "inst/\HwModeRegister1_reg_reg[10] ";
  attribute srl_name of \HwModeRegister1_reg_reg[10][6]_srl11_HwModeRegister1_reg_reg_c_9\ : label is "inst/\HwModeRegister1_reg_reg[10][6]_srl11_HwModeRegister1_reg_reg_c_9 ";
  attribute srl_bus_name of \HwModeRegister1_reg_reg[10][7]_srl11_HwModeRegister1_reg_reg_c_9\ : label is "inst/\HwModeRegister1_reg_reg[10] ";
  attribute srl_name of \HwModeRegister1_reg_reg[10][7]_srl11_HwModeRegister1_reg_reg_c_9\ : label is "inst/\HwModeRegister1_reg_reg[10][7]_srl11_HwModeRegister1_reg_reg_c_9 ";
  attribute SOFT_HLUTNM of HwModeRegister1_reg_reg_gate : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__2\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__3\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__4\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__5\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \HwModeRegister1_reg_reg_gate__6\ : label is "soft_lutpair327";
  attribute METHODOLOGY_DRC_VIOS of Product_mul_temp : label is "{SYNTH-10 {cell *THIS*} {string 18x9 4}}";
  attribute METHODOLOGY_DRC_VIOS of \Product_mul_temp__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x9 4}}";
  attribute METHODOLOGY_DRC_VIOS of \Product_mul_temp__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x9 4}}";
  attribute METHODOLOGY_DRC_VIOS of \Product_mul_temp__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x9 4}}";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute srl_bus_name of \delayMatch1_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1] ";
  attribute srl_name of \delayMatch1_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0\ : label is "inst/\delayMatch1_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0 ";
  attribute SOFT_HLUTNM of delayMatch1_reg_reg_gate : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__10\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__11\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__12\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__13\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__14\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__15\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__16\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__17\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__18\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__19\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__2\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__20\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__21\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__22\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__23\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__24\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__25\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__26\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__27\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__28\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__29\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__3\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__30\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__4\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__5\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__6\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__7\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__8\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \delayMatch1_reg_reg_gate__9\ : label is "soft_lutpair337";
  attribute srl_bus_name of \delayMatch_reg_reg[7]_srl8_HwModeRegister1_reg_reg_c_6\ : label is "inst/\delayMatch_reg_reg ";
  attribute srl_name of \delayMatch_reg_reg[7]_srl8_HwModeRegister1_reg_reg_c_6\ : label is "inst/\delayMatch_reg_reg[7]_srl8_HwModeRegister1_reg_reg_c_6 ";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[10]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[10]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[10]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[14]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[14]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[14]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[18]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[18]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[18]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[20]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[22]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[22]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[22]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[26]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[26]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[26]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[30]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[30]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[30]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[31]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[31]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[31]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[31]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[6]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[6]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[6]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z0_p_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \^clk_enable\ <= clk_enable;
  ce_out <= \^clk_enable\;
\Discrete_Time_Integrator_x_reg[13]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => \Product_mul_temp__0_n_84\,
      I1 => \Discrete_Time_Integrator_x_reg_reg[1]_i_24_n_0\,
      I2 => \Product_mul_temp__0_n_83\,
      O => \Discrete_Time_Integrator_x_reg[13]_i_11_n_0\
    );
\Discrete_Time_Integrator_x_reg[13]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Product_out1_1(71),
      O => \Discrete_Time_Integrator_x_reg[13]_i_9_n_0\
    );
\Discrete_Time_Integrator_x_reg_reg[13]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => u_DeltaSigma_n_2,
      CO(3 downto 0) => \NLW_Discrete_Time_Integrator_x_reg_reg[13]_i_10_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_Discrete_Time_Integrator_x_reg_reg[13]_i_10_O_UNCONNECTED\(3 downto 1),
      O(0) => Product_out1_1(73),
      S(3 downto 1) => B"000",
      S(0) => \Discrete_Time_Integrator_x_reg[13]_i_11_n_0\
    );
\Discrete_Time_Integrator_x_reg_reg[1]_i_24\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => '1',
      Q => \Discrete_Time_Integrator_x_reg_reg[1]_i_24_n_0\
    );
\Discrete_Time_Integrator_x_reg_reg[1]_i_25\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => '1',
      Q => \Discrete_Time_Integrator_x_reg_reg[1]_i_25_n_0\
    );
Gain_out1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Sum1_out1_1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Gain_out1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => kconst_1(31),
      B(13) => '0',
      B(12) => kconst_1(31),
      B(11) => '0',
      B(10) => kconst_1(31),
      B(9 downto 7) => B"000",
      B(6) => kconst_1(31),
      B(5) => kconst_1(31),
      B(4) => kconst_1(31),
      B(3) => kconst_1(31),
      B(2) => '0',
      B(1) => kconst_1(31),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Gain_out1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Gain_out1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Gain_out1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Gain_out1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_Gain_out1_OVERFLOW_UNCONNECTED,
      P(47) => Gain_out1_n_58,
      P(46) => Gain_out1_n_59,
      P(45) => Gain_out1_n_60,
      P(44) => Gain_out1_n_61,
      P(43) => Gain_out1_n_62,
      P(42) => Gain_out1_n_63,
      P(41) => Gain_out1_n_64,
      P(40) => Gain_out1_n_65,
      P(39) => Gain_out1_n_66,
      P(38) => Gain_out1_n_67,
      P(37) => Gain_out1_n_68,
      P(36) => Gain_out1_n_69,
      P(35) => Gain_out1_n_70,
      P(34) => Gain_out1_n_71,
      P(33) => Gain_out1_n_72,
      P(32) => Gain_out1_n_73,
      P(31) => Gain_out1_n_74,
      P(30) => Gain_out1_n_75,
      P(29) => Gain_out1_n_76,
      P(28) => Gain_out1_n_77,
      P(27) => Gain_out1_n_78,
      P(26) => Gain_out1_n_79,
      P(25) => Gain_out1_n_80,
      P(24) => Gain_out1_n_81,
      P(23) => Gain_out1_n_82,
      P(22) => Gain_out1_n_83,
      P(21) => Gain_out1_n_84,
      P(20) => Gain_out1_n_85,
      P(19) => Gain_out1_n_86,
      P(18) => Gain_out1_n_87,
      P(17) => Gain_out1_n_88,
      P(16) => Gain_out1_n_89,
      P(15) => Gain_out1_n_90,
      P(14) => Gain_out1_n_91,
      P(13) => Gain_out1_n_92,
      P(12) => Gain_out1_n_93,
      P(11) => Gain_out1_n_94,
      P(10) => Gain_out1_n_95,
      P(9) => Gain_out1_n_96,
      P(8) => Gain_out1_n_97,
      P(7) => Gain_out1_n_98,
      P(6) => Gain_out1_n_99,
      P(5) => Gain_out1_n_100,
      P(4) => Gain_out1_n_101,
      P(3) => Gain_out1_n_102,
      P(2) => Gain_out1_n_103,
      P(1) => Gain_out1_n_104,
      P(0) => Gain_out1_n_105,
      PATTERNBDETECT => NLW_Gain_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Gain_out1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => Gain_out1_n_106,
      PCOUT(46) => Gain_out1_n_107,
      PCOUT(45) => Gain_out1_n_108,
      PCOUT(44) => Gain_out1_n_109,
      PCOUT(43) => Gain_out1_n_110,
      PCOUT(42) => Gain_out1_n_111,
      PCOUT(41) => Gain_out1_n_112,
      PCOUT(40) => Gain_out1_n_113,
      PCOUT(39) => Gain_out1_n_114,
      PCOUT(38) => Gain_out1_n_115,
      PCOUT(37) => Gain_out1_n_116,
      PCOUT(36) => Gain_out1_n_117,
      PCOUT(35) => Gain_out1_n_118,
      PCOUT(34) => Gain_out1_n_119,
      PCOUT(33) => Gain_out1_n_120,
      PCOUT(32) => Gain_out1_n_121,
      PCOUT(31) => Gain_out1_n_122,
      PCOUT(30) => Gain_out1_n_123,
      PCOUT(29) => Gain_out1_n_124,
      PCOUT(28) => Gain_out1_n_125,
      PCOUT(27) => Gain_out1_n_126,
      PCOUT(26) => Gain_out1_n_127,
      PCOUT(25) => Gain_out1_n_128,
      PCOUT(24) => Gain_out1_n_129,
      PCOUT(23) => Gain_out1_n_130,
      PCOUT(22) => Gain_out1_n_131,
      PCOUT(21) => Gain_out1_n_132,
      PCOUT(20) => Gain_out1_n_133,
      PCOUT(19) => Gain_out1_n_134,
      PCOUT(18) => Gain_out1_n_135,
      PCOUT(17) => Gain_out1_n_136,
      PCOUT(16) => Gain_out1_n_137,
      PCOUT(15) => Gain_out1_n_138,
      PCOUT(14) => Gain_out1_n_139,
      PCOUT(13) => Gain_out1_n_140,
      PCOUT(12) => Gain_out1_n_141,
      PCOUT(11) => Gain_out1_n_142,
      PCOUT(10) => Gain_out1_n_143,
      PCOUT(9) => Gain_out1_n_144,
      PCOUT(8) => Gain_out1_n_145,
      PCOUT(7) => Gain_out1_n_146,
      PCOUT(6) => Gain_out1_n_147,
      PCOUT(5) => Gain_out1_n_148,
      PCOUT(4) => Gain_out1_n_149,
      PCOUT(3) => Gain_out1_n_150,
      PCOUT(2) => Gain_out1_n_151,
      PCOUT(1) => Gain_out1_n_152,
      PCOUT(0) => Gain_out1_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Gain_out1_UNDERFLOW_UNCONNECTED
    );
\Gain_out1__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14) => kconst_1(31),
      A(13) => '0',
      A(12) => kconst_1(31),
      A(11) => '0',
      A(10) => kconst_1(31),
      A(9 downto 7) => B"000",
      A(6) => kconst_1(31),
      A(5) => kconst_1(31),
      A(4) => kconst_1(31),
      A(3) => kconst_1(31),
      A(2) => '0',
      A(1) => kconst_1(31),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_Gain_out1__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Sum1_out1_1(32),
      B(16) => Sum1_out1_1(32),
      B(15 downto 0) => Sum1_out1_1(32 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_Gain_out1__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_Gain_out1__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_Gain_out1__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^clk_enable\,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_Gain_out1__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_Gain_out1__0_OVERFLOW_UNCONNECTED\,
      P(47) => \Gain_out1__0_n_58\,
      P(46) => \Gain_out1__0_n_59\,
      P(45) => \Gain_out1__0_n_60\,
      P(44) => \Gain_out1__0_n_61\,
      P(43) => \Gain_out1__0_n_62\,
      P(42) => \Gain_out1__0_n_63\,
      P(41) => \Gain_out1__0_n_64\,
      P(40) => \Gain_out1__0_n_65\,
      P(39) => \Gain_out1__0_n_66\,
      P(38) => \Gain_out1__0_n_67\,
      P(37) => \Gain_out1__0_n_68\,
      P(36) => \Gain_out1__0_n_69\,
      P(35) => \Gain_out1__0_n_70\,
      P(34) => \Gain_out1__0_n_71\,
      P(33) => \Gain_out1__0_n_72\,
      P(32) => \Gain_out1__0_n_73\,
      P(31) => \Gain_out1__0_n_74\,
      P(30) => \Gain_out1__0_n_75\,
      P(29) => \Gain_out1__0_n_76\,
      P(28) => \Gain_out1__0_n_77\,
      P(27) => \Gain_out1__0_n_78\,
      P(26) => \Gain_out1__0_n_79\,
      P(25) => \Gain_out1__0_n_80\,
      P(24) => \Gain_out1__0_n_81\,
      P(23) => \Gain_out1__0_n_82\,
      P(22) => \Gain_out1__0_n_83\,
      P(21) => \Gain_out1__0_n_84\,
      P(20) => \Gain_out1__0_n_85\,
      P(19) => \Gain_out1__0_n_86\,
      P(18) => \Gain_out1__0_n_87\,
      P(17) => \Gain_out1__0_n_88\,
      P(16) => \Gain_out1__0_n_89\,
      P(15) => \Gain_out1__0_n_90\,
      P(14) => \Gain_out1__0_n_91\,
      P(13) => \Gain_out1__0_n_92\,
      P(12) => \Gain_out1__0_n_93\,
      P(11) => \Gain_out1__0_n_94\,
      P(10) => \Gain_out1__0_n_95\,
      P(9) => \Gain_out1__0_n_96\,
      P(8) => \Gain_out1__0_n_97\,
      P(7) => \Gain_out1__0_n_98\,
      P(6) => \Gain_out1__0_n_99\,
      P(5) => \Gain_out1__0_n_100\,
      P(4) => \Gain_out1__0_n_101\,
      P(3) => \Gain_out1__0_n_102\,
      P(2) => \Gain_out1__0_n_103\,
      P(1) => \Gain_out1__0_n_104\,
      P(0) => \Gain_out1__0_n_105\,
      PATTERNBDETECT => \NLW_Gain_out1__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_Gain_out1__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => Gain_out1_n_106,
      PCIN(46) => Gain_out1_n_107,
      PCIN(45) => Gain_out1_n_108,
      PCIN(44) => Gain_out1_n_109,
      PCIN(43) => Gain_out1_n_110,
      PCIN(42) => Gain_out1_n_111,
      PCIN(41) => Gain_out1_n_112,
      PCIN(40) => Gain_out1_n_113,
      PCIN(39) => Gain_out1_n_114,
      PCIN(38) => Gain_out1_n_115,
      PCIN(37) => Gain_out1_n_116,
      PCIN(36) => Gain_out1_n_117,
      PCIN(35) => Gain_out1_n_118,
      PCIN(34) => Gain_out1_n_119,
      PCIN(33) => Gain_out1_n_120,
      PCIN(32) => Gain_out1_n_121,
      PCIN(31) => Gain_out1_n_122,
      PCIN(30) => Gain_out1_n_123,
      PCIN(29) => Gain_out1_n_124,
      PCIN(28) => Gain_out1_n_125,
      PCIN(27) => Gain_out1_n_126,
      PCIN(26) => Gain_out1_n_127,
      PCIN(25) => Gain_out1_n_128,
      PCIN(24) => Gain_out1_n_129,
      PCIN(23) => Gain_out1_n_130,
      PCIN(22) => Gain_out1_n_131,
      PCIN(21) => Gain_out1_n_132,
      PCIN(20) => Gain_out1_n_133,
      PCIN(19) => Gain_out1_n_134,
      PCIN(18) => Gain_out1_n_135,
      PCIN(17) => Gain_out1_n_136,
      PCIN(16) => Gain_out1_n_137,
      PCIN(15) => Gain_out1_n_138,
      PCIN(14) => Gain_out1_n_139,
      PCIN(13) => Gain_out1_n_140,
      PCIN(12) => Gain_out1_n_141,
      PCIN(11) => Gain_out1_n_142,
      PCIN(10) => Gain_out1_n_143,
      PCIN(9) => Gain_out1_n_144,
      PCIN(8) => Gain_out1_n_145,
      PCIN(7) => Gain_out1_n_146,
      PCIN(6) => Gain_out1_n_147,
      PCIN(5) => Gain_out1_n_148,
      PCIN(4) => Gain_out1_n_149,
      PCIN(3) => Gain_out1_n_150,
      PCIN(2) => Gain_out1_n_151,
      PCIN(1) => Gain_out1_n_152,
      PCIN(0) => Gain_out1_n_153,
      PCOUT(47 downto 0) => \NLW_Gain_out1__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_Gain_out1__0_UNDERFLOW_UNCONNECTED\
    );
\Gain_out1__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => kconst_1(31),
      A(15) => kconst_1(31),
      A(14) => kconst_1(31),
      A(13 downto 10) => B"0000",
      A(9) => kconst_1(31),
      A(8) => '0',
      A(7) => kconst_1(31),
      A(6 downto 4) => B"000",
      A(3) => kconst_1(31),
      A(2) => kconst_1(31),
      A(1) => kconst_1(31),
      A(0) => kconst_1(31),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_Gain_out1__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Sum1_out1_1(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_Gain_out1__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_Gain_out1__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_Gain_out1__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_Gain_out1__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_Gain_out1__1_OVERFLOW_UNCONNECTED\,
      P(47) => \Gain_out1__1_n_58\,
      P(46) => \Gain_out1__1_n_59\,
      P(45) => \Gain_out1__1_n_60\,
      P(44) => \Gain_out1__1_n_61\,
      P(43) => \Gain_out1__1_n_62\,
      P(42) => \Gain_out1__1_n_63\,
      P(41) => \Gain_out1__1_n_64\,
      P(40) => \Gain_out1__1_n_65\,
      P(39) => \Gain_out1__1_n_66\,
      P(38) => \Gain_out1__1_n_67\,
      P(37) => \Gain_out1__1_n_68\,
      P(36) => \Gain_out1__1_n_69\,
      P(35) => \Gain_out1__1_n_70\,
      P(34) => \Gain_out1__1_n_71\,
      P(33) => \Gain_out1__1_n_72\,
      P(32) => \Gain_out1__1_n_73\,
      P(31) => \Gain_out1__1_n_74\,
      P(30) => \Gain_out1__1_n_75\,
      P(29) => \Gain_out1__1_n_76\,
      P(28) => \Gain_out1__1_n_77\,
      P(27) => \Gain_out1__1_n_78\,
      P(26) => \Gain_out1__1_n_79\,
      P(25) => \Gain_out1__1_n_80\,
      P(24) => \Gain_out1__1_n_81\,
      P(23) => \Gain_out1__1_n_82\,
      P(22) => \Gain_out1__1_n_83\,
      P(21) => \Gain_out1__1_n_84\,
      P(20) => \Gain_out1__1_n_85\,
      P(19) => \Gain_out1__1_n_86\,
      P(18) => \Gain_out1__1_n_87\,
      P(17) => \Gain_out1__1_n_88\,
      P(16) => \Gain_out1__1_n_89\,
      P(15) => \Gain_out1__1_n_90\,
      P(14) => \Gain_out1__1_n_91\,
      P(13) => \Gain_out1__1_n_92\,
      P(12) => \Gain_out1__1_n_93\,
      P(11) => \Gain_out1__1_n_94\,
      P(10) => \Gain_out1__1_n_95\,
      P(9) => \Gain_out1__1_n_96\,
      P(8) => \Gain_out1__1_n_97\,
      P(7) => \Gain_out1__1_n_98\,
      P(6) => \Gain_out1__1_n_99\,
      P(5) => \Gain_out1__1_n_100\,
      P(4) => \Gain_out1__1_n_101\,
      P(3) => \Gain_out1__1_n_102\,
      P(2) => \Gain_out1__1_n_103\,
      P(1) => \Gain_out1__1_n_104\,
      P(0) => \Gain_out1__1_n_105\,
      PATTERNBDETECT => \NLW_Gain_out1__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_Gain_out1__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \Gain_out1__1_n_106\,
      PCOUT(46) => \Gain_out1__1_n_107\,
      PCOUT(45) => \Gain_out1__1_n_108\,
      PCOUT(44) => \Gain_out1__1_n_109\,
      PCOUT(43) => \Gain_out1__1_n_110\,
      PCOUT(42) => \Gain_out1__1_n_111\,
      PCOUT(41) => \Gain_out1__1_n_112\,
      PCOUT(40) => \Gain_out1__1_n_113\,
      PCOUT(39) => \Gain_out1__1_n_114\,
      PCOUT(38) => \Gain_out1__1_n_115\,
      PCOUT(37) => \Gain_out1__1_n_116\,
      PCOUT(36) => \Gain_out1__1_n_117\,
      PCOUT(35) => \Gain_out1__1_n_118\,
      PCOUT(34) => \Gain_out1__1_n_119\,
      PCOUT(33) => \Gain_out1__1_n_120\,
      PCOUT(32) => \Gain_out1__1_n_121\,
      PCOUT(31) => \Gain_out1__1_n_122\,
      PCOUT(30) => \Gain_out1__1_n_123\,
      PCOUT(29) => \Gain_out1__1_n_124\,
      PCOUT(28) => \Gain_out1__1_n_125\,
      PCOUT(27) => \Gain_out1__1_n_126\,
      PCOUT(26) => \Gain_out1__1_n_127\,
      PCOUT(25) => \Gain_out1__1_n_128\,
      PCOUT(24) => \Gain_out1__1_n_129\,
      PCOUT(23) => \Gain_out1__1_n_130\,
      PCOUT(22) => \Gain_out1__1_n_131\,
      PCOUT(21) => \Gain_out1__1_n_132\,
      PCOUT(20) => \Gain_out1__1_n_133\,
      PCOUT(19) => \Gain_out1__1_n_134\,
      PCOUT(18) => \Gain_out1__1_n_135\,
      PCOUT(17) => \Gain_out1__1_n_136\,
      PCOUT(16) => \Gain_out1__1_n_137\,
      PCOUT(15) => \Gain_out1__1_n_138\,
      PCOUT(14) => \Gain_out1__1_n_139\,
      PCOUT(13) => \Gain_out1__1_n_140\,
      PCOUT(12) => \Gain_out1__1_n_141\,
      PCOUT(11) => \Gain_out1__1_n_142\,
      PCOUT(10) => \Gain_out1__1_n_143\,
      PCOUT(9) => \Gain_out1__1_n_144\,
      PCOUT(8) => \Gain_out1__1_n_145\,
      PCOUT(7) => \Gain_out1__1_n_146\,
      PCOUT(6) => \Gain_out1__1_n_147\,
      PCOUT(5) => \Gain_out1__1_n_148\,
      PCOUT(4) => \Gain_out1__1_n_149\,
      PCOUT(3) => \Gain_out1__1_n_150\,
      PCOUT(2) => \Gain_out1__1_n_151\,
      PCOUT(1) => \Gain_out1__1_n_152\,
      PCOUT(0) => \Gain_out1__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_Gain_out1__1_UNDERFLOW_UNCONNECTED\
    );
\Gain_out1__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => kconst_1(31),
      A(15) => kconst_1(31),
      A(14) => kconst_1(31),
      A(13 downto 10) => B"0000",
      A(9) => kconst_1(31),
      A(8) => '0',
      A(7) => kconst_1(31),
      A(6 downto 4) => B"000",
      A(3) => kconst_1(31),
      A(2) => kconst_1(31),
      A(1) => kconst_1(31),
      A(0) => kconst_1(31),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_Gain_out1__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Sum1_out1_1(32),
      B(16) => Sum1_out1_1(32),
      B(15 downto 0) => Sum1_out1_1(32 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_Gain_out1__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_Gain_out1__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_Gain_out1__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^clk_enable\,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_Gain_out1__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_Gain_out1__2_OVERFLOW_UNCONNECTED\,
      P(47) => \Gain_out1__2_n_58\,
      P(46) => \Gain_out1__2_n_59\,
      P(45) => \Gain_out1__2_n_60\,
      P(44) => \Gain_out1__2_n_61\,
      P(43) => \Gain_out1__2_n_62\,
      P(42) => \Gain_out1__2_n_63\,
      P(41) => \Gain_out1__2_n_64\,
      P(40) => \Gain_out1__2_n_65\,
      P(39) => \Gain_out1__2_n_66\,
      P(38) => \Gain_out1__2_n_67\,
      P(37) => \Gain_out1__2_n_68\,
      P(36) => \Gain_out1__2_n_69\,
      P(35) => \Gain_out1__2_n_70\,
      P(34) => \Gain_out1__2_n_71\,
      P(33) => \Gain_out1__2_n_72\,
      P(32) => \Gain_out1__2_n_73\,
      P(31) => \Gain_out1__2_n_74\,
      P(30) => \Gain_out1__2_n_75\,
      P(29) => \Gain_out1__2_n_76\,
      P(28) => \Gain_out1__2_n_77\,
      P(27) => \Gain_out1__2_n_78\,
      P(26) => \Gain_out1__2_n_79\,
      P(25) => \Gain_out1__2_n_80\,
      P(24) => \Gain_out1__2_n_81\,
      P(23) => \Gain_out1__2_n_82\,
      P(22) => \Gain_out1__2_n_83\,
      P(21) => \Gain_out1__2_n_84\,
      P(20) => \Gain_out1__2_n_85\,
      P(19) => \Gain_out1__2_n_86\,
      P(18) => \Gain_out1__2_n_87\,
      P(17) => \Gain_out1__2_n_88\,
      P(16) => \Gain_out1__2_n_89\,
      P(15) => \Gain_out1__2_n_90\,
      P(14) => \Gain_out1__2_n_91\,
      P(13) => \Gain_out1__2_n_92\,
      P(12) => \Gain_out1__2_n_93\,
      P(11) => \Gain_out1__2_n_94\,
      P(10) => \Gain_out1__2_n_95\,
      P(9) => \Gain_out1__2_n_96\,
      P(8) => \Gain_out1__2_n_97\,
      P(7) => \Gain_out1__2_n_98\,
      P(6) => \Gain_out1__2_n_99\,
      P(5) => \Gain_out1__2_n_100\,
      P(4) => \Gain_out1__2_n_101\,
      P(3) => \Gain_out1__2_n_102\,
      P(2) => \Gain_out1__2_n_103\,
      P(1) => \Gain_out1__2_n_104\,
      P(0) => \Gain_out1__2_n_105\,
      PATTERNBDETECT => \NLW_Gain_out1__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_Gain_out1__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \Gain_out1__1_n_106\,
      PCIN(46) => \Gain_out1__1_n_107\,
      PCIN(45) => \Gain_out1__1_n_108\,
      PCIN(44) => \Gain_out1__1_n_109\,
      PCIN(43) => \Gain_out1__1_n_110\,
      PCIN(42) => \Gain_out1__1_n_111\,
      PCIN(41) => \Gain_out1__1_n_112\,
      PCIN(40) => \Gain_out1__1_n_113\,
      PCIN(39) => \Gain_out1__1_n_114\,
      PCIN(38) => \Gain_out1__1_n_115\,
      PCIN(37) => \Gain_out1__1_n_116\,
      PCIN(36) => \Gain_out1__1_n_117\,
      PCIN(35) => \Gain_out1__1_n_118\,
      PCIN(34) => \Gain_out1__1_n_119\,
      PCIN(33) => \Gain_out1__1_n_120\,
      PCIN(32) => \Gain_out1__1_n_121\,
      PCIN(31) => \Gain_out1__1_n_122\,
      PCIN(30) => \Gain_out1__1_n_123\,
      PCIN(29) => \Gain_out1__1_n_124\,
      PCIN(28) => \Gain_out1__1_n_125\,
      PCIN(27) => \Gain_out1__1_n_126\,
      PCIN(26) => \Gain_out1__1_n_127\,
      PCIN(25) => \Gain_out1__1_n_128\,
      PCIN(24) => \Gain_out1__1_n_129\,
      PCIN(23) => \Gain_out1__1_n_130\,
      PCIN(22) => \Gain_out1__1_n_131\,
      PCIN(21) => \Gain_out1__1_n_132\,
      PCIN(20) => \Gain_out1__1_n_133\,
      PCIN(19) => \Gain_out1__1_n_134\,
      PCIN(18) => \Gain_out1__1_n_135\,
      PCIN(17) => \Gain_out1__1_n_136\,
      PCIN(16) => \Gain_out1__1_n_137\,
      PCIN(15) => \Gain_out1__1_n_138\,
      PCIN(14) => \Gain_out1__1_n_139\,
      PCIN(13) => \Gain_out1__1_n_140\,
      PCIN(12) => \Gain_out1__1_n_141\,
      PCIN(11) => \Gain_out1__1_n_142\,
      PCIN(10) => \Gain_out1__1_n_143\,
      PCIN(9) => \Gain_out1__1_n_144\,
      PCIN(8) => \Gain_out1__1_n_145\,
      PCIN(7) => \Gain_out1__1_n_146\,
      PCIN(6) => \Gain_out1__1_n_147\,
      PCIN(5) => \Gain_out1__1_n_148\,
      PCIN(4) => \Gain_out1__1_n_149\,
      PCIN(3) => \Gain_out1__1_n_150\,
      PCIN(2) => \Gain_out1__1_n_151\,
      PCIN(1) => \Gain_out1__1_n_152\,
      PCIN(0) => \Gain_out1__1_n_153\,
      PCOUT(47 downto 0) => \NLW_Gain_out1__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_Gain_out1__2_UNDERFLOW_UNCONNECTED\
    );
\HDL_Counter1_out1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => \HDL_Counter1_out1_reg_n_0_[0]\,
      I5 => note_d4,
      O => \HDL_Counter1_out1[0]_i_1_n_0\
    );
\HDL_Counter1_out1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => data0(10),
      I5 => note_d4,
      O => \HDL_Counter1_out1[10]_i_1_n_0\
    );
\HDL_Counter1_out1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => data0(11),
      I5 => note_d4,
      O => \HDL_Counter1_out1[11]_i_1_n_0\
    );
\HDL_Counter1_out1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001FFFF"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => note_d4,
      I5 => data0(12),
      O => \HDL_Counter1_out1[12]_i_1_n_0\
    );
\HDL_Counter1_out1[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[12]\,
      O => \HDL_Counter1_out1[12]_i_3_n_0\
    );
\HDL_Counter1_out1[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[9]\,
      O => \HDL_Counter1_out1[12]_i_4_n_0\
    );
\HDL_Counter1_out1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => data0(13),
      I5 => note_d4,
      O => \HDL_Counter1_out1[13]_i_1_n_0\
    );
\HDL_Counter1_out1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => data0(14),
      I5 => note_d4,
      O => \HDL_Counter1_out1[14]_i_1_n_0\
    );
\HDL_Counter1_out1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => data0(15),
      I5 => note_d4,
      O => \HDL_Counter1_out1[15]_i_1_n_0\
    );
\HDL_Counter1_out1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => data0(16),
      I5 => note_d4,
      O => \HDL_Counter1_out1[16]_i_1_n_0\
    );
\HDL_Counter1_out1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => data0(17),
      I5 => note_d4,
      O => \HDL_Counter1_out1[17]_i_1_n_0\
    );
\HDL_Counter1_out1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001FFFF"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => note_d4,
      I5 => data0(18),
      O => \HDL_Counter1_out1[18]_i_1_n_0\
    );
\HDL_Counter1_out1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001FFFF"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => note_d4,
      I5 => data0(19),
      O => \HDL_Counter1_out1[19]_i_1_n_0\
    );
\HDL_Counter1_out1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => data0(1),
      I5 => note_d4,
      O => \HDL_Counter1_out1[1]_i_1_n_0\
    );
\HDL_Counter1_out1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001FFFF"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => note_d4,
      I5 => data0(20),
      O => \HDL_Counter1_out1[20]_i_1_n_0\
    );
\HDL_Counter1_out1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001FFFF"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => note_d4,
      I5 => data0(21),
      O => \HDL_Counter1_out1[21]_i_1_n_0\
    );
\HDL_Counter1_out1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => data0(22),
      I5 => note_d4,
      O => \HDL_Counter1_out1[22]_i_1_n_0\
    );
\HDL_Counter1_out1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001FFFF"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => note_d4,
      I5 => data0(23),
      O => \HDL_Counter1_out1[23]_i_1_n_0\
    );
\HDL_Counter1_out1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001FFFF"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => note_d4,
      I5 => data0(24),
      O => \HDL_Counter1_out1[24]_i_1_n_0\
    );
\HDL_Counter1_out1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => data0(25),
      I5 => note_d4,
      O => \HDL_Counter1_out1[25]_i_1_n_0\
    );
\HDL_Counter1_out1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001FFFF"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => note_d4,
      I5 => data0(26),
      O => \HDL_Counter1_out1[26]_i_1_n_0\
    );
\HDL_Counter1_out1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001FFFF"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => note_d4,
      I5 => data0(27),
      O => \HDL_Counter1_out1[27]_i_1_n_0\
    );
\HDL_Counter1_out1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => data0(28),
      I5 => note_d4,
      O => \HDL_Counter1_out1[28]_i_1_n_0\
    );
\HDL_Counter1_out1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => data0(29),
      I5 => note_d4,
      O => \HDL_Counter1_out1[29]_i_1_n_0\
    );
\HDL_Counter1_out1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => data0(2),
      I5 => note_d4,
      O => \HDL_Counter1_out1[2]_i_1_n_0\
    );
\HDL_Counter1_out1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001FFFF"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => note_d4,
      I5 => data0(30),
      O => \HDL_Counter1_out1[30]_i_1_n_0\
    );
\HDL_Counter1_out1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001FFFF"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => note_d4,
      I5 => data0(31),
      O => \HDL_Counter1_out1[31]_i_1_n_0\
    );
\HDL_Counter1_out1[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[28]\,
      I1 => \HDL_Counter1_out1_reg_n_0_[13]\,
      I2 => \HDL_Counter1_out1_reg_n_0_[17]\,
      I3 => \HDL_Counter1_out1_reg_n_0_[9]\,
      O => \HDL_Counter1_out1[31]_i_10_n_0\
    );
\HDL_Counter1_out1[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[30]\,
      I1 => \HDL_Counter1_out1_reg_n_0_[2]\,
      I2 => \HDL_Counter1_out1_reg_n_0_[24]\,
      I3 => \HDL_Counter1_out1_reg_n_0_[5]\,
      I4 => \HDL_Counter1_out1[31]_i_7_n_0\,
      O => \HDL_Counter1_out1[31]_i_2_n_0\
    );
\HDL_Counter1_out1[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[12]\,
      I1 => \HDL_Counter1_out1_reg_n_0_[29]\,
      I2 => \HDL_Counter1_out1_reg_n_0_[21]\,
      I3 => \HDL_Counter1_out1_reg_n_0_[15]\,
      I4 => \HDL_Counter1_out1[31]_i_8_n_0\,
      O => \HDL_Counter1_out1[31]_i_3_n_0\
    );
\HDL_Counter1_out1[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[0]\,
      I1 => \HDL_Counter1_out1_reg_n_0_[11]\,
      I2 => \HDL_Counter1_out1_reg_n_0_[27]\,
      I3 => \HDL_Counter1_out1_reg_n_0_[3]\,
      I4 => \HDL_Counter1_out1[31]_i_9_n_0\,
      O => \HDL_Counter1_out1[31]_i_4_n_0\
    );
\HDL_Counter1_out1[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[18]\,
      I1 => \HDL_Counter1_out1_reg_n_0_[22]\,
      I2 => \HDL_Counter1_out1_reg_n_0_[31]\,
      I3 => \HDL_Counter1_out1_reg_n_0_[16]\,
      I4 => \HDL_Counter1_out1[31]_i_10_n_0\,
      O => \HDL_Counter1_out1[31]_i_5_n_0\
    );
\HDL_Counter1_out1[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[25]\,
      I1 => \HDL_Counter1_out1_reg_n_0_[10]\,
      I2 => \HDL_Counter1_out1_reg_n_0_[6]\,
      I3 => \HDL_Counter1_out1_reg_n_0_[26]\,
      O => \HDL_Counter1_out1[31]_i_7_n_0\
    );
\HDL_Counter1_out1[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[7]\,
      I1 => \HDL_Counter1_out1_reg_n_0_[20]\,
      I2 => \HDL_Counter1_out1_reg_n_0_[14]\,
      I3 => \HDL_Counter1_out1_reg_n_0_[23]\,
      O => \HDL_Counter1_out1[31]_i_8_n_0\
    );
\HDL_Counter1_out1[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[4]\,
      I1 => \HDL_Counter1_out1_reg_n_0_[8]\,
      I2 => \HDL_Counter1_out1_reg_n_0_[1]\,
      I3 => \HDL_Counter1_out1_reg_n_0_[19]\,
      O => \HDL_Counter1_out1[31]_i_9_n_0\
    );
\HDL_Counter1_out1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => data0(3),
      I5 => note_d4,
      O => \HDL_Counter1_out1[3]_i_1_n_0\
    );
\HDL_Counter1_out1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => data0(4),
      I5 => note_d4,
      O => \HDL_Counter1_out1[4]_i_1_n_0\
    );
\HDL_Counter1_out1[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[4]\,
      O => \HDL_Counter1_out1[4]_i_3_n_0\
    );
\HDL_Counter1_out1[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[3]\,
      O => \HDL_Counter1_out1[4]_i_4_n_0\
    );
\HDL_Counter1_out1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => data0(5),
      I5 => note_d4,
      O => \HDL_Counter1_out1[5]_i_1_n_0\
    );
\HDL_Counter1_out1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => data0(6),
      I5 => note_d4,
      O => \HDL_Counter1_out1[6]_i_1_n_0\
    );
\HDL_Counter1_out1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => data0(7),
      I5 => note_d4,
      O => \HDL_Counter1_out1[7]_i_1_n_0\
    );
\HDL_Counter1_out1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => data0(8),
      I5 => note_d4,
      O => \HDL_Counter1_out1[8]_i_1_n_0\
    );
\HDL_Counter1_out1[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[8]\,
      O => \HDL_Counter1_out1[8]_i_3_n_0\
    );
\HDL_Counter1_out1[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[6]\,
      O => \HDL_Counter1_out1[8]_i_4_n_0\
    );
\HDL_Counter1_out1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001FFFF"
    )
        port map (
      I0 => \HDL_Counter1_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter1_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter1_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter1_out1[31]_i_5_n_0\,
      I4 => note_d4,
      I5 => data0(9),
      O => \HDL_Counter1_out1[9]_i_1_n_0\
    );
\HDL_Counter1_out1_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter1_out1[0]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter1_out1_reg_n_0_[0]\
    );
\HDL_Counter1_out1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter1_out1[10]_i_1_n_0\,
      Q => \HDL_Counter1_out1_reg_n_0_[10]\
    );
\HDL_Counter1_out1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter1_out1[11]_i_1_n_0\,
      Q => \HDL_Counter1_out1_reg_n_0_[11]\
    );
\HDL_Counter1_out1_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter1_out1[12]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter1_out1_reg_n_0_[12]\
    );
\HDL_Counter1_out1_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter1_out1_reg[8]_i_2_n_0\,
      CO(3) => \HDL_Counter1_out1_reg[12]_i_2_n_0\,
      CO(2) => \HDL_Counter1_out1_reg[12]_i_2_n_1\,
      CO(1) => \HDL_Counter1_out1_reg[12]_i_2_n_2\,
      CO(0) => \HDL_Counter1_out1_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter1_out1_reg_n_0_[12]\,
      DI(2 downto 1) => B"00",
      DI(0) => \HDL_Counter1_out1_reg_n_0_[9]\,
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \HDL_Counter1_out1[12]_i_3_n_0\,
      S(2) => \HDL_Counter1_out1_reg_n_0_[11]\,
      S(1) => \HDL_Counter1_out1_reg_n_0_[10]\,
      S(0) => \HDL_Counter1_out1[12]_i_4_n_0\
    );
\HDL_Counter1_out1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter1_out1[13]_i_1_n_0\,
      Q => \HDL_Counter1_out1_reg_n_0_[13]\
    );
\HDL_Counter1_out1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter1_out1[14]_i_1_n_0\,
      Q => \HDL_Counter1_out1_reg_n_0_[14]\
    );
\HDL_Counter1_out1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter1_out1[15]_i_1_n_0\,
      Q => \HDL_Counter1_out1_reg_n_0_[15]\
    );
\HDL_Counter1_out1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter1_out1[16]_i_1_n_0\,
      Q => \HDL_Counter1_out1_reg_n_0_[16]\
    );
\HDL_Counter1_out1_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter1_out1_reg[12]_i_2_n_0\,
      CO(3) => \HDL_Counter1_out1_reg[16]_i_2_n_0\,
      CO(2) => \HDL_Counter1_out1_reg[16]_i_2_n_1\,
      CO(1) => \HDL_Counter1_out1_reg[16]_i_2_n_2\,
      CO(0) => \HDL_Counter1_out1_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \HDL_Counter1_out1_reg_n_0_[16]\,
      S(2) => \HDL_Counter1_out1_reg_n_0_[15]\,
      S(1) => \HDL_Counter1_out1_reg_n_0_[14]\,
      S(0) => \HDL_Counter1_out1_reg_n_0_[13]\
    );
\HDL_Counter1_out1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter1_out1[17]_i_1_n_0\,
      Q => \HDL_Counter1_out1_reg_n_0_[17]\
    );
\HDL_Counter1_out1_reg[18]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter1_out1[18]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter1_out1_reg_n_0_[18]\
    );
\HDL_Counter1_out1_reg[19]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter1_out1[19]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter1_out1_reg_n_0_[19]\
    );
\HDL_Counter1_out1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter1_out1[1]_i_1_n_0\,
      Q => \HDL_Counter1_out1_reg_n_0_[1]\
    );
\HDL_Counter1_out1_reg[20]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter1_out1[20]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter1_out1_reg_n_0_[20]\
    );
\HDL_Counter1_out1_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter1_out1_reg[16]_i_2_n_0\,
      CO(3) => \HDL_Counter1_out1_reg[20]_i_2_n_0\,
      CO(2) => \HDL_Counter1_out1_reg[20]_i_2_n_1\,
      CO(1) => \HDL_Counter1_out1_reg[20]_i_2_n_2\,
      CO(0) => \HDL_Counter1_out1_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \HDL_Counter1_out1_reg_n_0_[20]\,
      S(2) => \HDL_Counter1_out1_reg_n_0_[19]\,
      S(1) => \HDL_Counter1_out1_reg_n_0_[18]\,
      S(0) => \HDL_Counter1_out1_reg_n_0_[17]\
    );
\HDL_Counter1_out1_reg[21]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter1_out1[21]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter1_out1_reg_n_0_[21]\
    );
\HDL_Counter1_out1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter1_out1[22]_i_1_n_0\,
      Q => \HDL_Counter1_out1_reg_n_0_[22]\
    );
\HDL_Counter1_out1_reg[23]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter1_out1[23]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter1_out1_reg_n_0_[23]\
    );
\HDL_Counter1_out1_reg[24]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter1_out1[24]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter1_out1_reg_n_0_[24]\
    );
\HDL_Counter1_out1_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter1_out1_reg[20]_i_2_n_0\,
      CO(3) => \HDL_Counter1_out1_reg[24]_i_2_n_0\,
      CO(2) => \HDL_Counter1_out1_reg[24]_i_2_n_1\,
      CO(1) => \HDL_Counter1_out1_reg[24]_i_2_n_2\,
      CO(0) => \HDL_Counter1_out1_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \HDL_Counter1_out1_reg_n_0_[24]\,
      S(2) => \HDL_Counter1_out1_reg_n_0_[23]\,
      S(1) => \HDL_Counter1_out1_reg_n_0_[22]\,
      S(0) => \HDL_Counter1_out1_reg_n_0_[21]\
    );
\HDL_Counter1_out1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter1_out1[25]_i_1_n_0\,
      Q => \HDL_Counter1_out1_reg_n_0_[25]\
    );
\HDL_Counter1_out1_reg[26]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter1_out1[26]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter1_out1_reg_n_0_[26]\
    );
\HDL_Counter1_out1_reg[27]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter1_out1[27]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter1_out1_reg_n_0_[27]\
    );
\HDL_Counter1_out1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter1_out1[28]_i_1_n_0\,
      Q => \HDL_Counter1_out1_reg_n_0_[28]\
    );
\HDL_Counter1_out1_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter1_out1_reg[24]_i_2_n_0\,
      CO(3) => \HDL_Counter1_out1_reg[28]_i_2_n_0\,
      CO(2) => \HDL_Counter1_out1_reg[28]_i_2_n_1\,
      CO(1) => \HDL_Counter1_out1_reg[28]_i_2_n_2\,
      CO(0) => \HDL_Counter1_out1_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \HDL_Counter1_out1_reg_n_0_[28]\,
      S(2) => \HDL_Counter1_out1_reg_n_0_[27]\,
      S(1) => \HDL_Counter1_out1_reg_n_0_[26]\,
      S(0) => \HDL_Counter1_out1_reg_n_0_[25]\
    );
\HDL_Counter1_out1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter1_out1[29]_i_1_n_0\,
      Q => \HDL_Counter1_out1_reg_n_0_[29]\
    );
\HDL_Counter1_out1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter1_out1[2]_i_1_n_0\,
      Q => \HDL_Counter1_out1_reg_n_0_[2]\
    );
\HDL_Counter1_out1_reg[30]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter1_out1[30]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter1_out1_reg_n_0_[30]\
    );
\HDL_Counter1_out1_reg[31]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter1_out1[31]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter1_out1_reg_n_0_[31]\
    );
\HDL_Counter1_out1_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter1_out1_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_HDL_Counter1_out1_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \HDL_Counter1_out1_reg[31]_i_6_n_2\,
      CO(0) => \HDL_Counter1_out1_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_HDL_Counter1_out1_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \HDL_Counter1_out1_reg_n_0_[31]\,
      S(1) => \HDL_Counter1_out1_reg_n_0_[30]\,
      S(0) => \HDL_Counter1_out1_reg_n_0_[29]\
    );
\HDL_Counter1_out1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter1_out1[3]_i_1_n_0\,
      Q => \HDL_Counter1_out1_reg_n_0_[3]\
    );
\HDL_Counter1_out1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter1_out1[4]_i_1_n_0\,
      Q => \HDL_Counter1_out1_reg_n_0_[4]\
    );
\HDL_Counter1_out1_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \HDL_Counter1_out1_reg[4]_i_2_n_0\,
      CO(2) => \HDL_Counter1_out1_reg[4]_i_2_n_1\,
      CO(1) => \HDL_Counter1_out1_reg[4]_i_2_n_2\,
      CO(0) => \HDL_Counter1_out1_reg[4]_i_2_n_3\,
      CYINIT => \HDL_Counter1_out1_reg_n_0_[0]\,
      DI(3) => \HDL_Counter1_out1_reg_n_0_[4]\,
      DI(2) => \HDL_Counter1_out1_reg_n_0_[3]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \HDL_Counter1_out1[4]_i_3_n_0\,
      S(2) => \HDL_Counter1_out1[4]_i_4_n_0\,
      S(1) => \HDL_Counter1_out1_reg_n_0_[2]\,
      S(0) => \HDL_Counter1_out1_reg_n_0_[1]\
    );
\HDL_Counter1_out1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter1_out1[5]_i_1_n_0\,
      Q => \HDL_Counter1_out1_reg_n_0_[5]\
    );
\HDL_Counter1_out1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter1_out1[6]_i_1_n_0\,
      Q => \HDL_Counter1_out1_reg_n_0_[6]\
    );
\HDL_Counter1_out1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter1_out1[7]_i_1_n_0\,
      Q => \HDL_Counter1_out1_reg_n_0_[7]\
    );
\HDL_Counter1_out1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter1_out1[8]_i_1_n_0\,
      Q => \HDL_Counter1_out1_reg_n_0_[8]\
    );
\HDL_Counter1_out1_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter1_out1_reg[4]_i_2_n_0\,
      CO(3) => \HDL_Counter1_out1_reg[8]_i_2_n_0\,
      CO(2) => \HDL_Counter1_out1_reg[8]_i_2_n_1\,
      CO(1) => \HDL_Counter1_out1_reg[8]_i_2_n_2\,
      CO(0) => \HDL_Counter1_out1_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter1_out1_reg_n_0_[8]\,
      DI(2) => '0',
      DI(1) => \HDL_Counter1_out1_reg_n_0_[6]\,
      DI(0) => '0',
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \HDL_Counter1_out1[8]_i_3_n_0\,
      S(2) => \HDL_Counter1_out1_reg_n_0_[7]\,
      S(1) => \HDL_Counter1_out1[8]_i_4_n_0\,
      S(0) => \HDL_Counter1_out1_reg_n_0_[5]\
    );
\HDL_Counter1_out1_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter1_out1[9]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter1_out1_reg_n_0_[9]\
    );
\HDL_Counter2_out1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \HDL_Counter2_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter2_out1_reg[13]_i_2_n_7\,
      I2 => note_e4,
      O => \HDL_Counter2_out1[10]_i_1_n_0\
    );
\HDL_Counter2_out1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \HDL_Counter2_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter2_out1_reg[13]_i_2_n_6\,
      I2 => note_e4,
      O => \HDL_Counter2_out1[11]_i_1_n_0\
    );
\HDL_Counter2_out1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => note_e4,
      I1 => \HDL_Counter2_out1_reg[13]_i_2_n_5\,
      I2 => \HDL_Counter2_out1[31]_i_3_n_0\,
      O => \HDL_Counter2_out1[12]_i_1_n_0\
    );
\HDL_Counter2_out1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \HDL_Counter2_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter2_out1_reg[13]_i_2_n_4\,
      I2 => note_e4,
      O => \HDL_Counter2_out1[13]_i_1_n_0\
    );
\HDL_Counter2_out1[13]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[12]\,
      O => \HDL_Counter2_out1[13]_i_3_n_0\
    );
\HDL_Counter2_out1[13]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[10]\,
      O => \HDL_Counter2_out1[13]_i_4_n_0\
    );
\HDL_Counter2_out1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \HDL_Counter2_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter2_out1_reg[17]_i_2_n_7\,
      I2 => note_e4,
      O => \HDL_Counter2_out1[14]_i_1_n_0\
    );
\HDL_Counter2_out1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \HDL_Counter2_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter2_out1_reg[17]_i_2_n_6\,
      I2 => note_e4,
      O => \HDL_Counter2_out1[15]_i_1_n_0\
    );
\HDL_Counter2_out1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \HDL_Counter2_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter2_out1_reg[17]_i_2_n_5\,
      I2 => note_e4,
      O => \HDL_Counter2_out1[16]_i_1_n_0\
    );
\HDL_Counter2_out1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \HDL_Counter2_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter2_out1_reg[17]_i_2_n_4\,
      I2 => note_e4,
      O => \HDL_Counter2_out1[17]_i_1_n_0\
    );
\HDL_Counter2_out1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => note_e4,
      I1 => \HDL_Counter2_out1_reg[21]_i_2_n_7\,
      I2 => \HDL_Counter2_out1[31]_i_3_n_0\,
      O => \HDL_Counter2_out1[18]_i_1_n_0\
    );
\HDL_Counter2_out1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => note_e4,
      I1 => \HDL_Counter2_out1_reg[21]_i_2_n_6\,
      I2 => \HDL_Counter2_out1[31]_i_3_n_0\,
      O => \HDL_Counter2_out1[19]_i_1_n_0\
    );
\HDL_Counter2_out1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => note_e4,
      I1 => \HDL_Counter2_out1_reg[21]_i_2_n_5\,
      I2 => \HDL_Counter2_out1[31]_i_3_n_0\,
      O => \HDL_Counter2_out1[20]_i_1_n_0\
    );
\HDL_Counter2_out1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => note_e4,
      I1 => \HDL_Counter2_out1_reg[21]_i_2_n_4\,
      I2 => \HDL_Counter2_out1[31]_i_3_n_0\,
      O => \HDL_Counter2_out1[21]_i_1_n_0\
    );
\HDL_Counter2_out1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \HDL_Counter2_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter2_out1_reg[25]_i_2_n_7\,
      I2 => note_e4,
      O => \HDL_Counter2_out1[22]_i_1_n_0\
    );
\HDL_Counter2_out1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => note_e4,
      I1 => \HDL_Counter2_out1_reg[25]_i_2_n_6\,
      I2 => \HDL_Counter2_out1[31]_i_3_n_0\,
      O => \HDL_Counter2_out1[23]_i_1_n_0\
    );
\HDL_Counter2_out1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => note_e4,
      I1 => \HDL_Counter2_out1_reg[25]_i_2_n_5\,
      I2 => \HDL_Counter2_out1[31]_i_3_n_0\,
      O => \HDL_Counter2_out1[24]_i_1_n_0\
    );
\HDL_Counter2_out1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \HDL_Counter2_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter2_out1_reg[25]_i_2_n_4\,
      I2 => note_e4,
      O => \HDL_Counter2_out1[25]_i_1_n_0\
    );
\HDL_Counter2_out1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => note_e4,
      I1 => \HDL_Counter2_out1_reg[29]_i_2_n_7\,
      I2 => \HDL_Counter2_out1[31]_i_3_n_0\,
      O => \HDL_Counter2_out1[26]_i_1_n_0\
    );
\HDL_Counter2_out1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => note_e4,
      I1 => \HDL_Counter2_out1_reg[29]_i_2_n_6\,
      I2 => \HDL_Counter2_out1[31]_i_3_n_0\,
      O => \HDL_Counter2_out1[27]_i_1_n_0\
    );
\HDL_Counter2_out1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \HDL_Counter2_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter2_out1_reg[29]_i_2_n_5\,
      I2 => note_e4,
      O => \HDL_Counter2_out1[28]_i_1_n_0\
    );
\HDL_Counter2_out1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \HDL_Counter2_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter2_out1_reg[29]_i_2_n_4\,
      I2 => note_e4,
      O => \HDL_Counter2_out1[29]_i_1_n_0\
    );
\HDL_Counter2_out1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \HDL_Counter2_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter2_out1_reg[5]_i_2_n_7\,
      I2 => note_e4,
      O => \HDL_Counter2_out1[2]_i_1_n_0\
    );
\HDL_Counter2_out1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => note_e4,
      I1 => \HDL_Counter2_out1_reg[31]_i_2_n_7\,
      I2 => \HDL_Counter2_out1[31]_i_3_n_0\,
      O => \HDL_Counter2_out1[30]_i_1_n_0\
    );
\HDL_Counter2_out1[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => note_e4,
      I1 => \HDL_Counter2_out1_reg[31]_i_2_n_6\,
      I2 => \HDL_Counter2_out1[31]_i_3_n_0\,
      O => \HDL_Counter2_out1[31]_i_1_n_0\
    );
\HDL_Counter2_out1[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[30]\,
      I1 => \HDL_Counter2_out1_reg_n_0_[31]\,
      I2 => \HDL_Counter2_out1_reg_n_0_[17]\,
      I3 => \HDL_Counter2_out1_reg_n_0_[27]\,
      O => \HDL_Counter2_out1[31]_i_10_n_0\
    );
\HDL_Counter2_out1[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \HDL_Counter2_out1[31]_i_4_n_0\,
      I1 => \HDL_Counter2_out1_reg_n_0_[12]\,
      I2 => \HDL_Counter2_out1_reg_n_0_[26]\,
      I3 => \HDL_Counter2_out1[31]_i_5_n_0\,
      I4 => \HDL_Counter2_out1[31]_i_6_n_0\,
      I5 => \HDL_Counter2_out1[31]_i_7_n_0\,
      O => \HDL_Counter2_out1[31]_i_3_n_0\
    );
\HDL_Counter2_out1[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[2]\,
      I1 => \HDL_Counter2_out1_reg_n_0_[3]\,
      O => \HDL_Counter2_out1[31]_i_4_n_0\
    );
\HDL_Counter2_out1[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[14]\,
      I1 => \HDL_Counter2_out1_reg_n_0_[25]\,
      I2 => \HDL_Counter2_out1_reg_n_0_[19]\,
      I3 => \HDL_Counter2_out1_reg_n_0_[20]\,
      O => \HDL_Counter2_out1[31]_i_5_n_0\
    );
\HDL_Counter2_out1[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[4]\,
      I1 => \HDL_Counter2_out1_reg_n_0_[24]\,
      I2 => \HDL_Counter2_out1_reg_n_0_[7]\,
      I3 => \HDL_Counter2_out1_reg_n_0_[8]\,
      I4 => \HDL_Counter2_out1[31]_i_8_n_0\,
      O => \HDL_Counter2_out1[31]_i_6_n_0\
    );
\HDL_Counter2_out1[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => \HDL_Counter2_out1[31]_i_9_n_0\,
      I1 => \HDL_Counter2_out1[31]_i_10_n_0\,
      I2 => \HDL_Counter2_out1_reg_n_0_[29]\,
      I3 => \HDL_Counter2_out1_reg_n_0_[21]\,
      I4 => \HDL_Counter2_out1_reg_n_0_[22]\,
      I5 => \HDL_Counter2_out1_reg_n_0_[6]\,
      O => \HDL_Counter2_out1[31]_i_7_n_0\
    );
\HDL_Counter2_out1[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[9]\,
      I1 => \HDL_Counter2_out1_reg_n_0_[28]\,
      I2 => \HDL_Counter2_out1_reg_n_0_[5]\,
      I3 => \HDL_Counter2_out1_reg_n_0_[23]\,
      O => \HDL_Counter2_out1[31]_i_8_n_0\
    );
\HDL_Counter2_out1[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[13]\,
      I1 => \HDL_Counter2_out1_reg_n_0_[15]\,
      I2 => \HDL_Counter2_out1_reg_n_0_[18]\,
      I3 => \HDL_Counter2_out1_reg_n_0_[16]\,
      I4 => \HDL_Counter2_out1_reg_n_0_[10]\,
      I5 => \HDL_Counter2_out1_reg_n_0_[11]\,
      O => \HDL_Counter2_out1[31]_i_9_n_0\
    );
\HDL_Counter2_out1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => note_e4,
      I1 => \HDL_Counter2_out1_reg[5]_i_2_n_6\,
      I2 => \HDL_Counter2_out1[31]_i_3_n_0\,
      O => \HDL_Counter2_out1[3]_i_1_n_0\
    );
\HDL_Counter2_out1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => note_e4,
      I1 => \HDL_Counter2_out1_reg[5]_i_2_n_5\,
      I2 => \HDL_Counter2_out1[31]_i_3_n_0\,
      O => \HDL_Counter2_out1[4]_i_1_n_0\
    );
\HDL_Counter2_out1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \HDL_Counter2_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter2_out1_reg[5]_i_2_n_4\,
      I2 => note_e4,
      O => \HDL_Counter2_out1[5]_i_1_n_0\
    );
\HDL_Counter2_out1[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[5]\,
      O => \HDL_Counter2_out1[5]_i_3_n_0\
    );
\HDL_Counter2_out1[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[4]\,
      O => \HDL_Counter2_out1[5]_i_4_n_0\
    );
\HDL_Counter2_out1[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[3]\,
      O => \HDL_Counter2_out1[5]_i_5_n_0\
    );
\HDL_Counter2_out1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \HDL_Counter2_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter2_out1_reg[9]_i_2_n_7\,
      I2 => note_e4,
      O => \HDL_Counter2_out1[6]_i_1_n_0\
    );
\HDL_Counter2_out1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => note_e4,
      I1 => \HDL_Counter2_out1_reg[9]_i_2_n_6\,
      I2 => \HDL_Counter2_out1[31]_i_3_n_0\,
      O => \HDL_Counter2_out1[7]_i_1_n_0\
    );
\HDL_Counter2_out1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \HDL_Counter2_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter2_out1_reg[9]_i_2_n_5\,
      I2 => note_e4,
      O => \HDL_Counter2_out1[8]_i_1_n_0\
    );
\HDL_Counter2_out1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \HDL_Counter2_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter2_out1_reg[9]_i_2_n_4\,
      I2 => note_e4,
      O => \HDL_Counter2_out1[9]_i_1_n_0\
    );
\HDL_Counter2_out1[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[8]\,
      O => \HDL_Counter2_out1[9]_i_3_n_0\
    );
\HDL_Counter2_out1[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[7]\,
      O => \HDL_Counter2_out1[9]_i_4_n_0\
    );
\HDL_Counter2_out1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter2_out1[10]_i_1_n_0\,
      Q => \HDL_Counter2_out1_reg_n_0_[10]\
    );
\HDL_Counter2_out1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter2_out1[11]_i_1_n_0\,
      Q => \HDL_Counter2_out1_reg_n_0_[11]\
    );
\HDL_Counter2_out1_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter2_out1[12]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter2_out1_reg_n_0_[12]\
    );
\HDL_Counter2_out1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter2_out1[13]_i_1_n_0\,
      Q => \HDL_Counter2_out1_reg_n_0_[13]\
    );
\HDL_Counter2_out1_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter2_out1_reg[9]_i_2_n_0\,
      CO(3) => \HDL_Counter2_out1_reg[13]_i_2_n_0\,
      CO(2) => \HDL_Counter2_out1_reg[13]_i_2_n_1\,
      CO(1) => \HDL_Counter2_out1_reg[13]_i_2_n_2\,
      CO(0) => \HDL_Counter2_out1_reg[13]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \HDL_Counter2_out1_reg_n_0_[12]\,
      DI(1) => '0',
      DI(0) => \HDL_Counter2_out1_reg_n_0_[10]\,
      O(3) => \HDL_Counter2_out1_reg[13]_i_2_n_4\,
      O(2) => \HDL_Counter2_out1_reg[13]_i_2_n_5\,
      O(1) => \HDL_Counter2_out1_reg[13]_i_2_n_6\,
      O(0) => \HDL_Counter2_out1_reg[13]_i_2_n_7\,
      S(3) => \HDL_Counter2_out1_reg_n_0_[13]\,
      S(2) => \HDL_Counter2_out1[13]_i_3_n_0\,
      S(1) => \HDL_Counter2_out1_reg_n_0_[11]\,
      S(0) => \HDL_Counter2_out1[13]_i_4_n_0\
    );
\HDL_Counter2_out1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter2_out1[14]_i_1_n_0\,
      Q => \HDL_Counter2_out1_reg_n_0_[14]\
    );
\HDL_Counter2_out1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter2_out1[15]_i_1_n_0\,
      Q => \HDL_Counter2_out1_reg_n_0_[15]\
    );
\HDL_Counter2_out1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter2_out1[16]_i_1_n_0\,
      Q => \HDL_Counter2_out1_reg_n_0_[16]\
    );
\HDL_Counter2_out1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter2_out1[17]_i_1_n_0\,
      Q => \HDL_Counter2_out1_reg_n_0_[17]\
    );
\HDL_Counter2_out1_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter2_out1_reg[13]_i_2_n_0\,
      CO(3) => \HDL_Counter2_out1_reg[17]_i_2_n_0\,
      CO(2) => \HDL_Counter2_out1_reg[17]_i_2_n_1\,
      CO(1) => \HDL_Counter2_out1_reg[17]_i_2_n_2\,
      CO(0) => \HDL_Counter2_out1_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter2_out1_reg[17]_i_2_n_4\,
      O(2) => \HDL_Counter2_out1_reg[17]_i_2_n_5\,
      O(1) => \HDL_Counter2_out1_reg[17]_i_2_n_6\,
      O(0) => \HDL_Counter2_out1_reg[17]_i_2_n_7\,
      S(3) => \HDL_Counter2_out1_reg_n_0_[17]\,
      S(2) => \HDL_Counter2_out1_reg_n_0_[16]\,
      S(1) => \HDL_Counter2_out1_reg_n_0_[15]\,
      S(0) => \HDL_Counter2_out1_reg_n_0_[14]\
    );
\HDL_Counter2_out1_reg[18]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter2_out1[18]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter2_out1_reg_n_0_[18]\
    );
\HDL_Counter2_out1_reg[19]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter2_out1[19]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter2_out1_reg_n_0_[19]\
    );
\HDL_Counter2_out1_reg[20]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter2_out1[20]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter2_out1_reg_n_0_[20]\
    );
\HDL_Counter2_out1_reg[21]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter2_out1[21]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter2_out1_reg_n_0_[21]\
    );
\HDL_Counter2_out1_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter2_out1_reg[17]_i_2_n_0\,
      CO(3) => \HDL_Counter2_out1_reg[21]_i_2_n_0\,
      CO(2) => \HDL_Counter2_out1_reg[21]_i_2_n_1\,
      CO(1) => \HDL_Counter2_out1_reg[21]_i_2_n_2\,
      CO(0) => \HDL_Counter2_out1_reg[21]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter2_out1_reg[21]_i_2_n_4\,
      O(2) => \HDL_Counter2_out1_reg[21]_i_2_n_5\,
      O(1) => \HDL_Counter2_out1_reg[21]_i_2_n_6\,
      O(0) => \HDL_Counter2_out1_reg[21]_i_2_n_7\,
      S(3) => \HDL_Counter2_out1_reg_n_0_[21]\,
      S(2) => \HDL_Counter2_out1_reg_n_0_[20]\,
      S(1) => \HDL_Counter2_out1_reg_n_0_[19]\,
      S(0) => \HDL_Counter2_out1_reg_n_0_[18]\
    );
\HDL_Counter2_out1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter2_out1[22]_i_1_n_0\,
      Q => \HDL_Counter2_out1_reg_n_0_[22]\
    );
\HDL_Counter2_out1_reg[23]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter2_out1[23]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter2_out1_reg_n_0_[23]\
    );
\HDL_Counter2_out1_reg[24]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter2_out1[24]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter2_out1_reg_n_0_[24]\
    );
\HDL_Counter2_out1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter2_out1[25]_i_1_n_0\,
      Q => \HDL_Counter2_out1_reg_n_0_[25]\
    );
\HDL_Counter2_out1_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter2_out1_reg[21]_i_2_n_0\,
      CO(3) => \HDL_Counter2_out1_reg[25]_i_2_n_0\,
      CO(2) => \HDL_Counter2_out1_reg[25]_i_2_n_1\,
      CO(1) => \HDL_Counter2_out1_reg[25]_i_2_n_2\,
      CO(0) => \HDL_Counter2_out1_reg[25]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter2_out1_reg[25]_i_2_n_4\,
      O(2) => \HDL_Counter2_out1_reg[25]_i_2_n_5\,
      O(1) => \HDL_Counter2_out1_reg[25]_i_2_n_6\,
      O(0) => \HDL_Counter2_out1_reg[25]_i_2_n_7\,
      S(3) => \HDL_Counter2_out1_reg_n_0_[25]\,
      S(2) => \HDL_Counter2_out1_reg_n_0_[24]\,
      S(1) => \HDL_Counter2_out1_reg_n_0_[23]\,
      S(0) => \HDL_Counter2_out1_reg_n_0_[22]\
    );
\HDL_Counter2_out1_reg[26]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter2_out1[26]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter2_out1_reg_n_0_[26]\
    );
\HDL_Counter2_out1_reg[27]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter2_out1[27]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter2_out1_reg_n_0_[27]\
    );
\HDL_Counter2_out1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter2_out1[28]_i_1_n_0\,
      Q => \HDL_Counter2_out1_reg_n_0_[28]\
    );
\HDL_Counter2_out1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter2_out1[29]_i_1_n_0\,
      Q => \HDL_Counter2_out1_reg_n_0_[29]\
    );
\HDL_Counter2_out1_reg[29]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter2_out1_reg[25]_i_2_n_0\,
      CO(3) => \HDL_Counter2_out1_reg[29]_i_2_n_0\,
      CO(2) => \HDL_Counter2_out1_reg[29]_i_2_n_1\,
      CO(1) => \HDL_Counter2_out1_reg[29]_i_2_n_2\,
      CO(0) => \HDL_Counter2_out1_reg[29]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter2_out1_reg[29]_i_2_n_4\,
      O(2) => \HDL_Counter2_out1_reg[29]_i_2_n_5\,
      O(1) => \HDL_Counter2_out1_reg[29]_i_2_n_6\,
      O(0) => \HDL_Counter2_out1_reg[29]_i_2_n_7\,
      S(3) => \HDL_Counter2_out1_reg_n_0_[29]\,
      S(2) => \HDL_Counter2_out1_reg_n_0_[28]\,
      S(1) => \HDL_Counter2_out1_reg_n_0_[27]\,
      S(0) => \HDL_Counter2_out1_reg_n_0_[26]\
    );
\HDL_Counter2_out1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter2_out1[2]_i_1_n_0\,
      Q => \HDL_Counter2_out1_reg_n_0_[2]\
    );
\HDL_Counter2_out1_reg[30]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter2_out1[30]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter2_out1_reg_n_0_[30]\
    );
\HDL_Counter2_out1_reg[31]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter2_out1[31]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter2_out1_reg_n_0_[31]\
    );
\HDL_Counter2_out1_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter2_out1_reg[29]_i_2_n_0\,
      CO(3 downto 1) => \NLW_HDL_Counter2_out1_reg[31]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \HDL_Counter2_out1_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_HDL_Counter2_out1_reg[31]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \HDL_Counter2_out1_reg[31]_i_2_n_6\,
      O(0) => \HDL_Counter2_out1_reg[31]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \HDL_Counter2_out1_reg_n_0_[31]\,
      S(0) => \HDL_Counter2_out1_reg_n_0_[30]\
    );
\HDL_Counter2_out1_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter2_out1[3]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter2_out1_reg_n_0_[3]\
    );
\HDL_Counter2_out1_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter2_out1[4]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter2_out1_reg_n_0_[4]\
    );
\HDL_Counter2_out1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter2_out1[5]_i_1_n_0\,
      Q => \HDL_Counter2_out1_reg_n_0_[5]\
    );
\HDL_Counter2_out1_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \HDL_Counter2_out1_reg[5]_i_2_n_0\,
      CO(2) => \HDL_Counter2_out1_reg[5]_i_2_n_1\,
      CO(1) => \HDL_Counter2_out1_reg[5]_i_2_n_2\,
      CO(0) => \HDL_Counter2_out1_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter2_out1_reg_n_0_[5]\,
      DI(2) => \HDL_Counter2_out1_reg_n_0_[4]\,
      DI(1) => \HDL_Counter2_out1_reg_n_0_[3]\,
      DI(0) => '0',
      O(3) => \HDL_Counter2_out1_reg[5]_i_2_n_4\,
      O(2) => \HDL_Counter2_out1_reg[5]_i_2_n_5\,
      O(1) => \HDL_Counter2_out1_reg[5]_i_2_n_6\,
      O(0) => \HDL_Counter2_out1_reg[5]_i_2_n_7\,
      S(3) => \HDL_Counter2_out1[5]_i_3_n_0\,
      S(2) => \HDL_Counter2_out1[5]_i_4_n_0\,
      S(1) => \HDL_Counter2_out1[5]_i_5_n_0\,
      S(0) => \HDL_Counter2_out1_reg_n_0_[2]\
    );
\HDL_Counter2_out1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter2_out1[6]_i_1_n_0\,
      Q => \HDL_Counter2_out1_reg_n_0_[6]\
    );
\HDL_Counter2_out1_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter2_out1[7]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter2_out1_reg_n_0_[7]\
    );
\HDL_Counter2_out1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter2_out1[8]_i_1_n_0\,
      Q => \HDL_Counter2_out1_reg_n_0_[8]\
    );
\HDL_Counter2_out1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter2_out1[9]_i_1_n_0\,
      Q => \HDL_Counter2_out1_reg_n_0_[9]\
    );
\HDL_Counter2_out1_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter2_out1_reg[5]_i_2_n_0\,
      CO(3) => \HDL_Counter2_out1_reg[9]_i_2_n_0\,
      CO(2) => \HDL_Counter2_out1_reg[9]_i_2_n_1\,
      CO(1) => \HDL_Counter2_out1_reg[9]_i_2_n_2\,
      CO(0) => \HDL_Counter2_out1_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \HDL_Counter2_out1_reg_n_0_[8]\,
      DI(1) => \HDL_Counter2_out1_reg_n_0_[7]\,
      DI(0) => '0',
      O(3) => \HDL_Counter2_out1_reg[9]_i_2_n_4\,
      O(2) => \HDL_Counter2_out1_reg[9]_i_2_n_5\,
      O(1) => \HDL_Counter2_out1_reg[9]_i_2_n_6\,
      O(0) => \HDL_Counter2_out1_reg[9]_i_2_n_7\,
      S(3) => \HDL_Counter2_out1_reg_n_0_[9]\,
      S(2) => \HDL_Counter2_out1[9]_i_3_n_0\,
      S(1) => \HDL_Counter2_out1[9]_i_4_n_0\,
      S(0) => \HDL_Counter2_out1_reg_n_0_[6]\
    );
\HDL_Counter3_out1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => \HDL_Counter3_out1_reg[3]_i_2_n_7\,
      I5 => note_f4,
      O => \HDL_Counter3_out1[0]_i_1_n_0\
    );
\HDL_Counter3_out1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => \HDL_Counter3_out1_reg[11]_i_2_n_5\,
      I5 => note_f4,
      O => \HDL_Counter3_out1[10]_i_1_n_0\
    );
\HDL_Counter3_out1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => \HDL_Counter3_out1_reg[11]_i_2_n_4\,
      I5 => note_f4,
      O => \HDL_Counter3_out1[11]_i_1_n_0\
    );
\HDL_Counter3_out1[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[10]\,
      O => \HDL_Counter3_out1[11]_i_3_n_0\
    );
\HDL_Counter3_out1[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[9]\,
      O => \HDL_Counter3_out1[11]_i_4_n_0\
    );
\HDL_Counter3_out1[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[8]\,
      O => \HDL_Counter3_out1[11]_i_5_n_0\
    );
\HDL_Counter3_out1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004FFFF"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => note_f4,
      I5 => \HDL_Counter3_out1_reg[15]_i_2_n_7\,
      O => \HDL_Counter3_out1[12]_i_1_n_0\
    );
\HDL_Counter3_out1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => \HDL_Counter3_out1_reg[15]_i_2_n_6\,
      I5 => note_f4,
      O => \HDL_Counter3_out1[13]_i_1_n_0\
    );
\HDL_Counter3_out1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => \HDL_Counter3_out1_reg[15]_i_2_n_5\,
      I5 => note_f4,
      O => \HDL_Counter3_out1[14]_i_1_n_0\
    );
\HDL_Counter3_out1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => \HDL_Counter3_out1_reg[15]_i_2_n_4\,
      I5 => note_f4,
      O => \HDL_Counter3_out1[15]_i_1_n_0\
    );
\HDL_Counter3_out1[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[12]\,
      O => \HDL_Counter3_out1[15]_i_3_n_0\
    );
\HDL_Counter3_out1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => \HDL_Counter3_out1_reg[19]_i_2_n_7\,
      I5 => note_f4,
      O => \HDL_Counter3_out1[16]_i_1_n_0\
    );
\HDL_Counter3_out1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => \HDL_Counter3_out1_reg[19]_i_2_n_6\,
      I5 => note_f4,
      O => \HDL_Counter3_out1[17]_i_1_n_0\
    );
\HDL_Counter3_out1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004FFFF"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => note_f4,
      I5 => \HDL_Counter3_out1_reg[19]_i_2_n_5\,
      O => \HDL_Counter3_out1[18]_i_1_n_0\
    );
\HDL_Counter3_out1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004FFFF"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => note_f4,
      I5 => \HDL_Counter3_out1_reg[19]_i_2_n_4\,
      O => \HDL_Counter3_out1[19]_i_1_n_0\
    );
\HDL_Counter3_out1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004FFFF"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => note_f4,
      I5 => \HDL_Counter3_out1_reg[3]_i_2_n_6\,
      O => \HDL_Counter3_out1[1]_i_1_n_0\
    );
\HDL_Counter3_out1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004FFFF"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => note_f4,
      I5 => \HDL_Counter3_out1_reg[23]_i_2_n_7\,
      O => \HDL_Counter3_out1[20]_i_1_n_0\
    );
\HDL_Counter3_out1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004FFFF"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => note_f4,
      I5 => \HDL_Counter3_out1_reg[23]_i_2_n_6\,
      O => \HDL_Counter3_out1[21]_i_1_n_0\
    );
\HDL_Counter3_out1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => \HDL_Counter3_out1_reg[23]_i_2_n_5\,
      I5 => note_f4,
      O => \HDL_Counter3_out1[22]_i_1_n_0\
    );
\HDL_Counter3_out1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004FFFF"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => note_f4,
      I5 => \HDL_Counter3_out1_reg[23]_i_2_n_4\,
      O => \HDL_Counter3_out1[23]_i_1_n_0\
    );
\HDL_Counter3_out1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004FFFF"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => note_f4,
      I5 => \HDL_Counter3_out1_reg[27]_i_2_n_7\,
      O => \HDL_Counter3_out1[24]_i_1_n_0\
    );
\HDL_Counter3_out1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => \HDL_Counter3_out1_reg[27]_i_2_n_6\,
      I5 => note_f4,
      O => \HDL_Counter3_out1[25]_i_1_n_0\
    );
\HDL_Counter3_out1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004FFFF"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => note_f4,
      I5 => \HDL_Counter3_out1_reg[27]_i_2_n_5\,
      O => \HDL_Counter3_out1[26]_i_1_n_0\
    );
\HDL_Counter3_out1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004FFFF"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => note_f4,
      I5 => \HDL_Counter3_out1_reg[27]_i_2_n_4\,
      O => \HDL_Counter3_out1[27]_i_1_n_0\
    );
\HDL_Counter3_out1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => \HDL_Counter3_out1_reg[31]_i_6_n_7\,
      I5 => note_f4,
      O => \HDL_Counter3_out1[28]_i_1_n_0\
    );
\HDL_Counter3_out1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => \HDL_Counter3_out1_reg[31]_i_6_n_6\,
      I5 => note_f4,
      O => \HDL_Counter3_out1[29]_i_1_n_0\
    );
\HDL_Counter3_out1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004FFFF"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => note_f4,
      I5 => \HDL_Counter3_out1_reg[3]_i_2_n_5\,
      O => \HDL_Counter3_out1[2]_i_1_n_0\
    );
\HDL_Counter3_out1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004FFFF"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => note_f4,
      I5 => \HDL_Counter3_out1_reg[31]_i_6_n_5\,
      O => \HDL_Counter3_out1[30]_i_1_n_0\
    );
\HDL_Counter3_out1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004FFFF"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => note_f4,
      I5 => \HDL_Counter3_out1_reg[31]_i_6_n_4\,
      O => \HDL_Counter3_out1[31]_i_1_n_0\
    );
\HDL_Counter3_out1[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[22]\,
      I1 => \HDL_Counter3_out1_reg_n_0_[16]\,
      I2 => \HDL_Counter3_out1_reg_n_0_[1]\,
      I3 => \HDL_Counter3_out1_reg_n_0_[27]\,
      O => \HDL_Counter3_out1[31]_i_10_n_0\
    );
\HDL_Counter3_out1[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[0]\,
      I1 => \HDL_Counter3_out1_reg_n_0_[11]\,
      I2 => \HDL_Counter3_out1_reg_n_0_[24]\,
      I3 => \HDL_Counter3_out1_reg_n_0_[17]\,
      I4 => \HDL_Counter3_out1[31]_i_7_n_0\,
      O => \HDL_Counter3_out1[31]_i_2_n_0\
    );
\HDL_Counter3_out1[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[26]\,
      I1 => \HDL_Counter3_out1_reg_n_0_[4]\,
      I2 => \HDL_Counter3_out1_reg_n_0_[8]\,
      I3 => \HDL_Counter3_out1_reg_n_0_[30]\,
      I4 => \HDL_Counter3_out1[31]_i_8_n_0\,
      O => \HDL_Counter3_out1[31]_i_3_n_0\
    );
\HDL_Counter3_out1[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[6]\,
      I1 => \HDL_Counter3_out1_reg_n_0_[18]\,
      I2 => \HDL_Counter3_out1_reg_n_0_[25]\,
      I3 => \HDL_Counter3_out1_reg_n_0_[14]\,
      I4 => \HDL_Counter3_out1[31]_i_9_n_0\,
      O => \HDL_Counter3_out1[31]_i_4_n_0\
    );
\HDL_Counter3_out1[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[23]\,
      I1 => \HDL_Counter3_out1_reg_n_0_[28]\,
      I2 => \HDL_Counter3_out1_reg_n_0_[20]\,
      I3 => \HDL_Counter3_out1_reg_n_0_[13]\,
      I4 => \HDL_Counter3_out1[31]_i_10_n_0\,
      O => \HDL_Counter3_out1[31]_i_5_n_0\
    );
\HDL_Counter3_out1[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[3]\,
      I1 => \HDL_Counter3_out1_reg_n_0_[2]\,
      I2 => \HDL_Counter3_out1_reg_n_0_[10]\,
      I3 => \HDL_Counter3_out1_reg_n_0_[21]\,
      O => \HDL_Counter3_out1[31]_i_7_n_0\
    );
\HDL_Counter3_out1[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[15]\,
      I1 => \HDL_Counter3_out1_reg_n_0_[9]\,
      I2 => \HDL_Counter3_out1_reg_n_0_[19]\,
      I3 => \HDL_Counter3_out1_reg_n_0_[5]\,
      O => \HDL_Counter3_out1[31]_i_8_n_0\
    );
\HDL_Counter3_out1[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[29]\,
      I1 => \HDL_Counter3_out1_reg_n_0_[12]\,
      I2 => \HDL_Counter3_out1_reg_n_0_[7]\,
      I3 => \HDL_Counter3_out1_reg_n_0_[31]\,
      O => \HDL_Counter3_out1[31]_i_9_n_0\
    );
\HDL_Counter3_out1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004FFFF"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => note_f4,
      I5 => \HDL_Counter3_out1_reg[3]_i_2_n_4\,
      O => \HDL_Counter3_out1[3]_i_1_n_0\
    );
\HDL_Counter3_out1[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[1]\,
      O => \HDL_Counter3_out1[3]_i_3_n_0\
    );
\HDL_Counter3_out1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => \HDL_Counter3_out1_reg[7]_i_2_n_7\,
      I5 => note_f4,
      O => \HDL_Counter3_out1[4]_i_1_n_0\
    );
\HDL_Counter3_out1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004FFFF"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => note_f4,
      I5 => \HDL_Counter3_out1_reg[7]_i_2_n_6\,
      O => \HDL_Counter3_out1[5]_i_1_n_0\
    );
\HDL_Counter3_out1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004FFFF"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => note_f4,
      I5 => \HDL_Counter3_out1_reg[7]_i_2_n_5\,
      O => \HDL_Counter3_out1[6]_i_1_n_0\
    );
\HDL_Counter3_out1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => \HDL_Counter3_out1_reg[7]_i_2_n_4\,
      I5 => note_f4,
      O => \HDL_Counter3_out1[7]_i_1_n_0\
    );
\HDL_Counter3_out1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => \HDL_Counter3_out1_reg[11]_i_2_n_7\,
      I5 => note_f4,
      O => \HDL_Counter3_out1[8]_i_1_n_0\
    );
\HDL_Counter3_out1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004FFFF"
    )
        port map (
      I0 => \HDL_Counter3_out1[31]_i_2_n_0\,
      I1 => \HDL_Counter3_out1[31]_i_3_n_0\,
      I2 => \HDL_Counter3_out1[31]_i_4_n_0\,
      I3 => \HDL_Counter3_out1[31]_i_5_n_0\,
      I4 => note_f4,
      I5 => \HDL_Counter3_out1_reg[11]_i_2_n_6\,
      O => \HDL_Counter3_out1[9]_i_1_n_0\
    );
\HDL_Counter3_out1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter3_out1[0]_i_1_n_0\,
      Q => \HDL_Counter3_out1_reg_n_0_[0]\
    );
\HDL_Counter3_out1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter3_out1[10]_i_1_n_0\,
      Q => \HDL_Counter3_out1_reg_n_0_[10]\
    );
\HDL_Counter3_out1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter3_out1[11]_i_1_n_0\,
      Q => \HDL_Counter3_out1_reg_n_0_[11]\
    );
\HDL_Counter3_out1_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter3_out1_reg[7]_i_2_n_0\,
      CO(3) => \HDL_Counter3_out1_reg[11]_i_2_n_0\,
      CO(2) => \HDL_Counter3_out1_reg[11]_i_2_n_1\,
      CO(1) => \HDL_Counter3_out1_reg[11]_i_2_n_2\,
      CO(0) => \HDL_Counter3_out1_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \HDL_Counter3_out1_reg_n_0_[10]\,
      DI(1) => \HDL_Counter3_out1_reg_n_0_[9]\,
      DI(0) => \HDL_Counter3_out1_reg_n_0_[8]\,
      O(3) => \HDL_Counter3_out1_reg[11]_i_2_n_4\,
      O(2) => \HDL_Counter3_out1_reg[11]_i_2_n_5\,
      O(1) => \HDL_Counter3_out1_reg[11]_i_2_n_6\,
      O(0) => \HDL_Counter3_out1_reg[11]_i_2_n_7\,
      S(3) => \HDL_Counter3_out1_reg_n_0_[11]\,
      S(2) => \HDL_Counter3_out1[11]_i_3_n_0\,
      S(1) => \HDL_Counter3_out1[11]_i_4_n_0\,
      S(0) => \HDL_Counter3_out1[11]_i_5_n_0\
    );
\HDL_Counter3_out1_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter3_out1[12]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter3_out1_reg_n_0_[12]\
    );
\HDL_Counter3_out1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter3_out1[13]_i_1_n_0\,
      Q => \HDL_Counter3_out1_reg_n_0_[13]\
    );
\HDL_Counter3_out1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter3_out1[14]_i_1_n_0\,
      Q => \HDL_Counter3_out1_reg_n_0_[14]\
    );
\HDL_Counter3_out1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter3_out1[15]_i_1_n_0\,
      Q => \HDL_Counter3_out1_reg_n_0_[15]\
    );
\HDL_Counter3_out1_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter3_out1_reg[11]_i_2_n_0\,
      CO(3) => \HDL_Counter3_out1_reg[15]_i_2_n_0\,
      CO(2) => \HDL_Counter3_out1_reg[15]_i_2_n_1\,
      CO(1) => \HDL_Counter3_out1_reg[15]_i_2_n_2\,
      CO(0) => \HDL_Counter3_out1_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \HDL_Counter3_out1_reg_n_0_[12]\,
      O(3) => \HDL_Counter3_out1_reg[15]_i_2_n_4\,
      O(2) => \HDL_Counter3_out1_reg[15]_i_2_n_5\,
      O(1) => \HDL_Counter3_out1_reg[15]_i_2_n_6\,
      O(0) => \HDL_Counter3_out1_reg[15]_i_2_n_7\,
      S(3) => \HDL_Counter3_out1_reg_n_0_[15]\,
      S(2) => \HDL_Counter3_out1_reg_n_0_[14]\,
      S(1) => \HDL_Counter3_out1_reg_n_0_[13]\,
      S(0) => \HDL_Counter3_out1[15]_i_3_n_0\
    );
\HDL_Counter3_out1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter3_out1[16]_i_1_n_0\,
      Q => \HDL_Counter3_out1_reg_n_0_[16]\
    );
\HDL_Counter3_out1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter3_out1[17]_i_1_n_0\,
      Q => \HDL_Counter3_out1_reg_n_0_[17]\
    );
\HDL_Counter3_out1_reg[18]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter3_out1[18]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter3_out1_reg_n_0_[18]\
    );
\HDL_Counter3_out1_reg[19]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter3_out1[19]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter3_out1_reg_n_0_[19]\
    );
\HDL_Counter3_out1_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter3_out1_reg[15]_i_2_n_0\,
      CO(3) => \HDL_Counter3_out1_reg[19]_i_2_n_0\,
      CO(2) => \HDL_Counter3_out1_reg[19]_i_2_n_1\,
      CO(1) => \HDL_Counter3_out1_reg[19]_i_2_n_2\,
      CO(0) => \HDL_Counter3_out1_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter3_out1_reg[19]_i_2_n_4\,
      O(2) => \HDL_Counter3_out1_reg[19]_i_2_n_5\,
      O(1) => \HDL_Counter3_out1_reg[19]_i_2_n_6\,
      O(0) => \HDL_Counter3_out1_reg[19]_i_2_n_7\,
      S(3) => \HDL_Counter3_out1_reg_n_0_[19]\,
      S(2) => \HDL_Counter3_out1_reg_n_0_[18]\,
      S(1) => \HDL_Counter3_out1_reg_n_0_[17]\,
      S(0) => \HDL_Counter3_out1_reg_n_0_[16]\
    );
\HDL_Counter3_out1_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter3_out1[1]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter3_out1_reg_n_0_[1]\
    );
\HDL_Counter3_out1_reg[20]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter3_out1[20]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter3_out1_reg_n_0_[20]\
    );
\HDL_Counter3_out1_reg[21]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter3_out1[21]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter3_out1_reg_n_0_[21]\
    );
\HDL_Counter3_out1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter3_out1[22]_i_1_n_0\,
      Q => \HDL_Counter3_out1_reg_n_0_[22]\
    );
\HDL_Counter3_out1_reg[23]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter3_out1[23]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter3_out1_reg_n_0_[23]\
    );
\HDL_Counter3_out1_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter3_out1_reg[19]_i_2_n_0\,
      CO(3) => \HDL_Counter3_out1_reg[23]_i_2_n_0\,
      CO(2) => \HDL_Counter3_out1_reg[23]_i_2_n_1\,
      CO(1) => \HDL_Counter3_out1_reg[23]_i_2_n_2\,
      CO(0) => \HDL_Counter3_out1_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter3_out1_reg[23]_i_2_n_4\,
      O(2) => \HDL_Counter3_out1_reg[23]_i_2_n_5\,
      O(1) => \HDL_Counter3_out1_reg[23]_i_2_n_6\,
      O(0) => \HDL_Counter3_out1_reg[23]_i_2_n_7\,
      S(3) => \HDL_Counter3_out1_reg_n_0_[23]\,
      S(2) => \HDL_Counter3_out1_reg_n_0_[22]\,
      S(1) => \HDL_Counter3_out1_reg_n_0_[21]\,
      S(0) => \HDL_Counter3_out1_reg_n_0_[20]\
    );
\HDL_Counter3_out1_reg[24]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter3_out1[24]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter3_out1_reg_n_0_[24]\
    );
\HDL_Counter3_out1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter3_out1[25]_i_1_n_0\,
      Q => \HDL_Counter3_out1_reg_n_0_[25]\
    );
\HDL_Counter3_out1_reg[26]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter3_out1[26]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter3_out1_reg_n_0_[26]\
    );
\HDL_Counter3_out1_reg[27]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter3_out1[27]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter3_out1_reg_n_0_[27]\
    );
\HDL_Counter3_out1_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter3_out1_reg[23]_i_2_n_0\,
      CO(3) => \HDL_Counter3_out1_reg[27]_i_2_n_0\,
      CO(2) => \HDL_Counter3_out1_reg[27]_i_2_n_1\,
      CO(1) => \HDL_Counter3_out1_reg[27]_i_2_n_2\,
      CO(0) => \HDL_Counter3_out1_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter3_out1_reg[27]_i_2_n_4\,
      O(2) => \HDL_Counter3_out1_reg[27]_i_2_n_5\,
      O(1) => \HDL_Counter3_out1_reg[27]_i_2_n_6\,
      O(0) => \HDL_Counter3_out1_reg[27]_i_2_n_7\,
      S(3) => \HDL_Counter3_out1_reg_n_0_[27]\,
      S(2) => \HDL_Counter3_out1_reg_n_0_[26]\,
      S(1) => \HDL_Counter3_out1_reg_n_0_[25]\,
      S(0) => \HDL_Counter3_out1_reg_n_0_[24]\
    );
\HDL_Counter3_out1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter3_out1[28]_i_1_n_0\,
      Q => \HDL_Counter3_out1_reg_n_0_[28]\
    );
\HDL_Counter3_out1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter3_out1[29]_i_1_n_0\,
      Q => \HDL_Counter3_out1_reg_n_0_[29]\
    );
\HDL_Counter3_out1_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter3_out1[2]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter3_out1_reg_n_0_[2]\
    );
\HDL_Counter3_out1_reg[30]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter3_out1[30]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter3_out1_reg_n_0_[30]\
    );
\HDL_Counter3_out1_reg[31]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter3_out1[31]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter3_out1_reg_n_0_[31]\
    );
\HDL_Counter3_out1_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter3_out1_reg[27]_i_2_n_0\,
      CO(3) => \NLW_HDL_Counter3_out1_reg[31]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \HDL_Counter3_out1_reg[31]_i_6_n_1\,
      CO(1) => \HDL_Counter3_out1_reg[31]_i_6_n_2\,
      CO(0) => \HDL_Counter3_out1_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter3_out1_reg[31]_i_6_n_4\,
      O(2) => \HDL_Counter3_out1_reg[31]_i_6_n_5\,
      O(1) => \HDL_Counter3_out1_reg[31]_i_6_n_6\,
      O(0) => \HDL_Counter3_out1_reg[31]_i_6_n_7\,
      S(3) => \HDL_Counter3_out1_reg_n_0_[31]\,
      S(2) => \HDL_Counter3_out1_reg_n_0_[30]\,
      S(1) => \HDL_Counter3_out1_reg_n_0_[29]\,
      S(0) => \HDL_Counter3_out1_reg_n_0_[28]\
    );
\HDL_Counter3_out1_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter3_out1[3]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter3_out1_reg_n_0_[3]\
    );
\HDL_Counter3_out1_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \HDL_Counter3_out1_reg[3]_i_2_n_0\,
      CO(2) => \HDL_Counter3_out1_reg[3]_i_2_n_1\,
      CO(1) => \HDL_Counter3_out1_reg[3]_i_2_n_2\,
      CO(0) => \HDL_Counter3_out1_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \HDL_Counter3_out1_reg_n_0_[1]\,
      DI(0) => '0',
      O(3) => \HDL_Counter3_out1_reg[3]_i_2_n_4\,
      O(2) => \HDL_Counter3_out1_reg[3]_i_2_n_5\,
      O(1) => \HDL_Counter3_out1_reg[3]_i_2_n_6\,
      O(0) => \HDL_Counter3_out1_reg[3]_i_2_n_7\,
      S(3) => \HDL_Counter3_out1_reg_n_0_[3]\,
      S(2) => \HDL_Counter3_out1_reg_n_0_[2]\,
      S(1) => \HDL_Counter3_out1[3]_i_3_n_0\,
      S(0) => \HDL_Counter3_out1_reg_n_0_[0]\
    );
\HDL_Counter3_out1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter3_out1[4]_i_1_n_0\,
      Q => \HDL_Counter3_out1_reg_n_0_[4]\
    );
\HDL_Counter3_out1_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter3_out1[5]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter3_out1_reg_n_0_[5]\
    );
\HDL_Counter3_out1_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter3_out1[6]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter3_out1_reg_n_0_[6]\
    );
\HDL_Counter3_out1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter3_out1[7]_i_1_n_0\,
      Q => \HDL_Counter3_out1_reg_n_0_[7]\
    );
\HDL_Counter3_out1_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter3_out1_reg[3]_i_2_n_0\,
      CO(3) => \HDL_Counter3_out1_reg[7]_i_2_n_0\,
      CO(2) => \HDL_Counter3_out1_reg[7]_i_2_n_1\,
      CO(1) => \HDL_Counter3_out1_reg[7]_i_2_n_2\,
      CO(0) => \HDL_Counter3_out1_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter3_out1_reg[7]_i_2_n_4\,
      O(2) => \HDL_Counter3_out1_reg[7]_i_2_n_5\,
      O(1) => \HDL_Counter3_out1_reg[7]_i_2_n_6\,
      O(0) => \HDL_Counter3_out1_reg[7]_i_2_n_7\,
      S(3) => \HDL_Counter3_out1_reg_n_0_[7]\,
      S(2) => \HDL_Counter3_out1_reg_n_0_[6]\,
      S(1) => \HDL_Counter3_out1_reg_n_0_[5]\,
      S(0) => \HDL_Counter3_out1_reg_n_0_[4]\
    );
\HDL_Counter3_out1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter3_out1[8]_i_1_n_0\,
      Q => \HDL_Counter3_out1_reg_n_0_[8]\
    );
\HDL_Counter3_out1_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter3_out1[9]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter3_out1_reg_n_0_[9]\
    );
\HDL_Counter4_out1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => note_c4,
      I1 => \HDL_Counter4_out1_reg_n_0_[0]\,
      O => \HDL_Counter4_out1[0]_i_1_n_0\
    );
\HDL_Counter4_out1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => note_c4,
      I2 => \HDL_Counter4_out1_reg[12]_i_2_n_6\,
      O => \HDL_Counter4_out1[10]_i_1_n_0\
    );
\HDL_Counter4_out1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => note_c4,
      I2 => \HDL_Counter4_out1_reg[12]_i_2_n_5\,
      O => \HDL_Counter4_out1[11]_i_1_n_0\
    );
\HDL_Counter4_out1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter4_out1_reg[12]_i_2_n_4\,
      I2 => note_c4,
      O => \HDL_Counter4_out1[12]_i_1_n_0\
    );
\HDL_Counter4_out1[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[12]\,
      O => \HDL_Counter4_out1[12]_i_3_n_0\
    );
\HDL_Counter4_out1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter4_out1_reg[16]_i_2_n_7\,
      I2 => note_c4,
      O => \HDL_Counter4_out1[13]_i_1_n_0\
    );
\HDL_Counter4_out1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter4_out1_reg[16]_i_2_n_6\,
      I2 => note_c4,
      O => \HDL_Counter4_out1[14]_i_1_n_0\
    );
\HDL_Counter4_out1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter4_out1_reg[16]_i_2_n_5\,
      I2 => note_c4,
      O => \HDL_Counter4_out1[15]_i_1_n_0\
    );
\HDL_Counter4_out1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter4_out1_reg[16]_i_2_n_4\,
      I2 => note_c4,
      O => \HDL_Counter4_out1[16]_i_1_n_0\
    );
\HDL_Counter4_out1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter4_out1_reg[20]_i_2_n_7\,
      I2 => note_c4,
      O => \HDL_Counter4_out1[17]_i_1_n_0\
    );
\HDL_Counter4_out1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => note_c4,
      I2 => \HDL_Counter4_out1_reg[20]_i_2_n_6\,
      O => \HDL_Counter4_out1[18]_i_1_n_0\
    );
\HDL_Counter4_out1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => note_c4,
      I2 => \HDL_Counter4_out1_reg[20]_i_2_n_5\,
      O => \HDL_Counter4_out1[19]_i_1_n_0\
    );
\HDL_Counter4_out1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter4_out1_reg[4]_i_2_n_7\,
      I2 => note_c4,
      O => \HDL_Counter4_out1[1]_i_1_n_0\
    );
\HDL_Counter4_out1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => note_c4,
      I2 => \HDL_Counter4_out1_reg[20]_i_2_n_4\,
      O => \HDL_Counter4_out1[20]_i_1_n_0\
    );
\HDL_Counter4_out1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => note_c4,
      I2 => \HDL_Counter4_out1_reg[24]_i_2_n_7\,
      O => \HDL_Counter4_out1[21]_i_1_n_0\
    );
\HDL_Counter4_out1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter4_out1_reg[24]_i_2_n_6\,
      I2 => note_c4,
      O => \HDL_Counter4_out1[22]_i_1_n_0\
    );
\HDL_Counter4_out1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => note_c4,
      I2 => \HDL_Counter4_out1_reg[24]_i_2_n_5\,
      O => \HDL_Counter4_out1[23]_i_1_n_0\
    );
\HDL_Counter4_out1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => note_c4,
      I2 => \HDL_Counter4_out1_reg[24]_i_2_n_4\,
      O => \HDL_Counter4_out1[24]_i_1_n_0\
    );
\HDL_Counter4_out1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter4_out1_reg[28]_i_2_n_7\,
      I2 => note_c4,
      O => \HDL_Counter4_out1[25]_i_1_n_0\
    );
\HDL_Counter4_out1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => note_c4,
      I2 => \HDL_Counter4_out1_reg[28]_i_2_n_6\,
      O => \HDL_Counter4_out1[26]_i_1_n_0\
    );
\HDL_Counter4_out1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => note_c4,
      I2 => \HDL_Counter4_out1_reg[28]_i_2_n_5\,
      O => \HDL_Counter4_out1[27]_i_1_n_0\
    );
\HDL_Counter4_out1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter4_out1_reg[28]_i_2_n_4\,
      I2 => note_c4,
      O => \HDL_Counter4_out1[28]_i_1_n_0\
    );
\HDL_Counter4_out1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter4_out1_reg[31]_i_2_n_7\,
      I2 => note_c4,
      O => \HDL_Counter4_out1[29]_i_1_n_0\
    );
\HDL_Counter4_out1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => note_c4,
      I2 => \HDL_Counter4_out1_reg[4]_i_2_n_6\,
      O => \HDL_Counter4_out1[2]_i_1_n_0\
    );
\HDL_Counter4_out1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => note_c4,
      I2 => \HDL_Counter4_out1_reg[31]_i_2_n_6\,
      O => \HDL_Counter4_out1[30]_i_1_n_0\
    );
\HDL_Counter4_out1[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => note_c4,
      I1 => \HDL_Counter4_out1_reg[31]_i_2_n_5\,
      I2 => \HDL_Counter4_out1[31]_i_3_n_0\,
      O => \HDL_Counter4_out1[31]_i_1_n_0\
    );
\HDL_Counter4_out1[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[2]\,
      I1 => \HDL_Counter4_out1_reg_n_0_[12]\,
      I2 => \HDL_Counter4_out1_reg_n_0_[3]\,
      I3 => \HDL_Counter4_out1_reg_n_0_[14]\,
      I4 => \HDL_Counter4_out1[31]_i_11_n_0\,
      O => \HDL_Counter4_out1[31]_i_10_n_0\
    );
\HDL_Counter4_out1[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[25]\,
      I1 => \HDL_Counter4_out1_reg_n_0_[6]\,
      I2 => \HDL_Counter4_out1_reg_n_0_[23]\,
      I3 => \HDL_Counter4_out1_reg_n_0_[0]\,
      O => \HDL_Counter4_out1[31]_i_11_n_0\
    );
\HDL_Counter4_out1[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_4_n_0\,
      I1 => \HDL_Counter4_out1_reg_n_0_[29]\,
      I2 => \HDL_Counter4_out1_reg_n_0_[16]\,
      I3 => \HDL_Counter4_out1[31]_i_5_n_0\,
      I4 => \HDL_Counter4_out1[31]_i_6_n_0\,
      I5 => \HDL_Counter4_out1[31]_i_7_n_0\,
      O => \HDL_Counter4_out1[31]_i_3_n_0\
    );
\HDL_Counter4_out1[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[4]\,
      I1 => \HDL_Counter4_out1_reg_n_0_[11]\,
      I2 => \HDL_Counter4_out1_reg_n_0_[5]\,
      I3 => \HDL_Counter4_out1_reg_n_0_[24]\,
      O => \HDL_Counter4_out1[31]_i_4_n_0\
    );
\HDL_Counter4_out1[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[21]\,
      I1 => \HDL_Counter4_out1_reg_n_0_[20]\,
      O => \HDL_Counter4_out1[31]_i_5_n_0\
    );
\HDL_Counter4_out1[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[26]\,
      I1 => \HDL_Counter4_out1_reg_n_0_[7]\,
      I2 => \HDL_Counter4_out1_reg_n_0_[22]\,
      I3 => \HDL_Counter4_out1_reg_n_0_[18]\,
      I4 => \HDL_Counter4_out1[31]_i_8_n_0\,
      O => \HDL_Counter4_out1[31]_i_6_n_0\
    );
\HDL_Counter4_out1[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_9_n_0\,
      I1 => \HDL_Counter4_out1_reg_n_0_[13]\,
      I2 => \HDL_Counter4_out1_reg_n_0_[8]\,
      I3 => \HDL_Counter4_out1_reg_n_0_[27]\,
      I4 => \HDL_Counter4_out1_reg_n_0_[31]\,
      I5 => \HDL_Counter4_out1[31]_i_10_n_0\,
      O => \HDL_Counter4_out1[31]_i_7_n_0\
    );
\HDL_Counter4_out1[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[28]\,
      I1 => \HDL_Counter4_out1_reg_n_0_[17]\,
      I2 => \HDL_Counter4_out1_reg_n_0_[9]\,
      I3 => \HDL_Counter4_out1_reg_n_0_[1]\,
      O => \HDL_Counter4_out1[31]_i_8_n_0\
    );
\HDL_Counter4_out1[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[15]\,
      I1 => \HDL_Counter4_out1_reg_n_0_[19]\,
      I2 => \HDL_Counter4_out1_reg_n_0_[30]\,
      I3 => \HDL_Counter4_out1_reg_n_0_[10]\,
      O => \HDL_Counter4_out1[31]_i_9_n_0\
    );
\HDL_Counter4_out1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => note_c4,
      I2 => \HDL_Counter4_out1_reg[4]_i_2_n_5\,
      O => \HDL_Counter4_out1[3]_i_1_n_0\
    );
\HDL_Counter4_out1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter4_out1_reg[4]_i_2_n_4\,
      I2 => note_c4,
      O => \HDL_Counter4_out1[4]_i_1_n_0\
    );
\HDL_Counter4_out1[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[4]\,
      O => \HDL_Counter4_out1[4]_i_3_n_0\
    );
\HDL_Counter4_out1[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[3]\,
      O => \HDL_Counter4_out1[4]_i_4_n_0\
    );
\HDL_Counter4_out1[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[2]\,
      O => \HDL_Counter4_out1[4]_i_5_n_0\
    );
\HDL_Counter4_out1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter4_out1_reg[8]_i_2_n_7\,
      I2 => note_c4,
      O => \HDL_Counter4_out1[5]_i_1_n_0\
    );
\HDL_Counter4_out1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => \HDL_Counter4_out1_reg[8]_i_2_n_6\,
      I2 => note_c4,
      O => \HDL_Counter4_out1[6]_i_1_n_0\
    );
\HDL_Counter4_out1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => note_c4,
      I2 => \HDL_Counter4_out1_reg[8]_i_2_n_5\,
      O => \HDL_Counter4_out1[7]_i_1_n_0\
    );
\HDL_Counter4_out1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => note_c4,
      I2 => \HDL_Counter4_out1_reg[8]_i_2_n_4\,
      O => \HDL_Counter4_out1[8]_i_1_n_0\
    );
\HDL_Counter4_out1[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[8]\,
      O => \HDL_Counter4_out1[8]_i_3_n_0\
    );
\HDL_Counter4_out1[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[5]\,
      O => \HDL_Counter4_out1[8]_i_4_n_0\
    );
\HDL_Counter4_out1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \HDL_Counter4_out1[31]_i_3_n_0\,
      I1 => note_c4,
      I2 => \HDL_Counter4_out1_reg[12]_i_2_n_7\,
      O => \HDL_Counter4_out1[9]_i_1_n_0\
    );
\HDL_Counter4_out1_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter4_out1[0]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter4_out1_reg_n_0_[0]\
    );
\HDL_Counter4_out1_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter4_out1[10]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter4_out1_reg_n_0_[10]\
    );
\HDL_Counter4_out1_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter4_out1[11]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter4_out1_reg_n_0_[11]\
    );
\HDL_Counter4_out1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter4_out1[12]_i_1_n_0\,
      Q => \HDL_Counter4_out1_reg_n_0_[12]\
    );
\HDL_Counter4_out1_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter4_out1_reg[8]_i_2_n_0\,
      CO(3) => \HDL_Counter4_out1_reg[12]_i_2_n_0\,
      CO(2) => \HDL_Counter4_out1_reg[12]_i_2_n_1\,
      CO(1) => \HDL_Counter4_out1_reg[12]_i_2_n_2\,
      CO(0) => \HDL_Counter4_out1_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter4_out1_reg_n_0_[12]\,
      DI(2 downto 0) => B"000",
      O(3) => \HDL_Counter4_out1_reg[12]_i_2_n_4\,
      O(2) => \HDL_Counter4_out1_reg[12]_i_2_n_5\,
      O(1) => \HDL_Counter4_out1_reg[12]_i_2_n_6\,
      O(0) => \HDL_Counter4_out1_reg[12]_i_2_n_7\,
      S(3) => \HDL_Counter4_out1[12]_i_3_n_0\,
      S(2) => \HDL_Counter4_out1_reg_n_0_[11]\,
      S(1) => \HDL_Counter4_out1_reg_n_0_[10]\,
      S(0) => \HDL_Counter4_out1_reg_n_0_[9]\
    );
\HDL_Counter4_out1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter4_out1[13]_i_1_n_0\,
      Q => \HDL_Counter4_out1_reg_n_0_[13]\
    );
\HDL_Counter4_out1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter4_out1[14]_i_1_n_0\,
      Q => \HDL_Counter4_out1_reg_n_0_[14]\
    );
\HDL_Counter4_out1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter4_out1[15]_i_1_n_0\,
      Q => \HDL_Counter4_out1_reg_n_0_[15]\
    );
\HDL_Counter4_out1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter4_out1[16]_i_1_n_0\,
      Q => \HDL_Counter4_out1_reg_n_0_[16]\
    );
\HDL_Counter4_out1_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter4_out1_reg[12]_i_2_n_0\,
      CO(3) => \HDL_Counter4_out1_reg[16]_i_2_n_0\,
      CO(2) => \HDL_Counter4_out1_reg[16]_i_2_n_1\,
      CO(1) => \HDL_Counter4_out1_reg[16]_i_2_n_2\,
      CO(0) => \HDL_Counter4_out1_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter4_out1_reg[16]_i_2_n_4\,
      O(2) => \HDL_Counter4_out1_reg[16]_i_2_n_5\,
      O(1) => \HDL_Counter4_out1_reg[16]_i_2_n_6\,
      O(0) => \HDL_Counter4_out1_reg[16]_i_2_n_7\,
      S(3) => \HDL_Counter4_out1_reg_n_0_[16]\,
      S(2) => \HDL_Counter4_out1_reg_n_0_[15]\,
      S(1) => \HDL_Counter4_out1_reg_n_0_[14]\,
      S(0) => \HDL_Counter4_out1_reg_n_0_[13]\
    );
\HDL_Counter4_out1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter4_out1[17]_i_1_n_0\,
      Q => \HDL_Counter4_out1_reg_n_0_[17]\
    );
\HDL_Counter4_out1_reg[18]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter4_out1[18]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter4_out1_reg_n_0_[18]\
    );
\HDL_Counter4_out1_reg[19]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter4_out1[19]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter4_out1_reg_n_0_[19]\
    );
\HDL_Counter4_out1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter4_out1[1]_i_1_n_0\,
      Q => \HDL_Counter4_out1_reg_n_0_[1]\
    );
\HDL_Counter4_out1_reg[20]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter4_out1[20]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter4_out1_reg_n_0_[20]\
    );
\HDL_Counter4_out1_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter4_out1_reg[16]_i_2_n_0\,
      CO(3) => \HDL_Counter4_out1_reg[20]_i_2_n_0\,
      CO(2) => \HDL_Counter4_out1_reg[20]_i_2_n_1\,
      CO(1) => \HDL_Counter4_out1_reg[20]_i_2_n_2\,
      CO(0) => \HDL_Counter4_out1_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter4_out1_reg[20]_i_2_n_4\,
      O(2) => \HDL_Counter4_out1_reg[20]_i_2_n_5\,
      O(1) => \HDL_Counter4_out1_reg[20]_i_2_n_6\,
      O(0) => \HDL_Counter4_out1_reg[20]_i_2_n_7\,
      S(3) => \HDL_Counter4_out1_reg_n_0_[20]\,
      S(2) => \HDL_Counter4_out1_reg_n_0_[19]\,
      S(1) => \HDL_Counter4_out1_reg_n_0_[18]\,
      S(0) => \HDL_Counter4_out1_reg_n_0_[17]\
    );
\HDL_Counter4_out1_reg[21]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter4_out1[21]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter4_out1_reg_n_0_[21]\
    );
\HDL_Counter4_out1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter4_out1[22]_i_1_n_0\,
      Q => \HDL_Counter4_out1_reg_n_0_[22]\
    );
\HDL_Counter4_out1_reg[23]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter4_out1[23]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter4_out1_reg_n_0_[23]\
    );
\HDL_Counter4_out1_reg[24]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter4_out1[24]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter4_out1_reg_n_0_[24]\
    );
\HDL_Counter4_out1_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter4_out1_reg[20]_i_2_n_0\,
      CO(3) => \HDL_Counter4_out1_reg[24]_i_2_n_0\,
      CO(2) => \HDL_Counter4_out1_reg[24]_i_2_n_1\,
      CO(1) => \HDL_Counter4_out1_reg[24]_i_2_n_2\,
      CO(0) => \HDL_Counter4_out1_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter4_out1_reg[24]_i_2_n_4\,
      O(2) => \HDL_Counter4_out1_reg[24]_i_2_n_5\,
      O(1) => \HDL_Counter4_out1_reg[24]_i_2_n_6\,
      O(0) => \HDL_Counter4_out1_reg[24]_i_2_n_7\,
      S(3) => \HDL_Counter4_out1_reg_n_0_[24]\,
      S(2) => \HDL_Counter4_out1_reg_n_0_[23]\,
      S(1) => \HDL_Counter4_out1_reg_n_0_[22]\,
      S(0) => \HDL_Counter4_out1_reg_n_0_[21]\
    );
\HDL_Counter4_out1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter4_out1[25]_i_1_n_0\,
      Q => \HDL_Counter4_out1_reg_n_0_[25]\
    );
\HDL_Counter4_out1_reg[26]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter4_out1[26]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter4_out1_reg_n_0_[26]\
    );
\HDL_Counter4_out1_reg[27]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter4_out1[27]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter4_out1_reg_n_0_[27]\
    );
\HDL_Counter4_out1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter4_out1[28]_i_1_n_0\,
      Q => \HDL_Counter4_out1_reg_n_0_[28]\
    );
\HDL_Counter4_out1_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter4_out1_reg[24]_i_2_n_0\,
      CO(3) => \HDL_Counter4_out1_reg[28]_i_2_n_0\,
      CO(2) => \HDL_Counter4_out1_reg[28]_i_2_n_1\,
      CO(1) => \HDL_Counter4_out1_reg[28]_i_2_n_2\,
      CO(0) => \HDL_Counter4_out1_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter4_out1_reg[28]_i_2_n_4\,
      O(2) => \HDL_Counter4_out1_reg[28]_i_2_n_5\,
      O(1) => \HDL_Counter4_out1_reg[28]_i_2_n_6\,
      O(0) => \HDL_Counter4_out1_reg[28]_i_2_n_7\,
      S(3) => \HDL_Counter4_out1_reg_n_0_[28]\,
      S(2) => \HDL_Counter4_out1_reg_n_0_[27]\,
      S(1) => \HDL_Counter4_out1_reg_n_0_[26]\,
      S(0) => \HDL_Counter4_out1_reg_n_0_[25]\
    );
\HDL_Counter4_out1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter4_out1[29]_i_1_n_0\,
      Q => \HDL_Counter4_out1_reg_n_0_[29]\
    );
\HDL_Counter4_out1_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter4_out1[2]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter4_out1_reg_n_0_[2]\
    );
\HDL_Counter4_out1_reg[30]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter4_out1[30]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter4_out1_reg_n_0_[30]\
    );
\HDL_Counter4_out1_reg[31]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter4_out1[31]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter4_out1_reg_n_0_[31]\
    );
\HDL_Counter4_out1_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter4_out1_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_HDL_Counter4_out1_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \HDL_Counter4_out1_reg[31]_i_2_n_2\,
      CO(0) => \HDL_Counter4_out1_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_HDL_Counter4_out1_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2) => \HDL_Counter4_out1_reg[31]_i_2_n_5\,
      O(1) => \HDL_Counter4_out1_reg[31]_i_2_n_6\,
      O(0) => \HDL_Counter4_out1_reg[31]_i_2_n_7\,
      S(3) => '0',
      S(2) => \HDL_Counter4_out1_reg_n_0_[31]\,
      S(1) => \HDL_Counter4_out1_reg_n_0_[30]\,
      S(0) => \HDL_Counter4_out1_reg_n_0_[29]\
    );
\HDL_Counter4_out1_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter4_out1[3]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter4_out1_reg_n_0_[3]\
    );
\HDL_Counter4_out1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter4_out1[4]_i_1_n_0\,
      Q => \HDL_Counter4_out1_reg_n_0_[4]\
    );
\HDL_Counter4_out1_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \HDL_Counter4_out1_reg[4]_i_2_n_0\,
      CO(2) => \HDL_Counter4_out1_reg[4]_i_2_n_1\,
      CO(1) => \HDL_Counter4_out1_reg[4]_i_2_n_2\,
      CO(0) => \HDL_Counter4_out1_reg[4]_i_2_n_3\,
      CYINIT => \HDL_Counter4_out1_reg_n_0_[0]\,
      DI(3) => \HDL_Counter4_out1_reg_n_0_[4]\,
      DI(2) => \HDL_Counter4_out1_reg_n_0_[3]\,
      DI(1) => \HDL_Counter4_out1_reg_n_0_[2]\,
      DI(0) => '0',
      O(3) => \HDL_Counter4_out1_reg[4]_i_2_n_4\,
      O(2) => \HDL_Counter4_out1_reg[4]_i_2_n_5\,
      O(1) => \HDL_Counter4_out1_reg[4]_i_2_n_6\,
      O(0) => \HDL_Counter4_out1_reg[4]_i_2_n_7\,
      S(3) => \HDL_Counter4_out1[4]_i_3_n_0\,
      S(2) => \HDL_Counter4_out1[4]_i_4_n_0\,
      S(1) => \HDL_Counter4_out1[4]_i_5_n_0\,
      S(0) => \HDL_Counter4_out1_reg_n_0_[1]\
    );
\HDL_Counter4_out1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter4_out1[5]_i_1_n_0\,
      Q => \HDL_Counter4_out1_reg_n_0_[5]\
    );
\HDL_Counter4_out1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HDL_Counter4_out1[6]_i_1_n_0\,
      Q => \HDL_Counter4_out1_reg_n_0_[6]\
    );
\HDL_Counter4_out1_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter4_out1[7]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter4_out1_reg_n_0_[7]\
    );
\HDL_Counter4_out1_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter4_out1[8]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter4_out1_reg_n_0_[8]\
    );
\HDL_Counter4_out1_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter4_out1_reg[4]_i_2_n_0\,
      CO(3) => \HDL_Counter4_out1_reg[8]_i_2_n_0\,
      CO(2) => \HDL_Counter4_out1_reg[8]_i_2_n_1\,
      CO(1) => \HDL_Counter4_out1_reg[8]_i_2_n_2\,
      CO(0) => \HDL_Counter4_out1_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter4_out1_reg_n_0_[8]\,
      DI(2 downto 1) => B"00",
      DI(0) => \HDL_Counter4_out1_reg_n_0_[5]\,
      O(3) => \HDL_Counter4_out1_reg[8]_i_2_n_4\,
      O(2) => \HDL_Counter4_out1_reg[8]_i_2_n_5\,
      O(1) => \HDL_Counter4_out1_reg[8]_i_2_n_6\,
      O(0) => \HDL_Counter4_out1_reg[8]_i_2_n_7\,
      S(3) => \HDL_Counter4_out1[8]_i_3_n_0\,
      S(2) => \HDL_Counter4_out1_reg_n_0_[7]\,
      S(1) => \HDL_Counter4_out1_reg_n_0_[6]\,
      S(0) => \HDL_Counter4_out1[8]_i_4_n_0\
    );
\HDL_Counter4_out1_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HDL_Counter4_out1[9]_i_1_n_0\,
      PRE => reset,
      Q => \HDL_Counter4_out1_reg_n_0_[9]\
    );
\HwModeRegister1_reg_reg[10][0]_srl11_HwModeRegister1_reg_reg_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => \^clk_enable\,
      CLK => clk,
      D => volume_ctrl(0),
      Q => \HwModeRegister1_reg_reg[10][0]_srl11_HwModeRegister1_reg_reg_c_9_n_0\
    );
\HwModeRegister1_reg_reg[10][1]_srl11_HwModeRegister1_reg_reg_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => \^clk_enable\,
      CLK => clk,
      D => volume_ctrl(1),
      Q => \HwModeRegister1_reg_reg[10][1]_srl11_HwModeRegister1_reg_reg_c_9_n_0\
    );
\HwModeRegister1_reg_reg[10][2]_srl11_HwModeRegister1_reg_reg_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => \^clk_enable\,
      CLK => clk,
      D => volume_ctrl(2),
      Q => \HwModeRegister1_reg_reg[10][2]_srl11_HwModeRegister1_reg_reg_c_9_n_0\
    );
\HwModeRegister1_reg_reg[10][3]_srl11_HwModeRegister1_reg_reg_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => \^clk_enable\,
      CLK => clk,
      D => volume_ctrl(3),
      Q => \HwModeRegister1_reg_reg[10][3]_srl11_HwModeRegister1_reg_reg_c_9_n_0\
    );
\HwModeRegister1_reg_reg[10][4]_srl11_HwModeRegister1_reg_reg_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => \^clk_enable\,
      CLK => clk,
      D => volume_ctrl(4),
      Q => \HwModeRegister1_reg_reg[10][4]_srl11_HwModeRegister1_reg_reg_c_9_n_0\
    );
\HwModeRegister1_reg_reg[10][5]_srl11_HwModeRegister1_reg_reg_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => \^clk_enable\,
      CLK => clk,
      D => volume_ctrl(5),
      Q => \HwModeRegister1_reg_reg[10][5]_srl11_HwModeRegister1_reg_reg_c_9_n_0\
    );
\HwModeRegister1_reg_reg[10][6]_srl11_HwModeRegister1_reg_reg_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => \^clk_enable\,
      CLK => clk,
      D => volume_ctrl(6),
      Q => \HwModeRegister1_reg_reg[10][6]_srl11_HwModeRegister1_reg_reg_c_9_n_0\
    );
\HwModeRegister1_reg_reg[10][7]_srl11_HwModeRegister1_reg_reg_c_9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => \^clk_enable\,
      CLK => clk,
      D => volume_ctrl(7),
      Q => \HwModeRegister1_reg_reg[10][7]_srl11_HwModeRegister1_reg_reg_c_9_n_0\
    );
\HwModeRegister1_reg_reg[11][0]_HwModeRegister1_reg_reg_c_10\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HwModeRegister1_reg_reg[10][0]_srl11_HwModeRegister1_reg_reg_c_9_n_0\,
      Q => \HwModeRegister1_reg_reg[11][0]_HwModeRegister1_reg_reg_c_10_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[11][1]_HwModeRegister1_reg_reg_c_10\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HwModeRegister1_reg_reg[10][1]_srl11_HwModeRegister1_reg_reg_c_9_n_0\,
      Q => \HwModeRegister1_reg_reg[11][1]_HwModeRegister1_reg_reg_c_10_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[11][2]_HwModeRegister1_reg_reg_c_10\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HwModeRegister1_reg_reg[10][2]_srl11_HwModeRegister1_reg_reg_c_9_n_0\,
      Q => \HwModeRegister1_reg_reg[11][2]_HwModeRegister1_reg_reg_c_10_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[11][3]_HwModeRegister1_reg_reg_c_10\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HwModeRegister1_reg_reg[10][3]_srl11_HwModeRegister1_reg_reg_c_9_n_0\,
      Q => \HwModeRegister1_reg_reg[11][3]_HwModeRegister1_reg_reg_c_10_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[11][4]_HwModeRegister1_reg_reg_c_10\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HwModeRegister1_reg_reg[10][4]_srl11_HwModeRegister1_reg_reg_c_9_n_0\,
      Q => \HwModeRegister1_reg_reg[11][4]_HwModeRegister1_reg_reg_c_10_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[11][5]_HwModeRegister1_reg_reg_c_10\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HwModeRegister1_reg_reg[10][5]_srl11_HwModeRegister1_reg_reg_c_9_n_0\,
      Q => \HwModeRegister1_reg_reg[11][5]_HwModeRegister1_reg_reg_c_10_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[11][6]_HwModeRegister1_reg_reg_c_10\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HwModeRegister1_reg_reg[10][6]_srl11_HwModeRegister1_reg_reg_c_9_n_0\,
      Q => \HwModeRegister1_reg_reg[11][6]_HwModeRegister1_reg_reg_c_10_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[11][7]_HwModeRegister1_reg_reg_c_10\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \HwModeRegister1_reg_reg[10][7]_srl11_HwModeRegister1_reg_reg_c_9_n_0\,
      Q => \HwModeRegister1_reg_reg[11][7]_HwModeRegister1_reg_reg_c_10_n_0\,
      R => '0'
    );
\HwModeRegister1_reg_reg[12][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__6_n_0\,
      Q => \HwModeRegister1_reg_reg[12]\(0)
    );
\HwModeRegister1_reg_reg[12][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__5_n_0\,
      Q => \HwModeRegister1_reg_reg[12]\(1)
    );
\HwModeRegister1_reg_reg[12][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__4_n_0\,
      Q => \HwModeRegister1_reg_reg[12]\(2)
    );
\HwModeRegister1_reg_reg[12][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__3_n_0\,
      Q => \HwModeRegister1_reg_reg[12]\(3)
    );
\HwModeRegister1_reg_reg[12][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__2_n_0\,
      Q => \HwModeRegister1_reg_reg[12]\(4)
    );
\HwModeRegister1_reg_reg[12][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__1_n_0\,
      Q => \HwModeRegister1_reg_reg[12]\(5)
    );
\HwModeRegister1_reg_reg[12][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister1_reg_reg_gate__0_n_0\,
      Q => \HwModeRegister1_reg_reg[12]\(6)
    );
\HwModeRegister1_reg_reg[12][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => HwModeRegister1_reg_reg_gate_n_0,
      Q => \HwModeRegister1_reg_reg[12]\(7)
    );
HwModeRegister1_reg_reg_c: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => '1',
      Q => HwModeRegister1_reg_reg_c_n_0
    );
HwModeRegister1_reg_reg_c_0: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => HwModeRegister1_reg_reg_c_n_0,
      Q => HwModeRegister1_reg_reg_c_0_n_0
    );
HwModeRegister1_reg_reg_c_1: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => HwModeRegister1_reg_reg_c_0_n_0,
      Q => HwModeRegister1_reg_reg_c_1_n_0
    );
HwModeRegister1_reg_reg_c_10: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => HwModeRegister1_reg_reg_c_9_n_0,
      Q => HwModeRegister1_reg_reg_c_10_n_0
    );
HwModeRegister1_reg_reg_c_2: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => HwModeRegister1_reg_reg_c_1_n_0,
      Q => HwModeRegister1_reg_reg_c_2_n_0
    );
HwModeRegister1_reg_reg_c_3: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => HwModeRegister1_reg_reg_c_2_n_0,
      Q => HwModeRegister1_reg_reg_c_3_n_0
    );
HwModeRegister1_reg_reg_c_4: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => HwModeRegister1_reg_reg_c_3_n_0,
      Q => HwModeRegister1_reg_reg_c_4_n_0
    );
HwModeRegister1_reg_reg_c_5: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => HwModeRegister1_reg_reg_c_4_n_0,
      Q => HwModeRegister1_reg_reg_c_5_n_0
    );
HwModeRegister1_reg_reg_c_6: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => HwModeRegister1_reg_reg_c_5_n_0,
      Q => HwModeRegister1_reg_reg_c_6_n_0
    );
HwModeRegister1_reg_reg_c_7: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => HwModeRegister1_reg_reg_c_6_n_0,
      Q => HwModeRegister1_reg_reg_c_7_n_0
    );
HwModeRegister1_reg_reg_c_8: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => HwModeRegister1_reg_reg_c_7_n_0,
      Q => HwModeRegister1_reg_reg_c_8_n_0
    );
HwModeRegister1_reg_reg_c_9: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => HwModeRegister1_reg_reg_c_8_n_0,
      Q => HwModeRegister1_reg_reg_c_9_n_0
    );
HwModeRegister1_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[11][7]_HwModeRegister1_reg_reg_c_10_n_0\,
      I1 => HwModeRegister1_reg_reg_c_10_n_0,
      O => HwModeRegister1_reg_reg_gate_n_0
    );
\HwModeRegister1_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[11][6]_HwModeRegister1_reg_reg_c_10_n_0\,
      I1 => HwModeRegister1_reg_reg_c_10_n_0,
      O => \HwModeRegister1_reg_reg_gate__0_n_0\
    );
\HwModeRegister1_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[11][5]_HwModeRegister1_reg_reg_c_10_n_0\,
      I1 => HwModeRegister1_reg_reg_c_10_n_0,
      O => \HwModeRegister1_reg_reg_gate__1_n_0\
    );
\HwModeRegister1_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[11][4]_HwModeRegister1_reg_reg_c_10_n_0\,
      I1 => HwModeRegister1_reg_reg_c_10_n_0,
      O => \HwModeRegister1_reg_reg_gate__2_n_0\
    );
\HwModeRegister1_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[11][3]_HwModeRegister1_reg_reg_c_10_n_0\,
      I1 => HwModeRegister1_reg_reg_c_10_n_0,
      O => \HwModeRegister1_reg_reg_gate__3_n_0\
    );
\HwModeRegister1_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[11][2]_HwModeRegister1_reg_reg_c_10_n_0\,
      I1 => HwModeRegister1_reg_reg_c_10_n_0,
      O => \HwModeRegister1_reg_reg_gate__4_n_0\
    );
\HwModeRegister1_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[11][1]_HwModeRegister1_reg_reg_c_10_n_0\,
      I1 => HwModeRegister1_reg_reg_c_10_n_0,
      O => \HwModeRegister1_reg_reg_gate__5_n_0\
    );
\HwModeRegister1_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \HwModeRegister1_reg_reg[11][0]_HwModeRegister1_reg_reg_c_10_n_0\,
      I1 => HwModeRegister1_reg_reg_c_10_n_0,
      O => \HwModeRegister1_reg_reg_gate__6_n_0\
    );
\HwModeRegister_reg[1][19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_103\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][19]_i_2_n_0\
    );
\HwModeRegister_reg[1][19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_104\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][19]_i_3_n_0\
    );
\HwModeRegister_reg[1][19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_105\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][19]_i_4_n_0\
    );
\HwModeRegister_reg[1][19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_103\,
      I2 => \HwModeRegister_reg_reg_n_0_[0][2]\,
      O => \HwModeRegister_reg[1][19]_i_5_n_0\
    );
\HwModeRegister_reg[1][19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_104\,
      I2 => \HwModeRegister_reg_reg_n_0_[0][1]\,
      O => \HwModeRegister_reg[1][19]_i_6_n_0\
    );
\HwModeRegister_reg[1][19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_105\,
      I2 => \HwModeRegister_reg_reg_n_0_[0][0]\,
      O => \HwModeRegister_reg[1][19]_i_7_n_0\
    );
\HwModeRegister_reg[1][23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_99\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][23]_i_2_n_0\
    );
\HwModeRegister_reg[1][23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_100\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][23]_i_3_n_0\
    );
\HwModeRegister_reg[1][23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_101\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][23]_i_4_n_0\
    );
\HwModeRegister_reg[1][23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_102\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][23]_i_5_n_0\
    );
\HwModeRegister_reg[1][23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_99\,
      I2 => \HwModeRegister_reg_reg_n_0_[0][6]\,
      O => \HwModeRegister_reg[1][23]_i_6_n_0\
    );
\HwModeRegister_reg[1][23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_100\,
      I2 => \HwModeRegister_reg_reg_n_0_[0][5]\,
      O => \HwModeRegister_reg[1][23]_i_7_n_0\
    );
\HwModeRegister_reg[1][23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_101\,
      I2 => \HwModeRegister_reg_reg_n_0_[0][4]\,
      O => \HwModeRegister_reg[1][23]_i_8_n_0\
    );
\HwModeRegister_reg[1][23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_102\,
      I2 => \HwModeRegister_reg_reg_n_0_[0][3]\,
      O => \HwModeRegister_reg[1][23]_i_9_n_0\
    );
\HwModeRegister_reg[1][27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_95\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][27]_i_2_n_0\
    );
\HwModeRegister_reg[1][27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_96\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][27]_i_3_n_0\
    );
\HwModeRegister_reg[1][27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_97\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][27]_i_4_n_0\
    );
\HwModeRegister_reg[1][27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_98\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][27]_i_5_n_0\
    );
\HwModeRegister_reg[1][27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_95\,
      I2 => \HwModeRegister_reg_reg_n_0_[0][10]\,
      O => \HwModeRegister_reg[1][27]_i_6_n_0\
    );
\HwModeRegister_reg[1][27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_96\,
      I2 => \HwModeRegister_reg_reg_n_0_[0][9]\,
      O => \HwModeRegister_reg[1][27]_i_7_n_0\
    );
\HwModeRegister_reg[1][27]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_97\,
      I2 => \HwModeRegister_reg_reg_n_0_[0][8]\,
      O => \HwModeRegister_reg[1][27]_i_8_n_0\
    );
\HwModeRegister_reg[1][27]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_98\,
      I2 => \HwModeRegister_reg_reg_n_0_[0][7]\,
      O => \HwModeRegister_reg[1][27]_i_9_n_0\
    );
\HwModeRegister_reg[1][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_91\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][31]_i_2_n_0\
    );
\HwModeRegister_reg[1][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_92\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][31]_i_3_n_0\
    );
\HwModeRegister_reg[1][31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_93\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][31]_i_4_n_0\
    );
\HwModeRegister_reg[1][31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_94\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][31]_i_5_n_0\
    );
\HwModeRegister_reg[1][31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_91\,
      I2 => \HwModeRegister_reg_reg_n_0_[0][14]\,
      O => \HwModeRegister_reg[1][31]_i_6_n_0\
    );
\HwModeRegister_reg[1][31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_92\,
      I2 => \HwModeRegister_reg_reg_n_0_[0][13]\,
      O => \HwModeRegister_reg[1][31]_i_7_n_0\
    );
\HwModeRegister_reg[1][31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_93\,
      I2 => \HwModeRegister_reg_reg_n_0_[0][12]\,
      O => \HwModeRegister_reg[1][31]_i_8_n_0\
    );
\HwModeRegister_reg[1][31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_94\,
      I2 => \HwModeRegister_reg_reg_n_0_[0][11]\,
      O => \HwModeRegister_reg[1][31]_i_9_n_0\
    );
\HwModeRegister_reg[1][35]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_87\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][35]_i_2_n_0\
    );
\HwModeRegister_reg[1][35]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_88\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][35]_i_3_n_0\
    );
\HwModeRegister_reg[1][35]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_89\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][35]_i_4_n_0\
    );
\HwModeRegister_reg[1][35]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_90\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][35]_i_5_n_0\
    );
\HwModeRegister_reg[1][35]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_87\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_104\,
      O => \HwModeRegister_reg[1][35]_i_6_n_0\
    );
\HwModeRegister_reg[1][35]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_88\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_105\,
      O => \HwModeRegister_reg[1][35]_i_7_n_0\
    );
\HwModeRegister_reg[1][35]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_89\,
      I2 => \HwModeRegister_reg_reg_n_0_[0][16]\,
      O => \HwModeRegister_reg[1][35]_i_8_n_0\
    );
\HwModeRegister_reg[1][35]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_90\,
      I2 => \HwModeRegister_reg_reg_n_0_[0][15]\,
      O => \HwModeRegister_reg[1][35]_i_9_n_0\
    );
\HwModeRegister_reg[1][39]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_83\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][39]_i_2_n_0\
    );
\HwModeRegister_reg[1][39]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_84\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][39]_i_3_n_0\
    );
\HwModeRegister_reg[1][39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_85\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][39]_i_4_n_0\
    );
\HwModeRegister_reg[1][39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_86\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][39]_i_5_n_0\
    );
\HwModeRegister_reg[1][39]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_83\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_100\,
      O => \HwModeRegister_reg[1][39]_i_6_n_0\
    );
\HwModeRegister_reg[1][39]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_84\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_101\,
      O => \HwModeRegister_reg[1][39]_i_7_n_0\
    );
\HwModeRegister_reg[1][39]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_85\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_102\,
      O => \HwModeRegister_reg[1][39]_i_8_n_0\
    );
\HwModeRegister_reg[1][39]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_86\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_103\,
      O => \HwModeRegister_reg[1][39]_i_9_n_0\
    );
\HwModeRegister_reg[1][43]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_79\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][43]_i_2_n_0\
    );
\HwModeRegister_reg[1][43]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_80\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][43]_i_3_n_0\
    );
\HwModeRegister_reg[1][43]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_81\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][43]_i_4_n_0\
    );
\HwModeRegister_reg[1][43]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_82\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][43]_i_5_n_0\
    );
\HwModeRegister_reg[1][43]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_79\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_96\,
      O => \HwModeRegister_reg[1][43]_i_6_n_0\
    );
\HwModeRegister_reg[1][43]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_80\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_97\,
      O => \HwModeRegister_reg[1][43]_i_7_n_0\
    );
\HwModeRegister_reg[1][43]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_81\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_98\,
      O => \HwModeRegister_reg[1][43]_i_8_n_0\
    );
\HwModeRegister_reg[1][43]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_82\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_99\,
      O => \HwModeRegister_reg[1][43]_i_9_n_0\
    );
\HwModeRegister_reg[1][47]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_75\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][47]_i_2_n_0\
    );
\HwModeRegister_reg[1][47]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_76\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][47]_i_3_n_0\
    );
\HwModeRegister_reg[1][47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_77\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][47]_i_4_n_0\
    );
\HwModeRegister_reg[1][47]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_78\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][47]_i_5_n_0\
    );
\HwModeRegister_reg[1][47]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_75\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_92\,
      O => \HwModeRegister_reg[1][47]_i_6_n_0\
    );
\HwModeRegister_reg[1][47]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_76\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_93\,
      O => \HwModeRegister_reg[1][47]_i_7_n_0\
    );
\HwModeRegister_reg[1][47]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_77\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_94\,
      O => \HwModeRegister_reg[1][47]_i_8_n_0\
    );
\HwModeRegister_reg[1][47]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_78\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_95\,
      O => \HwModeRegister_reg[1][47]_i_9_n_0\
    );
\HwModeRegister_reg[1][51]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_71\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][51]_i_2_n_0\
    );
\HwModeRegister_reg[1][51]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_72\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][51]_i_3_n_0\
    );
\HwModeRegister_reg[1][51]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_73\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][51]_i_4_n_0\
    );
\HwModeRegister_reg[1][51]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_74\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][51]_i_5_n_0\
    );
\HwModeRegister_reg[1][51]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_71\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_88\,
      O => \HwModeRegister_reg[1][51]_i_6_n_0\
    );
\HwModeRegister_reg[1][51]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_72\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_89\,
      O => \HwModeRegister_reg[1][51]_i_7_n_0\
    );
\HwModeRegister_reg[1][51]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_73\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_90\,
      O => \HwModeRegister_reg[1][51]_i_8_n_0\
    );
\HwModeRegister_reg[1][51]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_74\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_91\,
      O => \HwModeRegister_reg[1][51]_i_9_n_0\
    );
\HwModeRegister_reg[1][55]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_67\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][55]_i_2_n_0\
    );
\HwModeRegister_reg[1][55]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_68\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][55]_i_3_n_0\
    );
\HwModeRegister_reg[1][55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_69\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][55]_i_4_n_0\
    );
\HwModeRegister_reg[1][55]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_70\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][55]_i_5_n_0\
    );
\HwModeRegister_reg[1][55]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_67\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_84\,
      O => \HwModeRegister_reg[1][55]_i_6_n_0\
    );
\HwModeRegister_reg[1][55]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_68\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_85\,
      O => \HwModeRegister_reg[1][55]_i_7_n_0\
    );
\HwModeRegister_reg[1][55]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_69\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_86\,
      O => \HwModeRegister_reg[1][55]_i_8_n_0\
    );
\HwModeRegister_reg[1][55]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_70\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_87\,
      O => \HwModeRegister_reg[1][55]_i_9_n_0\
    );
\HwModeRegister_reg[1][59]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_63\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][59]_i_2_n_0\
    );
\HwModeRegister_reg[1][59]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_64\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][59]_i_3_n_0\
    );
\HwModeRegister_reg[1][59]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_65\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][59]_i_4_n_0\
    );
\HwModeRegister_reg[1][59]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_66\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][59]_i_5_n_0\
    );
\HwModeRegister_reg[1][59]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_63\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_80\,
      O => \HwModeRegister_reg[1][59]_i_6_n_0\
    );
\HwModeRegister_reg[1][59]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_64\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_81\,
      O => \HwModeRegister_reg[1][59]_i_7_n_0\
    );
\HwModeRegister_reg[1][59]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_65\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_82\,
      O => \HwModeRegister_reg[1][59]_i_8_n_0\
    );
\HwModeRegister_reg[1][59]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_66\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_83\,
      O => \HwModeRegister_reg[1][59]_i_9_n_0\
    );
\HwModeRegister_reg[1][63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_59\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][63]_i_2_n_0\
    );
\HwModeRegister_reg[1][63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_60\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][63]_i_3_n_0\
    );
\HwModeRegister_reg[1][63]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_61\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][63]_i_4_n_0\
    );
\HwModeRegister_reg[1][63]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gain_out1__2_n_62\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      O => \HwModeRegister_reg[1][63]_i_5_n_0\
    );
\HwModeRegister_reg[1][63]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_59\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_76\,
      O => \HwModeRegister_reg[1][63]_i_6_n_0\
    );
\HwModeRegister_reg[1][63]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_60\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_77\,
      O => \HwModeRegister_reg[1][63]_i_7_n_0\
    );
\HwModeRegister_reg[1][63]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_61\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_78\,
      O => \HwModeRegister_reg[1][63]_i_8_n_0\
    );
\HwModeRegister_reg[1][63]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I1 => \Gain_out1__2_n_62\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I3 => \Gain_out1__0_n_79\,
      O => \HwModeRegister_reg[1][63]_i_9_n_0\
    );
\HwModeRegister_reg[1][65]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I1 => \Gain_out1__0_n_75\,
      O => \HwModeRegister_reg[1][65]_i_2_n_0\
    );
\HwModeRegister_reg[1][65]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => \Gain_out1__0_n_75\,
      I1 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I2 => \Gain_out1__0_n_74\,
      O => \HwModeRegister_reg[1][65]_i_3_n_0\
    );
\HwModeRegister_reg[1][65]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \HwModeRegister_reg_reg[1][65]_i_5_n_0\,
      I1 => \Gain_out1__0_n_75\,
      I2 => \HwModeRegister_reg_reg[1][65]_i_6_n_0\,
      I3 => \Gain_out1__2_n_58\,
      O => \HwModeRegister_reg[1][65]_i_4_n_0\
    );
\HwModeRegister_reg_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Gain_out1_n_105,
      Q => \HwModeRegister_reg_reg_n_0_[0][0]\
    );
\HwModeRegister_reg_reg[0][0]__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \Gain_out1__1_n_105\,
      Q => \HwModeRegister_reg_reg[0][0]__1_n_0\
    );
\HwModeRegister_reg_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Gain_out1_n_95,
      Q => \HwModeRegister_reg_reg_n_0_[0][10]\
    );
\HwModeRegister_reg_reg[0][10]__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \Gain_out1__1_n_95\,
      Q => \HwModeRegister_reg_reg[0][10]__1_n_0\
    );
\HwModeRegister_reg_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Gain_out1_n_94,
      Q => \HwModeRegister_reg_reg_n_0_[0][11]\
    );
\HwModeRegister_reg_reg[0][11]__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \Gain_out1__1_n_94\,
      Q => \HwModeRegister_reg_reg[0][11]__1_n_0\
    );
\HwModeRegister_reg_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Gain_out1_n_93,
      Q => \HwModeRegister_reg_reg_n_0_[0][12]\
    );
\HwModeRegister_reg_reg[0][12]__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \Gain_out1__1_n_93\,
      Q => \HwModeRegister_reg_reg[0][12]__1_n_0\
    );
\HwModeRegister_reg_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Gain_out1_n_92,
      Q => \HwModeRegister_reg_reg_n_0_[0][13]\
    );
\HwModeRegister_reg_reg[0][13]__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \Gain_out1__1_n_92\,
      Q => \HwModeRegister_reg_reg[0][13]__1_n_0\
    );
\HwModeRegister_reg_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Gain_out1_n_91,
      Q => \HwModeRegister_reg_reg_n_0_[0][14]\
    );
\HwModeRegister_reg_reg[0][14]__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \Gain_out1__1_n_91\,
      Q => \HwModeRegister_reg_reg[0][14]__1_n_0\
    );
\HwModeRegister_reg_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Gain_out1_n_90,
      Q => \HwModeRegister_reg_reg_n_0_[0][15]\
    );
\HwModeRegister_reg_reg[0][15]__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \Gain_out1__1_n_90\,
      Q => \HwModeRegister_reg_reg[0][15]__1_n_0\
    );
\HwModeRegister_reg_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Gain_out1_n_89,
      Q => \HwModeRegister_reg_reg_n_0_[0][16]\
    );
\HwModeRegister_reg_reg[0][16]__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \Gain_out1__1_n_89\,
      Q => \HwModeRegister_reg_reg[0][16]__1_n_0\
    );
\HwModeRegister_reg_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Gain_out1_n_104,
      Q => \HwModeRegister_reg_reg_n_0_[0][1]\
    );
\HwModeRegister_reg_reg[0][1]__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \Gain_out1__1_n_104\,
      Q => \HwModeRegister_reg_reg[0][1]__1_n_0\
    );
\HwModeRegister_reg_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Gain_out1_n_103,
      Q => \HwModeRegister_reg_reg_n_0_[0][2]\
    );
\HwModeRegister_reg_reg[0][2]__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \Gain_out1__1_n_103\,
      Q => \HwModeRegister_reg_reg[0][2]__1_n_0\
    );
\HwModeRegister_reg_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Gain_out1_n_102,
      Q => \HwModeRegister_reg_reg_n_0_[0][3]\
    );
\HwModeRegister_reg_reg[0][3]__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \Gain_out1__1_n_102\,
      Q => \HwModeRegister_reg_reg[0][3]__1_n_0\
    );
\HwModeRegister_reg_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Gain_out1_n_101,
      Q => \HwModeRegister_reg_reg_n_0_[0][4]\
    );
\HwModeRegister_reg_reg[0][4]__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \Gain_out1__1_n_101\,
      Q => \HwModeRegister_reg_reg[0][4]__1_n_0\
    );
\HwModeRegister_reg_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Gain_out1_n_100,
      Q => \HwModeRegister_reg_reg_n_0_[0][5]\
    );
\HwModeRegister_reg_reg[0][5]__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \Gain_out1__1_n_100\,
      Q => \HwModeRegister_reg_reg[0][5]__1_n_0\
    );
\HwModeRegister_reg_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Gain_out1_n_99,
      Q => \HwModeRegister_reg_reg_n_0_[0][6]\
    );
\HwModeRegister_reg_reg[0][6]__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \Gain_out1__1_n_99\,
      Q => \HwModeRegister_reg_reg[0][6]__1_n_0\
    );
\HwModeRegister_reg_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Gain_out1_n_98,
      Q => \HwModeRegister_reg_reg_n_0_[0][7]\
    );
\HwModeRegister_reg_reg[0][7]__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \Gain_out1__1_n_98\,
      Q => \HwModeRegister_reg_reg[0][7]__1_n_0\
    );
\HwModeRegister_reg_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Gain_out1_n_97,
      Q => \HwModeRegister_reg_reg_n_0_[0][8]\
    );
\HwModeRegister_reg_reg[0][8]__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \Gain_out1__1_n_97\,
      Q => \HwModeRegister_reg_reg[0][8]__1_n_0\
    );
\HwModeRegister_reg_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Gain_out1_n_96,
      Q => \HwModeRegister_reg_reg_n_0_[0][9]\
    );
\HwModeRegister_reg_reg[0][9]__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \Gain_out1__1_n_96\,
      Q => \HwModeRegister_reg_reg[0][9]__1_n_0\
    );
\HwModeRegister_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0][0]__1_n_0\,
      Q => \HwModeRegister_reg_reg[1]__0\(0)
    );
\HwModeRegister_reg_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0][10]__1_n_0\,
      Q => \HwModeRegister_reg_reg[1]__0\(10)
    );
\HwModeRegister_reg_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0][11]__1_n_0\,
      Q => \HwModeRegister_reg_reg[1]__0\(11)
    );
\HwModeRegister_reg_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0][12]__1_n_0\,
      Q => \HwModeRegister_reg_reg[1]__0\(12)
    );
\HwModeRegister_reg_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0][13]__1_n_0\,
      Q => \HwModeRegister_reg_reg[1]__0\(13)
    );
\HwModeRegister_reg_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0][14]__1_n_0\,
      Q => \HwModeRegister_reg_reg[1]__0\(14)
    );
\HwModeRegister_reg_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0][15]__1_n_0\,
      Q => \HwModeRegister_reg_reg[1]__0\(15)
    );
\HwModeRegister_reg_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(16),
      Q => \HwModeRegister_reg_reg[1]__0\(16)
    );
\HwModeRegister_reg_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(17),
      Q => \HwModeRegister_reg_reg[1]__0\(17)
    );
\HwModeRegister_reg_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(18),
      Q => \HwModeRegister_reg_reg[1]__0\(18)
    );
\HwModeRegister_reg_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(19),
      Q => \HwModeRegister_reg_reg[1]__0\(19)
    );
\HwModeRegister_reg_reg[1][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \HwModeRegister_reg_reg[1][19]_i_1_n_0\,
      CO(2) => \HwModeRegister_reg_reg[1][19]_i_1_n_1\,
      CO(1) => \HwModeRegister_reg_reg[1][19]_i_1_n_2\,
      CO(0) => \HwModeRegister_reg_reg[1][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \HwModeRegister_reg[1][19]_i_2_n_0\,
      DI(2) => \HwModeRegister_reg[1][19]_i_3_n_0\,
      DI(1) => \HwModeRegister_reg[1][19]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \HwModeRegister_reg_reg[0]__0\(19 downto 16),
      S(3) => \HwModeRegister_reg[1][19]_i_5_n_0\,
      S(2) => \HwModeRegister_reg[1][19]_i_6_n_0\,
      S(1) => \HwModeRegister_reg[1][19]_i_7_n_0\,
      S(0) => \HwModeRegister_reg_reg[0][16]__1_n_0\
    );
\HwModeRegister_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0][1]__1_n_0\,
      Q => \HwModeRegister_reg_reg[1]__0\(1)
    );
\HwModeRegister_reg_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(20),
      Q => \HwModeRegister_reg_reg[1]__0\(20)
    );
\HwModeRegister_reg_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(21),
      Q => \HwModeRegister_reg_reg[1]__0\(21)
    );
\HwModeRegister_reg_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(22),
      Q => \HwModeRegister_reg_reg[1]__0\(22)
    );
\HwModeRegister_reg_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(23),
      Q => \HwModeRegister_reg_reg[1]__0\(23)
    );
\HwModeRegister_reg_reg[1][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HwModeRegister_reg_reg[1][19]_i_1_n_0\,
      CO(3) => \HwModeRegister_reg_reg[1][23]_i_1_n_0\,
      CO(2) => \HwModeRegister_reg_reg[1][23]_i_1_n_1\,
      CO(1) => \HwModeRegister_reg_reg[1][23]_i_1_n_2\,
      CO(0) => \HwModeRegister_reg_reg[1][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \HwModeRegister_reg[1][23]_i_2_n_0\,
      DI(2) => \HwModeRegister_reg[1][23]_i_3_n_0\,
      DI(1) => \HwModeRegister_reg[1][23]_i_4_n_0\,
      DI(0) => \HwModeRegister_reg[1][23]_i_5_n_0\,
      O(3 downto 0) => \HwModeRegister_reg_reg[0]__0\(23 downto 20),
      S(3) => \HwModeRegister_reg[1][23]_i_6_n_0\,
      S(2) => \HwModeRegister_reg[1][23]_i_7_n_0\,
      S(1) => \HwModeRegister_reg[1][23]_i_8_n_0\,
      S(0) => \HwModeRegister_reg[1][23]_i_9_n_0\
    );
\HwModeRegister_reg_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(24),
      Q => \HwModeRegister_reg_reg[1]__0\(24)
    );
\HwModeRegister_reg_reg[1][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(25),
      Q => \HwModeRegister_reg_reg[1]__0\(25)
    );
\HwModeRegister_reg_reg[1][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(26),
      Q => \HwModeRegister_reg_reg[1]__0\(26)
    );
\HwModeRegister_reg_reg[1][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(27),
      Q => \HwModeRegister_reg_reg[1]__0\(27)
    );
\HwModeRegister_reg_reg[1][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HwModeRegister_reg_reg[1][23]_i_1_n_0\,
      CO(3) => \HwModeRegister_reg_reg[1][27]_i_1_n_0\,
      CO(2) => \HwModeRegister_reg_reg[1][27]_i_1_n_1\,
      CO(1) => \HwModeRegister_reg_reg[1][27]_i_1_n_2\,
      CO(0) => \HwModeRegister_reg_reg[1][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \HwModeRegister_reg[1][27]_i_2_n_0\,
      DI(2) => \HwModeRegister_reg[1][27]_i_3_n_0\,
      DI(1) => \HwModeRegister_reg[1][27]_i_4_n_0\,
      DI(0) => \HwModeRegister_reg[1][27]_i_5_n_0\,
      O(3 downto 0) => \HwModeRegister_reg_reg[0]__0\(27 downto 24),
      S(3) => \HwModeRegister_reg[1][27]_i_6_n_0\,
      S(2) => \HwModeRegister_reg[1][27]_i_7_n_0\,
      S(1) => \HwModeRegister_reg[1][27]_i_8_n_0\,
      S(0) => \HwModeRegister_reg[1][27]_i_9_n_0\
    );
\HwModeRegister_reg_reg[1][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(28),
      Q => \HwModeRegister_reg_reg[1]__0\(28)
    );
\HwModeRegister_reg_reg[1][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(29),
      Q => \HwModeRegister_reg_reg[1]__0\(29)
    );
\HwModeRegister_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0][2]__1_n_0\,
      Q => \HwModeRegister_reg_reg[1]__0\(2)
    );
\HwModeRegister_reg_reg[1][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(30),
      Q => \HwModeRegister_reg_reg[1]__0\(30)
    );
\HwModeRegister_reg_reg[1][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(31),
      Q => \HwModeRegister_reg_reg[1]__0\(31)
    );
\HwModeRegister_reg_reg[1][31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HwModeRegister_reg_reg[1][27]_i_1_n_0\,
      CO(3) => \HwModeRegister_reg_reg[1][31]_i_1_n_0\,
      CO(2) => \HwModeRegister_reg_reg[1][31]_i_1_n_1\,
      CO(1) => \HwModeRegister_reg_reg[1][31]_i_1_n_2\,
      CO(0) => \HwModeRegister_reg_reg[1][31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \HwModeRegister_reg[1][31]_i_2_n_0\,
      DI(2) => \HwModeRegister_reg[1][31]_i_3_n_0\,
      DI(1) => \HwModeRegister_reg[1][31]_i_4_n_0\,
      DI(0) => \HwModeRegister_reg[1][31]_i_5_n_0\,
      O(3 downto 0) => \HwModeRegister_reg_reg[0]__0\(31 downto 28),
      S(3) => \HwModeRegister_reg[1][31]_i_6_n_0\,
      S(2) => \HwModeRegister_reg[1][31]_i_7_n_0\,
      S(1) => \HwModeRegister_reg[1][31]_i_8_n_0\,
      S(0) => \HwModeRegister_reg[1][31]_i_9_n_0\
    );
\HwModeRegister_reg_reg[1][32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(32),
      Q => \HwModeRegister_reg_reg[1]__0\(32)
    );
\HwModeRegister_reg_reg[1][33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(33),
      Q => \HwModeRegister_reg_reg[1]__0\(33)
    );
\HwModeRegister_reg_reg[1][34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(34),
      Q => \HwModeRegister_reg_reg[1]__0\(34)
    );
\HwModeRegister_reg_reg[1][35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(35),
      Q => \HwModeRegister_reg_reg[1]__0\(35)
    );
\HwModeRegister_reg_reg[1][35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HwModeRegister_reg_reg[1][31]_i_1_n_0\,
      CO(3) => \HwModeRegister_reg_reg[1][35]_i_1_n_0\,
      CO(2) => \HwModeRegister_reg_reg[1][35]_i_1_n_1\,
      CO(1) => \HwModeRegister_reg_reg[1][35]_i_1_n_2\,
      CO(0) => \HwModeRegister_reg_reg[1][35]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \HwModeRegister_reg[1][35]_i_2_n_0\,
      DI(2) => \HwModeRegister_reg[1][35]_i_3_n_0\,
      DI(1) => \HwModeRegister_reg[1][35]_i_4_n_0\,
      DI(0) => \HwModeRegister_reg[1][35]_i_5_n_0\,
      O(3 downto 0) => \HwModeRegister_reg_reg[0]__0\(35 downto 32),
      S(3) => \HwModeRegister_reg[1][35]_i_6_n_0\,
      S(2) => \HwModeRegister_reg[1][35]_i_7_n_0\,
      S(1) => \HwModeRegister_reg[1][35]_i_8_n_0\,
      S(0) => \HwModeRegister_reg[1][35]_i_9_n_0\
    );
\HwModeRegister_reg_reg[1][36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(36),
      Q => \HwModeRegister_reg_reg[1]__0\(36)
    );
\HwModeRegister_reg_reg[1][37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(37),
      Q => \HwModeRegister_reg_reg[1]__0\(37)
    );
\HwModeRegister_reg_reg[1][38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(38),
      Q => \HwModeRegister_reg_reg[1]__0\(38)
    );
\HwModeRegister_reg_reg[1][39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(39),
      Q => \HwModeRegister_reg_reg[1]__0\(39)
    );
\HwModeRegister_reg_reg[1][39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HwModeRegister_reg_reg[1][35]_i_1_n_0\,
      CO(3) => \HwModeRegister_reg_reg[1][39]_i_1_n_0\,
      CO(2) => \HwModeRegister_reg_reg[1][39]_i_1_n_1\,
      CO(1) => \HwModeRegister_reg_reg[1][39]_i_1_n_2\,
      CO(0) => \HwModeRegister_reg_reg[1][39]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \HwModeRegister_reg[1][39]_i_2_n_0\,
      DI(2) => \HwModeRegister_reg[1][39]_i_3_n_0\,
      DI(1) => \HwModeRegister_reg[1][39]_i_4_n_0\,
      DI(0) => \HwModeRegister_reg[1][39]_i_5_n_0\,
      O(3 downto 0) => \HwModeRegister_reg_reg[0]__0\(39 downto 36),
      S(3) => \HwModeRegister_reg[1][39]_i_6_n_0\,
      S(2) => \HwModeRegister_reg[1][39]_i_7_n_0\,
      S(1) => \HwModeRegister_reg[1][39]_i_8_n_0\,
      S(0) => \HwModeRegister_reg[1][39]_i_9_n_0\
    );
\HwModeRegister_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0][3]__1_n_0\,
      Q => \HwModeRegister_reg_reg[1]__0\(3)
    );
\HwModeRegister_reg_reg[1][40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(40),
      Q => \HwModeRegister_reg_reg[1]__0\(40)
    );
\HwModeRegister_reg_reg[1][41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(41),
      Q => \HwModeRegister_reg_reg[1]__0\(41)
    );
\HwModeRegister_reg_reg[1][42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(42),
      Q => \HwModeRegister_reg_reg[1]__0\(42)
    );
\HwModeRegister_reg_reg[1][43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(43),
      Q => \HwModeRegister_reg_reg[1]__0\(43)
    );
\HwModeRegister_reg_reg[1][43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HwModeRegister_reg_reg[1][39]_i_1_n_0\,
      CO(3) => \HwModeRegister_reg_reg[1][43]_i_1_n_0\,
      CO(2) => \HwModeRegister_reg_reg[1][43]_i_1_n_1\,
      CO(1) => \HwModeRegister_reg_reg[1][43]_i_1_n_2\,
      CO(0) => \HwModeRegister_reg_reg[1][43]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \HwModeRegister_reg[1][43]_i_2_n_0\,
      DI(2) => \HwModeRegister_reg[1][43]_i_3_n_0\,
      DI(1) => \HwModeRegister_reg[1][43]_i_4_n_0\,
      DI(0) => \HwModeRegister_reg[1][43]_i_5_n_0\,
      O(3 downto 0) => \HwModeRegister_reg_reg[0]__0\(43 downto 40),
      S(3) => \HwModeRegister_reg[1][43]_i_6_n_0\,
      S(2) => \HwModeRegister_reg[1][43]_i_7_n_0\,
      S(1) => \HwModeRegister_reg[1][43]_i_8_n_0\,
      S(0) => \HwModeRegister_reg[1][43]_i_9_n_0\
    );
\HwModeRegister_reg_reg[1][44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(44),
      Q => \HwModeRegister_reg_reg[1]__0\(44)
    );
\HwModeRegister_reg_reg[1][45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(45),
      Q => \HwModeRegister_reg_reg[1]__0\(45)
    );
\HwModeRegister_reg_reg[1][46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(46),
      Q => \HwModeRegister_reg_reg[1]__0\(46)
    );
\HwModeRegister_reg_reg[1][47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(47),
      Q => \HwModeRegister_reg_reg[1]__0\(47)
    );
\HwModeRegister_reg_reg[1][47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HwModeRegister_reg_reg[1][43]_i_1_n_0\,
      CO(3) => \HwModeRegister_reg_reg[1][47]_i_1_n_0\,
      CO(2) => \HwModeRegister_reg_reg[1][47]_i_1_n_1\,
      CO(1) => \HwModeRegister_reg_reg[1][47]_i_1_n_2\,
      CO(0) => \HwModeRegister_reg_reg[1][47]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \HwModeRegister_reg[1][47]_i_2_n_0\,
      DI(2) => \HwModeRegister_reg[1][47]_i_3_n_0\,
      DI(1) => \HwModeRegister_reg[1][47]_i_4_n_0\,
      DI(0) => \HwModeRegister_reg[1][47]_i_5_n_0\,
      O(3 downto 0) => \HwModeRegister_reg_reg[0]__0\(47 downto 44),
      S(3) => \HwModeRegister_reg[1][47]_i_6_n_0\,
      S(2) => \HwModeRegister_reg[1][47]_i_7_n_0\,
      S(1) => \HwModeRegister_reg[1][47]_i_8_n_0\,
      S(0) => \HwModeRegister_reg[1][47]_i_9_n_0\
    );
\HwModeRegister_reg_reg[1][48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(48),
      Q => \HwModeRegister_reg_reg[1]__0\(48)
    );
\HwModeRegister_reg_reg[1][49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(49),
      Q => \HwModeRegister_reg_reg[1]__0\(49)
    );
\HwModeRegister_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0][4]__1_n_0\,
      Q => \HwModeRegister_reg_reg[1]__0\(4)
    );
\HwModeRegister_reg_reg[1][50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(50),
      Q => \HwModeRegister_reg_reg[1]__0\(50)
    );
\HwModeRegister_reg_reg[1][51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(51),
      Q => \HwModeRegister_reg_reg[1]__0\(51)
    );
\HwModeRegister_reg_reg[1][51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HwModeRegister_reg_reg[1][47]_i_1_n_0\,
      CO(3) => \HwModeRegister_reg_reg[1][51]_i_1_n_0\,
      CO(2) => \HwModeRegister_reg_reg[1][51]_i_1_n_1\,
      CO(1) => \HwModeRegister_reg_reg[1][51]_i_1_n_2\,
      CO(0) => \HwModeRegister_reg_reg[1][51]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \HwModeRegister_reg[1][51]_i_2_n_0\,
      DI(2) => \HwModeRegister_reg[1][51]_i_3_n_0\,
      DI(1) => \HwModeRegister_reg[1][51]_i_4_n_0\,
      DI(0) => \HwModeRegister_reg[1][51]_i_5_n_0\,
      O(3 downto 0) => \HwModeRegister_reg_reg[0]__0\(51 downto 48),
      S(3) => \HwModeRegister_reg[1][51]_i_6_n_0\,
      S(2) => \HwModeRegister_reg[1][51]_i_7_n_0\,
      S(1) => \HwModeRegister_reg[1][51]_i_8_n_0\,
      S(0) => \HwModeRegister_reg[1][51]_i_9_n_0\
    );
\HwModeRegister_reg_reg[1][52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(52),
      Q => \HwModeRegister_reg_reg[1]__0\(52)
    );
\HwModeRegister_reg_reg[1][53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(53),
      Q => \HwModeRegister_reg_reg[1]__0\(53)
    );
\HwModeRegister_reg_reg[1][54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(54),
      Q => \HwModeRegister_reg_reg[1]__0\(54)
    );
\HwModeRegister_reg_reg[1][55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(55),
      Q => \HwModeRegister_reg_reg[1]__0\(55)
    );
\HwModeRegister_reg_reg[1][55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HwModeRegister_reg_reg[1][51]_i_1_n_0\,
      CO(3) => \HwModeRegister_reg_reg[1][55]_i_1_n_0\,
      CO(2) => \HwModeRegister_reg_reg[1][55]_i_1_n_1\,
      CO(1) => \HwModeRegister_reg_reg[1][55]_i_1_n_2\,
      CO(0) => \HwModeRegister_reg_reg[1][55]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \HwModeRegister_reg[1][55]_i_2_n_0\,
      DI(2) => \HwModeRegister_reg[1][55]_i_3_n_0\,
      DI(1) => \HwModeRegister_reg[1][55]_i_4_n_0\,
      DI(0) => \HwModeRegister_reg[1][55]_i_5_n_0\,
      O(3 downto 0) => \HwModeRegister_reg_reg[0]__0\(55 downto 52),
      S(3) => \HwModeRegister_reg[1][55]_i_6_n_0\,
      S(2) => \HwModeRegister_reg[1][55]_i_7_n_0\,
      S(1) => \HwModeRegister_reg[1][55]_i_8_n_0\,
      S(0) => \HwModeRegister_reg[1][55]_i_9_n_0\
    );
\HwModeRegister_reg_reg[1][56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(56),
      Q => \HwModeRegister_reg_reg[1]__0\(56)
    );
\HwModeRegister_reg_reg[1][57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(57),
      Q => \HwModeRegister_reg_reg[1]__0\(57)
    );
\HwModeRegister_reg_reg[1][58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(58),
      Q => \HwModeRegister_reg_reg[1]__0\(58)
    );
\HwModeRegister_reg_reg[1][59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(59),
      Q => \HwModeRegister_reg_reg[1]__0\(59)
    );
\HwModeRegister_reg_reg[1][59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HwModeRegister_reg_reg[1][55]_i_1_n_0\,
      CO(3) => \HwModeRegister_reg_reg[1][59]_i_1_n_0\,
      CO(2) => \HwModeRegister_reg_reg[1][59]_i_1_n_1\,
      CO(1) => \HwModeRegister_reg_reg[1][59]_i_1_n_2\,
      CO(0) => \HwModeRegister_reg_reg[1][59]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \HwModeRegister_reg[1][59]_i_2_n_0\,
      DI(2) => \HwModeRegister_reg[1][59]_i_3_n_0\,
      DI(1) => \HwModeRegister_reg[1][59]_i_4_n_0\,
      DI(0) => \HwModeRegister_reg[1][59]_i_5_n_0\,
      O(3 downto 0) => \HwModeRegister_reg_reg[0]__0\(59 downto 56),
      S(3) => \HwModeRegister_reg[1][59]_i_6_n_0\,
      S(2) => \HwModeRegister_reg[1][59]_i_7_n_0\,
      S(1) => \HwModeRegister_reg[1][59]_i_8_n_0\,
      S(0) => \HwModeRegister_reg[1][59]_i_9_n_0\
    );
\HwModeRegister_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0][5]__1_n_0\,
      Q => \HwModeRegister_reg_reg[1]__0\(5)
    );
\HwModeRegister_reg_reg[1][60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(60),
      Q => \HwModeRegister_reg_reg[1]__0\(60)
    );
\HwModeRegister_reg_reg[1][61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(61),
      Q => \HwModeRegister_reg_reg[1]__0\(61)
    );
\HwModeRegister_reg_reg[1][62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(62),
      Q => \HwModeRegister_reg_reg[1]__0\(62)
    );
\HwModeRegister_reg_reg[1][63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(63),
      Q => \HwModeRegister_reg_reg[1]__0\(63)
    );
\HwModeRegister_reg_reg[1][63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HwModeRegister_reg_reg[1][59]_i_1_n_0\,
      CO(3) => \HwModeRegister_reg_reg[1][63]_i_1_n_0\,
      CO(2) => \HwModeRegister_reg_reg[1][63]_i_1_n_1\,
      CO(1) => \HwModeRegister_reg_reg[1][63]_i_1_n_2\,
      CO(0) => \HwModeRegister_reg_reg[1][63]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \HwModeRegister_reg[1][63]_i_2_n_0\,
      DI(2) => \HwModeRegister_reg[1][63]_i_3_n_0\,
      DI(1) => \HwModeRegister_reg[1][63]_i_4_n_0\,
      DI(0) => \HwModeRegister_reg[1][63]_i_5_n_0\,
      O(3 downto 0) => \HwModeRegister_reg_reg[0]__0\(63 downto 60),
      S(3) => \HwModeRegister_reg[1][63]_i_6_n_0\,
      S(2) => \HwModeRegister_reg[1][63]_i_7_n_0\,
      S(1) => \HwModeRegister_reg[1][63]_i_8_n_0\,
      S(0) => \HwModeRegister_reg[1][63]_i_9_n_0\
    );
\HwModeRegister_reg_reg[1][64]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(64),
      Q => \HwModeRegister_reg_reg[1]__0\(64)
    );
\HwModeRegister_reg_reg[1][65]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0]__0\(65),
      Q => \HwModeRegister_reg_reg[1]__0\(65)
    );
\HwModeRegister_reg_reg[1][65]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HwModeRegister_reg_reg[1][63]_i_1_n_0\,
      CO(3 downto 1) => \NLW_HwModeRegister_reg_reg[1][65]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \HwModeRegister_reg_reg[1][65]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \HwModeRegister_reg[1][65]_i_2_n_0\,
      O(3 downto 2) => \NLW_HwModeRegister_reg_reg[1][65]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \HwModeRegister_reg_reg[0]__0\(65 downto 64),
      S(3 downto 2) => B"00",
      S(1) => \HwModeRegister_reg[1][65]_i_3_n_0\,
      S(0) => \HwModeRegister_reg[1][65]_i_4_n_0\
    );
\HwModeRegister_reg_reg[1][65]_i_5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => '1',
      Q => \HwModeRegister_reg_reg[1][65]_i_5_n_0\
    );
\HwModeRegister_reg_reg[1][65]_i_6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => '1',
      Q => \HwModeRegister_reg_reg[1][65]_i_6_n_0\
    );
\HwModeRegister_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0][6]__1_n_0\,
      Q => \HwModeRegister_reg_reg[1]__0\(6)
    );
\HwModeRegister_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0][7]__1_n_0\,
      Q => \HwModeRegister_reg_reg[1]__0\(7)
    );
\HwModeRegister_reg_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0][8]__1_n_0\,
      Q => \HwModeRegister_reg_reg[1]__0\(8)
    );
\HwModeRegister_reg_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \HwModeRegister_reg_reg[0][9]__1_n_0\,
      Q => \HwModeRegister_reg_reg[1]__0\(9)
    );
Product_mul_temp: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \HwModeRegister_reg_reg[1]__0\(50 downto 34),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Product_mul_temp_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \HwModeRegister1_reg_reg[12]\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Product_mul_temp_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Product_mul_temp_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Product_mul_temp_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Product_mul_temp_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_Product_mul_temp_OVERFLOW_UNCONNECTED,
      P(47) => Product_mul_temp_n_58,
      P(46) => Product_mul_temp_n_59,
      P(45) => Product_mul_temp_n_60,
      P(44) => Product_mul_temp_n_61,
      P(43) => Product_mul_temp_n_62,
      P(42) => Product_mul_temp_n_63,
      P(41) => Product_mul_temp_n_64,
      P(40) => Product_mul_temp_n_65,
      P(39) => Product_mul_temp_n_66,
      P(38) => Product_mul_temp_n_67,
      P(37) => Product_mul_temp_n_68,
      P(36) => Product_mul_temp_n_69,
      P(35) => Product_mul_temp_n_70,
      P(34) => Product_mul_temp_n_71,
      P(33) => Product_mul_temp_n_72,
      P(32) => Product_mul_temp_n_73,
      P(31) => Product_mul_temp_n_74,
      P(30) => Product_mul_temp_n_75,
      P(29) => Product_mul_temp_n_76,
      P(28) => Product_mul_temp_n_77,
      P(27) => Product_mul_temp_n_78,
      P(26) => Product_mul_temp_n_79,
      P(25) => Product_mul_temp_n_80,
      P(24) => Product_mul_temp_n_81,
      P(23) => Product_mul_temp_n_82,
      P(22) => Product_mul_temp_n_83,
      P(21) => Product_mul_temp_n_84,
      P(20) => Product_mul_temp_n_85,
      P(19) => Product_mul_temp_n_86,
      P(18) => Product_mul_temp_n_87,
      P(17) => Product_mul_temp_n_88,
      P(16) => Product_mul_temp_n_89,
      P(15) => Product_mul_temp_n_90,
      P(14) => Product_mul_temp_n_91,
      P(13) => Product_mul_temp_n_92,
      P(12) => Product_mul_temp_n_93,
      P(11) => Product_mul_temp_n_94,
      P(10) => Product_mul_temp_n_95,
      P(9) => Product_mul_temp_n_96,
      P(8) => Product_mul_temp_n_97,
      P(7) => Product_mul_temp_n_98,
      P(6) => Product_mul_temp_n_99,
      P(5) => Product_mul_temp_n_100,
      P(4) => Product_mul_temp_n_101,
      P(3) => Product_mul_temp_n_102,
      P(2) => Product_mul_temp_n_103,
      P(1) => Product_mul_temp_n_104,
      P(0) => Product_mul_temp_n_105,
      PATTERNBDETECT => NLW_Product_mul_temp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Product_mul_temp_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => Product_mul_temp_n_106,
      PCOUT(46) => Product_mul_temp_n_107,
      PCOUT(45) => Product_mul_temp_n_108,
      PCOUT(44) => Product_mul_temp_n_109,
      PCOUT(43) => Product_mul_temp_n_110,
      PCOUT(42) => Product_mul_temp_n_111,
      PCOUT(41) => Product_mul_temp_n_112,
      PCOUT(40) => Product_mul_temp_n_113,
      PCOUT(39) => Product_mul_temp_n_114,
      PCOUT(38) => Product_mul_temp_n_115,
      PCOUT(37) => Product_mul_temp_n_116,
      PCOUT(36) => Product_mul_temp_n_117,
      PCOUT(35) => Product_mul_temp_n_118,
      PCOUT(34) => Product_mul_temp_n_119,
      PCOUT(33) => Product_mul_temp_n_120,
      PCOUT(32) => Product_mul_temp_n_121,
      PCOUT(31) => Product_mul_temp_n_122,
      PCOUT(30) => Product_mul_temp_n_123,
      PCOUT(29) => Product_mul_temp_n_124,
      PCOUT(28) => Product_mul_temp_n_125,
      PCOUT(27) => Product_mul_temp_n_126,
      PCOUT(26) => Product_mul_temp_n_127,
      PCOUT(25) => Product_mul_temp_n_128,
      PCOUT(24) => Product_mul_temp_n_129,
      PCOUT(23) => Product_mul_temp_n_130,
      PCOUT(22) => Product_mul_temp_n_131,
      PCOUT(21) => Product_mul_temp_n_132,
      PCOUT(20) => Product_mul_temp_n_133,
      PCOUT(19) => Product_mul_temp_n_134,
      PCOUT(18) => Product_mul_temp_n_135,
      PCOUT(17) => Product_mul_temp_n_136,
      PCOUT(16) => Product_mul_temp_n_137,
      PCOUT(15) => Product_mul_temp_n_138,
      PCOUT(14) => Product_mul_temp_n_139,
      PCOUT(13) => Product_mul_temp_n_140,
      PCOUT(12) => Product_mul_temp_n_141,
      PCOUT(11) => Product_mul_temp_n_142,
      PCOUT(10) => Product_mul_temp_n_143,
      PCOUT(9) => Product_mul_temp_n_144,
      PCOUT(8) => Product_mul_temp_n_145,
      PCOUT(7) => Product_mul_temp_n_146,
      PCOUT(6) => Product_mul_temp_n_147,
      PCOUT(5) => Product_mul_temp_n_148,
      PCOUT(4) => Product_mul_temp_n_149,
      PCOUT(3) => Product_mul_temp_n_150,
      PCOUT(2) => Product_mul_temp_n_151,
      PCOUT(1) => Product_mul_temp_n_152,
      PCOUT(0) => Product_mul_temp_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Product_mul_temp_UNDERFLOW_UNCONNECTED
    );
\Product_mul_temp__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \HwModeRegister_reg_reg[1]__0\(65),
      A(28) => \HwModeRegister_reg_reg[1]__0\(65),
      A(27) => \HwModeRegister_reg_reg[1]__0\(65),
      A(26) => \HwModeRegister_reg_reg[1]__0\(65),
      A(25) => \HwModeRegister_reg_reg[1]__0\(65),
      A(24) => \HwModeRegister_reg_reg[1]__0\(65),
      A(23) => \HwModeRegister_reg_reg[1]__0\(65),
      A(22) => \HwModeRegister_reg_reg[1]__0\(65),
      A(21) => \HwModeRegister_reg_reg[1]__0\(65),
      A(20) => \HwModeRegister_reg_reg[1]__0\(65),
      A(19) => \HwModeRegister_reg_reg[1]__0\(65),
      A(18) => \HwModeRegister_reg_reg[1]__0\(65),
      A(17) => \HwModeRegister_reg_reg[1]__0\(65),
      A(16) => \HwModeRegister_reg_reg[1]__0\(65),
      A(15) => \HwModeRegister_reg_reg[1]__0\(65),
      A(14 downto 0) => \HwModeRegister_reg_reg[1]__0\(65 downto 51),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_Product_mul_temp__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \HwModeRegister1_reg_reg[12]\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_Product_mul_temp__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_Product_mul_temp__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_Product_mul_temp__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^clk_enable\,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_Product_mul_temp__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_Product_mul_temp__0_OVERFLOW_UNCONNECTED\,
      P(47) => \Product_mul_temp__0_n_58\,
      P(46) => \Product_mul_temp__0_n_59\,
      P(45) => \Product_mul_temp__0_n_60\,
      P(44) => \Product_mul_temp__0_n_61\,
      P(43) => \Product_mul_temp__0_n_62\,
      P(42) => \Product_mul_temp__0_n_63\,
      P(41) => \Product_mul_temp__0_n_64\,
      P(40) => \Product_mul_temp__0_n_65\,
      P(39) => \Product_mul_temp__0_n_66\,
      P(38) => \Product_mul_temp__0_n_67\,
      P(37) => \Product_mul_temp__0_n_68\,
      P(36) => \Product_mul_temp__0_n_69\,
      P(35) => \Product_mul_temp__0_n_70\,
      P(34) => \Product_mul_temp__0_n_71\,
      P(33) => \Product_mul_temp__0_n_72\,
      P(32) => \Product_mul_temp__0_n_73\,
      P(31) => \Product_mul_temp__0_n_74\,
      P(30) => \Product_mul_temp__0_n_75\,
      P(29) => \Product_mul_temp__0_n_76\,
      P(28) => \Product_mul_temp__0_n_77\,
      P(27) => \Product_mul_temp__0_n_78\,
      P(26) => \Product_mul_temp__0_n_79\,
      P(25) => \Product_mul_temp__0_n_80\,
      P(24) => \Product_mul_temp__0_n_81\,
      P(23) => \Product_mul_temp__0_n_82\,
      P(22) => \Product_mul_temp__0_n_83\,
      P(21) => \Product_mul_temp__0_n_84\,
      P(20) => \Product_mul_temp__0_n_85\,
      P(19) => \Product_mul_temp__0_n_86\,
      P(18) => \Product_mul_temp__0_n_87\,
      P(17) => \Product_mul_temp__0_n_88\,
      P(16) => \Product_mul_temp__0_n_89\,
      P(15) => \Product_mul_temp__0_n_90\,
      P(14) => \Product_mul_temp__0_n_91\,
      P(13) => \Product_mul_temp__0_n_92\,
      P(12) => \Product_mul_temp__0_n_93\,
      P(11) => \Product_mul_temp__0_n_94\,
      P(10) => \Product_mul_temp__0_n_95\,
      P(9) => \Product_mul_temp__0_n_96\,
      P(8) => \Product_mul_temp__0_n_97\,
      P(7) => \Product_mul_temp__0_n_98\,
      P(6) => \Product_mul_temp__0_n_99\,
      P(5) => \Product_mul_temp__0_n_100\,
      P(4) => \Product_mul_temp__0_n_101\,
      P(3) => \Product_mul_temp__0_n_102\,
      P(2) => \Product_mul_temp__0_n_103\,
      P(1) => \Product_mul_temp__0_n_104\,
      P(0) => \Product_mul_temp__0_n_105\,
      PATTERNBDETECT => \NLW_Product_mul_temp__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_Product_mul_temp__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => Product_mul_temp_n_106,
      PCIN(46) => Product_mul_temp_n_107,
      PCIN(45) => Product_mul_temp_n_108,
      PCIN(44) => Product_mul_temp_n_109,
      PCIN(43) => Product_mul_temp_n_110,
      PCIN(42) => Product_mul_temp_n_111,
      PCIN(41) => Product_mul_temp_n_112,
      PCIN(40) => Product_mul_temp_n_113,
      PCIN(39) => Product_mul_temp_n_114,
      PCIN(38) => Product_mul_temp_n_115,
      PCIN(37) => Product_mul_temp_n_116,
      PCIN(36) => Product_mul_temp_n_117,
      PCIN(35) => Product_mul_temp_n_118,
      PCIN(34) => Product_mul_temp_n_119,
      PCIN(33) => Product_mul_temp_n_120,
      PCIN(32) => Product_mul_temp_n_121,
      PCIN(31) => Product_mul_temp_n_122,
      PCIN(30) => Product_mul_temp_n_123,
      PCIN(29) => Product_mul_temp_n_124,
      PCIN(28) => Product_mul_temp_n_125,
      PCIN(27) => Product_mul_temp_n_126,
      PCIN(26) => Product_mul_temp_n_127,
      PCIN(25) => Product_mul_temp_n_128,
      PCIN(24) => Product_mul_temp_n_129,
      PCIN(23) => Product_mul_temp_n_130,
      PCIN(22) => Product_mul_temp_n_131,
      PCIN(21) => Product_mul_temp_n_132,
      PCIN(20) => Product_mul_temp_n_133,
      PCIN(19) => Product_mul_temp_n_134,
      PCIN(18) => Product_mul_temp_n_135,
      PCIN(17) => Product_mul_temp_n_136,
      PCIN(16) => Product_mul_temp_n_137,
      PCIN(15) => Product_mul_temp_n_138,
      PCIN(14) => Product_mul_temp_n_139,
      PCIN(13) => Product_mul_temp_n_140,
      PCIN(12) => Product_mul_temp_n_141,
      PCIN(11) => Product_mul_temp_n_142,
      PCIN(10) => Product_mul_temp_n_143,
      PCIN(9) => Product_mul_temp_n_144,
      PCIN(8) => Product_mul_temp_n_145,
      PCIN(7) => Product_mul_temp_n_146,
      PCIN(6) => Product_mul_temp_n_147,
      PCIN(5) => Product_mul_temp_n_148,
      PCIN(4) => Product_mul_temp_n_149,
      PCIN(3) => Product_mul_temp_n_150,
      PCIN(2) => Product_mul_temp_n_151,
      PCIN(1) => Product_mul_temp_n_152,
      PCIN(0) => Product_mul_temp_n_153,
      PCOUT(47 downto 0) => \NLW_Product_mul_temp__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_Product_mul_temp__0_UNDERFLOW_UNCONNECTED\
    );
\Product_mul_temp__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \HwModeRegister_reg_reg[1]__0\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_Product_mul_temp__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \HwModeRegister1_reg_reg[12]\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_Product_mul_temp__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_Product_mul_temp__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_Product_mul_temp__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_Product_mul_temp__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_Product_mul_temp__1_OVERFLOW_UNCONNECTED\,
      P(47) => \Product_mul_temp__1_n_58\,
      P(46) => \Product_mul_temp__1_n_59\,
      P(45) => \Product_mul_temp__1_n_60\,
      P(44) => \Product_mul_temp__1_n_61\,
      P(43) => \Product_mul_temp__1_n_62\,
      P(42) => \Product_mul_temp__1_n_63\,
      P(41) => \Product_mul_temp__1_n_64\,
      P(40) => \Product_mul_temp__1_n_65\,
      P(39) => \Product_mul_temp__1_n_66\,
      P(38) => \Product_mul_temp__1_n_67\,
      P(37) => \Product_mul_temp__1_n_68\,
      P(36) => \Product_mul_temp__1_n_69\,
      P(35) => \Product_mul_temp__1_n_70\,
      P(34) => \Product_mul_temp__1_n_71\,
      P(33) => \Product_mul_temp__1_n_72\,
      P(32) => \Product_mul_temp__1_n_73\,
      P(31) => \Product_mul_temp__1_n_74\,
      P(30) => \Product_mul_temp__1_n_75\,
      P(29) => \Product_mul_temp__1_n_76\,
      P(28) => \Product_mul_temp__1_n_77\,
      P(27) => \Product_mul_temp__1_n_78\,
      P(26) => \Product_mul_temp__1_n_79\,
      P(25) => \Product_mul_temp__1_n_80\,
      P(24) => \Product_mul_temp__1_n_81\,
      P(23) => \Product_mul_temp__1_n_82\,
      P(22) => \Product_mul_temp__1_n_83\,
      P(21) => \Product_mul_temp__1_n_84\,
      P(20) => \Product_mul_temp__1_n_85\,
      P(19) => \Product_mul_temp__1_n_86\,
      P(18) => \Product_mul_temp__1_n_87\,
      P(17) => \Product_mul_temp__1_n_88\,
      P(16) => \Product_mul_temp__1_n_89\,
      P(15) => \Product_mul_temp__1_n_90\,
      P(14) => \Product_mul_temp__1_n_91\,
      P(13) => \Product_mul_temp__1_n_92\,
      P(12) => \Product_mul_temp__1_n_93\,
      P(11) => \Product_mul_temp__1_n_94\,
      P(10) => \Product_mul_temp__1_n_95\,
      P(9) => \Product_mul_temp__1_n_96\,
      P(8) => \Product_mul_temp__1_n_97\,
      P(7) => \Product_mul_temp__1_n_98\,
      P(6) => \Product_mul_temp__1_n_99\,
      P(5) => \Product_mul_temp__1_n_100\,
      P(4) => \Product_mul_temp__1_n_101\,
      P(3) => \Product_mul_temp__1_n_102\,
      P(2) => \Product_mul_temp__1_n_103\,
      P(1) => \Product_mul_temp__1_n_104\,
      P(0) => \Product_mul_temp__1_n_105\,
      PATTERNBDETECT => \NLW_Product_mul_temp__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_Product_mul_temp__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \Product_mul_temp__1_n_106\,
      PCOUT(46) => \Product_mul_temp__1_n_107\,
      PCOUT(45) => \Product_mul_temp__1_n_108\,
      PCOUT(44) => \Product_mul_temp__1_n_109\,
      PCOUT(43) => \Product_mul_temp__1_n_110\,
      PCOUT(42) => \Product_mul_temp__1_n_111\,
      PCOUT(41) => \Product_mul_temp__1_n_112\,
      PCOUT(40) => \Product_mul_temp__1_n_113\,
      PCOUT(39) => \Product_mul_temp__1_n_114\,
      PCOUT(38) => \Product_mul_temp__1_n_115\,
      PCOUT(37) => \Product_mul_temp__1_n_116\,
      PCOUT(36) => \Product_mul_temp__1_n_117\,
      PCOUT(35) => \Product_mul_temp__1_n_118\,
      PCOUT(34) => \Product_mul_temp__1_n_119\,
      PCOUT(33) => \Product_mul_temp__1_n_120\,
      PCOUT(32) => \Product_mul_temp__1_n_121\,
      PCOUT(31) => \Product_mul_temp__1_n_122\,
      PCOUT(30) => \Product_mul_temp__1_n_123\,
      PCOUT(29) => \Product_mul_temp__1_n_124\,
      PCOUT(28) => \Product_mul_temp__1_n_125\,
      PCOUT(27) => \Product_mul_temp__1_n_126\,
      PCOUT(26) => \Product_mul_temp__1_n_127\,
      PCOUT(25) => \Product_mul_temp__1_n_128\,
      PCOUT(24) => \Product_mul_temp__1_n_129\,
      PCOUT(23) => \Product_mul_temp__1_n_130\,
      PCOUT(22) => \Product_mul_temp__1_n_131\,
      PCOUT(21) => \Product_mul_temp__1_n_132\,
      PCOUT(20) => \Product_mul_temp__1_n_133\,
      PCOUT(19) => \Product_mul_temp__1_n_134\,
      PCOUT(18) => \Product_mul_temp__1_n_135\,
      PCOUT(17) => \Product_mul_temp__1_n_136\,
      PCOUT(16) => \Product_mul_temp__1_n_137\,
      PCOUT(15) => \Product_mul_temp__1_n_138\,
      PCOUT(14) => \Product_mul_temp__1_n_139\,
      PCOUT(13) => \Product_mul_temp__1_n_140\,
      PCOUT(12) => \Product_mul_temp__1_n_141\,
      PCOUT(11) => \Product_mul_temp__1_n_142\,
      PCOUT(10) => \Product_mul_temp__1_n_143\,
      PCOUT(9) => \Product_mul_temp__1_n_144\,
      PCOUT(8) => \Product_mul_temp__1_n_145\,
      PCOUT(7) => \Product_mul_temp__1_n_146\,
      PCOUT(6) => \Product_mul_temp__1_n_147\,
      PCOUT(5) => \Product_mul_temp__1_n_148\,
      PCOUT(4) => \Product_mul_temp__1_n_149\,
      PCOUT(3) => \Product_mul_temp__1_n_150\,
      PCOUT(2) => \Product_mul_temp__1_n_151\,
      PCOUT(1) => \Product_mul_temp__1_n_152\,
      PCOUT(0) => \Product_mul_temp__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_Product_mul_temp__1_UNDERFLOW_UNCONNECTED\
    );
\Product_mul_temp__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \HwModeRegister_reg_reg[1]__0\(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_Product_mul_temp__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \HwModeRegister1_reg_reg[12]\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_Product_mul_temp__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_Product_mul_temp__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_Product_mul_temp__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^clk_enable\,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_Product_mul_temp__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_Product_mul_temp__2_OVERFLOW_UNCONNECTED\,
      P(47) => \Product_mul_temp__2_n_58\,
      P(46) => \Product_mul_temp__2_n_59\,
      P(45) => \Product_mul_temp__2_n_60\,
      P(44) => \Product_mul_temp__2_n_61\,
      P(43) => \Product_mul_temp__2_n_62\,
      P(42) => \Product_mul_temp__2_n_63\,
      P(41) => \Product_mul_temp__2_n_64\,
      P(40) => \Product_mul_temp__2_n_65\,
      P(39) => \Product_mul_temp__2_n_66\,
      P(38) => \Product_mul_temp__2_n_67\,
      P(37) => \Product_mul_temp__2_n_68\,
      P(36) => \Product_mul_temp__2_n_69\,
      P(35) => \Product_mul_temp__2_n_70\,
      P(34) => \Product_mul_temp__2_n_71\,
      P(33) => \Product_mul_temp__2_n_72\,
      P(32) => \Product_mul_temp__2_n_73\,
      P(31) => \Product_mul_temp__2_n_74\,
      P(30) => \Product_mul_temp__2_n_75\,
      P(29) => \Product_mul_temp__2_n_76\,
      P(28) => \Product_mul_temp__2_n_77\,
      P(27) => \Product_mul_temp__2_n_78\,
      P(26) => \Product_mul_temp__2_n_79\,
      P(25) => \Product_mul_temp__2_n_80\,
      P(24) => \Product_mul_temp__2_n_81\,
      P(23) => \Product_mul_temp__2_n_82\,
      P(22) => \Product_mul_temp__2_n_83\,
      P(21) => \Product_mul_temp__2_n_84\,
      P(20) => \Product_mul_temp__2_n_85\,
      P(19) => \Product_mul_temp__2_n_86\,
      P(18) => \Product_mul_temp__2_n_87\,
      P(17) => \Product_mul_temp__2_n_88\,
      P(16) => \Product_mul_temp__2_n_89\,
      P(15) => \Product_mul_temp__2_n_90\,
      P(14) => \Product_mul_temp__2_n_91\,
      P(13) => \Product_mul_temp__2_n_92\,
      P(12) => \Product_mul_temp__2_n_93\,
      P(11) => \Product_mul_temp__2_n_94\,
      P(10) => \Product_mul_temp__2_n_95\,
      P(9) => \Product_mul_temp__2_n_96\,
      P(8) => \Product_mul_temp__2_n_97\,
      P(7) => \Product_mul_temp__2_n_98\,
      P(6) => \Product_mul_temp__2_n_99\,
      P(5) => \Product_mul_temp__2_n_100\,
      P(4) => \Product_mul_temp__2_n_101\,
      P(3) => \Product_mul_temp__2_n_102\,
      P(2) => \Product_mul_temp__2_n_103\,
      P(1) => \Product_mul_temp__2_n_104\,
      P(0) => \Product_mul_temp__2_n_105\,
      PATTERNBDETECT => \NLW_Product_mul_temp__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_Product_mul_temp__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \Product_mul_temp__1_n_106\,
      PCIN(46) => \Product_mul_temp__1_n_107\,
      PCIN(45) => \Product_mul_temp__1_n_108\,
      PCIN(44) => \Product_mul_temp__1_n_109\,
      PCIN(43) => \Product_mul_temp__1_n_110\,
      PCIN(42) => \Product_mul_temp__1_n_111\,
      PCIN(41) => \Product_mul_temp__1_n_112\,
      PCIN(40) => \Product_mul_temp__1_n_113\,
      PCIN(39) => \Product_mul_temp__1_n_114\,
      PCIN(38) => \Product_mul_temp__1_n_115\,
      PCIN(37) => \Product_mul_temp__1_n_116\,
      PCIN(36) => \Product_mul_temp__1_n_117\,
      PCIN(35) => \Product_mul_temp__1_n_118\,
      PCIN(34) => \Product_mul_temp__1_n_119\,
      PCIN(33) => \Product_mul_temp__1_n_120\,
      PCIN(32) => \Product_mul_temp__1_n_121\,
      PCIN(31) => \Product_mul_temp__1_n_122\,
      PCIN(30) => \Product_mul_temp__1_n_123\,
      PCIN(29) => \Product_mul_temp__1_n_124\,
      PCIN(28) => \Product_mul_temp__1_n_125\,
      PCIN(27) => \Product_mul_temp__1_n_126\,
      PCIN(26) => \Product_mul_temp__1_n_127\,
      PCIN(25) => \Product_mul_temp__1_n_128\,
      PCIN(24) => \Product_mul_temp__1_n_129\,
      PCIN(23) => \Product_mul_temp__1_n_130\,
      PCIN(22) => \Product_mul_temp__1_n_131\,
      PCIN(21) => \Product_mul_temp__1_n_132\,
      PCIN(20) => \Product_mul_temp__1_n_133\,
      PCIN(19) => \Product_mul_temp__1_n_134\,
      PCIN(18) => \Product_mul_temp__1_n_135\,
      PCIN(17) => \Product_mul_temp__1_n_136\,
      PCIN(16) => \Product_mul_temp__1_n_137\,
      PCIN(15) => \Product_mul_temp__1_n_138\,
      PCIN(14) => \Product_mul_temp__1_n_139\,
      PCIN(13) => \Product_mul_temp__1_n_140\,
      PCIN(12) => \Product_mul_temp__1_n_141\,
      PCIN(11) => \Product_mul_temp__1_n_142\,
      PCIN(10) => \Product_mul_temp__1_n_143\,
      PCIN(9) => \Product_mul_temp__1_n_144\,
      PCIN(8) => \Product_mul_temp__1_n_145\,
      PCIN(7) => \Product_mul_temp__1_n_146\,
      PCIN(6) => \Product_mul_temp__1_n_147\,
      PCIN(5) => \Product_mul_temp__1_n_148\,
      PCIN(4) => \Product_mul_temp__1_n_149\,
      PCIN(3) => \Product_mul_temp__1_n_150\,
      PCIN(2) => \Product_mul_temp__1_n_151\,
      PCIN(1) => \Product_mul_temp__1_n_152\,
      PCIN(0) => \Product_mul_temp__1_n_153\,
      PCOUT(47 downto 0) => \NLW_Product_mul_temp__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_Product_mul_temp__2_UNDERFLOW_UNCONNECTED\
    );
\Product_out1_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Product_mul_temp_n_105,
      Q => \Product_out1_1_reg_n_0_[0]\
    );
\Product_out1_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Product_mul_temp_n_95,
      Q => \Product_out1_1_reg_n_0_[10]\
    );
\Product_out1_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Product_mul_temp_n_94,
      Q => \Product_out1_1_reg_n_0_[11]\
    );
\Product_out1_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Product_mul_temp_n_93,
      Q => \Product_out1_1_reg_n_0_[12]\
    );
\Product_out1_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Product_mul_temp_n_92,
      Q => \Product_out1_1_reg_n_0_[13]\
    );
\Product_out1_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Product_mul_temp_n_91,
      Q => \Product_out1_1_reg_n_0_[14]\
    );
\Product_out1_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Product_mul_temp_n_90,
      Q => \Product_out1_1_reg_n_0_[15]\
    );
\Product_out1_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Product_mul_temp_n_89,
      Q => \Product_out1_1_reg_n_0_[16]\
    );
\Product_out1_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Product_mul_temp_n_104,
      Q => \Product_out1_1_reg_n_0_[1]\
    );
\Product_out1_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Product_mul_temp_n_103,
      Q => \Product_out1_1_reg_n_0_[2]\
    );
\Product_out1_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Product_mul_temp_n_102,
      Q => \Product_out1_1_reg_n_0_[3]\
    );
\Product_out1_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Product_mul_temp_n_101,
      Q => \Product_out1_1_reg_n_0_[4]\
    );
\Product_out1_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Product_mul_temp_n_100,
      Q => \Product_out1_1_reg_n_0_[5]\
    );
\Product_out1_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Product_mul_temp_n_99,
      Q => \Product_out1_1_reg_n_0_[6]\
    );
\Product_out1_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Product_mul_temp_n_98,
      Q => \Product_out1_1_reg_n_0_[7]\
    );
\Product_out1_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Product_mul_temp_n_97,
      Q => \Product_out1_1_reg_n_0_[8]\
    );
\Product_out1_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Product_mul_temp_n_96,
      Q => \Product_out1_1_reg_n_0_[9]\
    );
\Sum1_out1_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(0),
      Q => Sum1_out1_1(0)
    );
\Sum1_out1_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(10),
      Q => Sum1_out1_1(10)
    );
\Sum1_out1_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(11),
      Q => Sum1_out1_1(11)
    );
\Sum1_out1_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(12),
      Q => Sum1_out1_1(12)
    );
\Sum1_out1_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(13),
      Q => Sum1_out1_1(13)
    );
\Sum1_out1_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(14),
      Q => Sum1_out1_1(14)
    );
\Sum1_out1_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(15),
      Q => Sum1_out1_1(15)
    );
\Sum1_out1_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(16),
      Q => Sum1_out1_1(16)
    );
\Sum1_out1_1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(17),
      Q => Sum1_out1_1(17)
    );
\Sum1_out1_1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(18),
      Q => Sum1_out1_1(18)
    );
\Sum1_out1_1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(19),
      Q => Sum1_out1_1(19)
    );
\Sum1_out1_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(1),
      Q => Sum1_out1_1(1)
    );
\Sum1_out1_1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(20),
      Q => Sum1_out1_1(20)
    );
\Sum1_out1_1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(21),
      Q => Sum1_out1_1(21)
    );
\Sum1_out1_1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(22),
      Q => Sum1_out1_1(22)
    );
\Sum1_out1_1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(23),
      Q => Sum1_out1_1(23)
    );
\Sum1_out1_1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(24),
      Q => Sum1_out1_1(24)
    );
\Sum1_out1_1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(25),
      Q => Sum1_out1_1(25)
    );
\Sum1_out1_1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(26),
      Q => Sum1_out1_1(26)
    );
\Sum1_out1_1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(27),
      Q => Sum1_out1_1(27)
    );
\Sum1_out1_1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(28),
      Q => Sum1_out1_1(28)
    );
\Sum1_out1_1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(29),
      Q => Sum1_out1_1(29)
    );
\Sum1_out1_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(2),
      Q => Sum1_out1_1(2)
    );
\Sum1_out1_1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(30),
      Q => Sum1_out1_1(30)
    );
\Sum1_out1_1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(31),
      Q => Sum1_out1_1(31)
    );
\Sum1_out1_1_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(32),
      Q => Sum1_out1_1(32)
    );
\Sum1_out1_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(3),
      Q => Sum1_out1_1(3)
    );
\Sum1_out1_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(4),
      Q => Sum1_out1_1(4)
    );
\Sum1_out1_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(5),
      Q => Sum1_out1_1(5)
    );
\Sum1_out1_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(6),
      Q => Sum1_out1_1(6)
    );
\Sum1_out1_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(7),
      Q => Sum1_out1_1(7)
    );
\Sum1_out1_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(8),
      Q => Sum1_out1_1(8)
    );
\Sum1_out1_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => Sum1_out1(9),
      Q => Sum1_out1_1(9)
    );
\delayMatch1_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(0),
      Q => \delayMatch1_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(10),
      Q => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(11),
      Q => \delayMatch1_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(12),
      Q => \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(13),
      Q => \delayMatch1_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(14),
      Q => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(15),
      Q => \delayMatch1_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(16),
      Q => \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(17),
      Q => \delayMatch1_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(18),
      Q => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(19),
      Q => \delayMatch1_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(1),
      Q => \delayMatch1_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(20),
      Q => \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(21),
      Q => \delayMatch1_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(22),
      Q => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(23),
      Q => \delayMatch1_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(24),
      Q => \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(25),
      Q => \delayMatch1_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(26),
      Q => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(27),
      Q => \delayMatch1_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(28),
      Q => \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(29),
      Q => \delayMatch1_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(2),
      Q => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(30),
      Q => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(31),
      Q => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(3),
      Q => \delayMatch1_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(4),
      Q => \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(5),
      Q => \delayMatch1_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(6),
      Q => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(7),
      Q => \delayMatch1_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(8),
      Q => \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => Data_Type_Conversion7_out1(9),
      Q => \delayMatch1_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0_n_0\
    );
\delayMatch1_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][0]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][10]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][11]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][11]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][11]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][12]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][12]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][12]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][13]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][13]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][13]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][14]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][15]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][15]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][15]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][16]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][16]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][16]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][17]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][17]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][17]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][18]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][19]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][19]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][19]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][1]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][1]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][1]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][20]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][20]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][20]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][21]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][21]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][21]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][22]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][23]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][23]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][23]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][24]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][24]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][24]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][25]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][25]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][25]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][26]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][27]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][27]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][27]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][28]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][28]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][28]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][29]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][29]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][29]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][2]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][30]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][31]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][3]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][3]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][3]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][4]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][4]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][4]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][5]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][5]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][5]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][6]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][7]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][7]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][7]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][8]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][8]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][8]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[2][9]_HwModeRegister1_reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch1_reg_reg[1][9]_srl2_HwModeRegister1_reg_reg_c_0_n_0\,
      Q => \delayMatch1_reg_reg[2][9]_HwModeRegister1_reg_reg_c_1_n_0\,
      R => '0'
    );
\delayMatch1_reg_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__30_n_0\,
      Q => \delayMatch1_reg_reg[3]\(0)
    );
\delayMatch1_reg_reg[3][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__20_n_0\,
      Q => \delayMatch1_reg_reg[3]\(10)
    );
\delayMatch1_reg_reg[3][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__19_n_0\,
      Q => \delayMatch1_reg_reg[3]\(11)
    );
\delayMatch1_reg_reg[3][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__18_n_0\,
      Q => \delayMatch1_reg_reg[3]\(12)
    );
\delayMatch1_reg_reg[3][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__17_n_0\,
      Q => \delayMatch1_reg_reg[3]\(13)
    );
\delayMatch1_reg_reg[3][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__16_n_0\,
      Q => \delayMatch1_reg_reg[3]\(14)
    );
\delayMatch1_reg_reg[3][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__15_n_0\,
      Q => \delayMatch1_reg_reg[3]\(15)
    );
\delayMatch1_reg_reg[3][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__14_n_0\,
      Q => \delayMatch1_reg_reg[3]\(16)
    );
\delayMatch1_reg_reg[3][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__13_n_0\,
      Q => \delayMatch1_reg_reg[3]\(17)
    );
\delayMatch1_reg_reg[3][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__12_n_0\,
      Q => \delayMatch1_reg_reg[3]\(18)
    );
\delayMatch1_reg_reg[3][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__11_n_0\,
      Q => \delayMatch1_reg_reg[3]\(19)
    );
\delayMatch1_reg_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__29_n_0\,
      Q => \delayMatch1_reg_reg[3]\(1)
    );
\delayMatch1_reg_reg[3][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__10_n_0\,
      Q => \delayMatch1_reg_reg[3]\(20)
    );
\delayMatch1_reg_reg[3][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__9_n_0\,
      Q => \delayMatch1_reg_reg[3]\(21)
    );
\delayMatch1_reg_reg[3][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__8_n_0\,
      Q => \delayMatch1_reg_reg[3]\(22)
    );
\delayMatch1_reg_reg[3][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__7_n_0\,
      Q => \delayMatch1_reg_reg[3]\(23)
    );
\delayMatch1_reg_reg[3][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__6_n_0\,
      Q => \delayMatch1_reg_reg[3]\(24)
    );
\delayMatch1_reg_reg[3][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__5_n_0\,
      Q => \delayMatch1_reg_reg[3]\(25)
    );
\delayMatch1_reg_reg[3][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__4_n_0\,
      Q => \delayMatch1_reg_reg[3]\(26)
    );
\delayMatch1_reg_reg[3][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__3_n_0\,
      Q => \delayMatch1_reg_reg[3]\(27)
    );
\delayMatch1_reg_reg[3][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__2_n_0\,
      Q => \delayMatch1_reg_reg[3]\(28)
    );
\delayMatch1_reg_reg[3][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__1_n_0\,
      Q => \delayMatch1_reg_reg[3]\(29)
    );
\delayMatch1_reg_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__28_n_0\,
      Q => \delayMatch1_reg_reg[3]\(2)
    );
\delayMatch1_reg_reg[3][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__0_n_0\,
      Q => \delayMatch1_reg_reg[3]\(30)
    );
\delayMatch1_reg_reg[3][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => delayMatch1_reg_reg_gate_n_0,
      Q => \delayMatch1_reg_reg[3]\(31)
    );
\delayMatch1_reg_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__27_n_0\,
      Q => \delayMatch1_reg_reg[3]\(3)
    );
\delayMatch1_reg_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__26_n_0\,
      Q => \delayMatch1_reg_reg[3]\(4)
    );
\delayMatch1_reg_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__25_n_0\,
      Q => \delayMatch1_reg_reg[3]\(5)
    );
\delayMatch1_reg_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__24_n_0\,
      Q => \delayMatch1_reg_reg[3]\(6)
    );
\delayMatch1_reg_reg[3][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__23_n_0\,
      Q => \delayMatch1_reg_reg[3]\(7)
    );
\delayMatch1_reg_reg[3][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__22_n_0\,
      Q => \delayMatch1_reg_reg[3]\(8)
    );
\delayMatch1_reg_reg[3][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => \delayMatch1_reg_reg_gate__21_n_0\,
      Q => \delayMatch1_reg_reg[3]\(9)
    );
delayMatch1_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => delayMatch1_reg_reg_gate_n_0
    );
\delayMatch1_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__0_n_0\
    );
\delayMatch1_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][29]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__1_n_0\
    );
\delayMatch1_reg_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][20]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__10_n_0\
    );
\delayMatch1_reg_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][19]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__11_n_0\
    );
\delayMatch1_reg_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__12_n_0\
    );
\delayMatch1_reg_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][17]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__13_n_0\
    );
\delayMatch1_reg_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][16]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__14_n_0\
    );
\delayMatch1_reg_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][15]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__15_n_0\
    );
\delayMatch1_reg_reg_gate__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__16_n_0\
    );
\delayMatch1_reg_reg_gate__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][13]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__17_n_0\
    );
\delayMatch1_reg_reg_gate__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][12]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__18_n_0\
    );
\delayMatch1_reg_reg_gate__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][11]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__19_n_0\
    );
\delayMatch1_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][28]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__2_n_0\
    );
\delayMatch1_reg_reg_gate__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__20_n_0\
    );
\delayMatch1_reg_reg_gate__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][9]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__21_n_0\
    );
\delayMatch1_reg_reg_gate__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][8]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__22_n_0\
    );
\delayMatch1_reg_reg_gate__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][7]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__23_n_0\
    );
\delayMatch1_reg_reg_gate__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__24_n_0\
    );
\delayMatch1_reg_reg_gate__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][5]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__25_n_0\
    );
\delayMatch1_reg_reg_gate__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][4]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__26_n_0\
    );
\delayMatch1_reg_reg_gate__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][3]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__27_n_0\
    );
\delayMatch1_reg_reg_gate__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__28_n_0\
    );
\delayMatch1_reg_reg_gate__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][1]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__29_n_0\
    );
\delayMatch1_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][27]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__3_n_0\
    );
\delayMatch1_reg_reg_gate__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][0]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__30_n_0\
    );
\delayMatch1_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__4_n_0\
    );
\delayMatch1_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][25]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__5_n_0\
    );
\delayMatch1_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][24]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__6_n_0\
    );
\delayMatch1_reg_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][23]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__7_n_0\
    );
\delayMatch1_reg_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__8_n_0\
    );
\delayMatch1_reg_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch1_reg_reg[2][21]_HwModeRegister1_reg_reg_c_1_n_0\,
      I1 => HwModeRegister1_reg_reg_c_1_n_0,
      O => \delayMatch1_reg_reg_gate__9_n_0\
    );
\delayMatch_reg_reg[7]_srl8_HwModeRegister1_reg_reg_c_6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => \^clk_enable\,
      CLK => clk,
      D => run_drum,
      Q => \delayMatch_reg_reg[7]_srl8_HwModeRegister1_reg_reg_c_6_n_0\
    );
\delayMatch_reg_reg[8]_HwModeRegister1_reg_reg_c_7\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^clk_enable\,
      D => \delayMatch_reg_reg[7]_srl8_HwModeRegister1_reg_reg_c_6_n_0\,
      Q => \delayMatch_reg_reg[8]_HwModeRegister1_reg_reg_c_7_n_0\,
      R => '0'
    );
\delayMatch_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => delayMatch_reg_reg_gate_n_0,
      Q => delayMatch_reg(9)
    );
delayMatch_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \delayMatch_reg_reg[8]_HwModeRegister1_reg_reg_c_7_n_0\,
      I1 => HwModeRegister1_reg_reg_c_7_n_0,
      O => delayMatch_reg_reg_gate_n_0
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp_9(13),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp_9(10),
      I1 => quad_correction_before_sub_temp_9(11),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp_9(15),
      I1 => quad_correction_before_sub_temp_9(14),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_sub_temp_9(13),
      I1 => quad_correction_before_sub_temp_9(12),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_sub_temp_9(10),
      I1 => quad_correction_before_sub_temp_9(11),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp_9(9),
      I1 => quad_correction_before_sub_temp_9(8),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => quad_correction_before_sub_temp_9(17),
      I1 => quad_correction_before_sub_temp_9(16),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp_9(20),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp_9(19),
      I1 => quad_correction_before_sub_temp_9(18),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_sub_temp_9(16),
      I1 => quad_correction_before_sub_temp_9(17),
      O => \i__carry__1_i_5_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp_9(7),
      I1 => quad_correction_before_sub_temp_9(6),
      O => \i__carry_i_4_n_0\
    );
\kconst_1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^clk_enable\,
      CLR => reset,
      D => '1',
      Q => kconst_1(31)
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__2_n_0\,
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__2_n_0\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__2_n_0\,
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__1_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__2_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__1_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \HDL_Counter4_out1_reg_n_0_[11]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => quad_correction_before_sub_temp(12 downto 9),
      S(3) => \HDL_Counter4_out1_reg_n_0_[12]\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131_n_0\,
      S(1) => \HDL_Counter4_out1_reg_n_0_[10]\,
      S(0) => \HDL_Counter4_out1_reg_n_0_[9]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__0_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \HDL_Counter1_out1_reg_n_0_[11]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => quad_correction_before_sub_temp_1(12 downto 9),
      S(3) => \HDL_Counter1_out1_reg_n_0_[12]\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131__0_n_0\,
      S(1) => \HDL_Counter1_out1_reg_n_0_[10]\,
      S(0) => \HDL_Counter1_out1_reg_n_0_[9]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \HDL_Counter3_out1_reg_n_0_[11]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => quad_correction_before_sub_temp_7(12 downto 9),
      S(3) => \HDL_Counter3_out1_reg_n_0_[12]\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131__1_n_0\,
      S(1) => \HDL_Counter3_out1_reg_n_0_[10]\,
      S(0) => \HDL_Counter3_out1_reg_n_0_[9]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104\: unisim.vcomponents.CARRY4
     port map (
      CI => u_Sin3_n_0,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter4_out1_reg_n_0_[8]\,
      DI(2) => '0',
      DI(1) => \HDL_Counter4_out1_reg_n_0_[6]\,
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_sub_temp(8 downto 5),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132_n_0\,
      S(2) => \HDL_Counter4_out1_reg_n_0_[7]\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133_n_0\,
      S(0) => \HDL_Counter4_out1_reg_n_0_[5]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__0\: unisim.vcomponents.CARRY4
     port map (
      CI => u_Sin2_n_1,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__0_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter1_out1_reg_n_0_[8]\,
      DI(2) => '0',
      DI(1) => \HDL_Counter1_out1_reg_n_0_[6]\,
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_sub_temp_1(8 downto 5),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132__0_n_0\,
      S(2) => \HDL_Counter1_out1_reg_n_0_[7]\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133__0_n_0\,
      S(0) => \HDL_Counter1_out1_reg_n_0_[5]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1\: unisim.vcomponents.CARRY4
     port map (
      CI => u_Sin_n_0,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter3_out1_reg_n_0_[8]\,
      DI(2) => '0',
      DI(1) => \HDL_Counter3_out1_reg_n_0_[6]\,
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_sub_temp_7(8 downto 5),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132__1_n_0\,
      S(2) => \HDL_Counter3_out1_reg_n_0_[7]\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133__1_n_0\,
      S(0) => \HDL_Counter3_out1_reg_n_0_[5]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[20]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[20]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[20]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[19]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[19]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[19]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[18]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[18]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[18]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(24),
      I1 => quad_correction_before_sub_temp_4(25),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(21),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \HDL_Counter4_out1_reg_n_0_[7]\,
      DI(1) => '0',
      DI(0) => \HDL_Counter4_out1_reg_n_0_[5]\,
      O(3 downto 0) => quad_correction_before_add_temp(8 downto 5),
      S(3) => \HDL_Counter4_out1_reg_n_0_[8]\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135_n_0\,
      S(1) => \HDL_Counter4_out1_reg_n_0_[6]\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__0_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \HDL_Counter1_out1_reg_n_0_[7]\,
      DI(1) => '0',
      DI(0) => \HDL_Counter1_out1_reg_n_0_[5]\,
      O(3 downto 0) => quad_correction_before_add_temp_0(8 downto 5),
      S(3) => \HDL_Counter1_out1_reg_n_0_[8]\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135__0_n_0\,
      S(1) => \HDL_Counter1_out1_reg_n_0_[6]\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \HDL_Counter3_out1_reg_n_0_[7]\,
      DI(1) => '0',
      DI(0) => \HDL_Counter3_out1_reg_n_0_[5]\,
      O(3 downto 0) => quad_correction_before_add_temp_6(8 downto 5),
      S(3) => \HDL_Counter3_out1_reg_n_0_[8]\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135__1_n_0\,
      S(1) => \HDL_Counter3_out1_reg_n_0_[6]\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[12]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[12]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[12]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[10]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[10]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[10]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[9]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[9]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[9]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[17]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[17]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[17]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[16]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[16]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[16]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[15]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[15]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[15]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[14]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[14]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[14]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[13]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[13]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[13]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[11]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[11]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[11]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_131__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[8]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[8]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[8]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_132__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[6]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[6]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[6]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_133__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134_n_3\,
      CYINIT => \HDL_Counter4_out1_reg_n_0_[0]\,
      DI(3) => '0',
      DI(2) => \HDL_Counter4_out1_reg_n_0_[3]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => quad_correction_before_add_temp(4 downto 1),
      S(3) => \HDL_Counter4_out1_reg_n_0_[4]\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137_n_0\,
      S(1) => \HDL_Counter4_out1_reg_n_0_[2]\,
      S(0) => \HDL_Counter4_out1_reg_n_0_[1]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__0_n_3\,
      CYINIT => \HDL_Counter1_out1_reg_n_0_[0]\,
      DI(3) => '0',
      DI(2) => \HDL_Counter1_out1_reg_n_0_[3]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => quad_correction_before_add_temp_0(4 downto 1),
      S(3) => \HDL_Counter1_out1_reg_n_0_[4]\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137__0_n_0\,
      S(1) => \HDL_Counter1_out1_reg_n_0_[2]\,
      S(0) => \HDL_Counter1_out1_reg_n_0_[1]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_3\,
      CYINIT => \HDL_Counter3_out1_reg_n_0_[0]\,
      DI(3) => '0',
      DI(2) => \HDL_Counter3_out1_reg_n_0_[3]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => quad_correction_before_add_temp_6(4 downto 1),
      S(3) => \HDL_Counter3_out1_reg_n_0_[4]\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137__1_n_0\,
      S(1) => \HDL_Counter3_out1_reg_n_0_[2]\,
      S(0) => \HDL_Counter3_out1_reg_n_0_[1]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[7]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[7]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[7]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_135__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[5]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[5]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[5]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_136__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[3]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[3]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[3]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_137__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(24),
      I1 => quad_correction_before_sub_temp_4(25),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(22),
      I1 => quad_correction_before_sub_temp_4(23),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(21),
      I1 => quad_correction_before_sub_temp_4(20),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(18),
      I1 => quad_correction_before_sub_temp_4(19),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter2_out1_reg_n_0_[30]\,
      DI(2 downto 1) => B"00",
      DI(0) => \HDL_Counter2_out1_reg_n_0_[27]\,
      O(3 downto 0) => quad_correction_before_sub_temp_4(30 downto 27),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__1_n_0\,
      S(2) => \HDL_Counter2_out1_reg_n_0_[29]\,
      S(1) => \HDL_Counter2_out1_reg_n_0_[28]\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[31]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter2_out1_reg_n_0_[26]\,
      DI(2) => '0',
      DI(1) => \HDL_Counter2_out1_reg_n_0_[24]\,
      DI(0) => \HDL_Counter2_out1_reg_n_0_[23]\,
      O(3 downto 0) => quad_correction_before_sub_temp_4(26 downto 23),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33_n_0\,
      S(2) => \HDL_Counter2_out1_reg_n_0_[25]\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__1_n_0\,
      DI(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__2_n_0\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__2_n_0\,
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__2_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__1_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__2_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__2_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(16),
      I1 => quad_correction_before_sub_temp_4(17),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_21__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(14),
      I1 => quad_correction_before_sub_temp_4(15),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_22__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(12),
      I1 => quad_correction_before_sub_temp_4(13),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_23__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter4_out1_reg_n_0_[28]\,
      DI(2 downto 1) => B"00",
      DI(0) => \HDL_Counter4_out1_reg_n_0_[25]\,
      O(3 downto 0) => quad_correction_before_add_temp(28 downto 25),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58_n_0\,
      S(2) => \HDL_Counter4_out1_reg_n_0_[27]\,
      S(1) => \HDL_Counter4_out1_reg_n_0_[26]\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__0_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__0_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter1_out1_reg_n_0_[28]\,
      DI(2 downto 1) => B"00",
      DI(0) => \HDL_Counter1_out1_reg_n_0_[25]\,
      O(3 downto 0) => quad_correction_before_add_temp_0(28 downto 25),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58__0_n_0\,
      S(2) => \HDL_Counter1_out1_reg_n_0_[27]\,
      S(1) => \HDL_Counter1_out1_reg_n_0_[26]\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(11),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter3_out1_reg_n_0_[28]\,
      DI(2 downto 1) => B"00",
      DI(0) => \HDL_Counter3_out1_reg_n_0_[25]\,
      O(3 downto 0) => quad_correction_before_add_temp_6(28 downto 25),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58__1_n_0\,
      S(2) => \HDL_Counter3_out1_reg_n_0_[27]\,
      S(1) => \HDL_Counter3_out1_reg_n_0_[26]\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(16),
      I1 => quad_correction_before_sub_temp_4(17),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_25__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(14),
      I1 => quad_correction_before_sub_temp_4(15),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(12),
      I1 => quad_correction_before_sub_temp_4(13),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_27_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(11),
      I1 => quad_correction_before_sub_temp_4(10),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_28__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_29_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \HDL_Counter2_out1_reg_n_0_[21]\,
      DI(1) => \HDL_Counter2_out1_reg_n_0_[20]\,
      DI(0) => \HDL_Counter2_out1_reg_n_0_[19]\,
      O(3 downto 0) => quad_correction_before_sub_temp_4(22 downto 19),
      S(3) => \HDL_Counter2_out1_reg_n_0_[22]\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__1_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_0\,
      CO(3) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_CO_UNCONNECTED\(3),
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => quad_correction_before_sub_temp_4(31),
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__2_n_0\,
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__1_n_0\,
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__1_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__2_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__1_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter2_out1_reg_n_0_[18]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => quad_correction_before_sub_temp_4(18 downto 15),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__1_n_0\,
      S(2) => \HDL_Counter2_out1_reg_n_0_[17]\,
      S(1) => \HDL_Counter2_out1_reg_n_0_[16]\,
      S(0) => \HDL_Counter2_out1_reg_n_0_[15]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[30]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_31__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[27]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_32_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[26]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_33_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[24]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_34_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[23]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_35_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(8),
      I1 => quad_correction_before_sub_temp_4(9),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_36__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \HDL_Counter4_out1_reg_n_0_[27]\,
      DI(1) => \HDL_Counter4_out1_reg_n_0_[26]\,
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_sub_temp(28 downto 25),
      S(3) => \HDL_Counter4_out1_reg_n_0_[28]\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72_n_0\,
      S(0) => \HDL_Counter4_out1_reg_n_0_[25]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__0_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \HDL_Counter1_out1_reg_n_0_[27]\,
      DI(1) => \HDL_Counter1_out1_reg_n_0_[26]\,
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_sub_temp_1(28 downto 25),
      S(3) => \HDL_Counter1_out1_reg_n_0_[28]\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71__0_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72__0_n_0\,
      S(0) => \HDL_Counter1_out1_reg_n_0_[25]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__2_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__1_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \HDL_Counter3_out1_reg_n_0_[27]\,
      DI(1) => \HDL_Counter3_out1_reg_n_0_[26]\,
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_sub_temp_7(28 downto 25),
      S(3) => \HDL_Counter3_out1_reg_n_0_[28]\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71__1_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72__1_n_0\,
      S(0) => \HDL_Counter3_out1_reg_n_0_[25]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(6),
      I1 => quad_correction_before_sub_temp_4(7),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[31]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[31]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[31]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(4),
      I1 => quad_correction_before_sub_temp_4(5),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[30]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[30]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[30]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[2]\,
      I1 => quad_correction_before_sub_temp_4(3),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_10_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_n_3\,
      CYINIT => '0',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_11__1_n_0\,
      DI(2) => '0',
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_13__1_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_14__2_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__1_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_16__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter4_out1_reg_n_0_[24]\,
      DI(2) => \HDL_Counter4_out1_reg_n_0_[23]\,
      DI(1) => '0',
      DI(0) => \HDL_Counter4_out1_reg_n_0_[21]\,
      O(3 downto 0) => quad_correction_before_sub_temp(24 downto 21),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74_n_0\,
      S(1) => \HDL_Counter4_out1_reg_n_0_[22]\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__0_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__0_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter1_out1_reg_n_0_[24]\,
      DI(2) => \HDL_Counter1_out1_reg_n_0_[23]\,
      DI(1) => '0',
      DI(0) => \HDL_Counter1_out1_reg_n_0_[21]\,
      O(3 downto 0) => quad_correction_before_sub_temp_1(24 downto 21),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73__0_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74__0_n_0\,
      S(1) => \HDL_Counter1_out1_reg_n_0_[22]\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(8),
      I1 => quad_correction_before_sub_temp_4(9),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__2_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__2_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__2_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__2_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter3_out1_reg_n_0_[24]\,
      DI(2) => \HDL_Counter3_out1_reg_n_0_[23]\,
      DI(1) => '0',
      DI(0) => \HDL_Counter3_out1_reg_n_0_[21]\,
      O(3 downto 0) => quad_correction_before_sub_temp_7(24 downto 21),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73__1_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74__1_n_0\,
      S(1) => \HDL_Counter3_out1_reg_n_0_[22]\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(6),
      I1 => quad_correction_before_sub_temp_4(7),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(4),
      I1 => quad_correction_before_sub_temp_4(5),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[2]\,
      I1 => quad_correction_before_sub_temp_4(3),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_43__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \HDL_Counter2_out1_reg_n_0_[11]\,
      O(3 downto 0) => quad_correction_before_sub_temp_4(14 downto 11),
      S(3) => \HDL_Counter2_out1_reg_n_0_[14]\,
      S(2) => \HDL_Counter2_out1_reg_n_0_[13]\,
      S(1) => \HDL_Counter2_out1_reg_n_0_[12]\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_45_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \HDL_Counter2_out1_reg_n_0_[8]\,
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_sub_temp_4(10 downto 7),
      S(3) => \HDL_Counter2_out1_reg_n_0_[10]\,
      S(2) => \HDL_Counter2_out1_reg_n_0_[9]\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__1_n_0\,
      S(0) => \HDL_Counter2_out1_reg_n_0_[7]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[21]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_46_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[20]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_47__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[19]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_48_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[18]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_17_n_0\,
      CO(3 downto 0) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__1_O_UNCONNECTED\(3 downto 1),
      O(0) => quad_correction_before_sub_temp_4(31),
      S(3 downto 1) => B"000",
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_18__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__1_n_3\,
      CYINIT => \HDL_Counter2_out1_reg_n_0_[2]\,
      DI(3) => \HDL_Counter2_out1_reg_n_0_[6]\,
      DI(2) => '0',
      DI(1) => \HDL_Counter2_out1_reg_n_0_[4]\,
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_sub_temp_4(6 downto 3),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__1_n_0\,
      S(2) => \HDL_Counter2_out1_reg_n_0_[5]\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54_n_0\,
      S(0) => \HDL_Counter2_out1_reg_n_0_[3]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \HDL_Counter4_out1_reg_n_0_[22]\,
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_add_temp(24 downto 21),
      S(3) => \HDL_Counter4_out1_reg_n_0_[24]\,
      S(2) => \HDL_Counter4_out1_reg_n_0_[23]\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93_n_0\,
      S(0) => \HDL_Counter4_out1_reg_n_0_[21]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__0_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \HDL_Counter1_out1_reg_n_0_[22]\,
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_add_temp_0(24 downto 21),
      S(3) => \HDL_Counter1_out1_reg_n_0_[24]\,
      S(2) => \HDL_Counter1_out1_reg_n_0_[23]\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93__0_n_0\,
      S(0) => \HDL_Counter1_out1_reg_n_0_[21]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[11]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \HDL_Counter3_out1_reg_n_0_[22]\,
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_add_temp_6(24 downto 21),
      S(3) => \HDL_Counter3_out1_reg_n_0_[24]\,
      S(2) => \HDL_Counter3_out1_reg_n_0_[23]\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93__1_n_0\,
      S(0) => \HDL_Counter3_out1_reg_n_0_[21]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[8]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_52__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[6]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_53__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[4]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_54_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24_n_0\,
      CO(3 downto 2) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \HDL_Counter4_out1_reg_n_0_[29]\,
      O(3) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57_O_UNCONNECTED\(3),
      O(2 downto 0) => quad_correction_before_add_temp(31 downto 29),
      S(3) => '0',
      S(2) => \HDL_Counter4_out1_reg_n_0_[31]\,
      S(1) => \HDL_Counter4_out1_reg_n_0_[30]\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__0_n_0\,
      CO(3 downto 2) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \HDL_Counter1_out1_reg_n_0_[29]\,
      O(3) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__0_O_UNCONNECTED\(3),
      O(2 downto 0) => quad_correction_before_add_temp_0(31 downto 29),
      S(3) => '0',
      S(2) => \HDL_Counter1_out1_reg_n_0_[31]\,
      S(1) => \HDL_Counter1_out1_reg_n_0_[30]\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_0\,
      CO(3 downto 2) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \HDL_Counter3_out1_reg_n_0_[29]\,
      O(3) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1_O_UNCONNECTED\(3),
      O(2 downto 0) => quad_correction_before_add_temp_6(31 downto 29),
      S(3) => '0',
      S(2) => \HDL_Counter3_out1_reg_n_0_[31]\,
      S(1) => \HDL_Counter3_out1_reg_n_0_[30]\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[28]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[28]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[28]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_58__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[25]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[25]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[25]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_59__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(28),
      I1 => quad_correction_before_sub_temp_4(29),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_5__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37_n_0\,
      CO(3 downto 2) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \HDL_Counter4_out1_reg_n_0_[30]\,
      DI(0) => '0',
      O(3) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => quad_correction_before_sub_temp(31 downto 29),
      S(3) => '0',
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39_n_0\,
      S(0) => \HDL_Counter4_out1_reg_n_0_[29]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_before_sub_temp(16 downto 13),
      S(3) => \HDL_Counter4_out1_reg_n_0_[16]\,
      S(2) => \HDL_Counter4_out1_reg_n_0_[15]\,
      S(1) => \HDL_Counter4_out1_reg_n_0_[14]\,
      S(0) => \HDL_Counter4_out1_reg_n_0_[13]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__0_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_before_sub_temp_1(16 downto 13),
      S(3) => \HDL_Counter1_out1_reg_n_0_[16]\,
      S(2) => \HDL_Counter1_out1_reg_n_0_[15]\,
      S(1) => \HDL_Counter1_out1_reg_n_0_[14]\,
      S(0) => \HDL_Counter1_out1_reg_n_0_[13]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_before_sub_temp_7(16 downto 13),
      S(3) => \HDL_Counter3_out1_reg_n_0_[16]\,
      S(2) => \HDL_Counter3_out1_reg_n_0_[15]\,
      S(1) => \HDL_Counter3_out1_reg_n_0_[14]\,
      S(0) => \HDL_Counter3_out1_reg_n_0_[13]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__0_n_0\,
      CO(3 downto 2) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \HDL_Counter1_out1_reg_n_0_[30]\,
      DI(0) => '0',
      O(3) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__0_O_UNCONNECTED\(3),
      O(2 downto 0) => quad_correction_before_sub_temp_1(31 downto 29),
      S(3) => '0',
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__0_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__0_n_0\,
      S(0) => \HDL_Counter1_out1_reg_n_0_[29]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(27),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__1_n_0\,
      CO(3 downto 2) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__2_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \HDL_Counter3_out1_reg_n_0_[30]\,
      DI(0) => '0',
      O(3) => \NLW_negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_6__2_O_UNCONNECTED\(3),
      O(2 downto 0) => quad_correction_before_sub_temp_7(31 downto 29),
      S(3) => '0',
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_38__1_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_39__1_n_0\,
      S(0) => \HDL_Counter3_out1_reg_n_0_[29]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter4_out1_reg_n_0_[20]\,
      DI(2) => \HDL_Counter4_out1_reg_n_0_[19]\,
      DI(1) => \HDL_Counter4_out1_reg_n_0_[18]\,
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_sub_temp(20 downto 17),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107_n_0\,
      S(0) => \HDL_Counter4_out1_reg_n_0_[17]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__0_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__0_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter1_out1_reg_n_0_[20]\,
      DI(2) => \HDL_Counter1_out1_reg_n_0_[19]\,
      DI(1) => \HDL_Counter1_out1_reg_n_0_[18]\,
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_sub_temp_1(20 downto 17),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105__0_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106__0_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107__0_n_0\,
      S(0) => \HDL_Counter1_out1_reg_n_0_[17]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter3_out1_reg_n_0_[20]\,
      DI(2) => \HDL_Counter3_out1_reg_n_0_[19]\,
      DI(1) => \HDL_Counter3_out1_reg_n_0_[18]\,
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_sub_temp_7(20 downto 17),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_105__1_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_106__1_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_107__1_n_0\,
      S(0) => \HDL_Counter3_out1_reg_n_0_[17]\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[27]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[27]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[27]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_71__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[26]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[26]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[26]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_72__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[24]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[24]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[24]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_73__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[23]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[23]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[23]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_74__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[21]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[21]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[21]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_75__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(30),
      I1 => quad_correction_before_sub_temp_4(31),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_7__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter4_out1_reg_n_0_[12]\,
      DI(2) => '0',
      DI(1) => \HDL_Counter4_out1_reg_n_0_[10]\,
      DI(0) => \HDL_Counter4_out1_reg_n_0_[9]\,
      O(3 downto 0) => quad_correction_before_add_temp(12 downto 9),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123_n_0\,
      S(2) => \HDL_Counter4_out1_reg_n_0_[11]\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__0_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__0_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter1_out1_reg_n_0_[12]\,
      DI(2) => '0',
      DI(1) => \HDL_Counter1_out1_reg_n_0_[10]\,
      DI(0) => \HDL_Counter1_out1_reg_n_0_[9]\,
      O(3 downto 0) => quad_correction_before_add_temp_0(12 downto 9),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123__0_n_0\,
      S(2) => \HDL_Counter1_out1_reg_n_0_[11]\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124__0_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter3_out1_reg_n_0_[12]\,
      DI(2) => '0',
      DI(1) => \HDL_Counter3_out1_reg_n_0_[10]\,
      DI(0) => \HDL_Counter3_out1_reg_n_0_[9]\,
      O(3 downto 0) => quad_correction_before_add_temp_6(12 downto 9),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_123__1_n_0\,
      S(2) => \HDL_Counter3_out1_reg_n_0_[11]\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_124__1_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_125__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(28),
      I1 => quad_correction_before_sub_temp_4(29),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_8__2_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \HDL_Counter4_out1_reg_n_0_[17]\,
      O(3 downto 0) => quad_correction_before_add_temp(20 downto 17),
      S(3) => \HDL_Counter4_out1_reg_n_0_[20]\,
      S(2) => \HDL_Counter4_out1_reg_n_0_[19]\,
      S(1) => \HDL_Counter4_out1_reg_n_0_[18]\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__0_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \HDL_Counter1_out1_reg_n_0_[17]\,
      O(3 downto 0) => quad_correction_before_add_temp_0(20 downto 17),
      S(3) => \HDL_Counter1_out1_reg_n_0_[20]\,
      S(2) => \HDL_Counter1_out1_reg_n_0_[19]\,
      S(1) => \HDL_Counter1_out1_reg_n_0_[18]\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \HDL_Counter3_out1_reg_n_0_[17]\,
      O(3 downto 0) => quad_correction_before_add_temp_6(20 downto 17),
      S(3) => \HDL_Counter3_out1_reg_n_0_[20]\,
      S(2) => \HDL_Counter3_out1_reg_n_0_[19]\,
      S(1) => \HDL_Counter3_out1_reg_n_0_[18]\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_126__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[22]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[22]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[22]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_93__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter4_out1_reg_n_0_[16]\,
      DI(2) => \HDL_Counter4_out1_reg_n_0_[15]\,
      DI(1) => \HDL_Counter4_out1_reg_n_0_[14]\,
      DI(0) => \HDL_Counter4_out1_reg_n_0_[13]\,
      O(3 downto 0) => quad_correction_before_add_temp(16 downto 13),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__0_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__0_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__0_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__0_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__0_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter1_out1_reg_n_0_[16]\,
      DI(2) => \HDL_Counter1_out1_reg_n_0_[15]\,
      DI(1) => \HDL_Counter1_out1_reg_n_0_[14]\,
      DI(0) => \HDL_Counter1_out1_reg_n_0_[13]\,
      O(3 downto 0) => quad_correction_before_add_temp_0(16 downto 13),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127__0_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128__0_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129__0_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_0\,
      CO(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_0\,
      CO(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_1\,
      CO(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_2\,
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter3_out1_reg_n_0_[16]\,
      DI(2) => \HDL_Counter3_out1_reg_n_0_[15]\,
      DI(1) => \HDL_Counter3_out1_reg_n_0_[14]\,
      DI(0) => \HDL_Counter3_out1_reg_n_0_[13]\,
      O(3 downto 0) => quad_correction_before_add_temp_6(16 downto 13),
      S(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_127__1_n_0\,
      S(2) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_128__1_n_0\,
      S(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_129__1_n_0\,
      S(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_130__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[29]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[29]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95__0_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[29]\,
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_95__1_n_0\
    );
\negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad_correction_before_sub_temp_4(27),
      I1 => quad_correction_before_sub_temp_4(26),
      O => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_9__1_n_0\
    );
u_DeltaSigma: entity work.design_1_audio_core_0_0_DeltaSigma
     port map (
      CO(0) => u_DeltaSigma_n_2,
      DI(1) => out_PDM,
      DI(0) => Product_out1_1(71),
      \Discrete_Time_Integrator_x_reg_reg[1]_i_24\ => \Discrete_Time_Integrator_x_reg_reg[1]_i_24_n_0\,
      \Discrete_Time_Integrator_x_reg_reg[1]_i_25\ => \Discrete_Time_Integrator_x_reg_reg[1]_i_25_n_0\,
      O(0) => Product_out1_1(73),
      P(31) => \Product_mul_temp__2_n_58\,
      P(30) => \Product_mul_temp__2_n_59\,
      P(29) => \Product_mul_temp__2_n_60\,
      P(28) => \Product_mul_temp__2_n_61\,
      P(27) => \Product_mul_temp__2_n_62\,
      P(26) => \Product_mul_temp__2_n_63\,
      P(25) => \Product_mul_temp__2_n_64\,
      P(24) => \Product_mul_temp__2_n_65\,
      P(23) => \Product_mul_temp__2_n_66\,
      P(22) => \Product_mul_temp__2_n_67\,
      P(21) => \Product_mul_temp__2_n_68\,
      P(20) => \Product_mul_temp__2_n_69\,
      P(19) => \Product_mul_temp__2_n_70\,
      P(18) => \Product_mul_temp__2_n_71\,
      P(17) => \Product_mul_temp__2_n_72\,
      P(16) => \Product_mul_temp__2_n_73\,
      P(15) => \Product_mul_temp__2_n_74\,
      P(14) => \Product_mul_temp__2_n_75\,
      P(13) => \Product_mul_temp__2_n_76\,
      P(12) => \Product_mul_temp__2_n_77\,
      P(11) => \Product_mul_temp__2_n_78\,
      P(10) => \Product_mul_temp__2_n_79\,
      P(9) => \Product_mul_temp__2_n_80\,
      P(8) => \Product_mul_temp__2_n_81\,
      P(7) => \Product_mul_temp__2_n_82\,
      P(6) => \Product_mul_temp__2_n_83\,
      P(5) => \Product_mul_temp__2_n_84\,
      P(4) => \Product_mul_temp__2_n_85\,
      P(3) => \Product_mul_temp__2_n_86\,
      P(2) => \Product_mul_temp__2_n_87\,
      P(1) => \Product_mul_temp__2_n_88\,
      P(0) => \Product_mul_temp__2_n_89\,
      \Product_mul_temp__0\(21) => \Product_mul_temp__0_n_84\,
      \Product_mul_temp__0\(20) => \Product_mul_temp__0_n_85\,
      \Product_mul_temp__0\(19) => \Product_mul_temp__0_n_86\,
      \Product_mul_temp__0\(18) => \Product_mul_temp__0_n_87\,
      \Product_mul_temp__0\(17) => \Product_mul_temp__0_n_88\,
      \Product_mul_temp__0\(16) => \Product_mul_temp__0_n_89\,
      \Product_mul_temp__0\(15) => \Product_mul_temp__0_n_90\,
      \Product_mul_temp__0\(14) => \Product_mul_temp__0_n_91\,
      \Product_mul_temp__0\(13) => \Product_mul_temp__0_n_92\,
      \Product_mul_temp__0\(12) => \Product_mul_temp__0_n_93\,
      \Product_mul_temp__0\(11) => \Product_mul_temp__0_n_94\,
      \Product_mul_temp__0\(10) => \Product_mul_temp__0_n_95\,
      \Product_mul_temp__0\(9) => \Product_mul_temp__0_n_96\,
      \Product_mul_temp__0\(8) => \Product_mul_temp__0_n_97\,
      \Product_mul_temp__0\(7) => \Product_mul_temp__0_n_98\,
      \Product_mul_temp__0\(6) => \Product_mul_temp__0_n_99\,
      \Product_mul_temp__0\(5) => \Product_mul_temp__0_n_100\,
      \Product_mul_temp__0\(4) => \Product_mul_temp__0_n_101\,
      \Product_mul_temp__0\(3) => \Product_mul_temp__0_n_102\,
      \Product_mul_temp__0\(2) => \Product_mul_temp__0_n_103\,
      \Product_mul_temp__0\(1) => \Product_mul_temp__0_n_104\,
      \Product_mul_temp__0\(0) => \Product_mul_temp__0_n_105\,
      Q(16) => \Product_out1_1_reg_n_0_[16]\,
      Q(15) => \Product_out1_1_reg_n_0_[15]\,
      Q(14) => \Product_out1_1_reg_n_0_[14]\,
      Q(13) => \Product_out1_1_reg_n_0_[13]\,
      Q(12) => \Product_out1_1_reg_n_0_[12]\,
      Q(11) => \Product_out1_1_reg_n_0_[11]\,
      Q(10) => \Product_out1_1_reg_n_0_[10]\,
      Q(9) => \Product_out1_1_reg_n_0_[9]\,
      Q(8) => \Product_out1_1_reg_n_0_[8]\,
      Q(7) => \Product_out1_1_reg_n_0_[7]\,
      Q(6) => \Product_out1_1_reg_n_0_[6]\,
      Q(5) => \Product_out1_1_reg_n_0_[5]\,
      Q(4) => \Product_out1_1_reg_n_0_[4]\,
      Q(3) => \Product_out1_1_reg_n_0_[3]\,
      Q(2) => \Product_out1_1_reg_n_0_[2]\,
      Q(1) => \Product_out1_1_reg_n_0_[1]\,
      Q(0) => \Product_out1_1_reg_n_0_[0]\,
      S(0) => \Discrete_Time_Integrator_x_reg[13]_i_9_n_0\,
      clk => clk,
      clk_enable => \^clk_enable\,
      reset => reset
    );
u_Drum: entity work.design_1_audio_core_0_0_Drum
     port map (
      D(32 downto 0) => Sum1_out1(32 downto 0),
      DI(1) => \i__carry__0_i_1_n_0\,
      DI(0) => \i__carry__0_i_2_n_0\,
      \HDL_Counter5_out1_reg[16]\(3) => \i__carry__0_i_3_n_0\,
      \HDL_Counter5_out1_reg[16]\(2) => \i__carry__0_i_4_n_0\,
      \HDL_Counter5_out1_reg[16]\(1) => \i__carry__0_i_5_n_0\,
      \HDL_Counter5_out1_reg[16]\(0) => \i__carry__0_i_6_n_0\,
      \HDL_Counter5_out1_reg[19]\(0) => \i__carry__1_i_2_n_0\,
      \HDL_Counter5_out1_reg[19]_0\(2) => \i__carry__1_i_3_n_0\,
      \HDL_Counter5_out1_reg[19]_0\(1) => \i__carry__1_i_4_n_0\,
      \HDL_Counter5_out1_reg[19]_0\(0) => \i__carry__1_i_5_n_0\,
      HwModeRegister1_reg_reg_c_3 => HwModeRegister1_reg_reg_c_3_n_0,
      HwModeRegister1_reg_reg_c_4 => HwModeRegister1_reg_reg_c_4_n_0,
      HwModeRegister1_reg_reg_c_5 => HwModeRegister1_reg_reg_c_5_n_0,
      S(0) => \i__carry_i_4_n_0\,
      clk => clk,
      clk_enable => \^clk_enable\,
      \delayMatch1_reg_reg[3]\(31 downto 0) => \delayMatch1_reg_reg[3]\(31 downto 0),
      delayMatch_reg(0) => delayMatch_reg(9),
      \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3\(14 downto 0) => quad_correction_before_sub_temp_9(20 downto 6),
      reset => reset,
      run_drum => run_drum
    );
u_Sin: entity work.design_1_audio_core_0_0_Sin
     port map (
      CO(0) => u_Sin_n_0,
      DI(0) => u_Sin_n_2,
      \HDL_Counter3_out1_reg[29]\(27 downto 0) => quad_correction_before_th00_in_8(29 downto 2),
      \HDL_Counter3_out1_reg[30]\(26 downto 0) => quad_correction_before_sub_temp_7(31 downto 5),
      HwModeRegister1_reg_reg_c_3 => HwModeRegister1_reg_reg_c_3_n_0,
      Q(31) => \HDL_Counter3_out1_reg_n_0_[31]\,
      Q(30) => \HDL_Counter3_out1_reg_n_0_[30]\,
      Q(29) => \HDL_Counter3_out1_reg_n_0_[29]\,
      Q(28) => \HDL_Counter3_out1_reg_n_0_[28]\,
      Q(27) => \HDL_Counter3_out1_reg_n_0_[27]\,
      Q(26) => \HDL_Counter3_out1_reg_n_0_[26]\,
      Q(25) => \HDL_Counter3_out1_reg_n_0_[25]\,
      Q(24) => \HDL_Counter3_out1_reg_n_0_[24]\,
      Q(23) => \HDL_Counter3_out1_reg_n_0_[23]\,
      Q(22) => \HDL_Counter3_out1_reg_n_0_[22]\,
      Q(21) => \HDL_Counter3_out1_reg_n_0_[21]\,
      Q(20) => \HDL_Counter3_out1_reg_n_0_[20]\,
      Q(19) => \HDL_Counter3_out1_reg_n_0_[19]\,
      Q(18) => \HDL_Counter3_out1_reg_n_0_[18]\,
      Q(17) => \HDL_Counter3_out1_reg_n_0_[17]\,
      Q(16) => \HDL_Counter3_out1_reg_n_0_[16]\,
      Q(15) => \HDL_Counter3_out1_reg_n_0_[15]\,
      Q(14) => \HDL_Counter3_out1_reg_n_0_[14]\,
      Q(13) => \HDL_Counter3_out1_reg_n_0_[13]\,
      Q(12) => \HDL_Counter3_out1_reg_n_0_[12]\,
      Q(11) => \HDL_Counter3_out1_reg_n_0_[11]\,
      Q(10) => \HDL_Counter3_out1_reg_n_0_[10]\,
      Q(9) => \HDL_Counter3_out1_reg_n_0_[9]\,
      Q(8) => \HDL_Counter3_out1_reg_n_0_[8]\,
      Q(7) => \HDL_Counter3_out1_reg_n_0_[7]\,
      Q(6) => \HDL_Counter3_out1_reg_n_0_[6]\,
      Q(5) => \HDL_Counter3_out1_reg_n_0_[5]\,
      Q(4) => \HDL_Counter3_out1_reg_n_0_[4]\,
      Q(3) => \HDL_Counter3_out1_reg_n_0_[3]\,
      Q(2) => \HDL_Counter3_out1_reg_n_0_[2]\,
      Q(1) => \HDL_Counter3_out1_reg_n_0_[1]\,
      Q(0) => \HDL_Counter3_out1_reg_n_0_[0]\,
      S(0) => u_Sin_n_50,
      Sin1_out1(14) => Sin1_out1(29),
      Sin1_out1(13) => Sin1_out1(27),
      Sin1_out1(12) => Sin1_out1(25),
      Sin1_out1(11) => Sin1_out1(23),
      Sin1_out1(10) => Sin1_out1(21),
      Sin1_out1(9) => Sin1_out1(19),
      Sin1_out1(8) => Sin1_out1(17),
      Sin1_out1(7) => Sin1_out1(15),
      Sin1_out1(6) => Sin1_out1(12),
      Sin1_out1(5) => Sin1_out1(10),
      Sin1_out1(4) => Sin1_out1(8),
      Sin1_out1(3) => Sin1_out1(6),
      Sin1_out1(2) => Sin1_out1(4),
      Sin1_out1(1 downto 0) => Sin1_out1(2 downto 1),
      Sin2_out1(14) => Sin2_out1(29),
      Sin2_out1(13) => Sin2_out1(27),
      Sin2_out1(12) => Sin2_out1(25),
      Sin2_out1(11) => Sin2_out1(23),
      Sin2_out1(10) => Sin2_out1(21),
      Sin2_out1(9) => Sin2_out1(19),
      Sin2_out1(8) => Sin2_out1(17),
      Sin2_out1(7) => Sin2_out1(15),
      Sin2_out1(6) => Sin2_out1(12),
      Sin2_out1(5) => Sin2_out1(10),
      Sin2_out1(4) => Sin2_out1(8),
      Sin2_out1(3) => Sin2_out1(6),
      Sin2_out1(2) => Sin2_out1(4),
      Sin2_out1(1 downto 0) => Sin2_out1(2 downto 1),
      Sin3_out1(1) => Sin3_out1(30),
      Sin3_out1(0) => Sin3_out1(2),
      clk => clk,
      clk_enable => \^clk_enable\,
      \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1\ => u_Sin_n_27,
      \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_0\ => u_Sin_n_28,
      \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_1\ => u_Sin_n_29,
      \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_2\ => u_Sin_n_30,
      \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1\ => u_Sin_n_31,
      \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_0\ => u_Sin_n_32,
      \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_1\ => u_Sin_n_33,
      \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1\ => u_Sin_n_34,
      \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_0\ => u_Sin_n_35,
      \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_1\ => u_Sin_n_36,
      \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_2\ => u_Sin_n_37,
      \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1\ => u_Sin_n_38,
      \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_0\ => u_Sin_n_39,
      \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_1\ => u_Sin_n_40,
      \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_2\ => u_Sin_n_41,
      \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1\ => u_Sin_n_42,
      \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_0\ => u_Sin_n_43,
      \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_1\ => u_Sin_n_44,
      \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_2\ => u_Sin_n_45,
      \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1\ => u_Sin_n_20,
      \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_0\(0) => y5_p(0),
      \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_1\ => u_Sin_n_22,
      \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_2\(0) => u_Sin_n_49,
      \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1\ => u_Sin_n_46,
      \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_0\ => u_Sin_n_47,
      \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_1\ => u_Sin_n_48,
      \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(16 downto 15) => Sin_out1(31 downto 30),
      \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(14) => Sin_out1(28),
      \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(13) => Sin_out1(26),
      \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(12) => Sin_out1(24),
      \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(11) => Sin_out1(22),
      \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(10) => Sin_out1(20),
      \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(9) => Sin_out1(18),
      \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(8) => Sin_out1(16),
      \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(7 downto 6) => Sin_out1(14 downto 13),
      \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(5) => Sin_out1(11),
      \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(4) => Sin_out1(9),
      \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(3) => Sin_out1(7),
      \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(2) => Sin_out1(5),
      \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(1) => Sin_out1(3),
      \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(0) => Sin_out1(1),
      \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1\ => u_Sin_n_23,
      \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_0\ => u_Sin_n_24,
      \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_1\ => u_Sin_n_25,
      \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_2\ => u_Sin_n_26,
      \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0\(0) => u_Sin_n_1,
      \negate_reg_reg_reg[5]_0\ => u_Sin1_n_30,
      \negate_reg_reg_reg[5]_1\ => u_Sin1_n_3,
      quad_correction_before_add_temp(30 downto 0) => quad_correction_before_add_temp_6(31 downto 1),
      reset => reset,
      \y5_p_reg[0]_0\(0) => y5_p_11(0),
      \y5_p_reg[0]_1\(0) => y5_p_10(0),
      \y5_p_reg[0]_2\(0) => y5_p_12(0)
    );
u_Sin1: entity work.design_1_audio_core_0_0_Sin1
     port map (
      CO(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      HwModeRegister1_reg_reg_c_3 => HwModeRegister1_reg_reg_c_3_n_0,
      Q(29) => \HDL_Counter2_out1_reg_n_0_[31]\,
      Q(28) => \HDL_Counter2_out1_reg_n_0_[30]\,
      Q(27) => \HDL_Counter2_out1_reg_n_0_[29]\,
      Q(26) => \HDL_Counter2_out1_reg_n_0_[28]\,
      Q(25) => \HDL_Counter2_out1_reg_n_0_[27]\,
      Q(24) => \HDL_Counter2_out1_reg_n_0_[26]\,
      Q(23) => \HDL_Counter2_out1_reg_n_0_[25]\,
      Q(22) => \HDL_Counter2_out1_reg_n_0_[24]\,
      Q(21) => \HDL_Counter2_out1_reg_n_0_[23]\,
      Q(20) => \HDL_Counter2_out1_reg_n_0_[22]\,
      Q(19) => \HDL_Counter2_out1_reg_n_0_[21]\,
      Q(18) => \HDL_Counter2_out1_reg_n_0_[20]\,
      Q(17) => \HDL_Counter2_out1_reg_n_0_[19]\,
      Q(16) => \HDL_Counter2_out1_reg_n_0_[18]\,
      Q(15) => \HDL_Counter2_out1_reg_n_0_[17]\,
      Q(14) => \HDL_Counter2_out1_reg_n_0_[16]\,
      Q(13) => \HDL_Counter2_out1_reg_n_0_[15]\,
      Q(12) => \HDL_Counter2_out1_reg_n_0_[14]\,
      Q(11) => \HDL_Counter2_out1_reg_n_0_[13]\,
      Q(10) => \HDL_Counter2_out1_reg_n_0_[12]\,
      Q(9) => \HDL_Counter2_out1_reg_n_0_[11]\,
      Q(8) => \HDL_Counter2_out1_reg_n_0_[10]\,
      Q(7) => \HDL_Counter2_out1_reg_n_0_[9]\,
      Q(6) => \HDL_Counter2_out1_reg_n_0_[8]\,
      Q(5) => \HDL_Counter2_out1_reg_n_0_[7]\,
      Q(4) => \HDL_Counter2_out1_reg_n_0_[6]\,
      Q(3) => \HDL_Counter2_out1_reg_n_0_[5]\,
      Q(2) => \HDL_Counter2_out1_reg_n_0_[4]\,
      Q(1) => \HDL_Counter2_out1_reg_n_0_[3]\,
      Q(0) => \HDL_Counter2_out1_reg_n_0_[2]\,
      Sin1_out1(17 downto 15) => Sin1_out1(31 downto 29),
      Sin1_out1(14) => Sin1_out1(27),
      Sin1_out1(13) => Sin1_out1(25),
      Sin1_out1(12) => Sin1_out1(23),
      Sin1_out1(11) => Sin1_out1(21),
      Sin1_out1(10) => Sin1_out1(19),
      Sin1_out1(9) => Sin1_out1(17),
      Sin1_out1(8 downto 7) => Sin1_out1(15 downto 14),
      Sin1_out1(6) => Sin1_out1(12),
      Sin1_out1(5) => Sin1_out1(10),
      Sin1_out1(4) => Sin1_out1(8),
      Sin1_out1(3) => Sin1_out1(6),
      Sin1_out1(2) => Sin1_out1(4),
      Sin1_out1(1 downto 0) => Sin1_out1(2 downto 1),
      Sin2_out1(14) => Sin2_out1(31),
      Sin2_out1(13) => Sin2_out1(28),
      Sin2_out1(12) => Sin2_out1(26),
      Sin2_out1(11) => Sin2_out1(24),
      Sin2_out1(10) => Sin2_out1(22),
      Sin2_out1(9) => Sin2_out1(20),
      Sin2_out1(8) => Sin2_out1(18),
      Sin2_out1(7) => Sin2_out1(16),
      Sin2_out1(6) => Sin2_out1(13),
      Sin2_out1(5) => Sin2_out1(11),
      Sin2_out1(4) => Sin2_out1(9),
      Sin2_out1(3) => Sin2_out1(7),
      Sin2_out1(2) => Sin2_out1(5),
      Sin2_out1(1) => Sin2_out1(3),
      Sin2_out1(0) => Sin2_out1(1),
      clk => clk,
      clk_enable => \^clk_enable\,
      \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1\ => u_Sin1_n_9,
      \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_0\ => u_Sin1_n_10,
      \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_1\ => u_Sin1_n_11,
      \delayMatch1_reg_reg[2][10]_HwModeRegister1_reg_reg_c_1_2\ => u_Sin1_n_12,
      \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1\ => u_Sin1_n_13,
      \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_0\ => u_Sin1_n_14,
      \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_1\ => u_Sin1_n_15,
      \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1\ => u_Sin1_n_16,
      \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_0\ => u_Sin1_n_17,
      \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_1\ => u_Sin1_n_18,
      \delayMatch1_reg_reg[2][18]_HwModeRegister1_reg_reg_c_1_2\ => u_Sin1_n_19,
      \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1\ => u_Sin1_n_20,
      \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_0\ => u_Sin1_n_21,
      \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_1\ => u_Sin1_n_22,
      \delayMatch1_reg_reg[2][22]_HwModeRegister1_reg_reg_c_1_2\ => u_Sin1_n_23,
      \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1\ => u_Sin1_n_24,
      \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_0\ => u_Sin1_n_25,
      \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_1\ => u_Sin1_n_26,
      \delayMatch1_reg_reg[2][26]_HwModeRegister1_reg_reg_c_1_2\ => u_Sin1_n_27,
      \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1\ => u_Sin1_n_0,
      \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_0\(0) => y5_p_10(0),
      \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_1\ => u_Sin1_n_2,
      \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_2\ => u_Sin1_n_3,
      \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_3\ => u_Sin1_n_4,
      \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1_4\ => u_Sin1_n_32,
      \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1\ => u_Sin1_n_28,
      \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_0\ => u_Sin1_n_29,
      \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_1\ => u_Sin1_n_30,
      \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_2\ => u_Sin1_n_31,
      \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1\ => u_Sin1_n_5,
      \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_0\ => u_Sin1_n_6,
      \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_1\ => u_Sin1_n_7,
      \delayMatch1_reg_reg[2][6]_HwModeRegister1_reg_reg_c_1_2\ => u_Sin1_n_8,
      \negate_reg_reg_reg[5]_0\ => u_Sin2_n_0,
      quad_correction_after_cast_3(1) => quad_correction_after_cast_3(30),
      quad_correction_after_cast_3(0) => quad_correction_after_cast_3(2),
      quad_correction_before_add_temp(27 downto 0) => quad_correction_before_add_temp_3(31 downto 4),
      quad_correction_before_th00_in(26 downto 0) => quad_correction_before_th00_in_5(29 downto 3),
      reset => reset,
      \y5_p_reg[0]_0\(0) => y5_p(0),
      \y5_p_reg[30]_0\(2) => y5_p_11(30),
      \y5_p_reg[30]_0\(1) => y5_p_11(2),
      \y5_p_reg[30]_0\(0) => y5_p_11(0),
      \y5_p_reg[31]_0\(14) => Sin_out1(31),
      \y5_p_reg[31]_0\(13) => Sin_out1(28),
      \y5_p_reg[31]_0\(12) => Sin_out1(26),
      \y5_p_reg[31]_0\(11) => Sin_out1(24),
      \y5_p_reg[31]_0\(10) => Sin_out1(22),
      \y5_p_reg[31]_0\(9) => Sin_out1(20),
      \y5_p_reg[31]_0\(8) => Sin_out1(18),
      \y5_p_reg[31]_0\(7) => Sin_out1(16),
      \y5_p_reg[31]_0\(6) => Sin_out1(13),
      \y5_p_reg[31]_0\(5) => Sin_out1(11),
      \y5_p_reg[31]_0\(4) => Sin_out1(9),
      \y5_p_reg[31]_0\(3) => Sin_out1(7),
      \y5_p_reg[31]_0\(2) => Sin_out1(5),
      \y5_p_reg[31]_0\(1) => Sin_out1(3),
      \y5_p_reg[31]_0\(0) => Sin_out1(1)
    );
u_Sin2: entity work.design_1_audio_core_0_0_Sin2
     port map (
      CO(0) => u_Sin2_n_1,
      \HDL_Counter1_out1_reg[29]\(27 downto 0) => quad_correction_before_th00_in_2(29 downto 2),
      \HDL_Counter1_out1_reg[30]\(26 downto 0) => quad_correction_before_sub_temp_1(31 downto 5),
      HwModeRegister1_reg_reg_c_3 => HwModeRegister1_reg_reg_c_3_n_0,
      Q(31) => \HDL_Counter1_out1_reg_n_0_[31]\,
      Q(30) => \HDL_Counter1_out1_reg_n_0_[30]\,
      Q(29) => \HDL_Counter1_out1_reg_n_0_[29]\,
      Q(28) => \HDL_Counter1_out1_reg_n_0_[28]\,
      Q(27) => \HDL_Counter1_out1_reg_n_0_[27]\,
      Q(26) => \HDL_Counter1_out1_reg_n_0_[26]\,
      Q(25) => \HDL_Counter1_out1_reg_n_0_[25]\,
      Q(24) => \HDL_Counter1_out1_reg_n_0_[24]\,
      Q(23) => \HDL_Counter1_out1_reg_n_0_[23]\,
      Q(22) => \HDL_Counter1_out1_reg_n_0_[22]\,
      Q(21) => \HDL_Counter1_out1_reg_n_0_[21]\,
      Q(20) => \HDL_Counter1_out1_reg_n_0_[20]\,
      Q(19) => \HDL_Counter1_out1_reg_n_0_[19]\,
      Q(18) => \HDL_Counter1_out1_reg_n_0_[18]\,
      Q(17) => \HDL_Counter1_out1_reg_n_0_[17]\,
      Q(16) => \HDL_Counter1_out1_reg_n_0_[16]\,
      Q(15) => \HDL_Counter1_out1_reg_n_0_[15]\,
      Q(14) => \HDL_Counter1_out1_reg_n_0_[14]\,
      Q(13) => \HDL_Counter1_out1_reg_n_0_[13]\,
      Q(12) => \HDL_Counter1_out1_reg_n_0_[12]\,
      Q(11) => \HDL_Counter1_out1_reg_n_0_[11]\,
      Q(10) => \HDL_Counter1_out1_reg_n_0_[10]\,
      Q(9) => \HDL_Counter1_out1_reg_n_0_[9]\,
      Q(8) => \HDL_Counter1_out1_reg_n_0_[8]\,
      Q(7) => \HDL_Counter1_out1_reg_n_0_[7]\,
      Q(6) => \HDL_Counter1_out1_reg_n_0_[6]\,
      Q(5) => \HDL_Counter1_out1_reg_n_0_[5]\,
      Q(4) => \HDL_Counter1_out1_reg_n_0_[4]\,
      Q(3) => \HDL_Counter1_out1_reg_n_0_[3]\,
      Q(2) => \HDL_Counter1_out1_reg_n_0_[2]\,
      Q(1) => \HDL_Counter1_out1_reg_n_0_[1]\,
      Q(0) => \HDL_Counter1_out1_reg_n_0_[0]\,
      S(0) => u_Sin2_n_3,
      Sin1_out1(2 downto 1) => Sin1_out1(31 downto 30),
      Sin1_out1(0) => Sin1_out1(14),
      Sin2_out1(28) => Sin2_out1(31),
      Sin2_out1(27 downto 13) => Sin2_out1(29 downto 15),
      Sin2_out1(12 downto 0) => Sin2_out1(13 downto 1),
      Sin3_out1(0) => Sin3_out1(31),
      clk => clk,
      clk_enable => \^clk_enable\,
      \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1\ => u_Sin2_n_34,
      \delayMatch1_reg_reg[2][14]_HwModeRegister1_reg_reg_c_1_0\ => u_Sin2_n_40,
      \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1\ => u_Sin2_n_0,
      \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1\(1) => quad_correction_after_cast_3(30),
      \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1\(0) => quad_correction_after_cast_3(2),
      \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_0\(2) => y5_p_11(30),
      \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_0\(1) => y5_p_11(2),
      \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_0\(0) => y5_p_11(0),
      \delayMatch1_reg_reg[2][30]_HwModeRegister1_reg_reg_c_1_1\ => u_Sin2_n_41,
      \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\ => u_Sin2_n_4,
      \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0\(0) => u_Sin2_n_2,
      quad_correction_before_add_temp(30 downto 0) => quad_correction_before_add_temp_0(31 downto 1),
      reset => reset,
      \y5_p_reg[31]_0\(2 downto 1) => Sin_out1(31 downto 30),
      \y5_p_reg[31]_0\(0) => Sin_out1(14)
    );
u_Sin3: entity work.design_1_audio_core_0_0_Sin3
     port map (
      CO(0) => u_Sin3_n_0,
      DI(0) => u_Sin_n_2,
      Data_Type_Conversion7_out1(31 downto 0) => Data_Type_Conversion7_out1(31 downto 0),
      \HDL_Counter4_out1_reg[29]\(27 downto 0) => quad_correction_before_th00_in(29 downto 2),
      \HDL_Counter4_out1_reg[30]\(26 downto 0) => quad_correction_before_sub_temp(31 downto 5),
      HwModeRegister1_reg_reg_c_3 => HwModeRegister1_reg_reg_c_3_n_0,
      Q(31) => \HDL_Counter4_out1_reg_n_0_[31]\,
      Q(30) => \HDL_Counter4_out1_reg_n_0_[30]\,
      Q(29) => \HDL_Counter4_out1_reg_n_0_[29]\,
      Q(28) => \HDL_Counter4_out1_reg_n_0_[28]\,
      Q(27) => \HDL_Counter4_out1_reg_n_0_[27]\,
      Q(26) => \HDL_Counter4_out1_reg_n_0_[26]\,
      Q(25) => \HDL_Counter4_out1_reg_n_0_[25]\,
      Q(24) => \HDL_Counter4_out1_reg_n_0_[24]\,
      Q(23) => \HDL_Counter4_out1_reg_n_0_[23]\,
      Q(22) => \HDL_Counter4_out1_reg_n_0_[22]\,
      Q(21) => \HDL_Counter4_out1_reg_n_0_[21]\,
      Q(20) => \HDL_Counter4_out1_reg_n_0_[20]\,
      Q(19) => \HDL_Counter4_out1_reg_n_0_[19]\,
      Q(18) => \HDL_Counter4_out1_reg_n_0_[18]\,
      Q(17) => \HDL_Counter4_out1_reg_n_0_[17]\,
      Q(16) => \HDL_Counter4_out1_reg_n_0_[16]\,
      Q(15) => \HDL_Counter4_out1_reg_n_0_[15]\,
      Q(14) => \HDL_Counter4_out1_reg_n_0_[14]\,
      Q(13) => \HDL_Counter4_out1_reg_n_0_[13]\,
      Q(12) => \HDL_Counter4_out1_reg_n_0_[12]\,
      Q(11) => \HDL_Counter4_out1_reg_n_0_[11]\,
      Q(10) => \HDL_Counter4_out1_reg_n_0_[10]\,
      Q(9) => \HDL_Counter4_out1_reg_n_0_[9]\,
      Q(8) => \HDL_Counter4_out1_reg_n_0_[8]\,
      Q(7) => \HDL_Counter4_out1_reg_n_0_[7]\,
      Q(6) => \HDL_Counter4_out1_reg_n_0_[6]\,
      Q(5) => \HDL_Counter4_out1_reg_n_0_[5]\,
      Q(4) => \HDL_Counter4_out1_reg_n_0_[4]\,
      Q(3) => \HDL_Counter4_out1_reg_n_0_[3]\,
      Q(2) => \HDL_Counter4_out1_reg_n_0_[2]\,
      Q(1) => \HDL_Counter4_out1_reg_n_0_[1]\,
      Q(0) => \HDL_Counter4_out1_reg_n_0_[0]\,
      S(0) => u_Sin_n_50,
      clk => clk,
      clk_enable => \^clk_enable\,
      \delayMatch1_reg_reg[2][2]_HwModeRegister1_reg_reg_c_1\(0) => y5_p_12(0),
      \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(2 downto 1) => Sin3_out1(31 downto 30),
      \delayMatch1_reg_reg[2][31]_HwModeRegister1_reg_reg_c_1\(0) => Sin3_out1(2),
      \negate_reg_reg_reg[4]_HwModeRegister1_reg_reg_c_3_0\(0) => u_Sin3_n_1,
      \negate_reg_reg_reg[5]_0\ => u_Sin_n_20,
      \negate_reg_reg_reg[5]_1\ => u_Sin_n_23,
      \negate_reg_reg_reg[5]_10\ => u_Sin_n_41,
      \negate_reg_reg_reg[5]_11\ => u_Sin_n_43,
      \negate_reg_reg_reg[5]_12\ => u_Sin_n_45,
      \negate_reg_reg_reg[5]_13\ => u_Sin_n_47,
      \negate_reg_reg_reg[5]_2\ => u_Sin_n_25,
      \negate_reg_reg_reg[5]_3\ => u_Sin_n_27,
      \negate_reg_reg_reg[5]_4\ => u_Sin_n_29,
      \negate_reg_reg_reg[5]_5\ => u_Sin_n_31,
      \negate_reg_reg_reg[5]_6\ => u_Sin_n_33,
      \negate_reg_reg_reg[5]_7\ => u_Sin_n_35,
      \negate_reg_reg_reg[5]_8\ => u_Sin_n_37,
      \negate_reg_reg_reg[5]_9\ => u_Sin_n_39,
      quad_correction_before_add_temp(30 downto 0) => quad_correction_before_add_temp(31 downto 1),
      reset => reset,
      \y5_p_reg[0]_0\ => u_Sin1_n_32,
      \y5_p_reg[10]_0\ => u_Sin_n_30,
      \y5_p_reg[11]_0\ => u_Sin1_n_12,
      \y5_p_reg[11]_1\ => u_Sin1_n_13,
      \y5_p_reg[12]_0\ => u_Sin_n_32,
      \y5_p_reg[13]_0\ => u_Sin1_n_14,
      \y5_p_reg[13]_1\ => u_Sin1_n_15,
      \y5_p_reg[14]_0\ => u_Sin2_n_34,
      \y5_p_reg[14]_1\ => u_Sin2_n_40,
      \y5_p_reg[15]_0\ => u_Sin_n_34,
      \y5_p_reg[16]_0\ => u_Sin1_n_16,
      \y5_p_reg[16]_1\ => u_Sin1_n_17,
      \y5_p_reg[17]_0\ => u_Sin_n_36,
      \y5_p_reg[18]_0\ => u_Sin1_n_18,
      \y5_p_reg[18]_1\ => u_Sin1_n_19,
      \y5_p_reg[19]_0\ => u_Sin_n_38,
      \y5_p_reg[1]_0\ => u_Sin1_n_2,
      \y5_p_reg[1]_1\(0) => u_Sin_n_49,
      \y5_p_reg[1]_2\ => u_Sin1_n_0,
      \y5_p_reg[20]_0\ => u_Sin1_n_20,
      \y5_p_reg[20]_1\ => u_Sin1_n_21,
      \y5_p_reg[21]_0\ => u_Sin_n_40,
      \y5_p_reg[22]_0\ => u_Sin1_n_22,
      \y5_p_reg[22]_1\ => u_Sin1_n_23,
      \y5_p_reg[23]_0\ => u_Sin_n_42,
      \y5_p_reg[24]_0\ => u_Sin1_n_24,
      \y5_p_reg[24]_1\ => u_Sin1_n_25,
      \y5_p_reg[25]_0\ => u_Sin_n_44,
      \y5_p_reg[26]_0\ => u_Sin1_n_26,
      \y5_p_reg[26]_1\ => u_Sin1_n_27,
      \y5_p_reg[27]_0\ => u_Sin_n_46,
      \y5_p_reg[28]_0\ => u_Sin1_n_28,
      \y5_p_reg[28]_1\ => u_Sin1_n_29,
      \y5_p_reg[29]_0\ => u_Sin_n_48,
      \y5_p_reg[2]_0\ => u_Sin_n_22,
      \y5_p_reg[30]_0\ => u_Sin2_n_41,
      \y5_p_reg[30]_1\ => u_Sin2_n_4,
      \y5_p_reg[31]_0\(0) => u_Sin2_n_3,
      \y5_p_reg[31]_1\ => u_Sin1_n_31,
      \y5_p_reg[3]_0\ => u_Sin1_n_4,
      \y5_p_reg[3]_1\ => u_Sin1_n_5,
      \y5_p_reg[4]_0\ => u_Sin_n_24,
      \y5_p_reg[5]_0\ => u_Sin1_n_6,
      \y5_p_reg[5]_1\ => u_Sin1_n_7,
      \y5_p_reg[6]_0\ => u_Sin_n_26,
      \y5_p_reg[7]_0\ => u_Sin1_n_8,
      \y5_p_reg[7]_1\ => u_Sin1_n_9,
      \y5_p_reg[8]_0\ => u_Sin_n_28,
      \y5_p_reg[9]_0\ => u_Sin1_n_10,
      \y5_p_reg[9]_1\ => u_Sin1_n_11
    );
\z0_p[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin3_n_1,
      I1 => \HDL_Counter4_out1_reg_n_0_[8]\,
      O => \z0_p[10]_i_3_n_0\
    );
\z0_p[10]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin2_n_2,
      I1 => \HDL_Counter1_out1_reg_n_0_[8]\,
      O => \z0_p[10]_i_3__0_n_0\
    );
\z0_p[10]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin_n_1,
      I1 => \HDL_Counter3_out1_reg_n_0_[8]\,
      O => \z0_p[10]_i_3__1_n_0\
    );
\z0_p[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin3_n_1,
      I1 => \HDL_Counter4_out1_reg_n_0_[7]\,
      O => \z0_p[10]_i_4_n_0\
    );
\z0_p[10]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin2_n_2,
      I1 => \HDL_Counter1_out1_reg_n_0_[7]\,
      O => \z0_p[10]_i_4__0_n_0\
    );
\z0_p[10]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin_n_1,
      I1 => \HDL_Counter3_out1_reg_n_0_[7]\,
      O => \z0_p[10]_i_4__1_n_0\
    );
\z0_p[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin3_n_1,
      I1 => \HDL_Counter4_out1_reg_n_0_[6]\,
      O => \z0_p[10]_i_5_n_0\
    );
\z0_p[10]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin2_n_2,
      I1 => \HDL_Counter1_out1_reg_n_0_[6]\,
      O => \z0_p[10]_i_5__0_n_0\
    );
\z0_p[10]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin_n_1,
      I1 => \HDL_Counter3_out1_reg_n_0_[6]\,
      O => \z0_p[10]_i_5__1_n_0\
    );
\z0_p[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin3_n_1,
      I1 => \HDL_Counter4_out1_reg_n_0_[5]\,
      O => \z0_p[10]_i_6_n_0\
    );
\z0_p[10]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin2_n_2,
      I1 => \HDL_Counter1_out1_reg_n_0_[5]\,
      O => \z0_p[10]_i_6__0_n_0\
    );
\z0_p[10]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin_n_1,
      I1 => \HDL_Counter3_out1_reg_n_0_[5]\,
      O => \z0_p[10]_i_6__1_n_0\
    );
\z0_p[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      I1 => \HDL_Counter2_out1_reg_n_0_[9]\,
      O => \z0_p[12]_i_4_n_0\
    );
\z0_p[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      I1 => \HDL_Counter2_out1_reg_n_0_[8]\,
      O => \z0_p[12]_i_5_n_0\
    );
\z0_p[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      I1 => \HDL_Counter2_out1_reg_n_0_[7]\,
      O => \z0_p[12]_i_6_n_0\
    );
\z0_p[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin3_n_1,
      I1 => \HDL_Counter4_out1_reg_n_0_[12]\,
      O => \z0_p[14]_i_3_n_0\
    );
\z0_p[14]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin2_n_2,
      I1 => \HDL_Counter1_out1_reg_n_0_[12]\,
      O => \z0_p[14]_i_3__0_n_0\
    );
\z0_p[14]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin_n_1,
      I1 => \HDL_Counter3_out1_reg_n_0_[12]\,
      O => \z0_p[14]_i_3__1_n_0\
    );
\z0_p[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin3_n_1,
      I1 => \HDL_Counter4_out1_reg_n_0_[11]\,
      O => \z0_p[14]_i_4_n_0\
    );
\z0_p[14]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin2_n_2,
      I1 => \HDL_Counter1_out1_reg_n_0_[11]\,
      O => \z0_p[14]_i_4__0_n_0\
    );
\z0_p[14]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin_n_1,
      I1 => \HDL_Counter3_out1_reg_n_0_[11]\,
      O => \z0_p[14]_i_4__1_n_0\
    );
\z0_p[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin3_n_1,
      I1 => \HDL_Counter4_out1_reg_n_0_[9]\,
      O => \z0_p[14]_i_5_n_0\
    );
\z0_p[14]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin2_n_2,
      I1 => \HDL_Counter1_out1_reg_n_0_[9]\,
      O => \z0_p[14]_i_5__0_n_0\
    );
\z0_p[14]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin_n_1,
      I1 => \HDL_Counter3_out1_reg_n_0_[9]\,
      O => \z0_p[14]_i_5__1_n_0\
    );
\z0_p[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      I1 => \HDL_Counter2_out1_reg_n_0_[12]\,
      O => \z0_p[16]_i_4_n_0\
    );
\z0_p[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      I1 => \HDL_Counter2_out1_reg_n_0_[11]\,
      O => \z0_p[16]_i_5_n_0\
    );
\z0_p[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      I1 => \HDL_Counter2_out1_reg_n_0_[18]\,
      O => \z0_p[20]_i_4__0_n_0\
    );
\z0_p[22]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[20]\,
      O => \z0_p[22]_i_3_n_0\
    );
\z0_p[22]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[20]\,
      O => \z0_p[22]_i_3__0_n_0\
    );
\z0_p[22]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[20]\,
      O => \z0_p[22]_i_3__1_n_0\
    );
\z0_p[22]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[19]\,
      O => \z0_p[22]_i_4_n_0\
    );
\z0_p[22]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[19]\,
      O => \z0_p[22]_i_4__0_n_0\
    );
\z0_p[22]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[19]\,
      O => \z0_p[22]_i_4__1_n_0\
    );
\z0_p[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin3_n_1,
      I1 => \HDL_Counter4_out1_reg_n_0_[18]\,
      O => \z0_p[22]_i_5_n_0\
    );
\z0_p[22]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin2_n_2,
      I1 => \HDL_Counter1_out1_reg_n_0_[18]\,
      O => \z0_p[22]_i_5__0_n_0\
    );
\z0_p[22]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin_n_1,
      I1 => \HDL_Counter3_out1_reg_n_0_[18]\,
      O => \z0_p[22]_i_5__1_n_0\
    );
\z0_p[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      I1 => \HDL_Counter2_out1_reg_n_0_[22]\,
      O => \z0_p[24]_i_4_n_0\
    );
\z0_p[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[21]\,
      O => \z0_p[24]_i_5_n_0\
    );
\z0_p[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[20]\,
      O => \z0_p[24]_i_6_n_0\
    );
\z0_p[24]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[19]\,
      O => \z0_p[24]_i_7_n_0\
    );
\z0_p[26]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[24]\,
      O => \z0_p[26]_i_3_n_0\
    );
\z0_p[26]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[24]\,
      O => \z0_p[26]_i_3__0_n_0\
    );
\z0_p[26]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[24]\,
      O => \z0_p[26]_i_3__1_n_0\
    );
\z0_p[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin3_n_1,
      I1 => \HDL_Counter4_out1_reg_n_0_[23]\,
      O => \z0_p[26]_i_4_n_0\
    );
\z0_p[26]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin2_n_2,
      I1 => \HDL_Counter1_out1_reg_n_0_[23]\,
      O => \z0_p[26]_i_4__0_n_0\
    );
\z0_p[26]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin_n_1,
      I1 => \HDL_Counter3_out1_reg_n_0_[23]\,
      O => \z0_p[26]_i_4__1_n_0\
    );
\z0_p[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin3_n_1,
      I1 => \HDL_Counter4_out1_reg_n_0_[22]\,
      O => \z0_p[26]_i_5_n_0\
    );
\z0_p[26]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin2_n_2,
      I1 => \HDL_Counter1_out1_reg_n_0_[22]\,
      O => \z0_p[26]_i_5__0_n_0\
    );
\z0_p[26]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin_n_1,
      I1 => \HDL_Counter3_out1_reg_n_0_[22]\,
      O => \z0_p[26]_i_5__1_n_0\
    );
\z0_p[26]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[21]\,
      O => \z0_p[26]_i_6_n_0\
    );
\z0_p[26]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[21]\,
      O => \z0_p[26]_i_6__0_n_0\
    );
\z0_p[26]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[21]\,
      O => \z0_p[26]_i_6__1_n_0\
    );
\z0_p[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      I1 => \HDL_Counter2_out1_reg_n_0_[26]\,
      O => \z0_p[28]_i_4_n_0\
    );
\z0_p[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      I1 => \HDL_Counter2_out1_reg_n_0_[25]\,
      O => \z0_p[28]_i_5_n_0\
    );
\z0_p[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[24]\,
      O => \z0_p[28]_i_6_n_0\
    );
\z0_p[28]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      I1 => \HDL_Counter2_out1_reg_n_0_[23]\,
      O => \z0_p[28]_i_7_n_0\
    );
\z0_p[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin3_n_1,
      I1 => \HDL_Counter4_out1_reg_n_0_[28]\,
      O => \z0_p[30]_i_3_n_0\
    );
\z0_p[30]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin2_n_2,
      I1 => \HDL_Counter1_out1_reg_n_0_[28]\,
      O => \z0_p[30]_i_3__0_n_0\
    );
\z0_p[30]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin_n_1,
      I1 => \HDL_Counter3_out1_reg_n_0_[28]\,
      O => \z0_p[30]_i_3__1_n_0\
    );
\z0_p[30]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[27]\,
      O => \z0_p[30]_i_4_n_0\
    );
\z0_p[30]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[27]\,
      O => \z0_p[30]_i_4__0_n_0\
    );
\z0_p[30]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[27]\,
      O => \z0_p[30]_i_4__1_n_0\
    );
\z0_p[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin3_n_1,
      I1 => \HDL_Counter4_out1_reg_n_0_[26]\,
      O => \z0_p[30]_i_5_n_0\
    );
\z0_p[30]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin2_n_2,
      I1 => \HDL_Counter1_out1_reg_n_0_[26]\,
      O => \z0_p[30]_i_5__0_n_0\
    );
\z0_p[30]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin_n_1,
      I1 => \HDL_Counter3_out1_reg_n_0_[26]\,
      O => \z0_p[30]_i_5__1_n_0\
    );
\z0_p[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin3_n_1,
      I1 => \HDL_Counter4_out1_reg_n_0_[25]\,
      O => \z0_p[30]_i_6_n_0\
    );
\z0_p[30]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin2_n_2,
      I1 => \HDL_Counter1_out1_reg_n_0_[25]\,
      O => \z0_p[30]_i_6__0_n_0\
    );
\z0_p[30]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin_n_1,
      I1 => \HDL_Counter3_out1_reg_n_0_[25]\,
      O => \z0_p[30]_i_6__1_n_0\
    );
\z0_p[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      I1 => \HDL_Counter2_out1_reg_n_0_[28]\,
      O => \z0_p[31]_i_4_n_0\
    );
\z0_p[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[27]\,
      O => \z0_p[31]_i_5_n_0\
    );
\z0_p[5]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[25]\,
      O => \z0_p[5]_i_35_n_0\
    );
\z0_p[5]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[22]\,
      O => \z0_p[5]_i_53_n_0\
    );
\z0_p[5]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[29]\,
      O => \z0_p[5]_i_54_n_0\
    );
\z0_p[5]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[28]\,
      O => \z0_p[5]_i_55_n_0\
    );
\z0_p[5]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[10]\,
      O => \z0_p[5]_i_72_n_0\
    );
\z0_p[5]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[9]\,
      O => \z0_p[5]_i_73_n_0\
    );
\z0_p[5]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[17]\,
      O => \z0_p[5]_i_74_n_0\
    );
\z0_p[5]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[16]\,
      O => \z0_p[5]_i_75_n_0\
    );
\z0_p[5]_i_76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[15]\,
      O => \z0_p[5]_i_76_n_0\
    );
\z0_p[5]_i_77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[14]\,
      O => \z0_p[5]_i_77_n_0\
    );
\z0_p[5]_i_78\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[13]\,
      O => \z0_p[5]_i_78_n_0\
    );
\z0_p[5]_i_79\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[12]\,
      O => \z0_p[5]_i_79_n_0\
    );
\z0_p[5]_i_80\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[7]\,
      O => \z0_p[5]_i_80_n_0\
    );
\z0_p[5]_i_81\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter2_out1_reg_n_0_[5]\,
      O => \z0_p[5]_i_81_n_0\
    );
\z0_p[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin3_n_1,
      I1 => \HDL_Counter4_out1_reg_n_0_[4]\,
      O => \z0_p[6]_i_3_n_0\
    );
\z0_p[6]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin2_n_2,
      I1 => \HDL_Counter1_out1_reg_n_0_[4]\,
      O => \z0_p[6]_i_3__0_n_0\
    );
\z0_p[6]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => u_Sin_n_1,
      I1 => \HDL_Counter3_out1_reg_n_0_[4]\,
      O => \z0_p[6]_i_3__1_n_0\
    );
\z0_p[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin3_n_1,
      I1 => \HDL_Counter4_out1_reg_n_0_[3]\,
      O => \z0_p[6]_i_4_n_0\
    );
\z0_p[6]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin2_n_2,
      I1 => \HDL_Counter1_out1_reg_n_0_[3]\,
      O => \z0_p[6]_i_4__0_n_0\
    );
\z0_p[6]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => u_Sin_n_1,
      I1 => \HDL_Counter3_out1_reg_n_0_[3]\,
      O => \z0_p[6]_i_4__1_n_0\
    );
\z0_p[6]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[2]\,
      O => \z0_p[6]_i_5_n_0\
    );
\z0_p[6]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[2]\,
      O => \z0_p[6]_i_5__0_n_0\
    );
\z0_p[6]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[2]\,
      O => \z0_p[6]_i_5__1_n_0\
    );
\z0_p[6]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter4_out1_reg_n_0_[1]\,
      O => \z0_p[6]_i_6_n_0\
    );
\z0_p[6]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter1_out1_reg_n_0_[1]\,
      O => \z0_p[6]_i_6__0_n_0\
    );
\z0_p[6]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HDL_Counter3_out1_reg_n_0_[1]\,
      O => \z0_p[6]_i_6__1_n_0\
    );
\z0_p[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      I1 => \HDL_Counter2_out1_reg_n_0_[6]\,
      O => \z0_p[8]_i_4_n_0\
    );
\z0_p[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      I1 => \HDL_Counter2_out1_reg_n_0_[5]\,
      O => \z0_p[8]_i_5_n_0\
    );
\z0_p[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      I1 => \HDL_Counter2_out1_reg_n_0_[4]\,
      O => \z0_p[8]_i_6_n_0\
    );
\z0_p[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      I1 => \HDL_Counter2_out1_reg_n_0_[3]\,
      O => \z0_p[8]_i_7_n_0\
    );
\z0_p_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[6]_i_2_n_0\,
      CO(3) => \z0_p_reg[10]_i_2_n_0\,
      CO(2) => \z0_p_reg[10]_i_2_n_1\,
      CO(1) => \z0_p_reg[10]_i_2_n_2\,
      CO(0) => \z0_p_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => u_Sin3_n_1,
      DI(2) => \HDL_Counter4_out1_reg_n_0_[7]\,
      DI(1) => u_Sin3_n_1,
      DI(0) => \HDL_Counter4_out1_reg_n_0_[5]\,
      O(3 downto 0) => quad_correction_before_th00_in(8 downto 5),
      S(3) => \z0_p[10]_i_3_n_0\,
      S(2) => \z0_p[10]_i_4_n_0\,
      S(1) => \z0_p[10]_i_5_n_0\,
      S(0) => \z0_p[10]_i_6_n_0\
    );
\z0_p_reg[10]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[6]_i_2__0_n_0\,
      CO(3) => \z0_p_reg[10]_i_2__0_n_0\,
      CO(2) => \z0_p_reg[10]_i_2__0_n_1\,
      CO(1) => \z0_p_reg[10]_i_2__0_n_2\,
      CO(0) => \z0_p_reg[10]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => u_Sin2_n_2,
      DI(2) => \HDL_Counter1_out1_reg_n_0_[7]\,
      DI(1) => u_Sin2_n_2,
      DI(0) => \HDL_Counter1_out1_reg_n_0_[5]\,
      O(3 downto 0) => quad_correction_before_th00_in_2(8 downto 5),
      S(3) => \z0_p[10]_i_3__0_n_0\,
      S(2) => \z0_p[10]_i_4__0_n_0\,
      S(1) => \z0_p[10]_i_5__0_n_0\,
      S(0) => \z0_p[10]_i_6__0_n_0\
    );
\z0_p_reg[10]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[6]_i_2__1_n_0\,
      CO(3) => \z0_p_reg[10]_i_2__1_n_0\,
      CO(2) => \z0_p_reg[10]_i_2__1_n_1\,
      CO(1) => \z0_p_reg[10]_i_2__1_n_2\,
      CO(0) => \z0_p_reg[10]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => u_Sin_n_1,
      DI(2) => \HDL_Counter3_out1_reg_n_0_[7]\,
      DI(1) => u_Sin_n_1,
      DI(0) => \HDL_Counter3_out1_reg_n_0_[5]\,
      O(3 downto 0) => quad_correction_before_th00_in_8(8 downto 5),
      S(3) => \z0_p[10]_i_3__1_n_0\,
      S(2) => \z0_p[10]_i_4__1_n_0\,
      S(1) => \z0_p[10]_i_5__1_n_0\,
      S(0) => \z0_p[10]_i_6__1_n_0\
    );
\z0_p_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[8]_i_2_n_0\,
      CO(3) => \z0_p_reg[12]_i_2_n_0\,
      CO(2) => \z0_p_reg[12]_i_2_n_1\,
      CO(1) => \z0_p_reg[12]_i_2_n_2\,
      CO(0) => \z0_p_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \HDL_Counter2_out1_reg_n_0_[9]\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      DI(0) => \HDL_Counter2_out1_reg_n_0_[7]\,
      O(3 downto 0) => quad_correction_before_th00_in_5(10 downto 7),
      S(3) => \HDL_Counter2_out1_reg_n_0_[10]\,
      S(2) => \z0_p[12]_i_4_n_0\,
      S(1) => \z0_p[12]_i_5_n_0\,
      S(0) => \z0_p[12]_i_6_n_0\
    );
\z0_p_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[10]_i_2_n_0\,
      CO(3) => \z0_p_reg[14]_i_2_n_0\,
      CO(2) => \z0_p_reg[14]_i_2_n_1\,
      CO(1) => \z0_p_reg[14]_i_2_n_2\,
      CO(0) => \z0_p_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter4_out1_reg_n_0_[12]\,
      DI(2) => u_Sin3_n_1,
      DI(1) => '0',
      DI(0) => \HDL_Counter4_out1_reg_n_0_[9]\,
      O(3 downto 0) => quad_correction_before_th00_in(12 downto 9),
      S(3) => \z0_p[14]_i_3_n_0\,
      S(2) => \z0_p[14]_i_4_n_0\,
      S(1) => \HDL_Counter4_out1_reg_n_0_[10]\,
      S(0) => \z0_p[14]_i_5_n_0\
    );
\z0_p_reg[14]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[10]_i_2__0_n_0\,
      CO(3) => \z0_p_reg[14]_i_2__0_n_0\,
      CO(2) => \z0_p_reg[14]_i_2__0_n_1\,
      CO(1) => \z0_p_reg[14]_i_2__0_n_2\,
      CO(0) => \z0_p_reg[14]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter1_out1_reg_n_0_[12]\,
      DI(2) => u_Sin2_n_2,
      DI(1) => '0',
      DI(0) => \HDL_Counter1_out1_reg_n_0_[9]\,
      O(3 downto 0) => quad_correction_before_th00_in_2(12 downto 9),
      S(3) => \z0_p[14]_i_3__0_n_0\,
      S(2) => \z0_p[14]_i_4__0_n_0\,
      S(1) => \HDL_Counter1_out1_reg_n_0_[10]\,
      S(0) => \z0_p[14]_i_5__0_n_0\
    );
\z0_p_reg[14]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[10]_i_2__1_n_0\,
      CO(3) => \z0_p_reg[14]_i_2__1_n_0\,
      CO(2) => \z0_p_reg[14]_i_2__1_n_1\,
      CO(1) => \z0_p_reg[14]_i_2__1_n_2\,
      CO(0) => \z0_p_reg[14]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter3_out1_reg_n_0_[12]\,
      DI(2) => u_Sin_n_1,
      DI(1) => '0',
      DI(0) => \HDL_Counter3_out1_reg_n_0_[9]\,
      O(3 downto 0) => quad_correction_before_th00_in_8(12 downto 9),
      S(3) => \z0_p[14]_i_3__1_n_0\,
      S(2) => \z0_p[14]_i_4__1_n_0\,
      S(1) => \HDL_Counter3_out1_reg_n_0_[10]\,
      S(0) => \z0_p[14]_i_5__1_n_0\
    );
\z0_p_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[12]_i_2_n_0\,
      CO(3) => \z0_p_reg[16]_i_2_n_0\,
      CO(2) => \z0_p_reg[16]_i_2_n_1\,
      CO(1) => \z0_p_reg[16]_i_2_n_2\,
      CO(0) => \z0_p_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \HDL_Counter2_out1_reg_n_0_[12]\,
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      O(3 downto 0) => quad_correction_before_th00_in_5(14 downto 11),
      S(3) => \HDL_Counter2_out1_reg_n_0_[14]\,
      S(2) => \HDL_Counter2_out1_reg_n_0_[13]\,
      S(1) => \z0_p[16]_i_4_n_0\,
      S(0) => \z0_p[16]_i_5_n_0\
    );
\z0_p_reg[18]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[14]_i_2_n_0\,
      CO(3) => \z0_p_reg[18]_i_2_n_0\,
      CO(2) => \z0_p_reg[18]_i_2_n_1\,
      CO(1) => \z0_p_reg[18]_i_2_n_2\,
      CO(0) => \z0_p_reg[18]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_before_th00_in(16 downto 13),
      S(3) => \HDL_Counter4_out1_reg_n_0_[16]\,
      S(2) => \HDL_Counter4_out1_reg_n_0_[15]\,
      S(1) => \HDL_Counter4_out1_reg_n_0_[14]\,
      S(0) => \HDL_Counter4_out1_reg_n_0_[13]\
    );
\z0_p_reg[18]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[14]_i_2__0_n_0\,
      CO(3) => \z0_p_reg[18]_i_2__0_n_0\,
      CO(2) => \z0_p_reg[18]_i_2__0_n_1\,
      CO(1) => \z0_p_reg[18]_i_2__0_n_2\,
      CO(0) => \z0_p_reg[18]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_before_th00_in_2(16 downto 13),
      S(3) => \HDL_Counter1_out1_reg_n_0_[16]\,
      S(2) => \HDL_Counter1_out1_reg_n_0_[15]\,
      S(1) => \HDL_Counter1_out1_reg_n_0_[14]\,
      S(0) => \HDL_Counter1_out1_reg_n_0_[13]\
    );
\z0_p_reg[18]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[14]_i_2__1_n_0\,
      CO(3) => \z0_p_reg[18]_i_2__1_n_0\,
      CO(2) => \z0_p_reg[18]_i_2__1_n_1\,
      CO(1) => \z0_p_reg[18]_i_2__1_n_2\,
      CO(0) => \z0_p_reg[18]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => quad_correction_before_th00_in_8(16 downto 13),
      S(3) => \HDL_Counter3_out1_reg_n_0_[16]\,
      S(2) => \HDL_Counter3_out1_reg_n_0_[15]\,
      S(1) => \HDL_Counter3_out1_reg_n_0_[14]\,
      S(0) => \HDL_Counter3_out1_reg_n_0_[13]\
    );
\z0_p_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[16]_i_2_n_0\,
      CO(3) => \z0_p_reg[20]_i_2__0_n_0\,
      CO(2) => \z0_p_reg[20]_i_2__0_n_1\,
      CO(1) => \z0_p_reg[20]_i_2__0_n_2\,
      CO(0) => \z0_p_reg[20]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => quad_correction_before_th00_in_5(18 downto 15),
      S(3) => \z0_p[20]_i_4__0_n_0\,
      S(2) => \HDL_Counter2_out1_reg_n_0_[17]\,
      S(1) => \HDL_Counter2_out1_reg_n_0_[16]\,
      S(0) => \HDL_Counter2_out1_reg_n_0_[15]\
    );
\z0_p_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[18]_i_2_n_0\,
      CO(3) => \z0_p_reg[22]_i_2_n_0\,
      CO(2) => \z0_p_reg[22]_i_2_n_1\,
      CO(1) => \z0_p_reg[22]_i_2_n_2\,
      CO(0) => \z0_p_reg[22]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter4_out1_reg_n_0_[20]\,
      DI(2) => \HDL_Counter4_out1_reg_n_0_[19]\,
      DI(1) => u_Sin3_n_1,
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_th00_in(20 downto 17),
      S(3) => \z0_p[22]_i_3_n_0\,
      S(2) => \z0_p[22]_i_4_n_0\,
      S(1) => \z0_p[22]_i_5_n_0\,
      S(0) => \HDL_Counter4_out1_reg_n_0_[17]\
    );
\z0_p_reg[22]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[18]_i_2__0_n_0\,
      CO(3) => \z0_p_reg[22]_i_2__0_n_0\,
      CO(2) => \z0_p_reg[22]_i_2__0_n_1\,
      CO(1) => \z0_p_reg[22]_i_2__0_n_2\,
      CO(0) => \z0_p_reg[22]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter1_out1_reg_n_0_[20]\,
      DI(2) => \HDL_Counter1_out1_reg_n_0_[19]\,
      DI(1) => u_Sin2_n_2,
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_th00_in_2(20 downto 17),
      S(3) => \z0_p[22]_i_3__0_n_0\,
      S(2) => \z0_p[22]_i_4__0_n_0\,
      S(1) => \z0_p[22]_i_5__0_n_0\,
      S(0) => \HDL_Counter1_out1_reg_n_0_[17]\
    );
\z0_p_reg[22]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[18]_i_2__1_n_0\,
      CO(3) => \z0_p_reg[22]_i_2__1_n_0\,
      CO(2) => \z0_p_reg[22]_i_2__1_n_1\,
      CO(1) => \z0_p_reg[22]_i_2__1_n_2\,
      CO(0) => \z0_p_reg[22]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter3_out1_reg_n_0_[20]\,
      DI(2) => \HDL_Counter3_out1_reg_n_0_[19]\,
      DI(1) => u_Sin_n_1,
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_th00_in_8(20 downto 17),
      S(3) => \z0_p[22]_i_3__1_n_0\,
      S(2) => \z0_p[22]_i_4__1_n_0\,
      S(1) => \z0_p[22]_i_5__1_n_0\,
      S(0) => \HDL_Counter3_out1_reg_n_0_[17]\
    );
\z0_p_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[20]_i_2__0_n_0\,
      CO(3) => \z0_p_reg[24]_i_2_n_0\,
      CO(2) => \z0_p_reg[24]_i_2_n_1\,
      CO(1) => \z0_p_reg[24]_i_2_n_2\,
      CO(0) => \z0_p_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter2_out1_reg_n_0_[22]\,
      DI(2) => \HDL_Counter2_out1_reg_n_0_[21]\,
      DI(1) => \HDL_Counter2_out1_reg_n_0_[20]\,
      DI(0) => \HDL_Counter2_out1_reg_n_0_[19]\,
      O(3 downto 0) => quad_correction_before_th00_in_5(22 downto 19),
      S(3) => \z0_p[24]_i_4_n_0\,
      S(2) => \z0_p[24]_i_5_n_0\,
      S(1) => \z0_p[24]_i_6_n_0\,
      S(0) => \z0_p[24]_i_7_n_0\
    );
\z0_p_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[22]_i_2_n_0\,
      CO(3) => \z0_p_reg[26]_i_2_n_0\,
      CO(2) => \z0_p_reg[26]_i_2_n_1\,
      CO(1) => \z0_p_reg[26]_i_2_n_2\,
      CO(0) => \z0_p_reg[26]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter4_out1_reg_n_0_[24]\,
      DI(2) => u_Sin3_n_1,
      DI(1) => \HDL_Counter4_out1_reg_n_0_[22]\,
      DI(0) => \HDL_Counter4_out1_reg_n_0_[21]\,
      O(3 downto 0) => quad_correction_before_th00_in(24 downto 21),
      S(3) => \z0_p[26]_i_3_n_0\,
      S(2) => \z0_p[26]_i_4_n_0\,
      S(1) => \z0_p[26]_i_5_n_0\,
      S(0) => \z0_p[26]_i_6_n_0\
    );
\z0_p_reg[26]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[22]_i_2__0_n_0\,
      CO(3) => \z0_p_reg[26]_i_2__0_n_0\,
      CO(2) => \z0_p_reg[26]_i_2__0_n_1\,
      CO(1) => \z0_p_reg[26]_i_2__0_n_2\,
      CO(0) => \z0_p_reg[26]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter1_out1_reg_n_0_[24]\,
      DI(2) => u_Sin2_n_2,
      DI(1) => \HDL_Counter1_out1_reg_n_0_[22]\,
      DI(0) => \HDL_Counter1_out1_reg_n_0_[21]\,
      O(3 downto 0) => quad_correction_before_th00_in_2(24 downto 21),
      S(3) => \z0_p[26]_i_3__0_n_0\,
      S(2) => \z0_p[26]_i_4__0_n_0\,
      S(1) => \z0_p[26]_i_5__0_n_0\,
      S(0) => \z0_p[26]_i_6__0_n_0\
    );
\z0_p_reg[26]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[22]_i_2__1_n_0\,
      CO(3) => \z0_p_reg[26]_i_2__1_n_0\,
      CO(2) => \z0_p_reg[26]_i_2__1_n_1\,
      CO(1) => \z0_p_reg[26]_i_2__1_n_2\,
      CO(0) => \z0_p_reg[26]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter3_out1_reg_n_0_[24]\,
      DI(2) => u_Sin_n_1,
      DI(1) => \HDL_Counter3_out1_reg_n_0_[22]\,
      DI(0) => \HDL_Counter3_out1_reg_n_0_[21]\,
      O(3 downto 0) => quad_correction_before_th00_in_8(24 downto 21),
      S(3) => \z0_p[26]_i_3__1_n_0\,
      S(2) => \z0_p[26]_i_4__1_n_0\,
      S(1) => \z0_p[26]_i_5__1_n_0\,
      S(0) => \z0_p[26]_i_6__1_n_0\
    );
\z0_p_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[24]_i_2_n_0\,
      CO(3) => \z0_p_reg[28]_i_2_n_0\,
      CO(2) => \z0_p_reg[28]_i_2_n_1\,
      CO(1) => \z0_p_reg[28]_i_2_n_2\,
      CO(0) => \z0_p_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      DI(2) => \HDL_Counter2_out1_reg_n_0_[25]\,
      DI(1) => \HDL_Counter2_out1_reg_n_0_[24]\,
      DI(0) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      O(3 downto 0) => quad_correction_before_th00_in_5(26 downto 23),
      S(3) => \z0_p[28]_i_4_n_0\,
      S(2) => \z0_p[28]_i_5_n_0\,
      S(1) => \z0_p[28]_i_6_n_0\,
      S(0) => \z0_p[28]_i_7_n_0\
    );
\z0_p_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[26]_i_2_n_0\,
      CO(3) => \z0_p_reg[30]_i_2_n_0\,
      CO(2) => \z0_p_reg[30]_i_2_n_1\,
      CO(1) => \z0_p_reg[30]_i_2_n_2\,
      CO(0) => \z0_p_reg[30]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter4_out1_reg_n_0_[28]\,
      DI(2) => \HDL_Counter4_out1_reg_n_0_[27]\,
      DI(1) => u_Sin3_n_1,
      DI(0) => \HDL_Counter4_out1_reg_n_0_[25]\,
      O(3 downto 0) => quad_correction_before_th00_in(28 downto 25),
      S(3) => \z0_p[30]_i_3_n_0\,
      S(2) => \z0_p[30]_i_4_n_0\,
      S(1) => \z0_p[30]_i_5_n_0\,
      S(0) => \z0_p[30]_i_6_n_0\
    );
\z0_p_reg[30]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[26]_i_2__0_n_0\,
      CO(3) => \z0_p_reg[30]_i_2__0_n_0\,
      CO(2) => \z0_p_reg[30]_i_2__0_n_1\,
      CO(1) => \z0_p_reg[30]_i_2__0_n_2\,
      CO(0) => \z0_p_reg[30]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter1_out1_reg_n_0_[28]\,
      DI(2) => \HDL_Counter1_out1_reg_n_0_[27]\,
      DI(1) => u_Sin2_n_2,
      DI(0) => \HDL_Counter1_out1_reg_n_0_[25]\,
      O(3 downto 0) => quad_correction_before_th00_in_2(28 downto 25),
      S(3) => \z0_p[30]_i_3__0_n_0\,
      S(2) => \z0_p[30]_i_4__0_n_0\,
      S(1) => \z0_p[30]_i_5__0_n_0\,
      S(0) => \z0_p[30]_i_6__0_n_0\
    );
\z0_p_reg[30]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[26]_i_2__1_n_0\,
      CO(3) => \z0_p_reg[30]_i_2__1_n_0\,
      CO(2) => \z0_p_reg[30]_i_2__1_n_1\,
      CO(1) => \z0_p_reg[30]_i_2__1_n_2\,
      CO(0) => \z0_p_reg[30]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter3_out1_reg_n_0_[28]\,
      DI(2) => \HDL_Counter3_out1_reg_n_0_[27]\,
      DI(1) => u_Sin_n_1,
      DI(0) => \HDL_Counter3_out1_reg_n_0_[25]\,
      O(3 downto 0) => quad_correction_before_th00_in_8(28 downto 25),
      S(3) => \z0_p[30]_i_3__1_n_0\,
      S(2) => \z0_p[30]_i_4__1_n_0\,
      S(1) => \z0_p[30]_i_5__1_n_0\,
      S(0) => \z0_p[30]_i_6__1_n_0\
    );
\z0_p_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[30]_i_2_n_0\,
      CO(3 downto 0) => \NLW_z0_p_reg[31]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_z0_p_reg[31]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => quad_correction_before_th00_in(29),
      S(3 downto 1) => B"000",
      S(0) => \HDL_Counter4_out1_reg_n_0_[29]\
    );
\z0_p_reg[31]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[30]_i_2__0_n_0\,
      CO(3 downto 0) => \NLW_z0_p_reg[31]_i_2__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_z0_p_reg[31]_i_2__0_O_UNCONNECTED\(3 downto 1),
      O(0) => quad_correction_before_th00_in_2(29),
      S(3 downto 1) => B"000",
      S(0) => \HDL_Counter1_out1_reg_n_0_[29]\
    );
\z0_p_reg[31]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_z0_p_reg[31]_i_2__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z0_p_reg[31]_i_2__1_n_2\,
      CO(0) => \z0_p_reg[31]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \HDL_Counter2_out1_reg_n_0_[28]\,
      DI(0) => \HDL_Counter2_out1_reg_n_0_[27]\,
      O(3) => \NLW_z0_p_reg[31]_i_2__1_O_UNCONNECTED\(3),
      O(2 downto 0) => quad_correction_before_th00_in_5(29 downto 27),
      S(3) => '0',
      S(2) => \HDL_Counter2_out1_reg_n_0_[29]\,
      S(1) => \z0_p[31]_i_4_n_0\,
      S(0) => \z0_p[31]_i_5_n_0\
    );
\z0_p_reg[31]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[30]_i_2__1_n_0\,
      CO(3 downto 0) => \NLW_z0_p_reg[31]_i_2__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_z0_p_reg[31]_i_2__2_O_UNCONNECTED\(3 downto 1),
      O(0) => quad_correction_before_th00_in_8(29),
      S(3 downto 1) => B"000",
      S(0) => \HDL_Counter3_out1_reg_n_0_[29]\
    );
\z0_p_reg[5]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[5]_i_29_n_0\,
      CO(3) => \z0_p_reg[5]_i_14_n_0\,
      CO(2) => \z0_p_reg[5]_i_14_n_1\,
      CO(1) => \z0_p_reg[5]_i_14_n_2\,
      CO(0) => \z0_p_reg[5]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \HDL_Counter2_out1_reg_n_0_[25]\,
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_add_temp_3(27 downto 24),
      S(3) => \HDL_Counter2_out1_reg_n_0_[27]\,
      S(2) => \HDL_Counter2_out1_reg_n_0_[26]\,
      S(1) => \z0_p[5]_i_35_n_0\,
      S(0) => \HDL_Counter2_out1_reg_n_0_[24]\
    );
\z0_p_reg[5]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[5]_i_52_n_0\,
      CO(3) => \z0_p_reg[5]_i_29_n_0\,
      CO(2) => \z0_p_reg[5]_i_29_n_1\,
      CO(1) => \z0_p_reg[5]_i_29_n_2\,
      CO(0) => \z0_p_reg[5]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \HDL_Counter2_out1_reg_n_0_[22]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => quad_correction_before_add_temp_3(23 downto 20),
      S(3) => \HDL_Counter2_out1_reg_n_0_[23]\,
      S(2) => \z0_p[5]_i_53_n_0\,
      S(1) => \HDL_Counter2_out1_reg_n_0_[21]\,
      S(0) => \HDL_Counter2_out1_reg_n_0_[20]\
    );
\z0_p_reg[5]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[5]_i_14_n_0\,
      CO(3) => \NLW_z0_p_reg[5]_i_34_CO_UNCONNECTED\(3),
      CO(2) => \z0_p_reg[5]_i_34_n_1\,
      CO(1) => \z0_p_reg[5]_i_34_n_2\,
      CO(0) => \z0_p_reg[5]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \HDL_Counter2_out1_reg_n_0_[29]\,
      DI(0) => \HDL_Counter2_out1_reg_n_0_[28]\,
      O(3 downto 0) => quad_correction_before_add_temp_3(31 downto 28),
      S(3) => \HDL_Counter2_out1_reg_n_0_[31]\,
      S(2) => \HDL_Counter2_out1_reg_n_0_[30]\,
      S(1) => \z0_p[5]_i_54_n_0\,
      S(0) => \z0_p[5]_i_55_n_0\
    );
\z0_p_reg[5]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[5]_i_71_n_0\,
      CO(3) => \z0_p_reg[5]_i_47_n_0\,
      CO(2) => \z0_p_reg[5]_i_47_n_1\,
      CO(1) => \z0_p_reg[5]_i_47_n_2\,
      CO(0) => \z0_p_reg[5]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \HDL_Counter2_out1_reg_n_0_[10]\,
      DI(1) => \HDL_Counter2_out1_reg_n_0_[9]\,
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_add_temp_3(11 downto 8),
      S(3) => \HDL_Counter2_out1_reg_n_0_[11]\,
      S(2) => \z0_p[5]_i_72_n_0\,
      S(1) => \z0_p[5]_i_73_n_0\,
      S(0) => \HDL_Counter2_out1_reg_n_0_[8]\
    );
\z0_p_reg[5]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[5]_i_70_n_0\,
      CO(3) => \z0_p_reg[5]_i_52_n_0\,
      CO(2) => \z0_p_reg[5]_i_52_n_1\,
      CO(1) => \z0_p_reg[5]_i_52_n_2\,
      CO(0) => \z0_p_reg[5]_i_52_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \HDL_Counter2_out1_reg_n_0_[17]\,
      DI(0) => \HDL_Counter2_out1_reg_n_0_[16]\,
      O(3 downto 0) => quad_correction_before_add_temp_3(19 downto 16),
      S(3) => \HDL_Counter2_out1_reg_n_0_[19]\,
      S(2) => \HDL_Counter2_out1_reg_n_0_[18]\,
      S(1) => \z0_p[5]_i_74_n_0\,
      S(0) => \z0_p[5]_i_75_n_0\
    );
\z0_p_reg[5]_i_70\: unisim.vcomponents.CARRY4
     port map (
      CI => \z0_p_reg[5]_i_47_n_0\,
      CO(3) => \z0_p_reg[5]_i_70_n_0\,
      CO(2) => \z0_p_reg[5]_i_70_n_1\,
      CO(1) => \z0_p_reg[5]_i_70_n_2\,
      CO(0) => \z0_p_reg[5]_i_70_n_3\,
      CYINIT => '0',
      DI(3) => \HDL_Counter2_out1_reg_n_0_[15]\,
      DI(2) => \HDL_Counter2_out1_reg_n_0_[14]\,
      DI(1) => \HDL_Counter2_out1_reg_n_0_[13]\,
      DI(0) => \HDL_Counter2_out1_reg_n_0_[12]\,
      O(3 downto 0) => quad_correction_before_add_temp_3(15 downto 12),
      S(3) => \z0_p[5]_i_76_n_0\,
      S(2) => \z0_p[5]_i_77_n_0\,
      S(1) => \z0_p[5]_i_78_n_0\,
      S(0) => \z0_p[5]_i_79_n_0\
    );
\z0_p_reg[5]_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z0_p_reg[5]_i_71_n_0\,
      CO(2) => \z0_p_reg[5]_i_71_n_1\,
      CO(1) => \z0_p_reg[5]_i_71_n_2\,
      CO(0) => \z0_p_reg[5]_i_71_n_3\,
      CYINIT => \HDL_Counter2_out1_reg_n_0_[3]\,
      DI(3) => \HDL_Counter2_out1_reg_n_0_[7]\,
      DI(2) => '0',
      DI(1) => \HDL_Counter2_out1_reg_n_0_[5]\,
      DI(0) => '0',
      O(3 downto 0) => quad_correction_before_add_temp_3(7 downto 4),
      S(3) => \z0_p[5]_i_80_n_0\,
      S(2) => \HDL_Counter2_out1_reg_n_0_[6]\,
      S(1) => \z0_p[5]_i_81_n_0\,
      S(0) => \HDL_Counter2_out1_reg_n_0_[4]\
    );
\z0_p_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z0_p_reg[6]_i_2_n_0\,
      CO(2) => \z0_p_reg[6]_i_2_n_1\,
      CO(1) => \z0_p_reg[6]_i_2_n_2\,
      CO(0) => \z0_p_reg[6]_i_2_n_3\,
      CYINIT => \HDL_Counter4_out1_reg_n_0_[0]\,
      DI(3) => u_Sin3_n_1,
      DI(2) => \HDL_Counter4_out1_reg_n_0_[3]\,
      DI(1) => \HDL_Counter4_out1_reg_n_0_[2]\,
      DI(0) => \HDL_Counter4_out1_reg_n_0_[1]\,
      O(3 downto 1) => quad_correction_before_th00_in(4 downto 2),
      O(0) => \NLW_z0_p_reg[6]_i_2_O_UNCONNECTED\(0),
      S(3) => \z0_p[6]_i_3_n_0\,
      S(2) => \z0_p[6]_i_4_n_0\,
      S(1) => \z0_p[6]_i_5_n_0\,
      S(0) => \z0_p[6]_i_6_n_0\
    );
\z0_p_reg[6]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z0_p_reg[6]_i_2__0_n_0\,
      CO(2) => \z0_p_reg[6]_i_2__0_n_1\,
      CO(1) => \z0_p_reg[6]_i_2__0_n_2\,
      CO(0) => \z0_p_reg[6]_i_2__0_n_3\,
      CYINIT => \HDL_Counter1_out1_reg_n_0_[0]\,
      DI(3) => u_Sin2_n_2,
      DI(2) => \HDL_Counter1_out1_reg_n_0_[3]\,
      DI(1) => \HDL_Counter1_out1_reg_n_0_[2]\,
      DI(0) => \HDL_Counter1_out1_reg_n_0_[1]\,
      O(3 downto 1) => quad_correction_before_th00_in_2(4 downto 2),
      O(0) => \NLW_z0_p_reg[6]_i_2__0_O_UNCONNECTED\(0),
      S(3) => \z0_p[6]_i_3__0_n_0\,
      S(2) => \z0_p[6]_i_4__0_n_0\,
      S(1) => \z0_p[6]_i_5__0_n_0\,
      S(0) => \z0_p[6]_i_6__0_n_0\
    );
\z0_p_reg[6]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z0_p_reg[6]_i_2__1_n_0\,
      CO(2) => \z0_p_reg[6]_i_2__1_n_1\,
      CO(1) => \z0_p_reg[6]_i_2__1_n_2\,
      CO(0) => \z0_p_reg[6]_i_2__1_n_3\,
      CYINIT => \HDL_Counter3_out1_reg_n_0_[0]\,
      DI(3) => u_Sin_n_1,
      DI(2) => \HDL_Counter3_out1_reg_n_0_[3]\,
      DI(1) => \HDL_Counter3_out1_reg_n_0_[2]\,
      DI(0) => \HDL_Counter3_out1_reg_n_0_[1]\,
      O(3 downto 1) => quad_correction_before_th00_in_8(4 downto 2),
      O(0) => \NLW_z0_p_reg[6]_i_2__1_O_UNCONNECTED\(0),
      S(3) => \z0_p[6]_i_3__1_n_0\,
      S(2) => \z0_p[6]_i_4__1_n_0\,
      S(1) => \z0_p[6]_i_5__1_n_0\,
      S(0) => \z0_p[6]_i_6__1_n_0\
    );
\z0_p_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z0_p_reg[8]_i_2_n_0\,
      CO(2) => \z0_p_reg[8]_i_2_n_1\,
      CO(1) => \z0_p_reg[8]_i_2_n_2\,
      CO(0) => \z0_p_reg[8]_i_2_n_3\,
      CYINIT => \HDL_Counter2_out1_reg_n_0_[2]\,
      DI(3) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      DI(2) => \HDL_Counter2_out1_reg_n_0_[5]\,
      DI(1) => \negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__1_n_1\,
      DI(0) => \HDL_Counter2_out1_reg_n_0_[3]\,
      O(3 downto 0) => quad_correction_before_th00_in_5(6 downto 3),
      S(3) => \z0_p[8]_i_4_n_0\,
      S(2) => \z0_p[8]_i_5_n_0\,
      S(1) => \z0_p[8]_i_6_n_0\,
      S(0) => \z0_p[8]_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_core_0_0 is
  port (
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    clk_enable : in STD_LOGIC;
    note_c4 : in STD_LOGIC;
    note_d4 : in STD_LOGIC;
    note_e4 : in STD_LOGIC;
    note_f4 : in STD_LOGIC;
    run_drum : in STD_LOGIC;
    volume_ctrl : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ce_out : out STD_LOGIC;
    out_PDM : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_audio_core_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_audio_core_0_0 : entity is "design_1_audio_core_0_0,audio_core,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_audio_core_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_audio_core_0_0 : entity is "audio_core,Vivado 2018.1";
end design_1_audio_core_0_0;

architecture STRUCTURE of design_1_audio_core_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW";
begin
inst: entity work.design_1_audio_core_0_0_audio_core
     port map (
      ce_out => ce_out,
      clk => clk,
      clk_enable => clk_enable,
      note_c4 => note_c4,
      note_d4 => note_d4,
      note_e4 => note_e4,
      note_f4 => note_f4,
      out_PDM => out_PDM,
      reset => reset,
      run_drum => run_drum,
      volume_ctrl(7 downto 0) => volume_ctrl(7 downto 0)
    );
end STRUCTURE;
