// Seed: 1707944211
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8, id_9;
  wire id_10;
  id_11(
      id_5, 1, id_1
  );
endmodule
module module_1;
  reg id_1;
  supply0 id_3, id_4;
  assign id_3 = 1;
  tri id_5, id_6;
  wire id_7;
  assign id_4 = 1 + id_5;
  module_0(
      id_4, id_7, id_4, id_3, id_4, id_5
  );
  always id_1 <= 1'b0;
  wire id_8;
endmodule
