{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 22 23:11:48 2018 " "Info: Processing started: Mon Oct 22 23:11:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off p2018 -c p2018 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off p2018 -c p2018 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 14 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register yy\[3\]\[5\] register out\[15\]~reg0 84.22 MHz 11.874 ns Internal " "Info: Clock \"clk\" has Internal fmax of 84.22 MHz between source register \"yy\[3\]\[5\]\" and destination register \"out\[15\]~reg0\" (period= 11.874 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.664 ns + Longest register register " "Info: + Longest register to register delay is 11.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns yy\[3\]\[5\] 1 REG LCFF_X9_Y8_N21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y8_N21; Fanout = 5; REG Node = 'yy\[3\]\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yy[3][5] } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.414 ns) 1.242 ns Add0~11 2 COMB LCCOMB_X8_Y6_N10 2 " "Info: 2: + IC(0.828 ns) + CELL(0.414 ns) = 1.242 ns; Loc. = LCCOMB_X8_Y6_N10; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { yy[3][5] Add0~11 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.652 ns Add0~12 3 COMB LCCOMB_X8_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.652 ns; Loc. = LCCOMB_X8_Y6_N12; Fanout = 2; COMB Node = 'Add0~12'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~11 Add0~12 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.414 ns) 2.522 ns Add1~13 4 COMB LCCOMB_X9_Y6_N12 2 " "Info: 4: + IC(0.456 ns) + CELL(0.414 ns) = 2.522 ns; Loc. = LCCOMB_X9_Y6_N12; Fanout = 2; COMB Node = 'Add1~13'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.870 ns" { Add0~12 Add1~13 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.932 ns Add1~14 5 COMB LCCOMB_X9_Y6_N14 3 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 2.932 ns; Loc. = LCCOMB_X9_Y6_N14; Fanout = 3; COMB Node = 'Add1~14'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~13 Add1~14 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.504 ns) 3.856 ns Add2~15 6 COMB LCCOMB_X10_Y6_N14 2 " "Info: 6: + IC(0.420 ns) + CELL(0.504 ns) = 3.856 ns; Loc. = LCCOMB_X10_Y6_N14; Fanout = 2; COMB Node = 'Add2~15'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.924 ns" { Add1~14 Add2~15 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.266 ns Add2~16 7 COMB LCCOMB_X10_Y6_N16 1 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 4.266 ns; Loc. = LCCOMB_X10_Y6_N16; Fanout = 1; COMB Node = 'Add2~16'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Add2~15 Add2~16 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.271 ns) 5.284 ns d~21 8 COMB LCCOMB_X9_Y7_N8 10 " "Info: 8: + IC(0.747 ns) + CELL(0.271 ns) = 5.284 ns; Loc. = LCCOMB_X9_Y7_N8; Fanout = 10; COMB Node = 'd~21'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.018 ns" { Add2~16 d~21 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.414 ns) 6.493 ns Add3~17 9 COMB LCCOMB_X9_Y11_N16 2 " "Info: 9: + IC(0.795 ns) + CELL(0.414 ns) = 6.493 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 2; COMB Node = 'Add3~17'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.209 ns" { d~21 Add3~17 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.564 ns Add3~19 10 COMB LCCOMB_X9_Y11_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.564 ns; Loc. = LCCOMB_X9_Y11_N18; Fanout = 2; COMB Node = 'Add3~19'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~17 Add3~19 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.635 ns Add3~21 11 COMB LCCOMB_X9_Y11_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.635 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 2; COMB Node = 'Add3~21'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~19 Add3~21 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.045 ns Add3~22 12 COMB LCCOMB_X9_Y11_N22 3 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 7.045 ns; Loc. = LCCOMB_X9_Y11_N22; Fanout = 3; COMB Node = 'Add3~22'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Add3~21 Add3~22 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.393 ns) 8.116 ns Add4~15 13 COMB LCCOMB_X8_Y11_N16 2 " "Info: 13: + IC(0.678 ns) + CELL(0.393 ns) = 8.116 ns; Loc. = LCCOMB_X8_Y11_N16; Fanout = 2; COMB Node = 'Add4~15'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.071 ns" { Add3~22 Add4~15 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.187 ns Add4~17 14 COMB LCCOMB_X8_Y11_N18 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 8.187 ns; Loc. = LCCOMB_X8_Y11_N18; Fanout = 2; COMB Node = 'Add4~17'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~15 Add4~17 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.597 ns Add4~18 15 COMB LCCOMB_X8_Y11_N20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 8.597 ns; Loc. = LCCOMB_X8_Y11_N20; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Add4~17 Add4~18 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.414 ns) 9.682 ns Add5~59 16 COMB LCCOMB_X7_Y11_N26 2 " "Info: 16: + IC(0.671 ns) + CELL(0.414 ns) = 9.682 ns; Loc. = LCCOMB_X7_Y11_N26; Fanout = 2; COMB Node = 'Add5~59'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.085 ns" { Add4~18 Add5~59 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.753 ns Add5~63 17 COMB LCCOMB_X7_Y11_N28 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 9.753 ns; Loc. = LCCOMB_X7_Y11_N28; Fanout = 1; COMB Node = 'Add5~63'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~59 Add5~63 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.163 ns Add5~66 18 COMB LCCOMB_X7_Y11_N30 1 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 10.163 ns; Loc. = LCCOMB_X7_Y11_N30; Fanout = 1; COMB Node = 'Add5~66'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Add5~63 Add5~66 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.271 ns) 11.187 ns Add5~69 19 COMB LCCOMB_X8_Y9_N28 2 " "Info: 19: + IC(0.753 ns) + CELL(0.271 ns) = 11.187 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 2; COMB Node = 'Add5~69'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.024 ns" { Add5~66 Add5~69 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.149 ns) 11.580 ns out\[15\]~reg0feeder 20 COMB LCCOMB_X8_Y9_N0 1 " "Info: 20: + IC(0.244 ns) + CELL(0.149 ns) = 11.580 ns; Loc. = LCCOMB_X8_Y9_N0; Fanout = 1; COMB Node = 'out\[15\]~reg0feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { Add5~69 out[15]~reg0feeder } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.664 ns out\[15\]~reg0 21 REG LCFF_X8_Y9_N1 1 " "Info: 21: + IC(0.000 ns) + CELL(0.084 ns) = 11.664 ns; Loc. = LCFF_X8_Y9_N1; Fanout = 1; REG Node = 'out\[15\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { out[15]~reg0feeder out[15]~reg0 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.072 ns ( 52.06 % ) " "Info: Total cell delay = 6.072 ns ( 52.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.592 ns ( 47.94 % ) " "Info: Total interconnect delay = 5.592 ns ( 47.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "11.664 ns" { yy[3][5] Add0~11 Add0~12 Add1~13 Add1~14 Add2~15 Add2~16 d~21 Add3~17 Add3~19 Add3~21 Add3~22 Add4~15 Add4~17 Add4~18 Add5~59 Add5~63 Add5~66 Add5~69 out[15]~reg0feeder out[15]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "11.664 ns" { yy[3][5] {} Add0~11 {} Add0~12 {} Add1~13 {} Add1~14 {} Add2~15 {} Add2~16 {} d~21 {} Add3~17 {} Add3~19 {} Add3~21 {} Add3~22 {} Add4~15 {} Add4~17 {} Add4~18 {} Add5~59 {} Add5~63 {} Add5~66 {} Add5~69 {} out[15]~reg0feeder {} out[15]~reg0 {} } { 0.000ns 0.828ns 0.000ns 0.456ns 0.000ns 0.420ns 0.000ns 0.747ns 0.795ns 0.000ns 0.000ns 0.000ns 0.678ns 0.000ns 0.000ns 0.671ns 0.000ns 0.000ns 0.753ns 0.244ns 0.000ns } { 0.000ns 0.414ns 0.410ns 0.414ns 0.410ns 0.504ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.410ns 0.414ns 0.071ns 0.410ns 0.271ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.350 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 240 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 240; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 2.350 ns out\[15\]~reg0 3 REG LCFF_X8_Y9_N1 1 " "Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.350 ns; Loc. = LCFF_X8_Y9_N1; Fanout = 1; REG Node = 'out\[15\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.239 ns" { clk~clkctrl out[15]~reg0 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.94 % ) " "Info: Total cell delay = 1.526 ns ( 64.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.824 ns ( 35.06 % ) " "Info: Total interconnect delay = 0.824 ns ( 35.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.350 ns" { clk clk~clkctrl out[15]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.350 ns" { clk {} clk~combout {} clk~clkctrl {} out[15]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.702ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.346 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 240 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 240; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.537 ns) 2.346 ns yy\[3\]\[5\] 3 REG LCFF_X9_Y8_N21 5 " "Info: 3: + IC(0.698 ns) + CELL(0.537 ns) = 2.346 ns; Loc. = LCFF_X9_Y8_N21; Fanout = 5; REG Node = 'yy\[3\]\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.235 ns" { clk~clkctrl yy[3][5] } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.05 % ) " "Info: Total cell delay = 1.526 ns ( 65.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.820 ns ( 34.95 % ) " "Info: Total interconnect delay = 0.820 ns ( 34.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.346 ns" { clk clk~clkctrl yy[3][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.346 ns" { clk {} clk~combout {} clk~clkctrl {} yy[3][5] {} } { 0.000ns 0.000ns 0.122ns 0.698ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.350 ns" { clk clk~clkctrl out[15]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.350 ns" { clk {} clk~combout {} clk~clkctrl {} out[15]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.702ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.346 ns" { clk clk~clkctrl yy[3][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.346 ns" { clk {} clk~combout {} clk~clkctrl {} yy[3][5] {} } { 0.000ns 0.000ns 0.122ns 0.698ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 46 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "11.664 ns" { yy[3][5] Add0~11 Add0~12 Add1~13 Add1~14 Add2~15 Add2~16 d~21 Add3~17 Add3~19 Add3~21 Add3~22 Add4~15 Add4~17 Add4~18 Add5~59 Add5~63 Add5~66 Add5~69 out[15]~reg0feeder out[15]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "11.664 ns" { yy[3][5] {} Add0~11 {} Add0~12 {} Add1~13 {} Add1~14 {} Add2~15 {} Add2~16 {} d~21 {} Add3~17 {} Add3~19 {} Add3~21 {} Add3~22 {} Add4~15 {} Add4~17 {} Add4~18 {} Add5~59 {} Add5~63 {} Add5~66 {} Add5~69 {} out[15]~reg0feeder {} out[15]~reg0 {} } { 0.000ns 0.828ns 0.000ns 0.456ns 0.000ns 0.420ns 0.000ns 0.747ns 0.795ns 0.000ns 0.000ns 0.000ns 0.678ns 0.000ns 0.000ns 0.671ns 0.000ns 0.000ns 0.753ns 0.244ns 0.000ns } { 0.000ns 0.414ns 0.410ns 0.414ns 0.410ns 0.504ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.410ns 0.414ns 0.071ns 0.410ns 0.271ns 0.149ns 0.084ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.350 ns" { clk clk~clkctrl out[15]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.350 ns" { clk {} clk~combout {} clk~clkctrl {} out[15]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.702ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.346 ns" { clk clk~clkctrl yy[3][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.346 ns" { clk {} clk~combout {} clk~clkctrl {} yy[3][5] {} } { 0.000ns 0.000ns 0.122ns 0.698ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "out\[15\]~reg0 in\[2\] clk 15.983 ns register " "Info: tsu for register \"out\[15\]~reg0\" (data pin = \"in\[2\]\", clock pin = \"clk\") is 15.983 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.369 ns + Longest pin register " "Info: + Longest pin to register delay is 18.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns in\[2\] 1 PIN PIN_121 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_121; Fanout = 4; PIN Node = 'in\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[2] } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.427 ns) + CELL(0.414 ns) 7.691 ns Add0~5 2 COMB LCCOMB_X8_Y6_N4 2 " "Info: 2: + IC(6.427 ns) + CELL(0.414 ns) = 7.691 ns; Loc. = LCCOMB_X8_Y6_N4; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.841 ns" { in[2] Add0~5 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.762 ns Add0~7 3 COMB LCCOMB_X8_Y6_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.762 ns; Loc. = LCCOMB_X8_Y6_N6; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.172 ns Add0~8 4 COMB LCCOMB_X8_Y6_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 8.172 ns; Loc. = LCCOMB_X8_Y6_N8; Fanout = 2; COMB Node = 'Add0~8'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~7 Add0~8 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.414 ns) 9.043 ns Add1~9 5 COMB LCCOMB_X9_Y6_N8 2 " "Info: 5: + IC(0.457 ns) + CELL(0.414 ns) = 9.043 ns; Loc. = LCCOMB_X9_Y6_N8; Fanout = 2; COMB Node = 'Add1~9'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.871 ns" { Add0~8 Add1~9 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.453 ns Add1~10 6 COMB LCCOMB_X9_Y6_N10 3 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 9.453 ns; Loc. = LCCOMB_X9_Y6_N10; Fanout = 3; COMB Node = 'Add1~10'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~9 Add1~10 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.414 ns) 10.331 ns Add2~11 7 COMB LCCOMB_X10_Y6_N10 2 " "Info: 7: + IC(0.464 ns) + CELL(0.414 ns) = 10.331 ns; Loc. = LCCOMB_X10_Y6_N10; Fanout = 2; COMB Node = 'Add2~11'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.878 ns" { Add1~10 Add2~11 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.402 ns Add2~13 8 COMB LCCOMB_X10_Y6_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 10.402 ns; Loc. = LCCOMB_X10_Y6_N12; Fanout = 2; COMB Node = 'Add2~13'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~11 Add2~13 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.561 ns Add2~15 9 COMB LCCOMB_X10_Y6_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 10.561 ns; Loc. = LCCOMB_X10_Y6_N14; Fanout = 2; COMB Node = 'Add2~15'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { Add2~13 Add2~15 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.971 ns Add2~16 10 COMB LCCOMB_X10_Y6_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 10.971 ns; Loc. = LCCOMB_X10_Y6_N16; Fanout = 1; COMB Node = 'Add2~16'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Add2~15 Add2~16 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.271 ns) 11.989 ns d~21 11 COMB LCCOMB_X9_Y7_N8 10 " "Info: 11: + IC(0.747 ns) + CELL(0.271 ns) = 11.989 ns; Loc. = LCCOMB_X9_Y7_N8; Fanout = 10; COMB Node = 'd~21'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.018 ns" { Add2~16 d~21 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.414 ns) 13.198 ns Add3~17 12 COMB LCCOMB_X9_Y11_N16 2 " "Info: 12: + IC(0.795 ns) + CELL(0.414 ns) = 13.198 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 2; COMB Node = 'Add3~17'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.209 ns" { d~21 Add3~17 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.269 ns Add3~19 13 COMB LCCOMB_X9_Y11_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 13.269 ns; Loc. = LCCOMB_X9_Y11_N18; Fanout = 2; COMB Node = 'Add3~19'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~17 Add3~19 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.340 ns Add3~21 14 COMB LCCOMB_X9_Y11_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 13.340 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 2; COMB Node = 'Add3~21'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~19 Add3~21 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.750 ns Add3~22 15 COMB LCCOMB_X9_Y11_N22 3 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 13.750 ns; Loc. = LCCOMB_X9_Y11_N22; Fanout = 3; COMB Node = 'Add3~22'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Add3~21 Add3~22 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.393 ns) 14.821 ns Add4~15 16 COMB LCCOMB_X8_Y11_N16 2 " "Info: 16: + IC(0.678 ns) + CELL(0.393 ns) = 14.821 ns; Loc. = LCCOMB_X8_Y11_N16; Fanout = 2; COMB Node = 'Add4~15'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.071 ns" { Add3~22 Add4~15 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.892 ns Add4~17 17 COMB LCCOMB_X8_Y11_N18 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 14.892 ns; Loc. = LCCOMB_X8_Y11_N18; Fanout = 2; COMB Node = 'Add4~17'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~15 Add4~17 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.302 ns Add4~18 18 COMB LCCOMB_X8_Y11_N20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 15.302 ns; Loc. = LCCOMB_X8_Y11_N20; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Add4~17 Add4~18 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.414 ns) 16.387 ns Add5~59 19 COMB LCCOMB_X7_Y11_N26 2 " "Info: 19: + IC(0.671 ns) + CELL(0.414 ns) = 16.387 ns; Loc. = LCCOMB_X7_Y11_N26; Fanout = 2; COMB Node = 'Add5~59'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.085 ns" { Add4~18 Add5~59 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.458 ns Add5~63 20 COMB LCCOMB_X7_Y11_N28 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 16.458 ns; Loc. = LCCOMB_X7_Y11_N28; Fanout = 1; COMB Node = 'Add5~63'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~59 Add5~63 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.868 ns Add5~66 21 COMB LCCOMB_X7_Y11_N30 1 " "Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 16.868 ns; Loc. = LCCOMB_X7_Y11_N30; Fanout = 1; COMB Node = 'Add5~66'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Add5~63 Add5~66 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.271 ns) 17.892 ns Add5~69 22 COMB LCCOMB_X8_Y9_N28 2 " "Info: 22: + IC(0.753 ns) + CELL(0.271 ns) = 17.892 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 2; COMB Node = 'Add5~69'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.024 ns" { Add5~66 Add5~69 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.149 ns) 18.285 ns out\[15\]~reg0feeder 23 COMB LCCOMB_X8_Y9_N0 1 " "Info: 23: + IC(0.244 ns) + CELL(0.149 ns) = 18.285 ns; Loc. = LCCOMB_X8_Y9_N0; Fanout = 1; COMB Node = 'out\[15\]~reg0feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { Add5~69 out[15]~reg0feeder } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 18.369 ns out\[15\]~reg0 24 REG LCFF_X8_Y9_N1 1 " "Info: 24: + IC(0.000 ns) + CELL(0.084 ns) = 18.369 ns; Loc. = LCFF_X8_Y9_N1; Fanout = 1; REG Node = 'out\[15\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { out[15]~reg0feeder out[15]~reg0 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.133 ns ( 38.83 % ) " "Info: Total cell delay = 7.133 ns ( 38.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.236 ns ( 61.17 % ) " "Info: Total interconnect delay = 11.236 ns ( 61.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "18.369 ns" { in[2] Add0~5 Add0~7 Add0~8 Add1~9 Add1~10 Add2~11 Add2~13 Add2~15 Add2~16 d~21 Add3~17 Add3~19 Add3~21 Add3~22 Add4~15 Add4~17 Add4~18 Add5~59 Add5~63 Add5~66 Add5~69 out[15]~reg0feeder out[15]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "18.369 ns" { in[2] {} in[2]~combout {} Add0~5 {} Add0~7 {} Add0~8 {} Add1~9 {} Add1~10 {} Add2~11 {} Add2~13 {} Add2~15 {} Add2~16 {} d~21 {} Add3~17 {} Add3~19 {} Add3~21 {} Add3~22 {} Add4~15 {} Add4~17 {} Add4~18 {} Add5~59 {} Add5~63 {} Add5~66 {} Add5~69 {} out[15]~reg0feeder {} out[15]~reg0 {} } { 0.000ns 0.000ns 6.427ns 0.000ns 0.000ns 0.457ns 0.000ns 0.464ns 0.000ns 0.000ns 0.000ns 0.747ns 0.795ns 0.000ns 0.000ns 0.000ns 0.678ns 0.000ns 0.000ns 0.671ns 0.000ns 0.000ns 0.753ns 0.244ns 0.000ns } { 0.000ns 0.850ns 0.414ns 0.071ns 0.410ns 0.414ns 0.410ns 0.414ns 0.071ns 0.159ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.410ns 0.414ns 0.071ns 0.410ns 0.271ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 46 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.350 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 240 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 240; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 2.350 ns out\[15\]~reg0 3 REG LCFF_X8_Y9_N1 1 " "Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.350 ns; Loc. = LCFF_X8_Y9_N1; Fanout = 1; REG Node = 'out\[15\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.239 ns" { clk~clkctrl out[15]~reg0 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.94 % ) " "Info: Total cell delay = 1.526 ns ( 64.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.824 ns ( 35.06 % ) " "Info: Total interconnect delay = 0.824 ns ( 35.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.350 ns" { clk clk~clkctrl out[15]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.350 ns" { clk {} clk~combout {} clk~clkctrl {} out[15]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.702ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "18.369 ns" { in[2] Add0~5 Add0~7 Add0~8 Add1~9 Add1~10 Add2~11 Add2~13 Add2~15 Add2~16 d~21 Add3~17 Add3~19 Add3~21 Add3~22 Add4~15 Add4~17 Add4~18 Add5~59 Add5~63 Add5~66 Add5~69 out[15]~reg0feeder out[15]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "18.369 ns" { in[2] {} in[2]~combout {} Add0~5 {} Add0~7 {} Add0~8 {} Add1~9 {} Add1~10 {} Add2~11 {} Add2~13 {} Add2~15 {} Add2~16 {} d~21 {} Add3~17 {} Add3~19 {} Add3~21 {} Add3~22 {} Add4~15 {} Add4~17 {} Add4~18 {} Add5~59 {} Add5~63 {} Add5~66 {} Add5~69 {} out[15]~reg0feeder {} out[15]~reg0 {} } { 0.000ns 0.000ns 6.427ns 0.000ns 0.000ns 0.457ns 0.000ns 0.464ns 0.000ns 0.000ns 0.000ns 0.747ns 0.795ns 0.000ns 0.000ns 0.000ns 0.678ns 0.000ns 0.000ns 0.671ns 0.000ns 0.000ns 0.753ns 0.244ns 0.000ns } { 0.000ns 0.850ns 0.414ns 0.071ns 0.410ns 0.414ns 0.410ns 0.414ns 0.071ns 0.159ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.410ns 0.414ns 0.071ns 0.410ns 0.271ns 0.149ns 0.084ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.350 ns" { clk clk~clkctrl out[15]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.350 ns" { clk {} clk~combout {} clk~clkctrl {} out[15]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.702ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out\[1\] out\[1\]~reg0 7.104 ns register " "Info: tco from clock \"clk\" to destination pin \"out\[1\]\" through register \"out\[1\]~reg0\" is 7.104 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.346 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 240 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 240; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.537 ns) 2.346 ns out\[1\]~reg0 3 REG LCFF_X9_Y8_N3 1 " "Info: 3: + IC(0.698 ns) + CELL(0.537 ns) = 2.346 ns; Loc. = LCFF_X9_Y8_N3; Fanout = 1; REG Node = 'out\[1\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.235 ns" { clk~clkctrl out[1]~reg0 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.05 % ) " "Info: Total cell delay = 1.526 ns ( 65.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.820 ns ( 34.95 % ) " "Info: Total interconnect delay = 0.820 ns ( 34.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.346 ns" { clk clk~clkctrl out[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.346 ns" { clk {} clk~combout {} clk~clkctrl {} out[1]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.698ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 46 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.508 ns + Longest register pin " "Info: + Longest register to pin delay is 4.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out\[1\]~reg0 1 REG LCFF_X9_Y8_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y8_N3; Fanout = 1; REG Node = 'out\[1\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[1]~reg0 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(2.798 ns) 4.508 ns out\[1\] 2 PIN PIN_122 0 " "Info: 2: + IC(1.710 ns) + CELL(2.798 ns) = 4.508 ns; Loc. = PIN_122; Fanout = 0; PIN Node = 'out\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.508 ns" { out[1]~reg0 out[1] } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 62.07 % ) " "Info: Total cell delay = 2.798 ns ( 62.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.710 ns ( 37.93 % ) " "Info: Total interconnect delay = 1.710 ns ( 37.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.508 ns" { out[1]~reg0 out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.508 ns" { out[1]~reg0 {} out[1] {} } { 0.000ns 1.710ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.346 ns" { clk clk~clkctrl out[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.346 ns" { clk {} clk~combout {} clk~clkctrl {} out[1]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.698ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.508 ns" { out[1]~reg0 out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.508 ns" { out[1]~reg0 {} out[1] {} } { 0.000ns 1.710ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[3\] c\[8\] 13.713 ns Longest " "Info: Longest tpd from source pin \"b\[3\]\" to destination pin \"c\[8\]\" is 13.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns b\[3\] 1 PIN PIN_103 13 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_103; Fanout = 13; PIN Node = 'b\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.606 ns) + CELL(2.358 ns) 8.816 ns lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_mult1~DATAOUT8 2 COMB DSPMULT_X16_Y4_N0 1 " "Info: 2: + IC(5.606 ns) + CELL(2.358 ns) = 8.816 ns; Loc. = DSPMULT_X16_Y4_N0; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_mult1~DATAOUT8'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.964 ns" { b[3] lpm_mult:Mult0|mult_o5t:auto_generated|mac_mult1~DATAOUT8 } "NODE_NAME" } } { "db/mult_o5t.tdf" "" { Text "C:/altera/91sp2/quartus/work2/db/mult_o5t.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 9.040 ns lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_out2~DATAOUT8 3 COMB DSPOUT_X16_Y4_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.224 ns) = 9.040 ns; Loc. = DSPOUT_X16_Y4_N2; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_out2~DATAOUT8'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.224 ns" { lpm_mult:Mult0|mult_o5t:auto_generated|mac_mult1~DATAOUT8 lpm_mult:Mult0|mult_o5t:auto_generated|mac_out2~DATAOUT8 } "NODE_NAME" } } { "db/mult_o5t.tdf" "" { Text "C:/altera/91sp2/quartus/work2/db/mult_o5t.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(2.798 ns) 13.713 ns c\[8\] 4 PIN PIN_113 0 " "Info: 4: + IC(1.875 ns) + CELL(2.798 ns) = 13.713 ns; Loc. = PIN_113; Fanout = 0; PIN Node = 'c\[8\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.673 ns" { lpm_mult:Mult0|mult_o5t:auto_generated|mac_out2~DATAOUT8 c[8] } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.232 ns ( 45.45 % ) " "Info: Total cell delay = 6.232 ns ( 45.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.481 ns ( 54.55 % ) " "Info: Total interconnect delay = 7.481 ns ( 54.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "13.713 ns" { b[3] lpm_mult:Mult0|mult_o5t:auto_generated|mac_mult1~DATAOUT8 lpm_mult:Mult0|mult_o5t:auto_generated|mac_out2~DATAOUT8 c[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "13.713 ns" { b[3] {} b[3]~combout {} lpm_mult:Mult0|mult_o5t:auto_generated|mac_mult1~DATAOUT8 {} lpm_mult:Mult0|mult_o5t:auto_generated|mac_out2~DATAOUT8 {} c[8] {} } { 0.000ns 0.000ns 5.606ns 0.000ns 1.875ns } { 0.000ns 0.852ns 2.358ns 0.224ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "yy\[0\]\[3\] in\[3\] clk -3.447 ns register " "Info: th for register \"yy\[0\]\[3\]\" (data pin = \"in\[3\]\", clock pin = \"clk\") is -3.447 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.356 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 240 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 240; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.537 ns) 2.356 ns yy\[0\]\[3\] 3 REG LCFF_X8_Y10_N31 1 " "Info: 3: + IC(0.708 ns) + CELL(0.537 ns) = 2.356 ns; Loc. = LCFF_X8_Y10_N31; Fanout = 1; REG Node = 'yy\[0\]\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.245 ns" { clk~clkctrl yy[0][3] } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.77 % ) " "Info: Total cell delay = 1.526 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.830 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.830 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.356 ns" { clk clk~clkctrl yy[0][3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.356 ns" { clk {} clk~combout {} clk~clkctrl {} yy[0][3] {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 46 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.069 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns in\[3\] 1 PIN PIN_133 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_133; Fanout = 4; PIN Node = 'in\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[3] } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.860 ns) + CELL(0.275 ns) 5.985 ns yy~102 2 COMB LCCOMB_X8_Y10_N30 1 " "Info: 2: + IC(4.860 ns) + CELL(0.275 ns) = 5.985 ns; Loc. = LCCOMB_X8_Y10_N30; Fanout = 1; COMB Node = 'yy~102'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.135 ns" { in[3] yy~102 } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.069 ns yy\[0\]\[3\] 3 REG LCFF_X8_Y10_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.069 ns; Loc. = LCFF_X8_Y10_N31; Fanout = 1; REG Node = 'yy\[0\]\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { yy~102 yy[0][3] } "NODE_NAME" } } { "p2018.v" "" { Text "C:/altera/91sp2/quartus/work2/p2018.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.209 ns ( 19.92 % ) " "Info: Total cell delay = 1.209 ns ( 19.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.860 ns ( 80.08 % ) " "Info: Total interconnect delay = 4.860 ns ( 80.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.069 ns" { in[3] yy~102 yy[0][3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.069 ns" { in[3] {} in[3]~combout {} yy~102 {} yy[0][3] {} } { 0.000ns 0.000ns 4.860ns 0.000ns } { 0.000ns 0.850ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.356 ns" { clk clk~clkctrl yy[0][3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.356 ns" { clk {} clk~combout {} clk~clkctrl {} yy[0][3] {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.069 ns" { in[3] yy~102 yy[0][3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.069 ns" { in[3] {} in[3]~combout {} yy~102 {} yy[0][3] {} } { 0.000ns 0.000ns 4.860ns 0.000ns } { 0.000ns 0.850ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 22 23:11:49 2018 " "Info: Processing ended: Mon Oct 22 23:11:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
