.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
001001111000000000
000000000000000000
000000000000000010
000100000000000000
010000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101000000010110100100000000
000000000000000000000010000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001001000000000000001000
011000000000000000000110000000001000001100111100000000
000000000000000000000000000000011100110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000001001100000010000001001001100111100000000
000000000000000001000010000000001001110011000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001100110011000000010000
011000000000000001100110000000001000001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000001001100000000101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001001110011000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000001000000110000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
011000000000001000000000000000001000001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000010000001000001100111100000000
000000000000000000000010000000001001110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000110000111101000001100110100000000
000000000000000000000000000000100000110011000000000010

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000001000000000000000
000000010000000000000000000101000000000000
011000000000001000000000011000000000000000
000000000000000011000011011011000000000000
010001000000000000000011101000000000000000
110000000110000000000100001111000000000000
000000000000000001000000001000000000000000
000000000000000000000000000111000000000000
000000000000000001000000001000000000000000
000000000000001001000000000111000000100000
000000000000000001000011100000000000000000
000000000000000000100000001111001110000000
000000000000000000000000001000000000000000
000000000000000001000010011001001100000000
010000000000001001000010000000000001000000
010000000000001011100100000011001100000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110111001000000000010
000000000000000000000000000111011100110110000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000001110100111100000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000011010111000100000000100
000000000000000000000000000011001010110100010000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000010000111000111111000000000000000
000000010000000000100011111111000000000000
011000000000001000000000001000000000000000
000000000000001111000000001111000000000000
010000000000000000000000001000000000000000
010000000000000000000000000011000000000000
000100000000000000000000000000000000000000
000000000000000000000000000001000000000000
000000000000000111000000011000000000000000
000000000000000111000011010111000000001000
000000000000001000000000000000000000000000
000000000000001011000000001111001110000000
000000000000001000000000000000000000000000
000000000000011011000011100011001101000000
010000000000000111000010010000000000000000
010000000000000000000011011001001100000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
010000100000000000000010000000000000000000
110000000000000000000100000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000010000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
110000000000000111000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000111100000000000000000000000
000000000000000000100000000000000000000000
000000000000000000000000010000000000100000
000000000000000000000011010000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000010000000000000000000
000000010000000000000100001011000000000000
011000000000000000000011101000000000000000
000000000000000000000000001001000000000000
110000000000000000000011101000000000000000
110000000000000000000000001111000000000000
000000000000001000000000001000000000000000
000000000000001011000000000101000000000000
000000000000000000000000001000000000000000
000000000000000001000010010111000000000001
000000000000001000000010000000000001000000
000000000000001011000100001111001101000000
000000000000000000000111000000000000000000
000000000000000000000010001101001100000000
110000000000000001000010000000000001000000
010000000000000001000000001001001110000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000111000000001000000000000000
000000010000000111000000001111000000000000
011000000000001111000000001000000000000000
000000000000001011100000001101000000000000
110000000000100000000000001000000000000000
110000000000000000000011100001000000000000
000000000000000111000011110000000000000000
000000000000000000000111010111000000000000
000000000011000000000000001000000000001000
000000000000100000000000000101000000000000
000000000000000000000000000000000001000000
000000000000000000000000001101001000000000
000000000000001000000010000000000001000000
000000000110001011000000000001001011000000
110000000000000001000010011000000000000000
110000000000000000000111001111001000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000010010000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
010000000000000000000010000000000000000000
110000000000000000000000000000000000000000
000000000000000111000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
010000010000000000000000000000000000000000
110000010000000000000000000000000000000000

.logic_tile 7 14
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000100000000000000000000000000000000000000000
000000110001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010010100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110100000000000000000000000000000000000000000
000000010111000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000100000000000000000000000000000
000000011100000000000011110000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
010000100000010000000000000000000000000000
010001001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000010000000000000000000000000000
000000011100100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010110000000000000000000000000000000
110000010000000111100000000000000000000000
110000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000010000000000000000000000000000000000000000
000001010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 15
000001000000000011000000000000000000000000
000000010000000000100010001011000000000000
011000000000000000000000000000000000000000
000000000000000000000000001111000000000000
010000100000000000000111001000000000000000
110001000000010000000010001111000000000000
000000000000000111000000000000000000000000
000000000000000000100000000111000000000000
000000010001010000000000001000000000000001
000000010000000000000010000111000000000000
000000010000000001000010010000000001000000
000000010000000000100011010001001101000000
000000010000000000000000001000000000000000
000000010000000111000011101011001001000000
010000010000000001000010000000000001000000
110000010000000000100100001101001100000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
000000010000000000000000000111101011110001010000000000
000000010010000000000000000000011100110001010000000001
000000010000000000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000100010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000001000011110111001000000000000
000010100000000000000000000001001111110110000000000100
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000111011100111000100000000100
000000010000000101000000000000101010111000100000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000011110000000000000000
000010110001001111000111110001000000000000
011000000000000000000000001000000000000000
000000000000000000000000000011000000000000
010000000000000000000000001000000000000000
010010000000000000000011110111000000000000
000000000000000111100000000000000000000000
000000000000000000000000001101000000000000
000010110001010011100011111000000000000000
000000010000100111000011001111000000000000
000000010000000011100000000000000000000000
000000010000000000100000001011001100000000
000000010000000000000000000000000000000000
000000010000000000000000000011001101000000
010000010000000111000011100000000001000000
110000010000000111000000001001001110000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000010110000000000010000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
110000000000000011100000000000000000000000
110000000000000000100000000000000000000000

.logic_tile 7 16
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000001000000000000000000000000000
000000010000001111000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000010000000000000000
000000000000000000000011000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000001000011010111110100000000000
000000000000000000000000001011000000111101010000000000
000000000000000000000000001011100000000000000000000000
000000000000000000000000000101100000111111110000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000101111010000000000
000000000000001101000000001111001010011111100000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000111100000000101111101100000010000000000
000000000000000000000000000001101100101000000010000000
000000000000000000000000001001011110100000000000000000
000000000000000000000010001011001101110000100010000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001101000010100000000000000000000000000000
000000000000001011100100000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000010000000000000000011000000000000000000000000000000
000000000000000011100000000001001011100000110000000001
000000000000000000100000001111001011010000000010000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 17
000000000000000000000000001000000000000000
000000010001010000000000001101000000000000
011000000000001111000011100000000000000000
000000000000001111000000001101000000000000
010000001000000111000111001000000000000000
110000000000000000000111111111000000000000
000000000000000011100111011000000000000000
000000000000001111100111100101000000000000
000000000000000000000000000000000000000001
000000000000000000000000000101000000000000
000000000000000111100000011000000001000000
000001000000000000100011001001001100000000
000000000001000000000000001000000001000000
000000000000100000000000000101001101000000
010000100000000000000111101000000001000000
010000000000000000000100000001001011000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 17
000000000000010000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000100
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000011000000101001010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramb_tile 19 17
000000000001000111100011101000000000000000
000000011100100111100000000011000000000000
011000000000000011100000001000000000000000
000000000000000000100000000001000000000000
110000000110010000000111101000000000000000
110000000000100000000000000101000000000000
000000000000000111000011100000000000000000
000000000000001111000000001011000000000000
000000000000000000000111001000000000001000
000000000000000000000000001101000000000000
000000000000001000000000000000000001000000
000000000000000011000000001001001010000000
000000000000100000000010010000000000000000
000000000000000000000011010001001011000000
110000000000000001000000000000000000000000
110000000000000000000000001111001000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000001101000010100101001110010101011000000000
000000000000001001100100001111001000101010100000000000
000000000000000101000000000001101000001100111000000000
000000000000000101100000000000001011110011000000000000
000000000000001000000010100111101000001100111000000000
000000000000000001000010110000001011110011000000000000
000000000000000000000010100011001001001100111000000000
000000000000001101000110110000101010110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000101001000010010000001101110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000001001000010010000001011110011000000000000
000000000000001000000010000001101001001100111000000000
000000000000001111000100000000001011110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000001001000000000000001001110011000000000000

.logic_tile 2 18
000000000000000000000010110000001100000100000100000000
000000000000000000000110100000000000000000001000000000
011000000000001101000000000011001110100000000000000000
100000000000000101100000000101011111111000000010000000
110000000000001101100110100101101010101000010000000001
010000000000000001000010111111001011000000100010000000
000000000000000000000010110111001000101000010000000001
000000000001011101000110101001111010001000000010000000
000000000000000001000000010101001010101000000000000000
000000000000001101000011001111011010010000100010000000
000000000000000000000000001111011000101000010000000000
000000000000000000000010010001101010001000000010000000
000000000000000000000010000000001011100001000000000000
000000000000000000000111101111001101010010000000000011
110000000000000111100000001101101110101000000000000000
110000000000000000100000001101111010100100000000000011

.logic_tile 3 18
000000000000000000000000000011001110010100000000000000
000000000000000000000000000111110000010111110001000000
000000000000000000000000000011101111100101100000000000
000000000000000000000000001111011100001111000000000000
000000000000000000000000000011001110010101010010000000
000000000000000000000000000000010000010101010000100000
000000000000000000000000000000001110100000000000000000
000000001100000000000000001111011100010000000000000000
000000000000000101000010101011101101111000010000000000
000000000000000000000000001011011100111100000000000000
000000000000100101000000000011101110110100100000000000
000000000001000101000010100011011111000111100000000000
000000100000000101000010100111001101111000010000000000
000001000000000000000010101111101100111100000000000000
000000000000000000000000000011111101110100100000000000
000000001110000000000000001011101100000111100000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001101111001101001010000000000
000000000000000000100010110101111000110100100000000000
000000000000000000000000001101111001100101100000000000
000000000000000000000000001001001011001111000000000000
000000000000000000000010101011011011111000010000000000
000000000000001101000110111101011000110000110000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000001101111000100101100000000000
000000000000000000000000001101101100001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000001000000011100000000000000000001000000000
000000000000001111000100000000001000000000000000001000
000000000000000000000011100000000000000000001000000000
000000000000000000000011100000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000001010111000000010011100001000000001000000000
000000000000100000100010000000001011000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001100000000000001000000000
000000001100000001000010000000100000000000000000000000
000000000000000000000000000001100001000010101011000101
000000000000000000000000000000101101000001010010100111
000010100001010000000000000000001000111100001000000000
000001000000100001000000000000000000111100000010000000

.ramt_tile 6 18
000010100000110000000000000000000000000000
000001010000100000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
010000000001000000000010000000000000000000
110001001110000000000000000000000000000000
000000100000000011100000000000000000000000
000000000000000000100000000000000000000000
000001000000010000000000000000000000000010
000000001000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
010000000000000000000000000000000000000000
110000001100000000000000000000000000000000

.logic_tile 7 18
000000100000010000000010100000000001000000001000000000
000000000000000000000110110000001111000000000000001000
011010100000000000000000000101011111110011001100000001
100000000000000000000010111001011110001100110000000001
110010100000000001100000000011101000001100111000000000
010000000000000000000000000000000000110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000010111101000001100111000000000
000000000000100000000010100000001111110011000000000000
000000000000001101100000000011101001001100111000000000
000000000000000101000000000000001110110011000000000000
000000000000000101100110100111101001001100111000000000
000000000010000000000000000000001001110011000000000000
000000100000001000000110100001001001001100111000000000
000000000000000111000000000000101110110011000000000000

.logic_tile 8 18
000000001000000000000110110101111100000010000000000000
000000000000000000000010000101001011000000000000000000
011000000000001101100110000111001100111101010100000001
100000001000000101000000001001110000010100000011000000
010000000000000001100110011000011010110010110000000000
010000000000000000000010100111011111110001110000000000
000000000000101000000000000111011001111000100100000000
000000000000010001000011110000101101111000100001000000
000001000000100000000000001000011000111001000100000001
000010000001000000000011111011001111110110000001000000
000000000000000001100010000111011110110100010100000000
000000000000000000000011110000111011110100010001000100
000000000000000000000010100000000000000000000000000000
000010100000000000000100000000000000000000000000000000
000000000000000001000010000000000001001111000100000000
000000000000000000100000000000001001001111000001100000

.logic_tile 9 18
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000001000000000000101100000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000001000010000000000000000000001000000000
000000001010000000100100000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100111000000000001000000001000000000
000000000000000000100100000000001111000000000000000000
000000000000001000000000010011100000000000001000000000
000000000000001011000011010000000000000000000000000000
000000000000001000000000010001100001000000001000000000
000000000000001011000011010000001101000000000000000000

.logic_tile 10 18
000000000001010000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000001000000000000000011000111100001000000001000000000
000010100000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000001010000000000000000000001111000000000000000000
000001000000000000000000000111000000000000001000000000
000000100000000000000000000000001100000000000000000000
000000100000000011100111000011000000000000001000000000
000001000000000000100100000000100000000000000000000000
000000001110000011100111000000000001000000001000000000
000000000000000000100100000000001100000000000000000000
000000000000000111100111000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001011100111000000000001000000001000000000
000000000000001011000000000000001110000000000000000000

.logic_tile 11 18
000000000011000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010110000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000010000001010000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
010000000001000000000111100000000000000000
110000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000001000000000000000000000000000
000000000000000111000000000000000000000000
000010000000000000000000000000000000000000
000001001110010000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000010101001001001100110000000000
000000000000000000000011100111101000011010010000010000
000000000000000000000000000011101000010100000000000000
000000000000001111000010010000010000010100000000000000
000000000000000000000000001000000000110110110000000000
000000000000001111000011111001001101111001110000000000
000000000000000000000000010000000001001001000000000000
000000000000000000000011100101001101000110000000000000
000000000000000000000000000000000001100110010000000000
000000000000000000000011111001001100011001100000000000
000000000000000001000010001000000001001001000000000000
000000000000001001100100001101001100000110000000000000
000000000000000001000000000011111010101010100000000000
000000000000000000100000000000010000101010100000000000
000000000000000000000000001000000000100110010000000000
000000000000000000000000001011001010011001100000000000

.logic_tile 2 19
000000000000000000000000011101000001001001001000000000
000000000000000000000010011001101010010000100010000000
000000000000000000000000000001001001001100111000100000
000000000000000000000010010000101111110011000000000000
000000100000001000000000010101001000001100111000000000
000000000000001001000011100000001100110011000000000000
000000000000010001000000000011001000001100111000000000
000000000000100000100000000000101110110011000000000000
000000000000001000000000010111101000001100111000000000
000000000000001011000011010000001110110011000000000000
000000000000001011100111010011101000001100111000000000
000000000000000101100111010000101111110011000000000000
000000000000001101100110110011101000001100111000000000
000000000000000101000010100000001111110011000000100000
000000000000001000000000010011101001001100111000000000
000000000000001011000011000000001101110011000000000000

.logic_tile 3 19
000000001110100101000010110001000001001100111000000000
000000000001010000000010010000101010110011000000000000
000000000000000000000110000001101000001100111000000000
000000000000010000000010100000101000110011000001000000
000000000000000001100110000001101001001100111000000000
000000000000000000100100000000101011110011000000000000
000000000000000101000010110001001001001100111000000000
000000000000000101000010010000101010110011000001000000
000001000010100000000010100101101000001100111010000000
000010100001010000000000000000101010110011000000000000
000000000000001101100010100101001001001100111010000000
000000000000000101000000000000101101110011000000000000
000000001100000000000110110011001001001100110010000000
000000000000000000000010100000101110110011000000000000
000000000000000101000000001111011100111000010000000000
000000000000000000000000000011101111110000110000000000

.logic_tile 4 19
000000000000000000000000010111001010000011111000000000
000000000000000000000011100000011100000011110010001000
000010000000000000000011110111001001001100111000000000
000001000000001111000111010000101001110011000001000000
000000000100000000000111110011101001001100111000000000
000000000000000000000011110000001000110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000001001000010000000101011110011000000000000
000000000010000000000111000011101000001100111000000000
000000000000001001000100000000101001110011000000000000
000000000000000101000011100011101001001100111000000000
000000000000000111000100000000001111110011000000000000
000000000010001000000010100101101001001100111000000000
000000000000010001000000000000001110110011000000000000
000000000000000011100000000001101000001100111000000000
000000000000000000100010000000101101110011000000000000

.logic_tile 5 19
000000001100000000000111100001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000010100000001111100000000101000000000000001000000000
000001000100000111100000000000100000000000000000000000
000000000000000000000111100101101000001100111000000000
000000000000000000000100000000101101110011000010000000
000000000000001000000000000000001000001100111000000000
000000001110001111000010100000001001110011000000000001
000010101110000000000000000000001001001100111000000000
000000000000000000000011100000001100110011000010000000
000000000000000000000000000011101000001100111000000000
000000000000000111000011100000100000110011000000000001
000000000001000000000000000101101000001100111010000000
000000001000000000000000000000000000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000010000000

.ramb_tile 6 19
000001000000000000000000010000000000000000
000000111000000000000011111011000000000000
011000000000001000000000001000000000000000
000000000000000111000000001111000000000000
010001000000000000000011101000000000000000
010010000000000000000100000111000000000000
000000000000000000000000000000000000000000
000000000000010000000000000011000000000000
000011100000000011100111101000000000000000
000011100000000000100111101011000000100000
000000001001010111000111111000000000000000
000000000000000000000011011011001101000000
000000000000000000000000001000000000000000
000001000000000000000000001111001011000000
010000000000001111100111111000000001000000
010000000000000111100111000011001110000000

.logic_tile 7 19
000000000000001101000011110011101000001100111000000000
000000000000001001000010010000101011110011000000010000
011000000000000000000110000111001000111000100100000001
100000000000000000000110101011001111100010110001000000
010000001000001000000111101011000001111001110110000001
010000000000000001000100001101101101010000100001000000
000000000000000111000010111000000000000110000000000000
000000000000001111000010000111001001001001000000000000
000000000000000000000110010001011001000000000000000000
000000000000000000000010000001011110000000100000000000
000010100000000000000110011111001101000010000000000000
000001000000000000000011101101011101000000000000000000
000000000000000001100000000011011011110100010100000000
000000000000000000000010000000101001110100010011000010
000000000000001001100000000101100000100000010110000000
000000000000000001000000001011001010111001110000000000

.logic_tile 8 19
000000000000001000000010110000000000000000001000000000
000000000000001011000111100000001001000000000000001000
000000000000000000000010100011000001000000001000000000
000000000000000000000110110000001010000000000000000000
000000000000000000000000000001101000110011001000000000
000000000000000000000000000000101100001100110000000000
000000000000000000000000000001101000101010101000000000
000000000000000001000011110000100000101010100000000000
000000000000000000000000000111001000110011001000000000
000010000000001111000000000000001000001100110000000000
000001000000000000000011100000001000110011001000000000
000000000000010000000000000000001001110011000000000000
000000000100000000000000000011101000101010101000000000
000000000000001111000000000000100000101010100000000000
000010000000000000000000000000001001110011001000000000
000001000000000000000000000000001011110011000000000100

.logic_tile 9 19
000000000001010000000000000000001000111100001000000000
000000000000100000000000000000000000111100000000010000
011000000000000111000000000000000000000000000000000000
100000000000000000100011110000000000000000000000000000
110000000000100000000000001101100001111001110110000000
010000000000000000000000001101101001100000010000100001
000000000000000001100111010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000000011111011000101000000110000110
000010000000000000000011011101000000111101010010100000
000000000000010000000000000000011010000011110100000100
000000000000100000000000000000000000000011110010000000
000000000000000000000000000000000000000000000000000000
000000001110001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100010000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000011100001000000000000001000000000
000000000000000000000100000000101011000000000000010000
001000000000000000000000000000001000110011110000000000
000001000000000000000000000000001010110011110000000001
000001000000001000000111100000000000000000000000000000
000010000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000010110000000000000000000000000000
000000000000101101000110000000000000000000000000000000
000000000000100000000000000000000001001111000100000101
000000000000000000000000000000001101001111000000000000
000000000000000101000000001111111101000010000000000000
000000000000000000100010111111001101000000000000000000

.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000100100000
000000000000000000000000001111000000000010000010000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000011001111000100000000000
000000000000001001000000000011001110110100010000000100
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001000000000000000011100000101001010000000100
000000000000000101000000000101001100011001100000000000

.ramb_tile 19 19
000000000000000000000111100000000000000000
000010110000001111000000000001000000000000
011000000000001000000000001000000000000000
000000000000001111000000000011000000000000
010010000000000000000111110000000000000000
110001001100000000000111100111000000000000
000000000000000000000000000000000000000000
000000000000000000000000001001000000000000
000000000000000000000000001000000000000000
000000000000000000000000001011000000000000
000000000000000011100111101000000000000000
000000000000000000100111100111001111000000
000000001000000111000111001000000000000000
000000001101010000000110001111001111000000
010000000000000000000111000000000001000000
010000001000000111000100001101001101000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000001000000000000000001000000001000000000
000000000000000000100000000000001110000000000000001000
000000000000000000000000000101011111110011001000000000
000000000000001111000000000000101010001100110010000000
000000000000000101000010100101001001110011001010000000
000000000000000000100110110000101000001100110000000000
000000000000000000000010100101101001110011001000000000
000000001100001111000100000000101010001100110010000000
000000000000000000000000000000001000110011001000000000
000000000000000000000000000000001010110011000010000000
000000000000000000000011100000001001110011001000000000
000000000000000000000000000000001101110011000010000000
000000000000000000000011100000001000110011001000000000
000000000000000000000000000000001111110011000000100000
000000000000000111000000000000001000110011001000000000
000000001110000000100000000000001000110011000000000010

.logic_tile 2 20
000000000001011000000000010111101001001100111000100000
000000000000001001000010010000101010110011000000010000
000000000000000101000000010001101001001100110000000000
000000000000000000100010010000101111110011000000100000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000001000000111111110000100000
000000000000000001100010100011100000010110100000000000
000000000000000000100100000000000000010110100000000000
000000000000000000000000000000011111001100110000000000
000000000000000000000000000000001010001100110000100000
000000000000000000000000001001000000111111110000000000
000000000000000101000000000001000000101001010000100000
000000000000000000000000001000000000010000100000000000
000000000000000000000000001101001001100000010000100000
000000000000001000000000010001011010101010100000000000
000000000000000011000011000000110000101010100000100000

.logic_tile 3 20
000000000000000000000111100101100000000000001000000000
000000000000000000000000000000101100000000000000001000
000000000000000000000000000111001010000011111000000000
000000000000000000000000000000011010000011110000000000
000001000000001111100011100101100000000000001000000000
000000000000001111000100000000001010000000000000000000
000000000000100000000000010011000000000000001000000000
000000000001001101000010110000101001000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000001101000011110000001111000000000000000000
000010000000000000000010000011100001000000001000000000
000001000000000001000011110000101101000000000000000000
000000000000001001100010010111000001000000001000000000
000000000000000111000011100000001111000000000000000000
000000000000001000000010000011100000000000001000000000
000000000000001111000000000000001111000000000000000000

.logic_tile 4 20
000000000000001001100000000111001001001100111000100000
000000000000000001000000000000101111110011000000010000
011000000000001000000010100001101000001100111000000000
000000000000000001000010100000001110110011000000000000
000000100000000111000000000000001000111100001000000000
000001000000000000000000000000000000111100000000000000
000010100000000000000010101001001100011010010000000000
000001001110001111000010101001011000111100000000000000
000000000000000000000000010000000000001111000000000000
000000000000000000000010000000001010001111000000000000
000000000000000000000000001001011000111000010000000000
000000000000000000000000001001011000111100000000000000
000000000000000000000000010000011010000100000100000000
000000000000001111000011100000000000000000000000000000
000000000000000000000010101001011010100101100000000000
000000000000000000000100001101011000001111000000000000

.logic_tile 5 20
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000001010000
011010100000001111100111100101001000001100110010000000
000000000000000111000000000000100000110011000000000000
000000001100001111000111100000000001000000100110000000
000000000000001111100100000000001000000000000000000000
000000000100000000000000011000000000000000000100000000
000000000000000000000011101101000000000010000000000101
000000000000000000000000000000001010000100000100000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000001000000000010000000000001
000000000001000000000000000000000000000000100100000001
000000000000000000000000000000001010000000000000000000
000000000000000011100000001000000000000000000110000100
000000000000000000100000001001000000000010000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000010000000000000010000000000000000000
101001010000000000000000000000000000000000
000010110000000000000000000000000000000000
010000000000100000000000000000000000000000
010000000001000000000000000000000000000000
000000000000100111000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000001
000000000000000000000000000000000000100000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000001100000000000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 7 20
000000000001000000000110000111011111000011111000000000
000000000000000000000100000000001001000011110000001000
000000000000000101000111110111100001000000001000000000
000000000000000000100011100000101001000000000000000000
000000000000000111000111110001100000000000001000000000
000000000000000000100010010000001010000000000000000000
000000000000001001100000010101000000000000001000000000
000000000000001001100010010000101011000000000000000000
000010101110010000000000000001000001000000001000000000
000000000000100000000000000000101110000000000000000000
000000000000000001000000000111000001000000001000000000
000000000000000001000000000000001010000000000000000000
000000001110001001000000000011100001000000001000000000
000000000000000001000000000000001010000000000000000000
000000000000001001000010000011100001000000001000000000
000010100001000101000100000000001011000000000000000000

.logic_tile 8 20
000000000000000000000000000111101000101010101000000000
000000000000000000000000000000100000101010100000010000
011001000010100000000110010000001000111100001000000000
000010000000000000000010000000000000111100000000100000
000000000000000000000000010001100000010110100000000000
000000000000000000000010010000100000010110100000000000
000000000010000001100000000000000000000000000100000000
000010100000010000100010001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001100000000000000000101000000000010000000000000
000001000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000001000000000000000000000000100100000000
000000000000000000100000000000001110000000000000000000
000000001010000000000000001000000000000000000100000000
000000000000000000000010001101000000000010000000000000

.logic_tile 9 20
000000000001000001100110000101000000000000001000000000
000000000000100000000011110000100000000000000000001000
011000000100000000000110000000001010001100111110000000
000000000001000000000000000000001000110011000000000010
010000100000000111000000000000001000001100111110000000
010001001010000000000010110000001101110011000010000010
000000000001010111100000000000001000001100111100000000
000000001000000000100000000000001001110011000010000110
000000100000000000000000010000001001001100111100000000
000001000000000000000010000000001100110011000000100010
000001000000001001100000010000001001001100111110000010
000000100010000001000010000000001100110011000000100010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000010100010
010000100000000000000000000000001001001100111100000000
110000000000000000000000000000001001110011000010100010

.logic_tile 10 20
000000000000000000000110110111100000100000010000000000
000000000000000000000011100000001011100000010001100000
011000000000001000000010110001000000000000000100000001
000000000001000101000011100000100000000001000010100000
000000000000000101100110010101100000000000000100000000
000000000001000000000010100000000000000001000001100000
000000000000001000000000000011001110000000000000000000
000000100000100111000000001001001011010000000000000000
000000000000000000000000000001100000000000000000000000
000000000000001101000010110101101101001001000000000000
000000000000000000000000000000011000000100000110000100
000000000000100000000000000000000000000000000000000100
000000000000000101000000001000000000000000000110000000
000000000000000000100000001111000000000010000001000011
000000000000001000000110000001100000000000000100000000
000000000000000001000000000000100000000001000001100010

.logic_tile 11 20
000000000000000101000000000001011111000000000000000000
000000000000001101100000001111001101000001000000000000
011000000000001000000000000011001110100000000000000000
000000000000100001000000001111101101000000000000000000
000000000000001001100000011111101110000010000000000000
000000000000000001000010001111111101000000000000000000
000000100000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100110101101001101000000000000000000
000000000000000000000010100111101100000001000000000000
000000000000000000000110101001001011000000000010000000
000000001000001111000011111011001111001000000000000000
000000000000000101100110111101101010101000000100000000
000000000000000000000010100001000000000000000000000010
000100000000001101100110110000001100000100000100100000
000000000000000101000010100000010000000000000010100000

.logic_tile 12 20
000000000000000000000110000101000000000000001000000000
000000000000000000000010110000100000000000000000001000
011000000000000000000110000111001000001100111100000000
000000001000000000000000000000010000110011000001000000
000000000000000000000000000111001000001100111100000000
000000000000000000000010110000100000110011000001000000
000000000000000101100000000000001000001100111100000000
000001000000000000000000000000001001110011000001000000
000000000110000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000100
000000000000000001100000010000001001001100111100000000
000000000000000000000010000000001100110011000000000100
000000000000000001100000010000001001001100111100000000
000000000000000000000010000000001101110011000000000100
010000000000001000000000000000001001001100111100000101
110000000000000001000000000000001001110011000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000001000000000000000000000000000
000000010000001111000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000111000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000001100000000000111100000001000111100001000000000
000000000000000000000000000000000000111100000010010000
011000000000000000000000000000000000001111000000000000
000000000000000000000000000000001111001111000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010000000001110000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000101000000001011000000101001010000000000
000000000000000000000000000000001010000011110000000000
000000000000010000000011110000010000000011110000000000
000000000000000001000000000011100000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 2 21
000000000000100001100010100011011010000011111000000000
000000000001001111100000000000011100000011110000001000
000000000000000101100000010101101000001100111000000000
000000000000001111000010100000101000110011000000000010
000000000000001101100000000001001000001100111000100000
000000000000000111100010000000101000110011000000000010
000000000000000101100011100001101001001100111000100000
000000000000001101100110110000001000110011000000000000
000000000000001001000000000111001001001100111000000000
000000000000000001000000000000101001110011000000100000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000001010110011000000100000
000000000000100111000000000101001000001100111000000000
000000000000000000000011110000101010110011000000100000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000001010110011000000100000

.logic_tile 3 21
000000000000010000000110010011100000000000001000000000
000000000000000000000010000000101110000000000000010000
011000000000100000000111110101000001000000001000000000
000000000001000000000011110000101001000000000000000000
000000000000000000000010010000001110000011111000000000
000000000000000000000110010000001001000011110000000000
000000000000000000000000000111001000000000000000100000
000000000000000000000000001111101011000000100000000000
000000000000000000000000011000000000000000000100000100
000000000000000000000011011001000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000100000000111000010000111100000010110100000000000
000000000000001111100110110000100000010110100000000010
000000000000000000000000010000001100000011110000000000
000000000000000000000011000000010000000011110000000000

.logic_tile 4 21
000000000000000001000111100111000001000000001000000000
000000001000100000100000000000001100000000000000001000
000000000000000000000110000101011000000011111000000000
000000000001010000000110100000111100000011110000000000
000000000000000000000110000001100001000000001000000000
000000000110000000000100000000101010000000000000000000
000000000000000001100010100101100000000000001000000000
000000000000000000100100000000101000000000000000000000
000000000000000001100010010111000000000000001000000000
000001000000000000000010100000101110000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000000101000000000000101101000000000000000000
000000000000000111000010100111100000000000001000000000
000000001000100101000110110000001101000000000000000000
000000000000000101000000000111100000000000001000000000
000000000000001101100000000000001001000000000000000000

.logic_tile 5 21
000000000000000111000000000000000000000000000100000000
000000000000000111100000000001000000000010000000000000
011000000000000000000010100000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000001000000000000001000000000000000110100000
000000000000001111000010100000000000000001000010000100
000000000001010000000000001000000000010110100000000000
000000000000000101000010101001000000101001010000000000
000000000000000000000000000101000000000000000100000100
000000000000000000000000000000000000000001000000100000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001011001111000000000000
000001000000000000000000001000000000000000000100000000
000000100000100000000000001111000000000010000000000010
000000000000000000000010000000000001001111000000000000
000000000000000000000000000000001010001111000000000000

.ramb_tile 6 21
000000000000100000000000000000000000000000
000000010001010001000011111111000000000000
011001000000001000000010000000000000000000
000010000000001111000100000011000000000000
010000000000000000000000001000000000000000
010000000000000000000000001011000000000001
000000001010000000000000001000000000000000
000000000000000000000000001011000000000000
000000000000000001000010001000000000000000
000000000000000000100100000111000000000000
000000001000110000000010000000000000000000
000000000000011001000110000111000000000000
000000000000000000000011100000000001000000
000000000000000001000100000001001100010000
010000000001000001000000000000000001000000
010000000000100000100000001011001001000000

.logic_tile 7 21
000000000000001000000111010101100000000000001000000000
000000000000001001000010000000101110000000000000010000
011000000000001011100111110001000000000000001000000000
000000000110000011100011100000001010000000000000000000
000000000000000000000010000000011100000011111000000000
000000000000001001000100000000001001000011110000000000
000000001010000000000000000000001001111100001000000000
000000000000000000000010000000001001111100000000000001
000000000000000000000000000111001000000000000100000000
000010100000000000000010011111101011000000010000000001
000000000000000111100000001001101100110011000000000000
000000000000000000000000001001010000001100110000000000
000000000000001001000010000001101001111001000000000001
000000000000000111000010100000011001111001000000000000
000000000000000000000000000000000000000000000110000001
000000000000000000000000000111000000000010000001000010

.logic_tile 8 21
000000100001000111000011100001100000000000001000000000
000000001000100000100110100000001100000000000000001000
000000001001100111100111100111101001001100111000000000
000010000000010000100000000000001011110011000010000000
000000000000000000000111110111101000001100111000000000
000000000010000000000011010000001110110011000000100000
000001000000000101000011110001001001001100111000000000
000000101111010000000111110000101001110011000010000000
000000000001001000000000000001001001001100111000000010
000000000000001001000000000000101010110011000000000000
000011000001010000000110110101001000001100111000000000
000011000000100000000010100000101011110011000010000000
000000000000000111100000000011101001001100111000000010
000000000000000000000000000000101011110011000000000000
000000100110001101100000000011101000001100111000000000
000000000000000101000000000000101000110011000000100000

.logic_tile 9 21
000001000000000111000000010000001000001100111110100000
000000000000000000000010000000001100110011000000010010
011000000100010000000000000101001000001100110100100000
000000000000100000000000000000000000110011000011000001
110000000000000001100000000000000000010110100110100000
010000000000001111000000001001000000101001010000000000
000000000000000001000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000011000000000000001000000010110100000000000
000000000000000001000011100000000000010110100000000000
000000000000000000000000000000000000001111000000000000
000001000000010000000000000000001010001111000000000000
000000000001010000000110000000000001001111000000000000
000000000100000000000100000000001110001111000000000000
010000000000100101000000000111000000010110100000000000
110000000001000000100000000000100000010110100000000000

.logic_tile 10 21
000000000000000001100110000101100000000000001000000000
000000000001000000000000000000000000000000000000001000
001000000000001000000110010000011010001100111100000000
000000000000100001000010000000001000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000001000000000001000000000000001000001100111100000000
000000100001010111000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000100000001100000000000001001001100111100000000
000000000000010000000000000000001100110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001001110011000000000000
000011100000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000

.logic_tile 11 21
000001000000000000000000000101111000000000010000000000
000000100000000000000000000011001110000000000000000000
011000000000100001100000010011001110000010000000000000
000000000000000000100010010111001111000000000000000000
000000000000000000000110000000000001000000100110000000
000000000000000000000000000000001011000000000001100000
000000100000001000000110000000000001000000100100000000
000000000000001001000100000000001010000000000001000000
000000000000001000000000000000000000000000100100000000
000000000000000101000000000000001011000000000010100001
000000000000000000000110000001100000000000000100100000
000001000000010000000000000000100000000001000001100000
000000000000101101100000000000011100000100000100000001
000000000001001111000011110000010000000000000010100001
000000000000000000000000001000000000000000000100100000
000000000000010000000000000001000000000010000001000000

.logic_tile 12 21
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000010100
011000000000000000000000000000001000001100110100000000
000000000000000000000000000000001100110011000000000100
000000000000000000000000010000001010000011110100000000
000000000000000000000010000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
110000000010000000100000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000100000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000111100000000000000000000000
000000010000000000100000000111000000000000
011000100000001011100000001000000000000000
000000000000000111100011100001000000000000
110000000000001111000111100000000000000000
110000000000000111000000000101000000000000
000000000000000000000111001000000000000000
000000000000000111000100001111000000000000
000000000000000000000000001000000000000100
000000000001000000000000001001000000000000
000000000000000000000000001000000000000000
000000000000000000000000000101001010000000
000000000000010011100010011000000000000000
000000000001100000000011011101001011000000
010000000000000000000000010000000000000000
010000000000100000000011001111001000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000010000000000000001101110001100111000000000
000000000000101101000000000000001111110011000010000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000101111110011000000000001
000000000000000000000000010111001001001100111000000100
000000000000000000000011100000101110110011000000000000
000000000000000101000000000011101000001100111000000000
000000000000000101000010100000001111110011000000000000
000000000000000111000011110011101000001100111000000000
000000000000001001000011100000001101110011000000000000
000000000000000111100000000011101000001100111000000000
000000000000000000000010010000101111110011000000100000

.logic_tile 2 22
000000000000000000000000000111001001001100111000100000
000000000000000000000000000000101010110011000000010000
011001000000000001100000000101101001001100111000100000
000000100000000000000000000000101110110011000000000000
000000000000000000000000000101101000111100001000100000
000000000000000000000000000000000000111100000000000000
000000000000000101100110000000001000000011110000100000
000000000000000001100000000000000000000011110000000000
000000000001010000000000000000000000000000000100000000
000000000000000000000010111011000000000010000000000000
000000000000000000000000010011100000000000000100000000
000000000000000000000011010000100000000001000000100000
000000000000000000000000010000001110000100000100000000
000000000000000111000011010000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000001000000000001000000101001010000000000

.logic_tile 3 22
000000000000000111000000010000000001000000001000000000
000000000000000111000011010000001101000000000000001000
000010100000001000000000000101100000000000001000000000
000000001010000111000000000000001011000000000000000000
000000000000001000000010010111101000110011001000000000
000000000000001111000111010000001001001100110000000000
000000000000000111100000000001001000110011001000000000
000000000000000000000000000000101010001100110000000000
000000000001000000000000000000001001110011001000000000
000001000000100000000000000000001000110011000000000000
000010100000000000000000010101001000101010101000000000
000000000000000000000011000000100000101010100000000000
000000000000000000000000000001001000101010101000000000
000000000000000000000000000000000000101010100000000000
000000000100001000000000000001001000101010101000000000
000000000000000101000000000000000000101010100000000000

.logic_tile 4 22
000000000000000000000000000101000001000000001000000000
000000000000100000000000000000001001000000000000010000
011000000000000000000110110111000001000000001000000000
000000001100000000000010100000101001000000000000000000
000000000000000000000000000000001110000011111000000000
000000000000000001000000000000001101000011110000000000
000010000001010000000111010000001000111100001010000000
000001000000100000000010010000000000111100000010000000
000000000000000001000000010000001100000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000011100000011110000000000
000000000000000001000000000000000000000011110000000000
000000100000000000000010000000011010000011110000000000
000001000000001101000000000000010000000011110000000000
000010000000000000000000001101100001110011000000000000
000001000000000000000010001111101011001100110000000000

.logic_tile 5 22
000000000000001101000010110101101010000011111000000000
000001000000000001000011110000001000000011110000001000
000000000001010101000000010111001001001100111000000000
000000000000100000000010100000001101110011000011000100
000000000000000000000010000001001000001100111010000000
000000000000000101000110100000101111110011000000000000
000000000000000101100010100001101001001100111010000000
000000001110000101000000000000101111110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000001010110011000010000000
000000000001010001000010000101001001001100111000000000
000000000000100000000000000000101000110011000010000000
000000000000000001100010000101001001001100111000000000
000000000000000000100000000000101011110011000010000000
000000000000000000000000000001001000001100111000000000
000000000000000000000010000000101000110011000010000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101001010100000000000000000000000000000000
000000000000000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000010000
000000000000100111000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000111100000000000000100
000000000000000000000100000000000000000000
010000000000000000000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000011100000000011000000000000001000000000
000000000000100000100000000000000000000000000000001000
000000000000000111100000000101000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000100000010001000011100001000001000000001000000000
000001000000000000000000000000001110000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000001101000010110000001101000000000000000000
000000000000000101000000000000000000000000001000000000
000000000010000000000000000000001111000000000000000000
000001000000000000000010000000000001000000001000000000
000000100000000000000000000000001000000000000000000000
000001000000000000000010000101100000000000001000000000
000000100000000000000000000000101010000000000000000000
000000000000000001000000000101000001000000001000000000
000000001000100000000000000000001010000000000000000000

.logic_tile 8 22
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000101011110011000010010000
011010000000101011100000010001101001001100111000000000
000001000000010001100010000000001000110011000010000000
000000000000000011100111100000001000111100001000000000
000000000010000000000000000000001010111100000000000000
000000000001010000000000000000001000000011110000000000
000000001010000000000000000000000000000011110000100000
000010000000000000000000001000000000010110100000000000
000001000000000000000000001011000000101001010000000000
000000100011010000000110001000000000000000000100000000
000001000000100000000010011111000000000010000000100000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000100000
000000000000000000000000000000011000000011110000000000
000000000000001101000010110000010000000011110000000000

.logic_tile 9 22
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000001000001000011100010100000000000000000001000000000
000000100000000000000110110000001100000000000000000000
000000000000000000000000000001101000001100111000000000
000000000000000001000010110000001110110011000000000010
000010100000000000000111000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000101000000000101001000001100111000000000
000000000000000000100000000000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000001000000000000100000110011000000000000
000000000000000111100000000101001000001100111000000000
000000000000000000000000000000000000110011000000100000
000000000001010000000000000011101000001100111000000000
000000000000100000000000000000000000110011000000000010

.logic_tile 10 22
000000000000000000000000000000001000001100111110000000
000000001010000000000000000000001100110011000000010000
001001000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000000000
000000100000000000000000000000001000001100111100000000
000001000000000000000000000000001101110011000000000000
000000000001001001100110000000001000001100111100000000
000000000000100001000000000000001101110011000000000000
000010000000001001100110010101101000001100111100000000
000000000000000001000010000000000000110011000000000100
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000100
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000100
000010100000000000000000010101101000001100111100000100
000001000000000000000010000000100000110011000000000000

.logic_tile 11 22
000000000000001001100000000101000000000000001000000000
000000000000011001100000000000000000000000000000001000
011000100000100000000000000101000000000000001000000000
000001000001010000000000000000001011000000000000000000
000001000011110001000000000101100000000000001000000000
000000000000000001000010000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000001000010000000001111000000000000000000
000000000001000000000000000101100000000000001000000000
000010000000100000000000000000101000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000001010000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000001000000000000000100100000
000000001010000000000010000000000000000001000011000000

.logic_tile 12 22
000000000000001101000000000000000000000000001000000000
000000000000000011000000000000001000000000000000001000
000000000000001000000000010000000000000000001000000000
000000000000000011000011000000001011000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000101000011000000001000000000000000000000
000000000000000000000010010101100000000000001000000000
000000000110000000000010100000100000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101101000111110100000000000
000000000000000000000000000000100000111110100010000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000001000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000010000000010000000000000000000000000000
000001010000100000000000000000000000000000
101000010000000000000000000000000000000000
000000011000000000000000000000000000000000
010010000000000000000111100000000000000000
110000001110000000000000000000000000000000
000000000000000001000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000001000000110000000000000000000000000000
010000000000000000000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000111000000000001001001001100111000000000
000000000000000000000000000000001111110011000000010000
011000000000000101000000000000001000001100110000000000
100000000000000000000010101111001000110011000000000100
110000000000001101000000000000011001000111010100000000
110000000000000001000000000111001010001011100000000100
000000000000000101000000000000011110000011110000100000
000000000000000000100010110000000000000011110000000000
000000000000000000000000000000000000100110010100000100
000000000000000000000010100111001010011001100010000000
000000100000000000000000000011000000010110100000000000
000001000000000000000000000000100000010110100000100000
000000000000001001000010111000011010010011100100000000
000000000000000011100011001001011110100011010000000001
000000000000000101000110100000001110010111000100000100
000000000000000000000000000101001110101011000000000000

.logic_tile 2 23
000000000000000000000111100101100000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000000001011100011110101000000000000001000000000
000000000000000001000110100000101101000000000000000000
000000000000000000000111110001100001000000001000000000
000000000000000000000110100000001111000000000000000000
000000000000001011100110100111100000000000001000000000
000000000000000101000000000000001001000000000000000000
000000000010000000000111000000001011000011111000000000
000000000000000000000100000000011000000011110000000000
000000000001000001100110000000011001000011111000000000
000000000000100000000000000000011100000011110000000000
000000000000000000000000000111111001000011111000000000
000000000000000000000000000000111010000011110000000000
000000000000000011100111010101011011000011111000000100
000000000000000000100010000000111101000011110000000000

.logic_tile 3 23
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
011000000000000000000000001000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000000000001000000000000001000000000010110100000000000
000000001000000000000000001101000000101001010000000010
000000000000000000000010100000000000000000000100100000
000000000000000000000111110011000000000010000000000000
000000000000000111000000000000001110000100000100000000
000010000000000000000000000000010000000000000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000000000001101000000000010000000100000
000000000000001000000000000000011110000011110000000000
000001000000000111000011100000000000000011110000000010
000000000000000000000000000000000000000000000100000000
000000000000001101000000000111000000000010000000100000

.logic_tile 4 23
000000000000001000000110000111000000000000001000000000
000000000000000011000011100000001000000000000000001000
000000000000001001100000000101011000000011111000100000
000000001110000101000010110000111100000011110000000000
000000100000000111000010010101011011000011111000100000
000000000000001111000010000000101011000011110000000000
000000000001010000000010000111111000000011111000100000
000000000000101101000000000000001001000011110000000000
000000000000000001100010000011100000000000001000000000
000000000000000000000100000000101010000000000000000000
000000000000000000000010100001011111101010101000000000
000000000000000001000100001011111000010101010000000000
000000000000000000000010100111000001000000001000000000
000000000000000001000110110000101100000000000000000000
000000000001010101100010100111000000000000001000000000
000000000000100000000100000000101010000000000000000000

.logic_tile 5 23
000000000000000000000010100001001001001100111010000000
000000000000000000000100000000101111110011000000010000
011000000000001000000110000111001001001100111010000000
000000000000000011000000000000101001110011000000000000
000000000000001000000011100000001001111100001010000000
000000000000000011000100000000001010111100000010000000
000000000000000011100000000000001000000011110010000000
000000000000000000100000000000000000000011110000000000
000000100000000000000000000000000001000000100110000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000000101000000000000000100000001
000010000000000001000000000000100000000001000000100011
000000000000000000000010000101000000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000000000000000010000011100000010110100000000000
000000000000000000000000000000000000010110100000000000

.ramb_tile 6 23
000000100000000000000010001000000000000000
000000010000000000000000000001000000000000
011000000000000000000000000000000000000000
000000000000000111000000000011000000000000
110000000000000000000010001000000000000000
110000000000000000000000001111000000000001
000000000000000111000000000000000000000000
000000000000000000000000001001000000000000
000000000000000001000010001000000000000000
000000000000000000000000000111000000000000
000000000000010000000010000000000000000000
000000000000000000000100000111000000000000
000000000000000001000111000000000000001000
000000000000001001100100000111001011000000
010000000001000001000011100000000001000000
110000000000100000100000001011001101000000

.logic_tile 7 23
000000100000001000000000010000000000000000001000000000
000001000000000111000011100000001001000000000000010000
011000000000000000000000000000001000111100001000000000
100000000000000000000000000000000000111100000000000000
110000101100000000000000010000000000000000000000000000
110001000000000000000010010000000000000000000000000000
000000000000000000000111101011111100111111110000000010
000000000000000000000000001011011011111111100010000101
000000000000000000000000000000011100110001010110000000
000000000100000101000000000001001100110010100000000000
000010000001000101000010000000000000000000000000000000
000001000000101111000011100000000000000000000000000000
000010100001010000000010101011100001100000010100000000
000000000000000000000000001101001111110110110010000000
000000000000000000000110100000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 8 23
000000100001000001100000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
011010000001000101000000001111001100110011001100000000
100011000000100000100000000001011000001100110000000100
010010100000100011100010100000001000001100111000000000
110001000001000000100100000000001100110011000000000010
000000000000000000000000010111001001001100111000000000
000000000000000000000010100000001101110011000000000000
000000100001000000000000000111001000001100111000000000
000000000000000001000010000000101110110011000000000000
000000000000000000000110100111001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000001000000010111101000001100111000000000
000000001010000000000010100000001010110011000000000010
000000000110000000000000010111001001001100111000000000
000000000000000001000010100000001011110011000000000000

.logic_tile 9 23
000000000000001001100010110000001000001100111000000000
000000000000000111000010000000001000110011000001010000
011000001100000101100000000111101000101101110100000000
100000000000000101000000000011001000000100100001000000
110000000000000000000110101101100001111001110110100000
110000000000000000000000000111001000100000010000000000
000001000000001101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001101000000000011111110000010000000000000
000000000001011101100000001001111100000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101000011001111000100100000000
000000000000000000000100000111001010110100010010100000
000000000000000101000000010101011110101000110100000000
000000000000000000100010000000101001101000110010100000

.logic_tile 10 23
000001000000000101000000000000001000001100111100000000
000000101100010000000010100000001100110011000000010000
001000000000100101000010100101001000001100111100000000
000000000000000000000010100000000000110011000000000000
000000000000000001100010110101001000001100110100000000
000000000000000000000010000000100000110011000000000000
000010100000010000000000001001101100000010100000000000
000000000000100000000000001001100000000000000000000000
000000000000001000000110000001001010000000000010000000
000000000000000001000000001001011010000001000000000000
000000000100000000000000000001001010000010000000000000
000000000000000000000000001101101000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000001011000001000000000000
000000000000100000000000001011011000000010000000000000

.logic_tile 11 23
001000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
011000000110000111100000000011000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000100000000000000000000000000000000000001000000000
000011000000010000000000000000001101000000000000000000
000000000000000000000000000000001000111100001000000001
000000001000000000000000000000000000111100000000000001
000001000000100000000010000000000000000000000000000000
000000000001000001000010000000000000000000000000000000
000000000000000000000000000011000000000000000100000100
000000000000000000000000000000100000000001000011000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000001111111100111101010010000000
000000000000000000000000000101000000010100000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000001000000000000000000000111011111101100010000000100
000000100000000000000000000000001110101100010000000000
000000000000000000000000000000000000000000000000000000
000000000110000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.ramb_tile 19 23
000000000000001111100111101000000000000000
000010111100001111000000000001000000000000
011000000000000000000000001000000000000000
000100000000001111000000001101000000000000
010000000110000000000111111000000000000000
110000000000001111000111011101000000000000
000000000000000111100111010000000000000000
000000000000000000000111011001000000000000
000010000000000000000000000000000000000000
000001000000000000000000000001000000000000
000000000000000000000000000000000000000000
000000000000001001000000000001001010000000
000000000000000000000111001000000000000000
000000100001010001000100000011001111000000
010000100000000000000000000000000000000000
110000000100000000000000001101001110000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000010100000000000000000001000000000
000000000000000000000110110000001001000000000000001000
000000000000000001100000010001100000000000001000000000
000000000000000101100010010000000000000000000000000000
000000000000000000000000010101001001001100111000000001
000000000000000000000011010000101010110011000000000000
000000000000001101000000000000001000001100111000000000
000000000000001001100010110000001001110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000010000000000000001101000001100111000000000
000000000000100000000000000000100000110011000000000001

.logic_tile 2 24
000000000000000001100000000000000000000000001000000000
000000000000000000000000000000001110000000000000010000
011000000000000000000000000000001000111100001000000000
000000000000000000000011110000000000111100000000000000
000000000000000000000000000011100000000000000100100000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000001111100111110100010100000
000000000000000000000000000001100000111100000000000000
000001000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111010111100000000000000100000000
000000000000000011000110010000100000000001000000100000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000110000011100000000000000100000000
000000000000001011000100000000100000000001000000000010

.logic_tile 3 24
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
011000000000000111100110000000000001000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000000000010100001101000110011001000000000
000000000000000000000000000000001011001100110000000000
000000000000001101000000000000001001110011001000000000
000000000000000101000000000000001010110011000000000000
000000000000000000000000000000001001110011001000000000
000000000000000000000000000000001010110011000000000000
000000000000000101000000000011101000101010101000000000
000000000000000101000000000000000000101010100000000000
000000000000000000000000010000001000111100001000000000
000000000000000000000011010000000000111100000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000

.logic_tile 4 24
000000000000000000000110100101100001000000001000000000
000000000000000000000100000000001001000000000000010000
011000000000000101000000010101100000000000001000000000
000000000000000000100011100000001001000000000000000000
000000000000000000000000000000011010000011111000000000
000000000000000000000000000000011101000011110000000000
000000000000001101100000010000001000111100001000100000
000000000000000101000010100000000000111100000000000000
000000000000000101000000010011100000000000000100000000
000000001000000000100010000000100000000001000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001000001111000000000100

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001011100000010000100100000000
100000000000000000000010100111101100001001000000000000
000000000000000000000000001111101100000000000010000000
000000000000000000000000001011000000000011110010000000
000000000000000001000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000000001110000001100000000111101101010001000100000000
000000000000000000000000000000001101010001000000000000
000000000000000000000000010011100001111111110000000000
000000000000000000000010000011101110011001100010000000
000000000000000000000000001111101100010110100100000000
000000000000000000000000001011000000000001010000000000
010000000000001000000000001011100000101001010000000000
110000000100000001000000000111101100010000100001000000

.ramt_tile 6 24
000000000000100000000000000000000000000000
000000010001010000000000000000000000000000
101000010000000000000000000000000000000000
000000000000000000000000000000000000000000
110000000001010000000000000000000000000010
110001000000100000000000000000000000000000
000000000000000111000000000000000000000000
000000000110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000111000000000000000000
000000000010000000000000000000000000000001
010000000000000000000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 7 24
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000111011110111110100000000000
010000000000000000000000000000100000111110100000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010100000000000000000000111100000000000000100000000
000001000000000000000000000000100000000001000000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000010000000110100000000000000000000000000000
000000000000101111000000000000000000000000000000000000

.logic_tile 8 24
000000000000000001100000010111001001001100111000000000
000000000000000000100011010000101100110011000000010000
001000000001000001100000000000001000001100110000000000
100000000000001001000000000001001111110011000000000000
010000001100000101000010001011000000101001010000000000
010000000000000000000111100111000000000000000000000000
000000000000001001000000001000001110101011010010000001
000000001110001001000000000001001110010111100000000000
000000000000000101100000001001011111000010000000000000
000000000000000000000000000101011100000000000000000000
000000001010001000000000010111111100000010100000000000
000000000000001001000010000000110000000010100010000010
000000000000000001100000000101111110000000000000000000
000000000010000101100011111101001010001000000000000000
010000000000001011100010110000000000000000000100000000
010000000000000001100010011101000000000010000000000000

.logic_tile 9 24
000000000000000000000000000011100001110110110010000011
000000000000000000000000000111101010010110100000000000
011000000000000000000111000101100000101001010000000000
000000000000000000000100000101100000000000000000000000
000000000000000101000011100001100000000000000101000000
000000000000000001000000000000100000000001000001000100
000000000000000001100110000000001100000100000110100000
000000000000000000100100000000010000000000000001100000
000000000000000000000000010000011110000100000110000000
000000000000000000000010110000000000000000000001000100
000000000000000000000110100000001010101000000000000100
000000001000000000000000001111010000010100000000000000
000000000000000001100000011101000001000000000000000100
000000000000000000000010000101001011010000100000100100
000000000000000000000000000000001010000100000100000000
000000000000000001000000000000000000000000000000100000

.logic_tile 10 24
000000000000001101000000000000000000000000001000000000
000000000000000011000010100000001000000000000000001000
000000000000000000000111000101100000000000001000000000
000000000000000000000100000000101011000000000000000000
000000000000000000000000010101100001000000001000000000
000000000000000101000011000000001011000000000000000000
000000000000001000000111000101100001000000001000000000
000000000000000011000111100000101011000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000010000000000000101100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000100000000000000001100000000000001000000000
000000000001010000000000000000101001000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000

.logic_tile 11 24
000000000000000000000010100101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000010101000000000000001000000000
000000000000000111000011110000000000000000000000000000
000001000000000001000010010000000000000000001000000000
000000000000000000000011000000001011000000000000000000
000000000000000000000000010111100000000000001000000000
000000000000000000000011010000100000000000000000000000
000000000000000000000000000101100001000000001000000000
000010000000000000000000000000101001000000000000000000
000000000000000000000000000001101000111100001000000001
000000000100000000000000000000100000111100000000000010
000000000000000000000000001001001000000000000010000000
000000000000000000000000000001100000000010100000000000
000000000001010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000010000000000000000000000000000
000000010000100000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110010000000000000000000000000000000000000
110001000000000000000000000000000000000000
000000000000000111100000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000111000000000000000000
000000000000000000000100000000000000000000
010000000000000000000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000001100010110111101000001100111000100000
000000000000000000000011010000100000110011000000010000
011000000000001001100111000001001000100101010100100000
100000000000001011000100000001101111101010010000000010
010000000000000000000110001000000000010110100100100000
110000000000000000000110000011000000101001010001000010
000000000000000011100010100011000000100000010100100000
000000000000000101000111101001101011110110110000000010
000000000000000000000110001001011011000000000000000000
000000000000000001000010100111011011010000000000000000
000000000000001000000000010011000001001001000100000000
000000000000000111000010001111001001111001110000000010
000000000000000000000000000101101111110001010100000000
000000000000000000000010100000011010110001010000000010
000000000000000001000000001001111100000000000000000000
000000000000000000000010000001011101000001000000000000

.logic_tile 2 25
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001100000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000101001001001100111000000000
000000000000001111000000000000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000010110000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010100000001110110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000101000000000000100000110011000000000000
000000000000000101100010100000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000101000010100000001001001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 3 25
000000000000000000000010100101100000000000001000000000
000000000000000000000100000000000000000000000000001000
011000000000000101000010111101011001110011001100000000
100000000000001101100111110111001011001100110000000100
010000000000000001100111100001101000001100111000000000
110000000000000000000010110000100000110011000000000000
000000000000000011100000010101101000001100111000000000
000000000000001101100011110000001101110011000000000000
000000000000000000000010100001101001001100111000000000
000000000000000000000100000000001001110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000010000000000000000101001110011000000000000
000000000000001000000000000001101001001100111000000100
000000000000000011000010110000101111110011000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000001100000100000100000000
000000000000000000100100000000000000000000000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000101000000001001011010000000000000000000
000000000000000000000000001001000000010101010010000000
000000000000000000000000000000000000000000000000000000
000000000110000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011000011001000000000000
000000000000000000000000000101011000100110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 25
000000000000000000000000001000000000000000
000000010000000001000000001011000000000000
011000000000000000000000001000000000000000
000000000000000000000000001111000000000000
010001000000100000000111000000000000000000
110010100001010000000100000011000000010000
000000000000000111000000001000000000000000
000000000100000000100000000011000000000000
000000000000000101000000001000000000000000
000010000000000101000010100011000000000000
000000000000010101000010100000000000000000
000000000000000101000011110111000000000000
000001000000000000000000000000000000000000
000010100000000001000000001011001000010000
010000000001100000000000001000000000000000
110000000000100000000010101011001100000000

.logic_tile 7 25
000000000000000011100000001111101110111101110000000000
000000000000000000000000001011111010101000010010000000
011010000000000000000000000011011010111110100000000000
000000000000000111000000000000010000111110100000000001
000010100000000001000111100111011011001000000000000000
000000000000000000000110001101011000001110000000000000
000000000000001000000011111101100000000000000000000000
000000000110001011000011100101100000111111110000000100
000000000000001000000011100000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000000000000000000011001100010000000
000000000000000000000011011011001011100110010000000000
000000000000000000000000011001001111001001000010000000
000000000000001011000010000111001000001010000000000000
000000000000000011100000000011000000000000000110000001
000000000000000000000010110000100000000001000000000000

.logic_tile 8 25
000000000000001000000000000011100000001100111000000000
000000000100001011000000000000101000110011000000000100
000000000000000000000000010011001000001100111000000000
000000000000000000000011000000101010110011000000000101
000000100000000000000011100111001001001100111000000000
000001000000000111000000000000101001110011000000000100
000000000001011011100000000011001001001100111000000000
000000000000000011100000000000001100110011000000000101
000000000000101000000000010101101001001100111000000100
000000000010001101000010010000001111110011000000000001
000001000000000111100111000111101001001100111000000100
000010100000000000000100000000001110110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000100000000010010000001011110011000000000101
000000100000001111100111000101101000001100111000000100
000000000000001101000100000000000000110011000000000001

.logic_tile 9 25
000010101100000000000010100000001100000100000100000000
000001000000000000000010100000010000000000000000000000
001000000000000000000000000000000001011001100000000000
100000000000100101000000001001001011100110010000000000
110000000000000000000000000101101110101000000000000000
010000000000000000000000000000000000101000000000000000
000000000000001000000000010001000001011001100000000000
000000001000000011000011000000101011011001100000000000
000000000000000000000110110011100000000000000100000000
000000000000000000000010010000000000000001000000100000
000000000000000101100000011001100000101001010000000000
000000000000000000000010100101000000000000000000000000
000000000000000000000000000101101000101000000000000000
000000000000000001000000000000110000101000000000000000
000000000000000000000000000011100000000000000100000000
000001000000000000000000000000100000000001000000000000

.logic_tile 10 25
000001000000000000000000010000000000000000000000000000
000010000000000000000011100000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000000000000000101001100010101010000000000
010001000000001111000000000000010000010101010000000000
000000000000000000000000010000001100000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000001000000110000101001100101000000000000000
000000000000000111000100000000010000101000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001011000000000000000000
000000001110000000000110000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000001000000000000000000100000100
000000000000000000000000001001000000000010000000000000
000000000000000000000010100000011110000100000100000001
000000000000000000000100000000010000000000000011000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000111000000101001010100000000
000000000000000000000000001111101110100110010000000100
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000011011010101000000100000000
000000000000000000000000000111110000111101010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100010000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000001000000011111000000000000000
000000010001010111000111111111000000000000
011000000000001011100111100000000000000000
000000000000000111100100001101000000000000
010000000000000000000111001000000000000000
010010100000000000000111111011000000000000
000000000000000000000000000000000000000000
000000000000000000000000001001000000000000
000000000000000011100000000000000000000000
000000000001000000100000000001000000000000
000000000001010000000000001000000000000000
000000000000000001000010000001001100000000
000000000000000000000000011000000000000000
000000000000000000000011010011001011000000
010000000000000000000010000000000001000000
010000000000000000000000001111001001000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000011101001101011000000000000000000
000000000000000000000000001101011000000000100000000000
011000000000000011100000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111010000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000000010000000000000010000000011110010011100100000000
000000010000000000000000001001011111100011010000000010

.logic_tile 2 26
000000000000001000000110010111101000001100111000000000
000000000000000101000111100000100000110011000000010000
011000000000000000000010100000001000001100110000000000
100000000000000000000100000011000000110011000000000000
010000000000000000000010100111000000010110100000100000
010000000000000000000000000001100000000000000000000010
000000000000000000000010100011001010111101010100000000
000000000000000000000000001001110000010100000000000010
000000010000000101100010000000000000000000000000000000
000000010000001001000110100000000000000000000000000000
000000010000000000000000000011001101101011010000000000
000000010000000000000000000000101001101011010010000011
000000010000000000000000010000001101111000100100000000
000000010000000000000011001011011011110100010000100000
000000010000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000

.logic_tile 3 26
000000000000001101100000000101101001001100111000000000
000000000000000101000010100000101101110011000000010000
011000000000001000000000000101001000111000100100000000
100000000000000001000010101101001000100010110000000000
010000000000001001100111000101011111110100010100100000
110000000000000001000110110000111001110100010000000000
000000000000000101000000010111111010101000000100000000
000000000000000101000011001101000000111101010000000000
000000010000000000000000010000000001001111000100000000
000000010000000000000010010000001000001111000000100000
000000010000001000000000010011100001100000010100000000
000000010000001001000010001101001010111001110000100000
000000010000000000000000000101001010111000100100000000
000000010000000000000000000000101000111000100000100000
000010110000000001100000010001001100111101010100000000
000000010000000000100010011101110000101000000000000010

.logic_tile 4 26
000000000000000011100111000001000001001100111000000001
000000000000000000100000000000001010110011000010000000
000000000000001011100000000101101001001100111010000000
000000000000001011000000000000001000110011000010000000
000000000000000011100000000101001001001100111000000000
000000000000000000000010000000101010110011000000000001
000000000000000001100000000101101001001100111000000000
000000000000000001100011100000001010110011000010000100
000000010000000000000000000000001000001100111000000100
000000010000000000000000000000001010110011000000000000
000000010000000000000000000000001000001100111000000000
000000010000000000000000000000001001110011000000000001
000000010000000000000000000101101000001100111000000101
000000010000000000000000000000100000110011000000000000
000000010000000000000000000001101000001100111000000101
000000010000000000000000000000000000110011000000000000

.logic_tile 5 26
000000000000001101100000000101001010001000010000000000
000000000000000101000000000101011000000000000000000000
000000000000000000000000000101001110000010100000000000
000000000000000000000000000001110000000011110000000000
000000000000001101100110110101011010101010100000000000
000000000000001011000010100000100000101010100000000000
000000000000001101100000000001001010001000010000000000
000000000000000101000000001101011000000000000000000000
000000010000000000000000000111001010010110100000000000
000000010000000000000000000001010000000010100010000000
000000010000000000000000000101011011001010110000000000
000000010000000000000000001101101010111010000000000000
000000010000001001100110010101100000000000000000000000
000000010000000001000010001111000000010110100000000000
000000010000000000000000000111000000110000110000000000
000000010000000000000000000111001111011001100010100000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000001110000000000000000000000000000000
110000100000000000000000000000000000000000
110000000000000000000000000000000000010000
000000000000010111000000000000000000000000
000000000000100000000000000000000000000000
000001010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000111100000000000000000
000000010010000000000100000000000000000000
010000010000000000000000000000000000000000
110000010000000000000000000000000000000000

.logic_tile 7 26
000000000000001000000010101011001011000001110010100000
000000001110001001000110111011111011000000100000000000
011000000000000000000000000001001010000101000010100000
100000000000001001000010111011001011001100000000100000
110000000001000101000111000011001000001101000000100000
110000000000100000100010001011111011000100000000100100
000000000000000101000010101000000000000000000100000000
000000000000000001100100000101000000000010000000000101
000000010000000101000110001011001011000000010000000100
000001010000000000000010100101111100000010110000100100
000000010000000000000000000001111110010000000000000100
000000111100000101000010101101101101101001000000000101
000000110000000001000111001101001100000000100000000100
000001010000000000100100001111111110010100100000100000
010010010001010101000010100101001000010100000000000100
010001010100100000000000001011111100010000100000100000

.logic_tile 8 26
000000000000100000000000010101001000001100111010000000
000000000001000000000011100000000000110011000000010100
000000000000000101000000000101101000001100111010000000
000001000000000000000000000000100000110011000000000001
000000000000001111100000000000001001001100110010000000
000000000000001011000010100000001011110011000000000001
000000000000000000000111001000000001100110010000000000
000000000000000000000111110001001011011001100000000000
000001010000000000000110000001111010010100000000000000
000010010000000000000100000000010000010100000000000000
000000010001010111100000000000000000011001100000000000
000000010000100000100000001101001101100110010000000000
000001011010000000000000000011001010101011110000000000
000010010000000000000000000000110000101011110000000000
000000010000000000000000000001001011011010010000000000
000000010000000000000000000000101100011010010000000000

.logic_tile 9 26
000000000000001101000000000001100001001100111000000000
000000000000000011000010100000101000110011000000000000
000000000000011101000110000001001000001100111000000000
000000000000001001000010100000101000110011000000000000
000000000000000000000010100011101001001100111000000000
000000000000000000000011100000101001110011000000000000
000000000000001000000000000101001001001100111000000000
000000000100001011000000000000101000110011000000000000
000000010000000000000000000101001000001100111000000000
000000010000000000000000000000101000110011000000000000
000000010000000000000111000000001001001100111000000000
000000010000000000000110000000001010110011000000000000
000000010000000000000000000000001000111100001000000000
000000010000000000000000000000000000111100000000000000
000000010000010000000111000111111100010101010000000000
000001010000000000000000000000110000010101010000000000

.logic_tile 10 26
000000000000001101100000010101000001001100111100100100
000000000000000101000010100000001001110011000001000010
011000000000000000000000000101001001001100111100000101
000000000000000000000011110000001011110011000000000010
000000000000000011100110100101001001001100111100000001
000000000000000001100010100000101011110011000000100011
000000000000001000000010010001001000001100111100100001
000000000000000101000011010000000000110011000000000001
000000010000000000000000000001001000001100111110000001
000000110000000000000000000000000000110011000000000010
000000010000000000000000000001001000001100111100000001
000000010000000000000000000000100000110011000000100011
000000010000000000000000000000001000001100111111000000
000000010000000000000000000000001011110011000000000010
000000011100000000000000000000001001001100111100000000
000000010000000000000000000000001010110011000000000000

.logic_tile 11 26
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000010001010000000000001011111010111101010100000000
000000010001000000000000001011000000101000000000000001
000001010000100011000000000000011100110001010100000000
000010110001010000000010110111011011110010100000000000
000001010000000000000000000000000000000000000000000000
000010110000000001000000000000000000000000000000000000
110000010000000101100000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000001001010000011100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000001000111100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000010110000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000001111000010000000
000001010000000000000000000000001100001111000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000011100001101001010100000000
000000000000000111000000001101001010011001100000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001101100000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000001101100001101001010100000001
010000010000000000000000000011001010100110010000000000

.logic_tile 18 26
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000000000001011111101000110000000000
000000010000100000000000000000111100101000110000000000
000000010000001000000000001000011001101100010000000000
000000010000000101000000000111001111011100100000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000101000011100000000000000000000000000000

.ramt_tile 19 26
000010000000000000000000000000000000000000
000001010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
010011000000000000000011100000000000000000
110000000000000000000100000000000000000000
000000000000000001000000000000000000000000
000000001010000000000000000000000000000000
000000110000000000000000000000000000000000
000001010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
010000010000000000000000000000000000000000
110000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000100001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000001100000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
001000000000000000000000000000001100001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000010000001000001100111100000000
000000000000000000000010000000001101110011000000000000
000000010000001000000110000000001001001100111100000000
000000010000001011000000000000001100110011000000000000
000000010000001000000000000101101000001100111100000000
000000010000000001000000000000000000110011000000000000
000000010000000000000000010101101000001100111100000000
000000010000000000000010000000100000110011000000000000
000000010000000000000110000111101000001100111100000000
000000010000000000000000000000100000110011000000000000

.logic_tile 2 27
000000000000001001100010110001000000000000001000000000
000000000000001011100010010000100000000000000000001000
000000000000000000000000010101100000000000001000000000
000000000000000000000010010000000000000000000000000000
000000000000001000000110000000000000000000001000000000
000000000000001011000100000000001011000000000000000000
000000000000000001100000000001000000000000001000000000
000000000000000000100010100000101010000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000001100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000000000000000000001000111100001000000000
000000010000000000000000000000000000111100000000000000

.logic_tile 3 27
000000000000000101000010100101100001100000010000000000
000000000000000000000010100000101000100000010000000000
000000000000001000000000001111011100000000000000000000
000000000000001001000010100101111011001000000000000000
000000000000000001100010110000000000000110000000100000
000000000000000000000111010101001011001001000000000000
000000000000000101000010111001011000000010000000000000
000000000000000101000010011111111000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000110001001001101000010000000000000
000000010000000000000000000101111011000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010010000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000001101000001100111000000000
000000000000000101000000000000000000110011000000010000
000000000000000011100010100000001001001100110000000000
000000000000000000000010100000001000110011000000000001
000000000000001101000000001101101100110011000000000000
000000000000000101000010101001001000001100110000000000
000000000000000101000000000101101011110011000000000000
000000000000000101000010100101001001001100110000000000
000000010000001101100000001001101010110000000000000100
000000010000000001000000000101101010111100110000000000
000000010000000000000000001001011000110001010000000000
000000010000000000000000000101011100101000110000000000
000000010000000000000000001101101010110011000000000000
000000010000000000000000001111111100001100110000000100
000000010000000000000110000000011011110000000000000000
000000010000000000000000000000001001110000000000000000

.logic_tile 5 27
000000000000000000000000001001111001110011000000000000
000000000000000000000000001001101011001100110000000000
000000000000000101000110000000000001100000010000000000
000000000000000000000010101011001100010000100000000000
000000000000000000000000000111001101110000000000000000
000000000000000101000010101011001011001111110010000000
000000000000000000000011100111111011100001000000000000
000000000000000000000000000000111000100001000000000000
000000010000000001100110011011111000011001010000000000
000000010000000000100110011101001111011010100000000000
000000010000001001100000000001111011100001000000000000
000000010000001001100000000000111000100001000000000000
000001011110001000000110000101001010000100000000000000
000010110000001001000100000000101111000100000000000000
000000010000000000000110000011011100000000010000000000
000000010000000000000000001011101100010000000000000000

.ramb_tile 6 27
000000000000001001100000011000000000000000
000000010000001001100010011011000000000000
011000000000001001100110001000000000000000
000000000000001001100100001101000000000000
010000000000000000000111000000000000000000
110000000000000000000100000001000000000001
000000000000000111000000011000000000000000
000000000000000000000010010001000000000000
000000010000001000000000001000000000000000
000000010000000101000000000001000000000000
000000010000000101000000001000000000000000
000000010000000000000010100011000000000000
000000010000000000000000000000000000000001
000000010000000000000000001001001100000000
010000010000000000000000001000000000000000
110000010000000000000000001001001000000000

.logic_tile 7 27
000000000000000000000000001011100000010000101000100000
000000000000000000000000001001101100001001000000100100
000000000000000000000000010011001001001100111000000000
000000000000000000000011000000101100110011000000000000
000000000000000111000000000101101001001100111000000000
000000000000000000000000000000101100110011000000000000
000000000000000111000110010011101001001100111000000000
000000000000000001000111010000101110110011000000000000
000000010000000000000000000111001001001100111000000000
000000010000000001000010000000001011110011000000000000
000000010000000001000011100111001000001100111000000000
000000010000000001100010000000001111110011000000000000
000000010000000111100000000101101001001100111000000000
000000010000000001000010000000001010110011000000000000
000000010001000000000000000101001001001100111000000000
000000010000101111000010000000001111110011000000000000

.logic_tile 8 27
000000000000000000000010101101001100101010101000000000
000000000000000000000000001111011011010101010000000000
000000000000000101000000000101101001001100111000000000
000000000000001101100010100000001100110011000000000000
000000000000001000000111000111101001001100111000000000
000000000000000001000100000000101001110011000000000000
000000000000000101000000000111001000001100111000000000
000000000000000101000010110000101100110011000000000000
000000010000001101100010010001001000001100111000000000
000000010000000101000010100000101101110011000000000000
000000010000001101100000000011001001001100111000000000
000000010000000101000000000000001010110011000000000000
000000010000000000000110100101101001001100111000000000
000000010000000000000000000000101100110011000000000000
000000010000000000000111110001101001001100111000000000
000000010000000000000110100000001000110011000000000000

.logic_tile 9 27
000000000000000000000011110000001001001100110000000000
000000000000000000000011100000011010001100110000000000
000000000000000000000111000000011011001100000000000000
000000000000000000000100000000011001001100000000000000
000000000000000111000111001000000000001001000000000000
000000000000000000000100001111001010000110000000000000
000000000000000111000011100101011110101010100000000000
000000000000000000000100000000010000101010100000000000
000000010110000000000000000000001001111111000000000000
000000010000000000000000000000011010111111000000000000
000000010000000000000000000101001000010100000000000000
000000010000000000000000000000110000010100000000000000
000001011000000000000000001000011000101010100000000000
000000110000000000000000001101010000010101010000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000100000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000011101000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000000000000000000011101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000111000000001000111100001000000000
000000000000000000000100000000000000111100000000000000
000000000000010111000000000111101110111101010000000000
000000000000000000000000000000000000111101010000000001
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000001100000010000001100000100000100000000
000000010000000000100010010000010000000000000000000000
000000010000101001100000000111000000000000000100000000
000000010001000001000010000000000000000001000010000000
000000010000000001100000001101101010111000100100000000
000000010000000000000010001111011111101000010010000000

.logic_tile 11 27
000001000000000000000110001001101100101000000000000000
000000100000000000000011100101000000111110100000000000
011000000000000001100000001001101000111100000100000000
000000000000000111000011101101110000010100000000000000
000000000000000000000000001101111010100000100100000000
000000000000000000000000001001011001000000000000000000
000000000000001101000110111001011001001000000100000000
000000000000000011000011111101111010001001110000000000
000001010000100001100000001011001111000001000000000000
000000110001000000000000001011011011000000000000000000
000000010000000000000000011111111000011100000000000000
000000010000000000000010000111101001111100000000000000
000000011100000000000000010101111011100001010100000000
000000010000000000000010001001011001111110100000000000
000000010000001000000110001001101001001100010100000000
000000010000000001000000001101111010101000000000000000

.logic_tile 12 27
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001011000101001010000000000
000000000000000000000000000101100000101010100000000100
000000000000000001000000001111100001100000010000000000
000000000000000000000000000001101111111001110000000001
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000001000001101101100010000000000
000000010000000000000000001001001000011100100000000001
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010000000000000011100000000000000000000000000000

.logic_tile 13 27
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000001011100000010000000000000000
000000010000000111100011111101000000000000
011000000000001111000000001000000000000000
000000000000000111100000000101000000000000
010000000000100000000011111000000000000000
010000100000010000000111011101000000000000
000000000000000000000011101000000000000000
000000000000000111000011111101000000000000
000000010000000000000000000000000000000000
000000110001000000000000000001000000000000
000000010000000000000000001000000000000000
000000010000000000000000000001001000000000
000000010000000001000011100000000000000000
000000010000000001000000001111001110000000
010000010000000000000000000000000000000000
010000010000000000000000001101001110000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000001000000000010000001000001100111100000000
000000000000000001000010000000001000110011000010010000
001000000000000001100000000101001000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001101110011000000000000

.logic_tile 2 28
000000000000001000000110100011100000000000000000000000
000000000000000001000000000101100000101001010000000000
101000000000001101100010100000001110000100000100100000
100000000000000101000100000000010000000000000000000000
010000000000000101100010010001101000010111110000000001
110000000000000000000010100001110000010110100000000000
000000000000001000000110111000000000000000000100100000
000000000000000001000010101111000000000010000000000000
000000000000000000000000001101111000000010000000000000
000000000000001101000010111101101100000000000000000000
000000000000000000000110000001100000010000100000000100
000000000000000000000000001001001110000000000010000000
000000000000001101000010100001011101000000000010000000
000000000000000001100000000101111000010000000001000000
000000000000000000000000000111001101000000100000000000
000000000000000000000010101101011010000000000000000000

.logic_tile 3 28
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
010001000000001101000010110000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000010000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110101000000000000000
000000000000000000000000000001000000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 4 28
000000000000000101000110001101111111110011000000000000
000000000000000101000110100001101001100101100000000000
000000000000000101000010101001101011000000010000000000
000000000000000101000010110001011011000010000000000000
000000000000000000000010100001001011100011100000000000
000000000000000111000000000001001011110101000000000000
000000000000001001000010001001001011000000100000000000
000000000000001001000010100001111010010000000000000000
000000000000000000000000000011111001111001000000000000
000000000000000000000000000001011010101100010000000000
000000000000000001000000000000001000000001010000000000
000000000000000000000000001001010000000010100000000000
000000000000000000000000000101111001110010010000000000
000000001110000000000000001101101000001110010000000000
000000000000001000000000001001001011111010000000000000
000000000000000001000000000001111010000101110000000000

.logic_tile 5 28
000000000000001101100010100101000001001100111000000000
000000000000000101000000000000001001110011000011000000
000000000000000101000110100111101001001100111000000000
000001000000000101000010100000101000110011000011000000
000000000000000000000110100001101001001100111000000000
000000000000000101000000000000101010110011000010000000
000000000000000101100000010101001001001100111000000000
000000000000000000000010100000101011110011000010000000
000000000000000000000000000001001000001100111000000000
000000000000001101000010110000001000110011000010000000
000000000000000000000010100011001001001100111000000000
000000000000000000000100000000101101110011000010000000
000000000000000000000000011000001000001100110000000000
000000000000000000000010010111001100110011000010000000
000000000000000101000110000000011000001010010000000000
000000000000000000100000001111001001000101100000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000011000000000000000000000000000000000
101000010000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000010000000000000000000
110000000000000000000100000000000000000100
000000000000000111000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000100
010000000000000000000000000000000000000000
110000001000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000110000111101000001100111000000001
000000000000000000000000000000001111110011000000010000
011000000000000000000000000111101001001100111000000000
000000000000000101000000000000101111110011000000000000
000000000000000000000110000111001000001100111000000000
000000001110000000000100000000001110110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000011001100000011000001000001100110000000000
000000000000100101000010100011001110110011000000000000
000000000000001011000010001001101011001000000000000000
000000000000000111000000001011011100001101000000000100
000000000000001011100111010011011101001001000000000000
000000000000000111100111100011011110000101000010000010
110000000000000011000111000000001101111001000100000000
110000000000001111000011111001011101110110000000000100

.logic_tile 8 28
000000001000000000000010100011001001001100111000000000
000000000000000000000100000000001011110011000000010000
000000000000000000000010100111101000001100111000000000
000000000000000000000110110000001001110011000000000000
000000000000001111000000000001101001001100111000000000
000000000000001011100000000000101001110011000000000000
000000000000000000000110001101001001010011010000000000
000000000000000000000000000011001101011100010000000000
000000000000000101100000001000000000001001000000000000
000000000000000000000010001111001101000110000000000000
000000000000000001000111100111000000100110010000000000
000000000000000000000100000000001010100110010000000000
000000000000000111100000001000000000100110010000000000
000000000000000000100000001111001101011001100000000000
000000000000000101100111100111000000001001000000000000
000000000000000000000000000000001010001001000000000000

.logic_tile 9 28
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000011000110011000000000000
000000000010000000000011110000011001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000001100000001001000000000000
000000000000000000000000000000101001001001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000001100001000000000001000011010000111010000000000
000000000000000001000010100101011110001011100000000000
011000000000001111100010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000001000000000000000000000011011101111001010100000000
000000100000000101000000000000111000111001010000000000
000000000000000101000000001101101001001000000000000000
000000000000000000000010100001011001001110000000000000
000000000000000001000110000000001100000100000100000000
000000000000001101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000000000001101010111101010100000000
000000000000000000000010110011100000010100000000100000
000000000000000000000000001001000000110110110100000000
000000000000000000000000001001001111010000100000000000

.logic_tile 12 28
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110111101101000000000000000000000
000000000000000000000011001101110000000001010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000000000111100000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000100
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000111000000000000000000
000001001110000000000000000000000000000000
010000000000000000000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000000000110011000000010000
001000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000000001000001100110100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000010110100100000000
000000000000000000000000000000000000010110100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 2 29
000000000000001000000111110000000001000000001000000000
000000000000000101000110100000001100000000000000001000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000101100111100111100000000000001000000000
000000000000000000000100000000101011000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000001001100000000101000001000000001000000000
000000000000001001100000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000110010000001000111100001000000000
000000000000000001000110010000000000111100000000000000

.logic_tile 3 29
000000000000100000000000000000001100000100000100000000
000000000001010000000000000000010000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000001110000100000100000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000110010000000000000000000000000000
000000000000001111000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000000001000000000000001100000000000000000000
110000000000000001100000010000000000000000000000000000
110000000000000000100010000000000000000000000000000000

.logic_tile 4 29
000000000000000000000111000101101011000001000000000000
000000000000000000000000000000011001000001000000000000
000000000000001000000000010000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000000000000000000111001101011011000000000000000000
000000000000000111000110100001001001100001000000000000
000000000000000011100000000101011100110000000000000000
000000000000000101000010001011111001111100110000000000
000000000000000000000010000101101100101010100000000000
000000000000000000000000000000110000101010100000000000
000000000000000000000000011101101110111010110000000000
000000000000000000000010010111011011000101000000000000
000000000000000000000110000001001101110011000000000000
000000000000000000000000001101111101001100110000000000
000000000000001000000000000001101111111010000000000000
000000000000000001000000001101111010000101110000000000

.logic_tile 5 29
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111111110000000010000000000
000000000000000000000000000000011111000000010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000011100010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000001000000000000000
000000010000000111000000001001000000000000
011000000000001001100000010000000000000000
000000000000000111100010010011000000000000
010001001100000001000111000000000000000000
110010100000000000000100000001000000000000
000000000000001001000000001000000000000000
000000000000001011000000001111000000000000
000000000000000001000010001000000000000000
000000000000000001000000000101000000000000
000000000000000000000000001000000000000000
000000000000000000000000000001000000000000
000000000000000000000000000000000000000000
000000000000000000000000000101001100000000
010000000000000000000000000000000001000000
010000000000000000000011111011001010000000

.logic_tile 7 29
000000000000001111100110011111111110101000010000000000
000000000000000011100110101101101000000000100000000010
011000000000000111000000010101111001101001000000000000
000000000000000101000010100001111110100000000000000000
000000000000000001100111000011011100101001110000000000
000000000000000000100010100111011111101010110010000000
000000000000001001000010101101111011010000000000000000
000000000000000011000000000001101110010110000000000000
000000000000000001000111000000001010101100010100000010
000000000000000000000110110101011011011100100000000000
000000000000000000000110000001011011101000000000000000
000000000000000000000000001011111110100100000000000000
000000000000000001100110001101111110100001010000000000
000000000000000000000000001101001101010000000000000000
110000000000001001000000000101011000111101010100000010
110000000000000001000010111001100000010100000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110110001111111000000010000000000
000000000000000101000010101011011101000010110000000000
000000000000000001100000001111111000101001110000000000
000000000000000001000000001001011010101010110010000000
000000000000000101100110100000011100110011000000000000
000000000000000001000000000000001010110011000000000000
000000000000010001000011101011011011111101110000000000
000000000000000000000100001101001010101000010010000000
000001000000000000000010000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000000001000001010101010100000000000
000000000000000000000000001011000000010101010000000000
000000000000000000000110000011100000000000000000000000
000000000000000001000100000101000000101001010000000000

.logic_tile 9 29
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100001100001000000000000000000
000000000000000000000100000001101101100000010000000001
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000011100101100100100000000
000000000000000000000000000011001110011100010000000000
011000000000000000000000000011111010111100010000000000
000000000000000000000000000000001100111100010000000000
000000000000000000000000000111101101000010000100000000
000000000000000000000000000011001010101000110000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000001100000000011100000010110100000000000
000000000000001111000000000011000000000000000000000000
000000000000000001100000001011100001101001010000000000
000000000000000000000000000011001010011001100000000000
000000000000000000000000000011011011100100010100000000
000000000000001111000000000011001100100110010000000000

.logic_tile 11 29
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000011100111011010000000000000000000
000000000000000001000100001101111010000000100000000000
000000000000001101100000010000011010000100000100000000
000000000000000101000010100000010000000000000000000000
000000000000000000000110110000001010000100000100000000
000000000000000101000010100000000000000000000000000000
000000000110000000000000010101111000000001010100000000
000000000000000000000010000000110000000001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000001001101100001001010000000000
110000000000000000100000000101011000010110100000000000

.logic_tile 12 29
000000000000000000000011100001101010111000100100000000
000000000000000111000000000000111111111000100000000000
011000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110111000001000000001000000000000
000000000000000000000010101011011000000010000010000000
000000000000001000000000000001011110010100000000000000
000000000000001011000000001001000000000000000000000010
000000000000001000000000000001001110010100000000000100
000000000000000001000000000001110000000000000000000000
000000000000000000000010011001100001111001110100000000
000000000000000000000010001001001010100000010000000000
000000000000000000000010010011111000110001010100000000
000000000000000000000010010000111011110001010000000000
000000000000000001100000000001001100010100000010000000
000000000000000000000000001001000000000000000000000000

.logic_tile 13 29
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000011000000101001010000000000
000000000000000000000000000000000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000010000000000000000000
110000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000001000000000000000000000000000
000000000000000011000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000010100000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
001100000000000000
000001011000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000100
000000000000000000
010000000000000000
000100000000000000
000000000000000000
000000000000000000
000001011000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000100
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000001110000000000
100000000000100010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000011010000000000

.io_tile 13 31
000001111000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000011100
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000010111000000100
000001111000000001
000000000000000010
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001111000010110
000011110000010100
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000001110000000000

.io_tile 17 31
000000000000000010
000100000000010000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001001110000000100
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000001111000000010
000100001000000000
000000000000000000
000000000000000001
000001111000100110
000000001000110100
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000001111000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 19
7f00ff00e51213e8ff00ff005827d708ff00fe000000ff00ff00ff00ff00ff00
2a2a7f00ff00d4002320ff00fe00ff00b582ff00fb11eeaddf00ff00a8441045
bf54b946ff00ff00d72215eaff00fe00622277a8ff00af004e017780ff00ce46
ff00ff00ab44ff00ff00dc127f00ff00ff006a1c7f00ff00fe0100feff00ff00
5f28ff00ce6743c77f80ff002abf6d7eff00fe0180e6fdaaff00ea15eb057788
cfdffdaaff00f57f3bfff788fe01e7effcffff00ee10bdfdd3ceff00bf55d4d5
ea400001ffa8ff00a8085550ff08ff01ee11f967ff00fa1513d31deeff00e846
ff00ea0020c17f00ff00a8108124ff00ff0080441582ff00fe0000765708ff00
df00ff00a94491427f00ff00de00e700ff00ff00906215aaff00fe0040b15708
0000000000000000000000000000000000000000fe0000001500ff00ea00a900
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 27
ff00ff00ff00ff31ffdffbaeff00ff00ff57ffa8ff00ff00ff00ff7ffffffb8c
ff00fe01ff00ff00fffffffeff00ff00ff00ff11ff00ef10ff00ff00ff57ffe8
ffffffffff00ff00ff00ff00ff00ff167f80ff01ffffffffff00ff007f80ff10
57a8ff00ff00ff2cf708ff11ffffffffff80ff00ff00ff00ff00ff56f708ff11
f708ff00fffffffeff00ff0044bbff00ff00ff20f708ff01ffffffffff00ff00
ff00ff0020df3fc0ff00ff007f80ff00ff00ff00ff00ff0000ffff00ff00ff00
15eaea157f80ff00ff00ff00ff00ff0000ff15ead728fe017f80ff00ff00ff00
fff4ff2eff69ffaf00ff00ff14eb2ad57f80ff00ff00ff00ff00ff0000ff10ef
00ff00dd00ff01fefffeffbfffffffffffffffff00ff00ff00ff00ffff26ff93
ffffffffffffffffffffffff00ff000000ff11efffffffffffffffffffffffff
ffffffff88f70015009555bfffffffffffffffffffffffff807e0001003315fb
55aaff77ffffffffffffffffffffffffeb98009500d577ddffffffffffffffff
ffffffffffffffffeaef809d57ffffffffffffffffffffffffffffffebff801d
feee005557ffffffffffffffffffffffffffffffeeea009557ffffffffffffff
fffffffffffffffffffffffffffe005557ffffffffffffffffffffffffffffff
ffffffffffff805557ffffffffffffffffffffffffffffffffff00d557ffffff

.ram_data 6 27
0000000000f00020000000000000001000e00080000000000000005000b00000
1041a45a08a000000000000050258378008000000000000070870cf000000000
04fb0080000000000010e01f02fc0000000000001041a05f08e2000000000000
0000000000001041827c00e8000000000000502508f300a00000000000007087
00000000502508f300a0000000000000619600fc0080000000000010a45b00f2
0010e11e00fc0080000000001041a45b00f20000000000001041827c00e80000
a45b87780080000000007087926d0ef0000000000000708708f300a000000000
0ff00080000010418778a55a0ef0000000001041e11e25da08a0000000005025
0080000041340ff0877802f00000000061965aa50ff008a000000010a55a6996
000061965aa5877828c20000001087784bb40bf000a0000010410ff02dd20cf0
e11eb04b96698028000010418778e11e1ee10080000050251ee1a55a4ab40000
d02df00f008000005025d22d619668960000000070876896a55aa04a00000010
a04a000000005025e01ef00fa04a000000007087b04bf00f802800000010f00f
000000f070878078f00f0080001000f0f00f10e1e01e0000005010e1e01e50a5
0d0270878678a04a000005200618f00f1ae18028000006811a41e11e58a50080
70878678008000100e090e10f00f0af0000001410b041a41e11e08e000000140

.ram_data 19 23
57ff88f700ff00ff00ff00ff00ff55bfffff805557ffffffffffffffffffffff
ff00ff00ff65ffb1ffff805557fff79dffffffffffffffffffffff91ffff8055
ffff801757ddf7887f80ff00ff00ff00ff00bf51ffff805557fdf788ff20ff10
002900cc00dc001300931555ffff801757fd84fb33ccda257d822fd0e11eb55b
00ff15fffeff001115bb88800000000000210080002215f7fffe001555bf88c4
00000000000000000000000000000000fefe0011116788d700bf00ff007f00ff
00ff00ea00000000003300ee0000000000000000000000000000000000000000
08010080000061218a000020000015008600006e0000001104ea003300000000
00000000002800420000000000000000000000001101eb28001000000000b484
005700f700bf00a8001100ff00ff00aa0000007700ff00aa00000015008800ea
007710ab22885500805500ee6e000011009900ff0077000000fe00ff00df0088
806a000000005500ee0000000100881100ff54000000482200ff049980002354
00000000106e025500880000005500ff00a80000000100ff00aa000000001562
000040aa0411008800001046010000aa00000015800008660000000102a82057
800000007f001500a20800003740800030460000035400001500880055008000
0000000000000000000000000000000000000000000000000000000000007700

.ram_data 6 29
8068000000100f0a061850a500a0000001410b041a41e11e08e0000005240d02
000001410b04005b00f00000000005250b040870a05a0000000007860d0210e1
07800708087500a0000000000782020d00f200a0000000100e09081600f80080
0f0200f60000000001400b040e1000fa0000000005200d020a5100e800000000
40b400000000012407090a5100a80000000004830f040875008000000010030c
0000000003840f0720d28028000000100d020e1e906900800000014007091a4b
00100b040a52a05a00a0000001400d0218698078008000000520070950a500f0
0d0210e3a55a08a000000524061850ad87780080000006830a5170870ef00000
10eb0af00080001000f000f541bc0ef00000005000f000f725d20ae000000141
00870080005100ff00fe85780ae00000007400d310eb07f008a0000000f000f1
0000007500fe00f80df80080000000a5085325d506f00000001000ff00ff21d2
007000b4001e00e000000010860910e12cdc00e00000005100ff10ea00c30a14
030c0a140000000010410e0107f70da808420000007000f020c30d020a600000
08420000000001500e0100f00f000028000012e0e1150aeb0f100080000040b0
0000000001500a1401240f10008000100ad000f001a40a600000000000f00708
00000150004a70870ae00000001008960000502500800000000002e10f0008a0

.ram_data 19 19
577788f700ff00ff00ff00ff00ff15ffffff80007757ffffffffffffffffffff
0000000000001511ffff800057778080000000000000000000001511ffff8000
ffff800057558080000000000000000000001511ffff80005777808000000000
000000000000000000001555ffff800057558080000000000000000000001511
00005515feff000015118880000000000000000000001555ffff008055178880
ff0080007f00ff00ff00ff00ff00ff00fefe0000111188800000000000000000
00ff11ea5700ff00803301eeff00ff00a8000000ff00ff00ee000000ff00ff00
46097780ff00a161148a5520ff00a8150086016eff00ea1100ee00337f00fe00
ff00ee0000280040ff00ff0088000000bf00ff00eb1128eb6a10ff00fe0084b4
80570080001715a8aa1100ea001111aafe00007700fe01aaff00a815008801e2
002210233788fd00804400466f00ea110099001500777e0000fe000100df5788
916aff00aa007d00ef009100ef00c81100895c00fe00482200a80499d700a354
7f00ff00106e02555788ff00a85500ff55a8ff00ee0100ff15aaff00ff009562
ee0051aaae115588ff009046ef0015aaff00aa15f7000966ff00ee0117a8a057
d700fe007f003f00b308ff003740f60030467f0083545700bd00dd00dd00d700
0000000000000000000000005500ff00ff00ff00fe000000ff00ee000100f700

.ram_data 6 25
00000000000000000000001000a00000006000000000000050a5867800000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 15
ffffffff0080000000001101ffffffffffffffffffffffff0000000000001101
00000001ffffffffffffffffffffffff0088000000000110ffffffffffffffff
ffffffffffffffff00ea0000000000007fffffffffffffffffffffff00ea0000
00b90080000000007777ffffffffffffffffffff007f008000000000777fffff
7777ffffffffffffffffffff00fb0000000000007777ffffffffffffffffffff
ffffffff00d700c0000000007f77ffffffffffffffffffff00d7000000000000
002800017f77ffffffffffffffffffff00ff00ee000800007f77ffffffffffff
ffffffffffffffff00fe007e00aa0014ff7fffffffffffffffffffff00ff00ee
007f0000005701fbffffffffffffffffffffffff00fe0066004700cdffffffff
ffffffffffffffffffffffff00d60000000111bfffffffffffffffffffffffff
ffffffff88a90000000155d7ffffffffffffffffffffffff80ca0000000115fd
5557fffffffffffffffffffffffffffffbad00800044775fffffffffffffffff
ffffffffffffffffeaef88805777ffffffffffffffffffffffffffffebff8088
feee00005777ffffffffffffffffffffffffffffeeee00885777ffffffffffff
fffffffffffffffffffffffffffe00005777ffffffffffffffffffffffffffff
ffffffffffff80005777ffffffffffffffffffffffffffffffff80005777ffff

.ram_data 6 15
00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff
00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff
00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff
00ff00ff57fe00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff
00ff00ff00ff00ff00ff00ff00ff00ff77ff80ff00ff00ff00ff00ff00ff00ff
00ff00ff00ff00ff7ff788ff00ff00ff00ff00ff00ff00ff00ff00ff7fff88ff
fffffeef00ff00ff00ff00ff00ff00ff00ff11ffff77eedb00ff00ff00ff00ff
007f00ff7ef700ff00ff55ffffffffff00ff00ff00ff00ff66df00ff00ff15ff
00ff57fdffffffff00ff0055007700ff7ffe00ff00ff57fdffffffff00ff0088
00aa00ff00bb11ffffffa8ff00ff55bffffffffe00ee0077009d00ffff7e08f7
ffffaaff00ff00ff00ff00ff00b900ff00fb15ffffffaaff00ff00ff00ff00ff
00ff00ff009d00ff00ee15eaff00a85700ff00ff00ff00ff00bd00ff00ef15ff
00fe005700ff00ff00ff00ff00ff00ff009500ff00fe007f00ff00ff00ff00ff
00ff00ff00ff00ff001700ff00ff00dd00ff00ff00ff00ff00ff00ff001000ff
007700ff00ff00fb00ff00ff00ff00ff00ff00ff007f00ff00ff00bd00ff00ff
00ff00ff15ff88ff00ff00ff005500ff00ff00eb00ff00ff11ee00ff00ff00ff

.ram_data 6 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 23
00000000007000c0000000000000000000f00020000000e00000000000600000
0010e11e02e00000000000001041a45a08a0000000000000005000b000000000
817e00a8000000000000708704fb008000000000000070870cf0000000000000
0080000000000010a45b00f20000000000001041a05f08e20000000000005025
000000001041827c00e8000000000000502508f300a0000000000000619600fc
0000708708f300a0000000000000619600fc0080000000000010a45b00f20000
e11e25da08a0000000001041a45b00f20000000000005025827c00e800000000
0ff008a0000000007087926d0ef0000000000010f00f49b60ae0000000001041
00a0000010418778a55a0ef00000000050251ee187780ae00000000061965aa5
000041340ff0877802f00000000025d21ee10ef008e00000001087784bb40bf0
61965aa5877828c200000010a55a78870ff08028000010418778e11e1ee10080
b04b9669802800001041b44bd02d5aa5008000005025d22d6196689600000000
f00f008000001041f00f7087e01e000000005025e01ef00fa04a00000010e11e
0000007050a5a05a70878028000000f070878078f00f008000000010f00fd02d
0b045825a55a6096000001400d0270878678a04a0000005010e1e01e50a5a04a
5825a55a00a0000007820708708786780080000006811a41e11e58a500800010

.ram_data 19 25
ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00
ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00
ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00
ff00ff00ff57ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00
ff00ff00ff00ff00ff00ff00ff00ff00ff77ff80ff00ff00ff00ff00ff00ff00
ff00ff00ff00ff00ff7fff88ff00ff00ff00ff00ff00ff00ff00ff00ff7fff88
fffffffeff00ff00ff00ff00ff00ff00ff00ff11ffffffeeff00ff00ff00ff00
ff00ff00ff7eff00ff00ff55ffffffffff00ff00ff00ff00ff66ff00ff00ff15
ff00ff77ffffffffff0057a8f708ff00ff7fff00ff00ff57ffffffffff00ff00
bb44ff77bfc8ff15ffffffaaff00ff55ffffffffee117fd7dd22ff11ffffffa8
ffffffaaff00ff00ff00ff00bd42ffeffbaeff15ffffffaaff00ff00ff00ff00
ff00ff00dd22ff7bfeefff15ffffffaaff00ff00ff00ff00fd03ffffeffaff55
ff2257a8ff00ff00ff00ff00ff00ff00d728ff47ffaa7f80ff00ff00ff00ff00
ff00ff00ff00ff007f80ff00ffacfd82ff00ff00ff00ff00ff00ff00f708ff54
ff00ff99ff55ffaaff00ff00ff00ff00ff00ff00ff00ff80ff15bfe8ff00ff00
ff00ff00ff55ff88ff00ff00ff00ffffff67fbaeff00ff00ff15ff80ff00ff00

.ram_data 19 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
7f7fffff80801111ffffffff00005757fffffefe0000ffffffffffffffffffff
002a7f7fffff80d40121fffffefe00ff1595ffffeafb00ee5757ffffa8a80000
aafd45baffffffff88f753adfffffefe00625db7ffffbaaf410ef757ffff88ce
ffffffaafd47ffffffffed92ff15fffffffe956af75fffffeffaff00ff77ffff
fff7ffffbdb9fdbcffffffffe7d5b793ffffffffb97fd757ffffffff15feffff
58107f57ffff9b8ae7c4ff7fffff48089b03ffffffff63427f3dffffebea9f0b
bbfbffff57ffffffd5fdaaff77fffeff77888877ffffffefecec91ffffffffbf
fffffbfbf5f57f7ffffffcfce7e7ffffffffe6e6bfbffffffefeffffdfdfffff
df57fffffda8d7007f7fffffde88e781fffffffff2f2bfbffffffefef9f9dfdf
0000000000000000000000000000000000000000fefe00001515fffffbeabd00
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 13
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ff7fffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffff88207f77ffffffffffffffffffffffffffffffffffa8
eaae00001555ffffffffffffffffffffffffffffeeff00005537ffffffffffff
ffffffffffffffffffffffffaae800001111ffffffffffffffffffffffffffff
ffffffffa88800000001ffffffffffffffffffffffffffffa8aa00000101ffff
0000775fffffffffffffffffffffffff8880000000007fffffffffffffffffff
ffffffffffffffff0000000000005557ffffffffffffffffffffffff80000000
0000000000001511ffffffffffffffffffffffff0000000000001555ffffffff
ffffffffffffffffffffffff0000000000001101ffffffffffffffffffffffff

.ram_data 6 21
00a0000001410e090a5060960080000005250b040870a05a0000000007820708
000005240c03007c00e0000000000782020d00f200a0000000100f0a061850a5
0e010f0000f60080000001400b040e1000fa0000000001410b04005b00f00000
0e1800ea00000000012407090a5100a80000000007800708087500a000000010
20c20000000003840f0720d2802800000010030c0f0200f60000000000410d02
000000100b040a52a05a00a00000014007091a4b40b40000000004210f05483c
01410d0210e3a55a08a000000520070950a500f00000000006810e14609600e0
00f110eb0ff00080000002c30a5170870ef0000000100b0c0874e11e0ae00000
21d20ef00000007000d200f725d20af00080007000f000fe877808a0000000f0
08a000002087085310eb07f008a5008000f2007d40bc0ff00080001000ff00ff
0010860900f725d506f00a1400100186007c86760ae00000005100f010ea0bfa
0e0110e12cdc05a00a6010410a1441b5827200a000000061001e34c608f80000
877f08e90f10008041240a140fff0780002800000160082506f6008000001041
01240a60000005600a1401e00e01008000000582060904a10080000005600a14
008000000560084205820e500000001007080a140a140000000007a0085200f0
000004610038e11e08a0000000410f00094208420000000002a5008000005025

.ram_data 19 11
8877008800000000000000000000001500ff55a2887700ff00ff00ff00ff00ff
007f00f700ff00f700ff45b2887700f700ff00ff00ff00ff00ff00ff00ff45b2
00ff15e28877008000000054000000140064001500ff15e288770094003f00ff
00000000000000000000001d00ff15e208f70080000000000000000000000015
f609aa5500fe116e289700fb00d6003f007b806e00fe00ff00ff116e28d50088
ffff80807f7fffffffffffffffffffff00fe11ee629d41bebf40dd227f80ff00
00ff11fb5757ffff80f701efffffffffa8fd00eeffffffffeeef00feffffffff
4ecf77f7ffffe1e19ebe5575ffffbdfd86fe016fffffeafb04ff00b37f7ffefe
ffffeeee007d00caffffffff889d00c2bfbffffffbfbebff6a7afffffefeb4b5
80d700f700bf15bdaabb00ff00ff11bbfefe007700ff01abffffa8bd008801eb
007710ab379dfda8805500ee6f01eafb009900ff00777e7e00fe00ff00df57df
917bffffaaaa7d28ef019191efeec85100ff5c08fefe482200ff0499d757a3d4
7f7fffff106e025557dfffffa8fd00ff55fdffffeeef00ff15bfffffffff95e2
eeee51bbaebb55ddffff90c6efee15bfffffaabff7770967ffffeeef17bda0d7
d757fefe7f003f2ab319ffff3740f67630467f7f83d45757bda8dd55dd88d757
0000000000000000000000005555fffffffffffffefe0000ffffeeee0101f780

.ram_data 6 13
00ff00ff001700ff00ff00eb00ff00ff55ffa8ff00ff00ff005700ff00ff00eb
00ff00ee007f00ffdd77ecff00ff00ff001100ff00ff00ea00ff00ff57fda8ff
ffffffff00ff00ff0000005700ff00ff007f01fefffdfeff00ff00ff00010077
00000001001100ff005711efffffffff00ff00ff00000041009b00ff007711ef
007700ff00ff00ff00ff00ff00000000001100ff007701fffffffffe00ff00ff
00ff00ff0000000000000088007700ff00ff00ff00ff00ff00000000001100be
00000000007700ff00ff00ff00ff00ff0000000000000000007700ff00ff00ff
00ff00ff00ff00ff0000000000000000007f00ff00ff00ff00ff00ff00000000
000000010000000100ff00ff00ff00ff00ff00ff000000000000000000ff00ff
00ff00ff00ff00ff00ff00ff000000570080001100ff00ff00ff00ff00ff00ff
00ff00ff0088017e008a005500ff00ff00ff00ff00ff00ff008000d700880015
807d00ff00ff00ff00ff00ff00ff00ff00a9116e00aa005700ff00ff00ff00ff
00ff00ff00ff00ff00fb15ea887700ff00ff00ff00ff00ff00ff00ff00fb15e2
00fe15ea885700ff00ff00ff00ff00ff00ff00ff00ef15e2885700ff00ff00ff
00ff00ff00ff00ff00ff00ff00ff552a885700ff00ff00ff00ff00ff00ff00ff
00ff00ff00ff55a2887700ff00ff00ff00ff00ff00ff00ff00ff55a2887700ff

.sym 5 clk_in$SB_IO_IN_$glb_clk
.sym 6 ctrl_clk1_SB_LUT4_O_I3[0]_$glb_clk
.sym 7 $PACKER_GND_NET_$glb_clk
.sym 8 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]_$glb_clk
.sym 9 clk_out_$glb_clk
.sym 10 frame_rate_$glb_clk
.sym 12 counter[23]_$glb_clk
.sym 3279 back_addr[5]
.sym 3355 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 3459 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 3460 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 3664 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 3665 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[3]
.sym 3666 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[3]
.sym 3667 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[3]
.sym 3668 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[3]
.sym 3669 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[3]
.sym 3670 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 3671 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[3]
.sym 3723 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 3731 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 3873 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[3]
.sym 3874 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 3875 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 3876 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 3877 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 3878 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 3879 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 3880 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 3935 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 3943 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 3969 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4086 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 4087 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 4088 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 4089 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 4090 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4091 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4092 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4155 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 4171 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 4312 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 4313 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 4314 char_x2[4]
.sym 4315 char_x2[3]
.sym 4317 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 4318 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 4319 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I2[2]
.sym 4338 col[0]
.sym 4383 char_x2[2]
.sym 4422 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 4425 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 4430 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 4434 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 4540 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 4542 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 4543 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 4544 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 4545 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 4546 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 4565 col[5]
.sym 4609 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_DFF_D_Q
.sym 4614 col[4]
.sym 4655 $PACKER_VCC_NET
.sym 4661 $PACKER_VCC_NET
.sym 4766 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 4767 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 4768 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 4769 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 4770 new_x2[1]
.sym 4771 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 4772 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2
.sym 4773 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 4792 col[8]
.sym 4845 $PACKER_VCC_NET
.sym 4846 new_x2[4]
.sym 4878 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 4880 new_x2[9]
.sym 4881 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 4882 new_x2[0]
.sym 4884 new_x2[3]
.sym 4888 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 4993 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 4994 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 4995 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 4996 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 4997 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 4998 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 5087 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 5090 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 5091 new_x2[1]
.sym 5097 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 5197 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 5198 new_x2[9]
.sym 5199 new_x2[0]
.sym 5200 new_x2[3]
.sym 5201 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 5202 new_x2[2]
.sym 5203 new_x2[4]
.sym 5204 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 5300 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 5405 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 5412 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 5471 new_x2[0]
.sym 5511 u_controller2.buttons_SB_LUT4_I1_O
.sym 5615 u_controller2.ctr[1]
.sym 5616 u_controller2.ctr[2]
.sym 5617 u_controller2.ctr[3]
.sym 5618 u_controller2.ctr[4]
.sym 5619 u_controller2.ctr[5]
.sym 5620 u_controller2.ctr[6]
.sym 5621 u_controller2.ctr[7]
.sym 5719 u_controller2.ctr[0]
.sym 5826 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 5827 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 5828 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 5829 latch2_SB_LUT4_O_I3[0]
.sym 5830 u_controller2.NEScount[3]
.sym 5831 u_controller2.NEScount[4]
.sym 5832 u_controller2.NEScount[5]
.sym 5833 u_controller2.NEScount[6]
.sym 6053 u_controller2.NEScount[7]
.sym 6054 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 6055 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 6057 u_controller2.ctr[0]
.sym 6129 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 6150 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 9066 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 9068 u_marco_rom.mem.0.0_RADDR_6
.sym 9069 u_marco_rom.mem.0.0_RADDR_4
.sym 9073 u_marco_rom.mem.0.0_RADDR_2
.sym 9092 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 9093 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[2]
.sym 9120 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 9130 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 9158 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 9161 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 9164 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 9165 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 9213 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 9214 u_marco_rom.mem.0.0_RADDR_3
.sym 9215 u_marco_rom.mem.0.0_RADDR_8
.sym 9216 u_marco_rom.mem.0.0_RADDR_9
.sym 9217 u_marco_rom.mem.0.0_RADDR_10
.sym 9218 u_marco_rom.mem.0.0_RADDR_7
.sym 9219 u_marco_rom.mem.0.0_RADDR
.sym 9220 u_marco_rom.mem.0.0_RADDR_5
.sym 9230 u_marco_rom.mem.0.0_RADDR_2
.sym 9237 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[2]
.sym 9238 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[2]
.sym 9240 u_controller2.buttons_SB_LUT4_I1_O
.sym 9246 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9248 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9254 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 9255 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9257 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9258 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 9259 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 9262 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 9264 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 9265 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9266 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9268 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9269 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 9270 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9272 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9274 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9276 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9278 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 9281 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 9282 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9286 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 9287 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 9288 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 9289 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 9290 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 9292 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9294 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 9295 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 9296 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 9298 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9300 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9301 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9302 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9304 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9306 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9307 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9308 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9310 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9312 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9313 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9314 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9316 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 9318 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9319 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9320 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9322 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9324 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 9325 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 9326 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 9328 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 9330 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9331 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9332 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9360 u_marco_rom.mem.0.0_RADDR_1
.sym 9361 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[2]
.sym 9362 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[1]
.sym 9363 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[2]
.sym 9364 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[2]
.sym 9365 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[2]
.sym 9366 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[2]
.sym 9367 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 9382 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 9384 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9386 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9387 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9389 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 9390 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[2]
.sym 9391 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 9392 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9393 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 9395 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 9396 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 9403 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 9405 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 9407 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 9409 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 9411 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 9415 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 9419 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 9421 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 9422 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 9424 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O[0]
.sym 9426 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 9434 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 9435 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 9436 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 9437 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 9441 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 9443 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 9446 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 9448 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 9452 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 9454 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O[0]
.sym 9458 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 9460 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 9464 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 9466 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 9471 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 9473 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 9476 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O[0]
.sym 9478 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 9507 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[2]
.sym 9508 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[2]
.sym 9509 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9510 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 9511 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9512 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9513 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9514 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9519 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 9521 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 9523 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 9525 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 9531 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 9532 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 9533 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[2]
.sym 9534 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O[0]
.sym 9536 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 9538 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 9540 new_x2[4]
.sym 9542 char_x2[9]
.sym 9549 char_x2[9]
.sym 9552 $PACKER_VCC_NET
.sym 9557 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 9558 char_x2[4]
.sym 9559 char_x2[3]
.sym 9560 $PACKER_VCC_NET
.sym 9563 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I2[2]
.sym 9571 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 9575 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 9577 char_x2[2]
.sym 9580 $nextpnr_ICESTORM_LC_43$O
.sym 9583 char_x2[2]
.sym 9586 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I3
.sym 9588 char_x2[3]
.sym 9589 $PACKER_VCC_NET
.sym 9590 char_x2[2]
.sym 9592 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I2[3]
.sym 9594 char_x2[4]
.sym 9595 $PACKER_VCC_NET
.sym 9596 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I3
.sym 9598 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_DFF_D_Q_SB_LUT4_I3_O[3]
.sym 9600 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I2[2]
.sym 9601 $PACKER_VCC_NET
.sym 9602 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I2[3]
.sym 9604 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[3]
.sym 9607 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 9608 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_DFF_D_Q_SB_LUT4_I3_O[3]
.sym 9610 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[3]
.sym 9613 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 9614 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[3]
.sym 9616 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 9619 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 9620 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[3]
.sym 9622 $nextpnr_ICESTORM_LC_44$I3
.sym 9625 char_x2[9]
.sym 9626 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 9654 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 9655 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2[1]
.sym 9656 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 9657 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 9658 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 9659 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 9660 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 9661 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[2]
.sym 9668 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9670 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 9672 $PACKER_VCC_NET
.sym 9674 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 9676 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 9682 $PACKER_VCC_NET
.sym 9690 $nextpnr_ICESTORM_LC_44$I3
.sym 9698 new_x2[3]
.sym 9705 char_x2[4]
.sym 9714 char_x2[3]
.sym 9715 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 9721 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_DFF_D_Q
.sym 9724 new_x2[4]
.sym 9731 $nextpnr_ICESTORM_LC_44$I3
.sym 9736 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_DFF_D_Q
.sym 9742 new_x2[4]
.sym 9748 new_x2[3]
.sym 9758 char_x2[3]
.sym 9767 char_x2[4]
.sym 9771 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 9775 clk_out_$glb_clk
.sym 9801 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 9802 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O[0]
.sym 9803 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 9804 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 9805 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 9806 char_x2[9]
.sym 9807 char_x2[0]
.sym 9808 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_I2[2]
.sym 9813 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 9814 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9816 new_x2[3]
.sym 9830 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 9832 u_controller2.buttons_SB_LUT4_I1_O
.sym 9836 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 9846 new_x2[1]
.sym 9860 $PACKER_VCC_NET
.sym 9862 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 9863 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 9864 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 9866 new_x2[0]
.sym 9867 new_x2[0]
.sym 9868 $PACKER_VCC_NET
.sym 9869 new_x2[3]
.sym 9871 new_x2[4]
.sym 9872 new_x2[2]
.sym 9874 $nextpnr_ICESTORM_LC_33$O
.sym 9876 new_x2[0]
.sym 9880 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 9882 new_x2[1]
.sym 9883 $PACKER_VCC_NET
.sym 9884 new_x2[0]
.sym 9886 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9888 new_x2[2]
.sym 9892 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 9894 new_x2[3]
.sym 9895 $PACKER_VCC_NET
.sym 9896 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9898 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 9900 $PACKER_VCC_NET
.sym 9901 new_x2[4]
.sym 9902 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 9904 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9906 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 9907 $PACKER_VCC_NET
.sym 9908 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 9910 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9912 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 9913 $PACKER_VCC_NET
.sym 9914 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9916 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 9918 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 9919 $PACKER_VCC_NET
.sym 9920 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9952 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 9953 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 9954 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 9955 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 9964 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 9974 new_x2[9]
.sym 9975 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 9976 new_x2[0]
.sym 9978 new_x2[3]
.sym 9981 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 9982 new_x2[2]
.sym 9984 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 9990 $PACKER_VCC_NET
.sym 9994 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 9995 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 9997 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 9998 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 10002 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 10003 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 10007 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 10013 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 10014 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 10015 new_x2[9]
.sym 10016 u_controller2.buttons_SB_LUT4_I1_O
.sym 10018 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 10020 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 10021 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 10023 $PACKER_VCC_NET
.sym 10024 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 10025 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 10028 new_x2[9]
.sym 10030 $PACKER_VCC_NET
.sym 10031 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 10034 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 10036 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 10037 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 10043 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 10046 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 10048 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 10053 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 10058 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 10060 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 10061 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 10064 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 10066 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 10067 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 10068 u_controller2.buttons_SB_LUT4_I1_O
.sym 10069 frame_rate_$glb_clk
.sym 10096 u_controller2.buttons_SB_LUT4_I1_I2
.sym 10097 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 10098 u_controller2.buttons_SB_LUT4_I1_O
.sym 10099 char_y2[7]
.sym 10100 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 10102 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_DFF_D_Q
.sym 10115 $PACKER_VCC_NET
.sym 10117 new_x2[1]
.sym 10120 new_x2[4]
.sym 10124 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 10128 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2
.sym 10129 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 10138 new_x2[0]
.sym 10139 new_x2[3]
.sym 10140 new_x2[1]
.sym 10141 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 10142 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 10146 $PACKER_VCC_NET
.sym 10148 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 10149 new_x2[2]
.sym 10150 new_x2[4]
.sym 10168 $nextpnr_ICESTORM_LC_14$O
.sym 10171 new_x2[0]
.sym 10174 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 10176 new_x2[1]
.sym 10180 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 10182 $PACKER_VCC_NET
.sym 10183 new_x2[2]
.sym 10184 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 10186 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 10189 new_x2[3]
.sym 10190 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 10192 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 10194 new_x2[4]
.sym 10196 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 10198 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10201 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 10202 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 10204 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10206 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 10208 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10210 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 10212 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 10214 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10244 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 10245 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 10246 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 10247 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 10248 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 10249 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 10257 u_controller2.buttons_SB_LUT4_I1_O
.sym 10266 new_y2[7]
.sym 10269 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 10275 $PACKER_VCC_NET
.sym 10277 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 10278 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 10284 new_x2[9]
.sym 10285 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 10286 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 10287 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10288 new_x2[2]
.sym 10290 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 10293 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 10294 u_controller2.buttons_SB_LUT4_I1_O
.sym 10295 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 10296 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 10297 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 10298 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 10299 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 10301 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 10302 new_x2[3]
.sym 10303 new_x2[0]
.sym 10305 new_x2[4]
.sym 10309 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 10312 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2
.sym 10313 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 10315 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 10317 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 10319 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 10322 new_x2[9]
.sym 10323 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 10324 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 10325 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 10328 new_x2[0]
.sym 10334 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 10335 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 10336 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 10340 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2
.sym 10341 new_x2[9]
.sym 10342 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 10343 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 10346 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 10347 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 10348 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 10353 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 10354 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 10355 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 10358 new_x2[2]
.sym 10359 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10360 new_x2[3]
.sym 10361 new_x2[4]
.sym 10362 u_controller2.buttons_SB_LUT4_I1_O
.sym 10363 frame_rate_$glb_clk
.sym 10389 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 10390 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 10391 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 10392 new_y2[3]
.sym 10394 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 10395 new_y2[7]
.sym 10408 $PACKER_VCC_NET
.sym 10416 buttons2[1]
.sym 10420 buttons2[0]
.sym 10433 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 10434 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 10435 new_x2[1]
.sym 10440 new_x2[0]
.sym 10445 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 10456 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 10457 u_controller2.buttons_SB_LUT4_I1_O
.sym 10461 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 10463 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 10464 new_x2[1]
.sym 10465 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 10466 new_x2[0]
.sym 10505 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 10507 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 10508 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 10509 u_controller2.buttons_SB_LUT4_I1_O
.sym 10510 frame_rate_$glb_clk
.sym 10543 u_controller2.buttons_SB_LUT4_I1_1_I2
.sym 10578 u_controller2.ctr[1]
.sym 10590 u_controller2.ctr[5]
.sym 10591 u_controller2.ctr[6]
.sym 10593 u_controller2.ctr[0]
.sym 10596 u_controller2.ctr[3]
.sym 10597 u_controller2.ctr[4]
.sym 10603 u_controller2.ctr[2]
.sym 10608 u_controller2.ctr[7]
.sym 10609 $nextpnr_ICESTORM_LC_34$O
.sym 10612 u_controller2.ctr[0]
.sym 10615 u_controller2.ctr_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 10618 u_controller2.ctr[1]
.sym 10619 u_controller2.ctr[0]
.sym 10621 u_controller2.ctr_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 10623 u_controller2.ctr[2]
.sym 10625 u_controller2.ctr_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 10627 u_controller2.ctr_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 10630 u_controller2.ctr[3]
.sym 10631 u_controller2.ctr_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 10633 u_controller2.ctr_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 10636 u_controller2.ctr[4]
.sym 10637 u_controller2.ctr_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 10639 u_controller2.ctr_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 10641 u_controller2.ctr[5]
.sym 10643 u_controller2.ctr_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 10645 u_controller2.ctr_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 10647 u_controller2.ctr[6]
.sym 10649 u_controller2.ctr_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 10651 u_controller2.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 10653 u_controller2.ctr[7]
.sym 10655 u_controller2.ctr_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 10657 clk_in$SB_IO_IN_$glb_clk
.sym 10683 latch2_SB_LUT4_O_I3[2]
.sym 10684 buttons2[1]
.sym 10685 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 10686 buttons2[0]
.sym 10687 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 10688 latch2$SB_IO_OUT
.sym 10689 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 10690 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 10719 u_controller2.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 10724 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10726 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 10729 u_controller2.NEScount[4]
.sym 10733 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 10736 u_controller2.NEScount[3]
.sym 10743 latch2_SB_LUT4_O_I3[0]
.sym 10747 u_controller2.NEScount[6]
.sym 10754 u_controller2.NEScount[5]
.sym 10756 u_controller2.ctr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 10759 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10760 u_controller2.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 10762 u_controller2.ctr_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 10764 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 10766 u_controller2.ctr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 10768 u_controller2.ctr_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 10771 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 10772 u_controller2.ctr_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 10774 u_controller2.ctr_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 10777 latch2_SB_LUT4_O_I3[0]
.sym 10778 u_controller2.ctr_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 10780 u_controller2.ctr_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 10782 u_controller2.NEScount[3]
.sym 10784 u_controller2.ctr_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 10786 u_controller2.ctr_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 10789 u_controller2.NEScount[4]
.sym 10790 u_controller2.ctr_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 10792 u_controller2.ctr_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 10794 u_controller2.NEScount[5]
.sym 10796 u_controller2.ctr_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 10798 u_controller2.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 10801 u_controller2.NEScount[6]
.sym 10802 u_controller2.ctr_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 10804 clk_in$SB_IO_IN_$glb_clk
.sym 10837 latch2_SB_LUT4_O_I3[1]
.sym 10842 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10860 latch2$SB_IO_OUT
.sym 10866 u_controller2.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 10873 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 10880 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 10895 u_controller2.NEScount[7]
.sym 10899 u_controller2.ctr[0]
.sym 10903 u_controller2.ctr_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 10905 u_controller2.NEScount[7]
.sym 10907 u_controller2.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 10909 u_controller2.ctr_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 10911 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 10913 u_controller2.ctr_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 10918 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 10919 u_controller2.ctr_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 10929 u_controller2.ctr[0]
.sym 10951 clk_in$SB_IO_IN_$glb_clk
.sym 10989 data2$SB_IO_IN
.sym 10997 $PACKER_VCC_NET
.sym 11035 u_mypll.locked
.sym 11052 u_mypll.locked
.sym 11117 u_mypll.locked
.sym 13023 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 13147 $PACKER_GND_NET
.sym 13263 u_marco_rom.mem.0.0_RADDR
.sym 13265 u_marco_rom.mem.0.0_RADDR_5
.sym 13268 u_marco_rom.mem.0.0_RADDR_2
.sym 13270 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13271 u_marco_rom.mem.0.0_RADDR_8
.sym 13273 u_marco_rom.mem.0.0_RADDR_9
.sym 13279 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 13288 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 13293 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 13298 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 13299 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[2]
.sym 13300 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[3]
.sym 13302 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[3]
.sym 13305 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[2]
.sym 13306 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 13308 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[2]
.sym 13312 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 13314 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 13324 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 13325 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 13326 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[2]
.sym 13327 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[3]
.sym 13330 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[3]
.sym 13331 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 13332 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 13333 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[2]
.sym 13354 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[2]
.sym 13355 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 13356 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 13357 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 13361 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13362 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 13363 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13364 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 13365 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 13366 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 13367 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 13368 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 13379 u_marco_rom.mem.0.0_RADDR_6
.sym 13381 u_marco_rom.mem.0.0_RADDR_4
.sym 13384 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 13404 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[3]
.sym 13405 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[2]
.sym 13406 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[3]
.sym 13407 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[2]
.sym 13410 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 13411 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[3]
.sym 13412 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[1]
.sym 13413 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[3]
.sym 13414 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[2]
.sym 13416 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 13417 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 13418 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[3]
.sym 13419 $PACKER_GND_NET
.sym 13420 u_controller2.buttons_SB_LUT4_I1_O
.sym 13424 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2[1]
.sym 13428 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[2]
.sym 13429 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 13431 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 13438 $PACKER_GND_NET
.sym 13441 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 13442 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[3]
.sym 13443 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[2]
.sym 13444 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 13447 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 13448 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[2]
.sym 13449 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[3]
.sym 13450 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 13453 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[2]
.sym 13454 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 13455 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 13456 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[3]
.sym 13459 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 13460 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 13461 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[3]
.sym 13462 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[1]
.sym 13465 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[2]
.sym 13466 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 13467 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 13468 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[3]
.sym 13471 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 13473 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2[1]
.sym 13474 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 13477 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 13478 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 13479 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 13480 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 13481 u_controller2.buttons_SB_LUT4_I1_O
.sym 13482 frame_rate_$glb_clk
.sym 13483 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 13484 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13485 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13486 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 13487 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 13488 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 13489 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 13490 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 13491 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 13498 u_marco_rom.mem.0.0_RADDR_7
.sym 13500 u_marco_rom.mem.0.0_RADDR_3
.sym 13502 u_marco_rom.mem.0.0_RADDR_8
.sym 13504 u_marco_rom.mem.0.0_RADDR_9
.sym 13506 u_marco_rom.mem.0.0_RADDR_10
.sym 13507 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13510 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2[1]
.sym 13511 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_DFF_D_Q
.sym 13512 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 13515 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 13516 col[0]
.sym 13517 u_marco_rom.mem.0.0_RADDR
.sym 13519 u_marco_rom.mem.0.0_RADDR_5
.sym 13527 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13531 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 13533 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13535 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 13538 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 13541 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 13543 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 13545 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 13546 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 13547 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[2]
.sym 13548 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O[0]
.sym 13549 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13550 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13551 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 13552 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 13553 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 13555 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 13557 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13558 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 13559 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 13560 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 13563 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 13565 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13566 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 13567 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13569 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 13571 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13572 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 13573 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 13575 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 13577 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 13578 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13579 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 13581 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 13583 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 13584 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13585 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 13587 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 13589 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[2]
.sym 13590 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 13591 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 13593 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 13595 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 13596 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 13597 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 13599 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 13601 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 13602 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O[0]
.sym 13603 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 13608 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13619 u_marco_rom.mem.0.0_RADDR_1
.sym 13621 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 13626 $PACKER_VCC_NET
.sym 13628 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 13636 $PACKER_VCC_NET
.sym 13638 $PACKER_GND_NET
.sym 13640 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 13642 $PACKER_VCC_NET
.sym 13643 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 13648 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13650 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 13653 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 13654 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 13661 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 13663 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[2]
.sym 13668 char_x2[2]
.sym 13676 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 13678 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 13680 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13682 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 13683 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 13684 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 13688 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 13689 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 13690 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13693 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13694 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 13700 char_x2[2]
.sym 13707 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 13708 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 13711 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 13712 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13717 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[2]
.sym 13719 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 13724 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 13726 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[2]
.sym 13732 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 13733 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 13734 char_x2[2]
.sym 13735 inside_char_tile_next_next2
.sym 13736 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 13737 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 13742 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 13744 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 13749 col[1]
.sym 13757 char_y2[0]
.sym 13758 char_y1[9]
.sym 13759 char_y1[8]
.sym 13761 char_y2[6]
.sym 13762 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 13765 char_y2[8]
.sym 13771 col[2]
.sym 13772 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13774 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 13775 col[3]
.sym 13776 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 13777 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 13779 col[7]
.sym 13780 col[6]
.sym 13781 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_DFF_D_Q
.sym 13783 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 13784 col[5]
.sym 13785 char_x2[0]
.sym 13786 col[1]
.sym 13787 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 13788 col[0]
.sym 13796 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 13797 col[4]
.sym 13803 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13805 col[0]
.sym 13806 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 13807 char_x2[0]
.sym 13809 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 13811 col[1]
.sym 13812 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13813 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13815 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 13817 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 13818 col[2]
.sym 13819 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 13821 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 13823 col[3]
.sym 13824 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 13825 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 13827 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 13829 col[4]
.sym 13830 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 13831 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 13833 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 13835 col[5]
.sym 13836 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 13837 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 13839 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 13841 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_DFF_D_Q
.sym 13842 col[6]
.sym 13843 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 13845 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_I3
.sym 13847 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 13848 col[7]
.sym 13849 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 13855 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13856 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13857 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13858 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13859 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13860 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13862 col[6]
.sym 13865 col[2]
.sym 13868 new_x2[2]
.sym 13869 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13871 col[3]
.sym 13874 col[1]
.sym 13875 col[7]
.sym 13879 char_x2[1]
.sym 13881 char_x2[2]
.sym 13884 char_y1[2]
.sym 13889 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_I3
.sym 13899 char_x2[9]
.sym 13906 $PACKER_VCC_NET
.sym 13907 col[8]
.sym 13909 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_I2[2]
.sym 13912 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13916 new_x2[9]
.sym 13918 new_x2[0]
.sym 13920 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 13922 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 13926 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO
.sym 13928 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 13929 col[8]
.sym 13930 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_I3
.sym 13932 $nextpnr_ICESTORM_LC_48$I3
.sym 13934 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_I2[2]
.sym 13935 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 13936 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO
.sym 13938 $nextpnr_ICESTORM_LC_48$COUT
.sym 13940 $PACKER_VCC_NET
.sym 13942 $nextpnr_ICESTORM_LC_48$I3
.sym 13948 $nextpnr_ICESTORM_LC_48$COUT
.sym 13951 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13958 new_x2[9]
.sym 13966 new_x2[0]
.sym 13969 char_x2[9]
.sym 13974 clk_out_$glb_clk
.sym 13976 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 13977 char_y2[0]
.sym 13978 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13979 char_y2[6]
.sym 13980 char_y2[3]
.sym 13981 char_y2[8]
.sym 13982 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 13983 char_x2[1]
.sym 13988 char_y1[3]
.sym 13989 char_y1[6]
.sym 13995 char_y1[5]
.sym 14003 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_DFF_D_Q
.sym 14020 $PACKER_VCC_NET
.sym 14021 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 14022 $PACKER_VCC_NET
.sym 14023 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2
.sym 14024 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 14027 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14028 $PACKER_VCC_NET
.sym 14029 new_x2[1]
.sym 14030 $PACKER_VCC_NET
.sym 14032 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 14036 new_x2[2]
.sym 14038 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 14040 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 14046 new_x2[4]
.sym 14047 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 14048 new_x2[3]
.sym 14049 $nextpnr_ICESTORM_LC_36$O
.sym 14051 new_x2[1]
.sym 14055 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14057 $PACKER_VCC_NET
.sym 14058 new_x2[2]
.sym 14061 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_CARRY_I0_CI_SB_CARRY_CO_CI
.sym 14063 $PACKER_VCC_NET
.sym 14064 new_x2[3]
.sym 14067 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_CARRY_I0_CI
.sym 14069 new_x2[4]
.sym 14070 $PACKER_VCC_NET
.sym 14073 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_CARRY_I0_CO
.sym 14076 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 14077 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14079 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_CARRY_I0_CO
.sym 14082 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 14083 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2
.sym 14085 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_CARRY_I0_CO
.sym 14087 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 14088 $PACKER_VCC_NET
.sym 14089 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 14091 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_CARRY_I0_CO
.sym 14093 $PACKER_VCC_NET
.sym 14094 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 14095 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 14101 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14102 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14103 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14104 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14105 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 14106 char_y2[4]
.sym 14120 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 14123 $PACKER_VCC_NET
.sym 14124 $PACKER_VCC_NET
.sym 14127 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 14128 new_y2[6]
.sym 14129 new_y2[3]
.sym 14130 $PACKER_VCC_NET
.sym 14132 new_y2[0]
.sym 14133 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 14134 new_y2[4]
.sym 14135 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_CARRY_I0_CO
.sym 14141 u_controller2.buttons_SB_LUT4_I1_I2
.sym 14146 buttons2[0]
.sym 14160 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 14162 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2
.sym 14163 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 14165 new_x2[9]
.sym 14168 new_y2[7]
.sym 14171 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 14172 $nextpnr_ICESTORM_LC_37$I3
.sym 14175 new_x2[9]
.sym 14182 $nextpnr_ICESTORM_LC_37$I3
.sym 14186 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 14191 u_controller2.buttons_SB_LUT4_I1_I2
.sym 14192 buttons2[0]
.sym 14194 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 14200 new_y2[7]
.sym 14204 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 14216 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2
.sym 14220 clk_out_$glb_clk
.sym 14223 new_y2[1]
.sym 14224 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1[1]
.sym 14225 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 14226 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 14227 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 14228 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 14229 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 14237 state_SB_DFFSR_Q_R
.sym 14242 buttons2[0]
.sym 14244 $PACKER_VCC_NET
.sym 14246 new_y2[8]
.sym 14251 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 14257 new_y2[1]
.sym 14266 new_y2[3]
.sym 14271 $PACKER_VCC_NET
.sym 14277 new_y2[7]
.sym 14281 new_y2[6]
.sym 14283 new_y2[0]
.sym 14288 new_y2[1]
.sym 14290 new_y2[5]
.sym 14292 new_y2[4]
.sym 14294 new_y2[2]
.sym 14295 $nextpnr_ICESTORM_LC_12$O
.sym 14298 new_y2[0]
.sym 14301 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 14303 new_y2[1]
.sym 14307 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 14309 $PACKER_VCC_NET
.sym 14310 new_y2[2]
.sym 14311 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 14313 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 14316 new_y2[3]
.sym 14317 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 14319 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 14322 new_y2[4]
.sym 14323 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 14325 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 14327 new_y2[5]
.sym 14329 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 14331 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 14334 new_y2[6]
.sym 14335 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 14337 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 14340 new_y2[7]
.sym 14341 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 14345 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 14346 new_y2[9]
.sym 14347 new_y2[6]
.sym 14348 new_y2[5]
.sym 14349 new_y2[0]
.sym 14350 new_y2[4]
.sym 14351 new_y2[8]
.sym 14352 new_y2[2]
.sym 14360 $PACKER_VCC_NET
.sym 14371 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14378 buttons2[2]
.sym 14379 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 14381 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 14386 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14388 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 14389 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 14393 u_controller2.buttons_SB_LUT4_I1_1_I2
.sym 14397 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 14401 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 14402 buttons2[2]
.sym 14403 new_y2[9]
.sym 14404 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 14405 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 14412 buttons2[1]
.sym 14416 new_y2[8]
.sym 14418 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 14420 new_y2[8]
.sym 14422 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 14425 new_y2[9]
.sym 14428 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 14431 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14432 buttons2[1]
.sym 14437 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 14438 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 14440 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 14450 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 14451 u_controller2.buttons_SB_LUT4_I1_1_I2
.sym 14452 buttons2[2]
.sym 14455 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 14457 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 14458 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 14465 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 14466 frame_rate_$glb_clk
.sym 14468 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[3]
.sym 14469 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14470 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 14471 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 14474 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 14482 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 14499 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 14501 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14509 $PACKER_VCC_NET
.sym 14510 new_y2[9]
.sym 14511 new_y2[6]
.sym 14512 new_y2[3]
.sym 14515 new_y2[8]
.sym 14517 $PACKER_VCC_NET
.sym 14520 new_y2[5]
.sym 14522 new_y2[4]
.sym 14523 new_y2[7]
.sym 14541 $nextpnr_ICESTORM_LC_8$O
.sym 14543 new_y2[3]
.sym 14547 u_controller2.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14549 new_y2[4]
.sym 14553 u_controller2.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14556 new_y2[5]
.sym 14559 u_controller2.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14561 new_y2[6]
.sym 14562 $PACKER_VCC_NET
.sym 14565 u_controller2.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14567 new_y2[7]
.sym 14571 u_controller2.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI
.sym 14573 new_y2[8]
.sym 14577 $nextpnr_ICESTORM_LC_9$I3
.sym 14579 new_y2[9]
.sym 14580 $PACKER_VCC_NET
.sym 14587 $nextpnr_ICESTORM_LC_9$I3
.sym 14594 buttons2[3]
.sym 14595 buttons2[2]
.sym 14597 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 14623 $PACKER_VCC_NET
.sym 14632 latch2_SB_LUT4_O_I3[2]
.sym 14635 latch2_SB_LUT4_O_I3[0]
.sym 14636 u_controller2.NEScount[3]
.sym 14637 u_controller2.NEScount[4]
.sym 14639 latch2_SB_LUT4_O_I3[1]
.sym 14641 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14642 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14643 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14644 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 14646 u_controller2.NEScount[5]
.sym 14647 u_controller2.NEScount[6]
.sym 14648 u_controller2.NEScount[7]
.sym 14650 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14655 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 14656 latch2_SB_LUT4_O_I3[2]
.sym 14657 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 14659 u_controller2.shift_reg[1]
.sym 14662 u_controller2.shift_reg[0]
.sym 14665 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14666 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 14674 u_controller2.shift_reg[1]
.sym 14677 latch2_SB_LUT4_O_I3[2]
.sym 14678 latch2_SB_LUT4_O_I3[1]
.sym 14680 latch2_SB_LUT4_O_I3[0]
.sym 14683 u_controller2.shift_reg[0]
.sym 14689 u_controller2.NEScount[6]
.sym 14690 u_controller2.NEScount[5]
.sym 14691 u_controller2.NEScount[7]
.sym 14692 u_controller2.NEScount[4]
.sym 14695 latch2_SB_LUT4_O_I3[0]
.sym 14696 u_controller2.NEScount[3]
.sym 14697 latch2_SB_LUT4_O_I3[2]
.sym 14701 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14702 latch2_SB_LUT4_O_I3[0]
.sym 14703 u_controller2.NEScount[3]
.sym 14704 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 14707 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14708 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 14709 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 14710 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14711 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14712 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]_$glb_clk
.sym 14714 u_controller2.shift_reg[2]
.sym 14716 u_controller2.shift_reg[3]
.sym 14717 u_controller2.shift_reg[1]
.sym 14720 u_controller2.shift_reg[0]
.sym 14728 latch2$SB_IO_OUT
.sym 14755 u_controller2.NEScount[7]
.sym 14757 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14758 $PACKER_VCC_NET
.sym 14764 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 14766 $PACKER_VCC_NET
.sym 14775 u_controller2.NEScount[3]
.sym 14776 u_controller2.NEScount[4]
.sym 14783 $PACKER_VCC_NET
.sym 14785 u_controller2.NEScount[5]
.sym 14786 u_controller2.NEScount[6]
.sym 14787 $nextpnr_ICESTORM_LC_40$O
.sym 14790 u_controller2.NEScount[3]
.sym 14793 latch2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14795 $PACKER_VCC_NET
.sym 14796 u_controller2.NEScount[4]
.sym 14799 latch2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14801 u_controller2.NEScount[5]
.sym 14802 $PACKER_VCC_NET
.sym 14805 latch2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14807 u_controller2.NEScount[6]
.sym 14808 $PACKER_VCC_NET
.sym 14811 latch2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14813 $PACKER_VCC_NET
.sym 14814 u_controller2.NEScount[7]
.sym 14817 latch2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI
.sym 14819 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 14820 $PACKER_VCC_NET
.sym 14823 $nextpnr_ICESTORM_LC_41$I3
.sym 14825 $PACKER_VCC_NET
.sym 14826 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14833 $nextpnr_ICESTORM_LC_41$I3
.sym 15031 latch2$SB_IO_OUT
.sym 17193 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 17194 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 17195 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 17198 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 17206 u_marco_rom.mem.0.0_RADDR_5
.sym 17214 u_marco_rom.mem.0.0_RADDR
.sym 17217 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 17218 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 17250 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17252 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 17253 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 17254 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 17255 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17258 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17259 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17260 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 17266 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17267 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 17269 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17272 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17273 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 17274 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 17275 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 17279 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17281 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17284 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17286 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17287 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 17290 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17291 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 17292 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 17293 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 17296 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17297 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 17298 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17299 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 17302 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 17303 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17304 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 17305 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17308 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 17309 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17310 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 17311 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 17315 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17316 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17317 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17318 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 17319 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 17320 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 17321 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17322 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 17323 $PACKER_VCC_NET
.sym 17333 $PACKER_VCC_NET
.sym 17339 col[7]
.sym 17342 col[5]
.sym 17344 char_y2[9]
.sym 17346 col[4]
.sym 17349 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 17350 col[6]
.sym 17357 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 17358 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 17359 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 17362 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 17363 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 17365 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 17367 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 17368 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 17369 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 17370 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 17371 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 17375 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 17376 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 17377 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 17379 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 17382 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17383 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 17385 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 17388 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[3]
.sym 17390 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 17391 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 17394 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 17396 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 17397 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 17398 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[3]
.sym 17400 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 17402 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 17403 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 17404 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 17406 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 17408 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 17409 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 17410 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 17412 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]
.sym 17414 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 17415 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 17416 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 17418 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 17420 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 17421 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 17422 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]
.sym 17426 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 17427 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 17428 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 17431 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 17432 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 17433 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17434 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 17438 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 17439 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 17440 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1
.sym 17441 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 17442 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 17443 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 17444 char_y1[1]
.sym 17445 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 17451 u_marco_rom.mem.0.0_RADDR_2
.sym 17452 u_marco_rom.mem.0.0_RADDR_9
.sym 17454 u_marco_rom.mem.0.0_RADDR_8
.sym 17456 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 17458 u_marco_rom.mem.0.0_RADDR
.sym 17459 char_y2[0]
.sym 17460 u_marco_rom.mem.0.0_RADDR_5
.sym 17463 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 17465 col[8]
.sym 17468 $PACKER_VCC_NET
.sym 17470 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 17482 col[3]
.sym 17487 col[1]
.sym 17488 col[2]
.sym 17490 char_x2[1]
.sym 17491 char_x2[2]
.sym 17493 col[0]
.sym 17495 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 17497 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17499 col[7]
.sym 17501 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17502 col[5]
.sym 17503 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17504 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 17505 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17506 col[4]
.sym 17507 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17510 col[6]
.sym 17511 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CI
.sym 17513 col[0]
.sym 17514 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 17517 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO
.sym 17519 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 17520 col[1]
.sym 17521 char_x2[1]
.sym 17523 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 17525 char_x2[2]
.sym 17526 col[2]
.sym 17529 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 17531 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17532 col[3]
.sym 17535 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 17537 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17538 col[4]
.sym 17541 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 17543 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17544 col[5]
.sym 17547 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 17549 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17550 col[6]
.sym 17553 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17555 col[7]
.sym 17556 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17562 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17576 col[3]
.sym 17578 char_x2[1]
.sym 17581 char_y1[2]
.sym 17583 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 17584 col[2]
.sym 17586 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17587 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 17588 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 17589 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17590 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 17592 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 17597 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17604 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 17605 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 17608 new_x2[2]
.sym 17609 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17612 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1
.sym 17613 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 17620 char_y2[8]
.sym 17625 col[8]
.sym 17626 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 17627 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17628 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 17629 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 17632 char_y2[6]
.sym 17634 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17636 col[8]
.sym 17637 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17640 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 17642 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 17643 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17646 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3
.sym 17649 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 17650 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 17653 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 17654 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 17655 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1
.sym 17656 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3
.sym 17659 new_x2[2]
.sym 17665 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 17672 char_y2[6]
.sym 17680 char_y2[8]
.sym 17682 clk_out_$glb_clk
.sym 17686 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 17687 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 17688 char_y1[4]
.sym 17689 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 17690 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 17691 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17698 inside_char_tile_next_next2
.sym 17702 col[0]
.sym 17709 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 17710 char_y1[7]
.sym 17713 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 17714 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 17715 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 17725 char_y1[9]
.sym 17726 char_y1[8]
.sym 17727 $PACKER_VCC_NET
.sym 17729 char_y1[6]
.sym 17733 char_y1[5]
.sym 17735 $PACKER_VCC_NET
.sym 17736 char_y1[7]
.sym 17738 char_y1[3]
.sym 17747 char_y1[2]
.sym 17753 char_y1[4]
.sym 17757 $nextpnr_ICESTORM_LC_3$O
.sym 17760 char_y1[2]
.sym 17763 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17765 char_y1[3]
.sym 17766 $PACKER_VCC_NET
.sym 17769 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17771 char_y1[4]
.sym 17772 $PACKER_VCC_NET
.sym 17773 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17775 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17777 $PACKER_VCC_NET
.sym 17778 char_y1[5]
.sym 17779 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17781 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17784 char_y1[6]
.sym 17785 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17787 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17789 char_y1[7]
.sym 17791 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17793 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 17795 char_y1[8]
.sym 17797 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17799 $nextpnr_ICESTORM_LC_4$I3
.sym 17801 char_y1[9]
.sym 17803 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 17808 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 17809 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 17810 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 17812 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17821 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 17822 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 17827 $PACKER_GND_NET
.sym 17840 char_y2[9]
.sym 17843 $nextpnr_ICESTORM_LC_4$I3
.sym 17862 new_y2[8]
.sym 17863 char_y2[4]
.sym 17865 new_y2[6]
.sym 17869 new_y2[0]
.sym 17872 new_x2[1]
.sym 17874 new_y2[3]
.sym 17876 char_y2[7]
.sym 17884 $nextpnr_ICESTORM_LC_4$I3
.sym 17887 new_y2[0]
.sym 17893 char_y2[4]
.sym 17899 new_y2[6]
.sym 17908 new_y2[3]
.sym 17911 new_y2[8]
.sym 17920 char_y2[7]
.sym 17923 new_x2[1]
.sym 17928 clk_out_$glb_clk
.sym 17932 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 17933 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 17934 char_y2[2]
.sym 17936 char_y2[1]
.sym 17937 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 17942 char_y1[9]
.sym 17948 char_y1[8]
.sym 17950 new_y2[8]
.sym 17953 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 17954 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 17956 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 17958 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 17961 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 17962 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 17976 $PACKER_VCC_NET
.sym 17978 char_y2[4]
.sym 17982 char_y2[6]
.sym 17983 char_y2[7]
.sym 17984 char_y2[8]
.sym 17991 char_y2[9]
.sym 17992 char_y2[5]
.sym 17997 new_y2[4]
.sym 18003 $nextpnr_ICESTORM_LC_28$O
.sym 18005 char_y2[4]
.sym 18009 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18012 char_y2[5]
.sym 18015 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18017 $PACKER_VCC_NET
.sym 18018 char_y2[6]
.sym 18019 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18021 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18024 char_y2[7]
.sym 18025 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18027 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18030 char_y2[8]
.sym 18031 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18033 $nextpnr_ICESTORM_LC_29$I3
.sym 18035 char_y2[9]
.sym 18037 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18043 $nextpnr_ICESTORM_LC_29$I3
.sym 18048 new_y2[4]
.sym 18051 clk_out_$glb_clk
.sym 18057 char_y2[9]
.sym 18058 char_y2[5]
.sym 18061 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 18070 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 18077 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 18080 new_y2[2]
.sym 18081 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18087 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 18097 new_y2[5]
.sym 18098 new_y2[0]
.sym 18099 new_y2[4]
.sym 18100 $PACKER_VCC_NET
.sym 18101 new_y2[2]
.sym 18103 new_y2[1]
.sym 18104 new_y2[6]
.sym 18105 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 18106 new_y2[0]
.sym 18107 $PACKER_VCC_NET
.sym 18108 $PACKER_VCC_NET
.sym 18113 new_y2[3]
.sym 18122 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18124 new_y2[7]
.sym 18126 $nextpnr_ICESTORM_LC_42$O
.sym 18128 new_y2[0]
.sym 18132 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18133 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18134 new_y2[1]
.sym 18135 $PACKER_VCC_NET
.sym 18136 new_y2[0]
.sym 18138 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18140 new_y2[2]
.sym 18142 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18144 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18146 $PACKER_VCC_NET
.sym 18147 new_y2[3]
.sym 18148 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18150 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18152 new_y2[4]
.sym 18153 $PACKER_VCC_NET
.sym 18154 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18156 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18158 $PACKER_VCC_NET
.sym 18159 new_y2[5]
.sym 18160 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18162 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18164 new_y2[6]
.sym 18165 $PACKER_VCC_NET
.sym 18166 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18168 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18170 $PACKER_VCC_NET
.sym 18171 new_y2[7]
.sym 18172 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18173 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 18174 frame_rate_$glb_clk
.sym 18176 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 18177 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 18178 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 18179 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 18180 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 18181 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 18182 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 18183 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 18191 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 18211 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 18212 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18217 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 18218 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18219 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1[1]
.sym 18221 new_y2[0]
.sym 18223 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 18225 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 18226 new_y2[9]
.sym 18227 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18228 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 18229 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 18230 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 18231 $PACKER_VCC_NET
.sym 18235 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 18237 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 18239 new_y2[8]
.sym 18246 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 18247 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 18249 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 18251 $PACKER_VCC_NET
.sym 18252 new_y2[8]
.sym 18253 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18256 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18257 new_y2[9]
.sym 18258 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18259 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 18263 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18264 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 18265 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 18268 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18269 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 18271 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 18276 new_y2[0]
.sym 18280 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18281 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 18282 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 18287 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18288 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 18289 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 18292 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18293 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1[1]
.sym 18295 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 18296 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 18297 frame_rate_$glb_clk
.sym 18299 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 18300 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18301 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 18302 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 18303 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 18304 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 18305 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 18306 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 18319 $PACKER_GND_NET
.sym 18320 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 18325 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 18327 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 18328 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 18331 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 18333 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 18341 new_y2[9]
.sym 18342 new_y2[6]
.sym 18343 new_y2[5]
.sym 18344 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 18346 new_y2[8]
.sym 18349 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 18350 new_y2[1]
.sym 18351 buttons2[3]
.sym 18352 new_y2[0]
.sym 18353 new_y2[4]
.sym 18354 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 18355 new_y2[2]
.sym 18359 new_y2[3]
.sym 18362 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18367 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18370 new_y2[7]
.sym 18374 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 18375 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 18379 new_y2[0]
.sym 18380 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18381 new_y2[1]
.sym 18382 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18385 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 18387 buttons2[3]
.sym 18391 new_y2[7]
.sym 18392 new_y2[6]
.sym 18393 new_y2[9]
.sym 18394 new_y2[8]
.sym 18409 new_y2[4]
.sym 18410 new_y2[5]
.sym 18411 new_y2[2]
.sym 18412 new_y2[3]
.sym 18422 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 18423 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 18424 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 18425 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 18426 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[1]
.sym 18427 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 18428 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 18429 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 18450 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 18463 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 18471 u_controller2.shift_reg[2]
.sym 18473 u_controller2.shift_reg[3]
.sym 18481 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 18491 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 18516 u_controller2.shift_reg[3]
.sym 18523 u_controller2.shift_reg[2]
.sym 18532 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 18535 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 18542 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 18543 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]_$glb_clk
.sym 18545 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 18547 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 18548 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 18549 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 18550 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 18551 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]
.sym 18552 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 18559 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 18567 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 18602 data2$SB_IO_IN
.sym 18604 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 18605 u_controller2.shift_reg[1]
.sym 18610 u_controller2.shift_reg[2]
.sym 18615 latch2$SB_IO_OUT
.sym 18616 u_controller2.shift_reg[0]
.sym 18622 u_controller2.shift_reg[1]
.sym 18634 u_controller2.shift_reg[2]
.sym 18637 u_controller2.shift_reg[0]
.sym 18657 data2$SB_IO_IN
.sym 18665 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 18666 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]_$glb_clk
.sym 18667 latch2$SB_IO_OUT
.sym 18684 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 20420 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 20924 $PACKER_VCC_NET
.sym 20931 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 20934 new_y1[8]
.sym 20935 new_y1[9]
.sym 21029 $PACKER_VCC_NET
.sym 21030 u_controller1.buttons_SB_LUT4_I1_I2
.sym 21052 $PACKER_VCC_NET
.sym 21057 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21069 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21070 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21076 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 21078 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21079 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21080 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 21103 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 21104 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21105 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21106 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21109 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21110 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 21111 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21112 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21115 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21116 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 21117 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21118 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21133 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21134 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21135 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 21136 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21148 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 21149 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 21150 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 21151 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 21152 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 21153 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 21159 $PACKER_VCC_NET
.sym 21163 u_controller1.buttons_SB_LUT4_I1_I2
.sym 21165 new_y1[3]
.sym 21175 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21178 $PACKER_VCC_NET
.sym 21179 row[0]
.sym 21180 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21189 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21191 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21193 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21194 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21197 char_y2[0]
.sym 21198 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21199 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21201 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21203 row[0]
.sym 21206 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21207 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 21208 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21210 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21211 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21214 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21216 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 21217 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21219 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21221 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21222 row[0]
.sym 21223 char_y2[0]
.sym 21225 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21227 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21228 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21229 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21231 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21233 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21234 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21235 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21237 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21239 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21240 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21241 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21243 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 21245 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21246 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21247 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21249 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 21251 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 21252 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21253 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 21255 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21257 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21258 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 21259 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 21261 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21263 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21264 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21265 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21269 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 21270 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21271 char_y1[7]
.sym 21272 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21273 char_y1[6]
.sym 21274 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21275 char_y1[5]
.sym 21276 char_y1[2]
.sym 21281 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21282 new_y1[7]
.sym 21283 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21284 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21286 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 21287 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21289 new_y1[1]
.sym 21290 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21291 new_y1[0]
.sym 21292 new_y1[6]
.sym 21294 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21297 new_y1[0]
.sym 21299 new_y1[2]
.sym 21301 new_y1[4]
.sym 21303 new_y1[5]
.sym 21305 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21310 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 21311 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 21314 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 21316 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21317 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21319 char_y2[9]
.sym 21322 new_y1[1]
.sym 21324 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21325 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21328 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1
.sym 21334 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 21336 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21341 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21342 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 21344 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21345 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21346 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21348 $nextpnr_ICESTORM_LC_0$I3
.sym 21350 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 21351 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 21352 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 21358 $nextpnr_ICESTORM_LC_0$I3
.sym 21361 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21362 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 21363 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 21364 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1
.sym 21369 char_y2[9]
.sym 21373 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21374 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 21375 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 21376 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21382 new_y1[1]
.sym 21385 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21386 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 21387 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 21388 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21390 clk_out_$glb_clk
.sym 21392 char_y1[0]
.sym 21393 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21394 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21395 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21396 row[0]
.sym 21397 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21398 char_y1[3]
.sym 21399 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21404 next_row[2]
.sym 21405 new_y1[7]
.sym 21406 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21408 new_y1[2]
.sym 21409 next_row[1]
.sym 21410 new_y1[1]
.sym 21411 new_y1[6]
.sym 21412 new_y1[9]
.sym 21413 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21415 char_y1[7]
.sym 21416 $PACKER_VCC_NET
.sym 21417 new_y1[8]
.sym 21418 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21421 new_y1[9]
.sym 21422 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21423 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 21426 char_y1[2]
.sym 21427 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21434 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21436 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21439 char_y1[1]
.sym 21440 char_y1[2]
.sym 21444 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21446 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21448 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21450 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21451 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21452 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21453 row[0]
.sym 21457 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21458 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21459 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21460 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21461 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21462 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21465 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 21467 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21468 row[0]
.sym 21471 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 21473 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21474 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21475 char_y1[1]
.sym 21477 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21479 char_y1[2]
.sym 21480 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21483 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21485 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21486 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21489 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21491 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21492 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21495 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21497 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21498 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21501 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21503 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21504 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21507 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21509 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21510 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21515 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21516 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21517 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 21518 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 21519 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 21520 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21521 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21522 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21527 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 21528 col[7]
.sym 21529 col[6]
.sym 21530 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21531 col[5]
.sym 21532 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 21533 u_koopa_rom.mem.0.0_RDATA_1[2]
.sym 21534 next_row[0]
.sym 21535 col[4]
.sym 21538 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21539 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21540 $PACKER_VCC_NET
.sym 21543 row[0]
.sym 21550 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21551 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21562 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21563 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21564 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21570 char_y1[3]
.sym 21571 $PACKER_VCC_NET
.sym 21573 new_y1[4]
.sym 21574 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 21576 char_y1[4]
.sym 21580 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 21583 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 21586 char_y1[2]
.sym 21588 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21590 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21591 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21594 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 21596 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 21597 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21600 $nextpnr_ICESTORM_LC_7$I3
.sym 21603 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 21604 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 21610 $nextpnr_ICESTORM_LC_7$I3
.sym 21616 new_y1[4]
.sym 21622 char_y1[4]
.sym 21628 char_y1[3]
.sym 21631 char_y1[2]
.sym 21632 $PACKER_VCC_NET
.sym 21633 char_y1[3]
.sym 21636 clk_out_$glb_clk
.sym 21638 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21639 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21640 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 21641 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 21642 char_y1[9]
.sym 21643 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21644 char_y1[8]
.sym 21645 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 21651 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21653 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 21654 col[8]
.sym 21655 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21658 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 21659 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21661 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 21666 $PACKER_VCC_NET
.sym 21672 char_y2[5]
.sym 21679 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21681 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21682 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21683 char_y2[3]
.sym 21684 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21685 char_y2[1]
.sym 21687 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21688 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21689 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21690 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21691 char_y2[2]
.sym 21694 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21696 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21698 char_y2[5]
.sym 21699 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21702 char_y2[4]
.sym 21703 row[0]
.sym 21705 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21706 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21708 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21710 char_y2[4]
.sym 21711 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 21713 row[0]
.sym 21714 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21717 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 21719 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21720 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21721 char_y2[1]
.sym 21723 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 21725 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21726 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21727 char_y2[2]
.sym 21729 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21731 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21732 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21733 char_y2[3]
.sym 21735 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21737 char_y2[4]
.sym 21738 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21741 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21742 char_y2[5]
.sym 21743 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21744 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21745 char_y2[4]
.sym 21747 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21749 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21750 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21753 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21755 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21756 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21762 state[1]
.sym 21763 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21764 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21765 state[2]
.sym 21766 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1[0]
.sym 21767 state[0]
.sym 21768 state_SB_DFFSR_Q_R
.sym 21773 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21775 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 21776 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 21780 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21782 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21784 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 21788 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 21790 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21794 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21797 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21805 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 21807 char_y2[5]
.sym 21808 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21814 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21815 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21816 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 21819 new_y2[1]
.sym 21820 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 21825 new_y2[2]
.sym 21834 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21836 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21837 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21840 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 21842 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21843 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 21846 $nextpnr_ICESTORM_LC_5$I3
.sym 21849 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 21850 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 21856 $nextpnr_ICESTORM_LC_5$I3
.sym 21860 new_y2[2]
.sym 21874 new_y2[1]
.sym 21879 char_y2[5]
.sym 21882 clk_out_$glb_clk
.sym 21884 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21889 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21905 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21907 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21910 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21913 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 21942 new_y2[9]
.sym 21944 new_y2[5]
.sym 21985 new_y2[9]
.sym 21988 new_y2[5]
.sym 22005 clk_out_$glb_clk
.sym 22007 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 22008 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 22009 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 22010 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 22011 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 22012 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 22013 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 22014 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 22025 u_koopa_rom.mem.0.4_RDATA_1[1]
.sym 22027 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 22035 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 22037 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 22042 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 22049 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 22051 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 22052 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 22053 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 22057 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 22058 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 22060 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 22061 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 22062 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 22080 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 22082 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 22083 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 22086 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 22088 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 22089 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 22090 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 22092 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 22094 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 22095 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 22096 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 22098 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 22100 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 22101 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 22102 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 22104 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 22107 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 22108 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 22110 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 22113 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 22114 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 22116 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 22118 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 22120 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 22122 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CI
.sym 22124 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 22126 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 22130 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 22131 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 22132 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 22133 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 22134 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 22135 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 22136 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 22137 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 22142 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 22146 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 22147 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 22150 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 22154 $PACKER_VCC_NET
.sym 22155 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 22161 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 22164 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 22166 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CI
.sym 22171 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 22176 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22177 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 22178 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 22179 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[3]
.sym 22180 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 22181 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 22183 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 22184 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 22185 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 22187 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 22188 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 22202 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 22203 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 22205 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22207 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CI
.sym 22212 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 22213 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 22216 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 22217 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 22218 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 22219 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 22222 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[3]
.sym 22223 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 22224 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 22225 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 22228 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 22229 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 22230 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 22231 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[3]
.sym 22234 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 22235 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 22236 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 22237 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 22240 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 22241 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 22242 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 22243 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 22248 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 22249 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 22253 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 22254 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 22255 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 22256 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 22257 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 22258 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 22259 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 22260 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 22294 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 22295 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 22296 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 22297 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 22298 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 22299 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 22300 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]
.sym 22301 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 22302 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 22305 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 22306 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 22307 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 22308 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 22309 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 22315 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 22322 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[1]
.sym 22327 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 22328 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 22329 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]
.sym 22330 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[1]
.sym 22333 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 22334 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 22335 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 22336 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 22339 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 22340 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 22341 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 22342 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 22345 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 22346 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 22347 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 22348 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 22351 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 22352 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 22353 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 22354 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 22357 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 22360 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 22363 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 22364 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 22365 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 22366 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 22369 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 22370 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 22371 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 22372 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 22379 ctrl_clk2$SB_IO_OUT
.sym 22389 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 22420 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 22421 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 22423 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]
.sym 22425 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 22427 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 22428 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 22429 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[1]
.sym 22430 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 22431 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 22436 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 22439 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 22444 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 22445 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 22451 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[1]
.sym 22452 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]
.sym 22453 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 22462 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 22463 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 22464 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]
.sym 22465 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[1]
.sym 22468 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 22469 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 22470 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 22471 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 22475 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 22477 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 22480 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 22481 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 22482 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 22483 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 22486 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 22487 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 22488 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 22489 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 22492 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 22493 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]
.sym 22494 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[1]
.sym 22495 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 22519 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 22524 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 23776 $PACKER_VCC_NET
.sym 23896 back_addr[4]
.sym 23997 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_1_RDATA[11]
.sym 24120 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 24140 back_addr[7]
.sym 24147 back_addr[4]
.sym 24151 back_addr[9]
.sym 24243 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24265 $PACKER_VCC_NET
.sym 24272 $PACKER_VCC_NET
.sym 24366 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA[3]
.sym 24386 $PACKER_VCC_NET
.sym 24489 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24519 $PACKER_VCC_NET
.sym 24612 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_1_RDATA[3]
.sym 24633 u_marco_rom.mem.0.0_RADDR_9
.sym 24634 back_addr[4]
.sym 24635 u_marco_rom.mem.0.0_RADDR_3
.sym 24636 back_addr[7]
.sym 24637 u_marco_rom.mem.0.0_RADDR_7
.sym 24638 back_addr[9]
.sym 24641 u_marco_rom.mem.0.0_RADDR_10
.sym 24643 u_marco_rom.mem.0.0_RADDR_8
.sym 24735 u_marco_rom.u_palette.index[3]
.sym 24755 new_y1[6]
.sym 24756 $PACKER_VCC_NET
.sym 24762 u_marco_rom.mem.0.0_RADDR_1
.sym 24763 new_y1[7]
.sym 24858 u_marco_rom.u_palette.index[2]
.sym 24871 u_marco_rom.mem.0.0_RADDR_2
.sym 24877 $PACKER_VCC_NET
.sym 24882 $PACKER_VCC_NET
.sym 24895 new_y1[3]
.sym 24898 new_y1[4]
.sym 24901 new_y1[8]
.sym 24902 new_y1[9]
.sym 24908 new_y1[5]
.sym 24909 $PACKER_VCC_NET
.sym 24915 new_y1[6]
.sym 24917 $PACKER_VCC_NET
.sym 24923 new_y1[7]
.sym 24927 $nextpnr_ICESTORM_LC_20$O
.sym 24930 new_y1[3]
.sym 24933 u_controller1.buttons_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24936 new_y1[4]
.sym 24939 u_controller1.buttons_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24942 new_y1[5]
.sym 24945 u_controller1.buttons_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24947 new_y1[6]
.sym 24948 $PACKER_VCC_NET
.sym 24951 u_controller1.buttons_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24953 new_y1[7]
.sym 24957 u_controller1.buttons_SB_LUT4_I1_I2_SB_CARRY_CO_CI
.sym 24959 new_y1[8]
.sym 24963 $nextpnr_ICESTORM_LC_21$I3
.sym 24965 new_y1[9]
.sym 24966 $PACKER_VCC_NET
.sym 24973 $nextpnr_ICESTORM_LC_21$I3
.sym 24981 u_marco_rom.u_palette.index[1]
.sym 24992 new_y1[0]
.sym 24994 new_y1[4]
.sym 24996 new_y1[5]
.sym 24998 new_y1[2]
.sym 25008 u_marco_rom.mem.0.0_RADDR_4
.sym 25009 u_marco_rom.mem.0.0_RADDR_6
.sym 25010 $PACKER_VCC_NET
.sym 25021 new_y1[3]
.sym 25022 new_y1[7]
.sym 25023 new_y1[0]
.sym 25029 new_y1[1]
.sym 25030 new_y1[6]
.sym 25032 $PACKER_VCC_NET
.sym 25036 new_y1[2]
.sym 25038 new_y1[4]
.sym 25040 new_y1[5]
.sym 25050 $nextpnr_ICESTORM_LC_31$O
.sym 25052 new_y1[0]
.sym 25056 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 25058 new_y1[1]
.sym 25062 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 25064 $PACKER_VCC_NET
.sym 25065 new_y1[2]
.sym 25066 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 25068 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 25071 new_y1[3]
.sym 25072 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 25074 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 25077 new_y1[4]
.sym 25078 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 25080 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 25082 new_y1[5]
.sym 25084 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 25086 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 25088 new_y1[6]
.sym 25090 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 25092 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 25094 new_y1[7]
.sym 25096 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 25104 u_marco_rom.u_palette.index[0]
.sym 25113 $PACKER_VCC_NET
.sym 25114 new_y1[9]
.sym 25115 new_y1[3]
.sym 25118 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 25120 new_y1[8]
.sym 25121 $PACKER_VCC_NET
.sym 25122 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 25124 char_y1[6]
.sym 25125 char_y1[3]
.sym 25126 u_marco_rom.mem.0.0_RADDR_7
.sym 25127 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 25128 char_y1[5]
.sym 25130 u_marco_rom.mem.0.0_RADDR_3
.sym 25131 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 25133 u_marco_rom.mem.0.0_RADDR_10
.sym 25135 new_y1[3]
.sym 25136 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 25145 new_y1[7]
.sym 25146 next_row[2]
.sym 25148 new_y1[2]
.sym 25149 new_y1[6]
.sym 25150 new_y1[5]
.sym 25152 new_y1[9]
.sym 25155 next_row[1]
.sym 25170 new_y1[8]
.sym 25173 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 25176 new_y1[8]
.sym 25177 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 25181 new_y1[9]
.sym 25183 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 25188 new_y1[7]
.sym 25192 next_row[1]
.sym 25201 new_y1[6]
.sym 25204 next_row[2]
.sym 25212 new_y1[5]
.sym 25216 new_y1[2]
.sym 25221 clk_out_$glb_clk
.sym 25225 u_koopa_rom.mem.0.0_RDATA[3]
.sym 25229 u_koopa_rom.mem.0.0_RDATA_1[2]
.sym 25236 new_y1[5]
.sym 25239 u_vga.col_count_SB_DFFSR_Q_R
.sym 25241 $PACKER_VCC_NET
.sym 25243 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25248 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25250 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25254 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25256 $PACKER_VCC_NET
.sym 25257 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25264 new_y1[0]
.sym 25265 next_row[6]
.sym 25271 char_y1[2]
.sym 25272 next_row[0]
.sym 25274 char_y1[7]
.sym 25276 char_y1[6]
.sym 25278 char_y1[5]
.sym 25295 new_y1[3]
.sym 25297 new_y1[0]
.sym 25303 char_y1[7]
.sym 25310 next_row[6]
.sym 25315 char_y1[2]
.sym 25322 next_row[0]
.sym 25329 char_y1[5]
.sym 25333 new_y1[3]
.sym 25341 char_y1[6]
.sym 25344 clk_out_$glb_clk
.sym 25348 u_koopa_rom.mem.0.0_RDATA_2[3]
.sym 25352 u_koopa_rom.mem.0.0_RDATA_3[2]
.sym 25359 next_row[6]
.sym 25361 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25364 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25366 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25368 next_row[7]
.sym 25369 $PACKER_VCC_NET
.sym 25372 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25374 state_SB_DFFSR_Q_R
.sym 25377 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 25378 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25379 $PACKER_VCC_NET
.sym 25381 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25387 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25388 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25389 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25390 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 25392 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25393 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25395 char_y1[0]
.sym 25397 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25398 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25399 row[0]
.sym 25400 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25402 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25408 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25410 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25412 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 25414 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25417 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25419 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 25421 row[0]
.sym 25422 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25423 char_y1[0]
.sym 25425 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25427 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 25428 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25429 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 25431 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25433 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 25434 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25435 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25437 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25439 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25440 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25441 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25443 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25445 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25446 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25447 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25449 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25451 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25452 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25453 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25455 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25457 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25458 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25459 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25461 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25463 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25464 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25465 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25471 u_koopa_rom.mem.0.2_RDATA[3]
.sym 25475 u_koopa_rom.mem.0.2_RDATA_1[3]
.sym 25481 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25483 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 25485 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25491 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 25492 u_koopa_rom.mem.0.0_RDATA_2[3]
.sym 25495 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25498 u_koopa_rom.mem.0.2_RDATA_1[3]
.sym 25501 u_koopa_rom.mem.0.0_RDATA_3[2]
.sym 25502 $PACKER_VCC_NET
.sym 25503 $PACKER_VCC_NET
.sym 25505 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25513 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25514 new_y1[9]
.sym 25517 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 25518 new_y1[8]
.sym 25521 next_row[3]
.sym 25523 $PACKER_VCC_NET
.sym 25530 char_y1[9]
.sym 25537 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 25541 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25542 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 25544 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25545 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25546 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25548 $nextpnr_ICESTORM_LC_6$I3
.sym 25550 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 25551 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 25552 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 25554 $nextpnr_ICESTORM_LC_6$COUT
.sym 25557 $PACKER_VCC_NET
.sym 25558 $nextpnr_ICESTORM_LC_6$I3
.sym 25564 $nextpnr_ICESTORM_LC_6$COUT
.sym 25569 new_y1[9]
.sym 25574 next_row[3]
.sym 25580 new_y1[8]
.sym 25586 char_y1[9]
.sym 25590 clk_out_$glb_clk
.sym 25594 u_koopa_rom.mem.0.2_RDATA_2[3]
.sym 25598 u_koopa_rom.mem.0.2_RDATA_3[3]
.sym 25604 new_x1[8]
.sym 25605 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 25609 next_row[3]
.sym 25610 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 25618 $PACKER_GND_NET
.sym 25623 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25627 u_koopa_rom.mem.0.0_RADDR_2
.sym 25639 char_y1[8]
.sym 25646 state_SB_DFFSR_Q_R
.sym 25650 state[1]
.sym 25655 state[0]
.sym 25661 state[2]
.sym 25672 state[2]
.sym 25673 state[0]
.sym 25674 state[1]
.sym 25678 state[0]
.sym 25679 state[2]
.sym 25681 state[1]
.sym 25687 char_y1[8]
.sym 25691 state[2]
.sym 25692 state[0]
.sym 25693 state[1]
.sym 25696 state[1]
.sym 25697 state[0]
.sym 25698 state[2]
.sym 25702 state[0]
.sym 25703 state[2]
.sym 25705 state[1]
.sym 25708 state[2]
.sym 25709 state[0]
.sym 25710 state[1]
.sym 25713 counter[23]_$glb_clk
.sym 25714 state_SB_DFFSR_Q_R
.sym 25717 u_koopa_rom.mem.0.4_RDATA[1]
.sym 25721 u_koopa_rom.mem.0.4_RDATA_1[1]
.sym 25729 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1[0]
.sym 25733 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 25736 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25748 $PACKER_VCC_NET
.sym 25749 $PACKER_VCC_NET
.sym 25757 state[1]
.sym 25762 state[0]
.sym 25768 state[2]
.sym 25789 state[0]
.sym 25790 state[1]
.sym 25792 state[2]
.sym 25819 state[2]
.sym 25821 state[1]
.sym 25822 state[0]
.sym 25840 u_koopa_rom.mem.0.4_RDATA_2[1]
.sym 25844 u_koopa_rom.mem.0.4_RDATA_3[1]
.sym 25850 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 25854 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 25856 u_koopa_rom.mem.0.4_RDATA[3]
.sym 25858 char_x1[1]
.sym 25861 u_koopa_rom.mem.0.4_RDATA[1]
.sym 25862 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25867 $PACKER_VCC_NET
.sym 25871 $PACKER_VCC_NET
.sym 25879 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 25880 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25887 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25888 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25889 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 25890 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 25891 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25892 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 25903 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 25904 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 25905 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 25906 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 25912 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25913 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25914 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 25915 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 25918 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25919 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 25921 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 25925 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 25927 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25930 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 25931 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 25932 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25933 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 25936 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 25937 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 25939 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 25942 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 25943 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 25944 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25945 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 25948 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 25949 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25954 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 25955 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 25956 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 25963 u_koopa_rom.mem.0.0_RDATA[2]
.sym 25967 u_koopa_rom.mem.0.0_RDATA_1[3]
.sym 25983 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 25984 u_koopa_rom.mem.0.4_RDATA_2[1]
.sym 25985 u_koopa_rom.mem.0.0_RDATA_3[3]
.sym 25990 u_koopa_rom.mem.0.2_RDATA_1[3]
.sym 25993 u_koopa_rom.mem.0.0_RDATA_2[2]
.sym 25994 $PACKER_VCC_NET
.sym 25995 $PACKER_VCC_NET
.sym 26007 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 26008 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 26009 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 26010 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 26012 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 26017 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 26019 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 26020 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 26021 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 26022 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 26023 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 26026 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 26029 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 26033 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 26035 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 26036 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 26037 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 26038 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 26041 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 26043 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 26047 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 26048 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 26049 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 26050 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 26054 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 26055 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 26056 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 26059 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 26060 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 26061 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 26062 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 26066 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 26067 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 26068 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 26072 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 26073 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 26074 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 26077 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 26078 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 26079 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 26080 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 26086 u_koopa_rom.mem.0.0_RDATA_2[2]
.sym 26090 u_koopa_rom.mem.0.0_RDATA_3[3]
.sym 26098 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 26102 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 26107 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 26108 u_koopa_rom.mem.0.0_RADDR_1
.sym 26112 u_koopa_rom.mem.0.0_RADDR_2
.sym 26125 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 26126 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 26128 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 26129 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 26130 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 26131 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 26132 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 26133 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 26136 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 26138 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 26139 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 26141 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 26143 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 26148 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 26151 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 26154 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 26156 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 26157 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 26159 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 26160 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 26163 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 26165 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 26166 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 26167 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 26169 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 26171 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 26172 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 26173 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 26175 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[3]
.sym 26177 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 26178 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 26179 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 26181 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 26183 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 26184 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 26185 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[3]
.sym 26187 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 26189 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 26190 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 26191 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 26194 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 26196 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 26197 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 26200 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 26202 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 26203 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 26209 u_koopa_rom.mem.0.2_RDATA[2]
.sym 26213 u_koopa_rom.mem.0.2_RDATA_1[2]
.sym 26219 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 26221 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 26223 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 26225 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 26227 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 26229 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 26274 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 26277 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 26279 latch2$SB_IO_OUT
.sym 26300 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 26301 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 26302 latch2$SB_IO_OUT
.sym 26332 u_koopa_rom.mem.0.2_RDATA_2[2]
.sym 26336 u_koopa_rom.mem.0.2_RDATA_3[2]
.sym 26343 $PACKER_VCC_NET
.sym 26348 data2$SB_IO_IN
.sym 26350 ctrl_clk2$SB_IO_OUT
.sym 26359 $PACKER_VCC_NET
.sym 26365 latch2$SB_IO_OUT
.sym 26525 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 27437 back_addr[10]
.sym 27441 back_addr[3]
.sym 27539 back_addr[0]
.sym 27645 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 27646 back_addr[1]
.sym 27657 $PACKER_VCC_NET
.sym 27659 back_addr[4]
.sym 27664 $PACKER_VCC_NET
.sym 27666 back_addr[10]
.sym 27669 back_addr[1]
.sym 27670 back_addr[3]
.sym 27674 back_addr[2]
.sym 27676 back_addr[9]
.sym 27677 back_addr[0]
.sym 27679 back_addr[5]
.sym 27681 back_addr[7]
.sym 27682 back_addr[6]
.sym 27684 back_addr[8]
.sym 27701 back_addr[3]
.sym 27702 back_addr[4]
.sym 27703 back_addr[0]
.sym 27704 back_addr[5]
.sym 27705 back_addr[6]
.sym 27706 back_addr[7]
.sym 27707 back_addr[8]
.sym 27708 back_addr[9]
.sym 27709 back_addr[10]
.sym 27710 back_addr[2]
.sym 27711 back_addr[1]
.sym 27712 clk_out_$glb_clk
.sym 27713 $PACKER_VCC_NET
.sym 27714 $PACKER_VCC_NET
.sym 27732 $PACKER_VCC_NET
.sym 27737 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_1_RDATA[11]
.sym 27740 back_addr[2]
.sym 27741 $PACKER_GND_NET
.sym 27745 back_addr[5]
.sym 27747 back_addr[2]
.sym 27748 back_addr[6]
.sym 27750 back_addr[8]
.sym 27766 $PACKER_GND_NET
.sym 27784 $PACKER_VCC_NET
.sym 27814 $PACKER_GND_NET_$glb_clk
.sym 27815 $PACKER_GND_NET
.sym 27824 $PACKER_VCC_NET
.sym 27831 back_addr[4]
.sym 27844 back_addr[3]
.sym 27850 back_addr[3]
.sym 27852 back_addr[10]
.sym 27860 back_addr[3]
.sym 27864 back_addr[9]
.sym 27868 back_addr[4]
.sym 27869 back_addr[7]
.sym 27873 back_addr[1]
.sym 27875 back_addr[10]
.sym 27877 $PACKER_VCC_NET
.sym 27880 back_addr[0]
.sym 27883 back_addr[5]
.sym 27884 $PACKER_VCC_NET
.sym 27885 back_addr[2]
.sym 27886 back_addr[6]
.sym 27888 back_addr[8]
.sym 27905 back_addr[3]
.sym 27906 back_addr[4]
.sym 27907 back_addr[0]
.sym 27908 back_addr[5]
.sym 27909 back_addr[6]
.sym 27910 back_addr[7]
.sym 27911 back_addr[8]
.sym 27912 back_addr[9]
.sym 27913 back_addr[10]
.sym 27914 back_addr[2]
.sym 27915 back_addr[1]
.sym 27916 clk_out_$glb_clk
.sym 27917 $PACKER_VCC_NET
.sym 27918 $PACKER_VCC_NET
.sym 27946 back_addr[0]
.sym 27970 $PACKER_GND_NET
.sym 27972 $PACKER_VCC_NET
.sym 27997 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 28018 $PACKER_GND_NET_$glb_clk
.sym 28019 $PACKER_GND_NET
.sym 28028 $PACKER_VCC_NET
.sym 28035 back_addr[9]
.sym 28041 back_addr[4]
.sym 28043 back_addr[7]
.sym 28046 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 28048 back_addr[1]
.sym 28062 back_addr[5]
.sym 28063 back_addr[1]
.sym 28071 back_addr[3]
.sym 28072 $PACKER_VCC_NET
.sym 28074 $PACKER_VCC_NET
.sym 28079 back_addr[10]
.sym 28082 back_addr[2]
.sym 28083 back_addr[4]
.sym 28084 back_addr[0]
.sym 28085 back_addr[7]
.sym 28087 back_addr[9]
.sym 28090 back_addr[6]
.sym 28092 back_addr[8]
.sym 28109 back_addr[3]
.sym 28110 back_addr[4]
.sym 28111 back_addr[0]
.sym 28112 back_addr[5]
.sym 28113 back_addr[6]
.sym 28114 back_addr[7]
.sym 28115 back_addr[8]
.sym 28116 back_addr[9]
.sym 28117 back_addr[10]
.sym 28118 back_addr[2]
.sym 28119 back_addr[1]
.sym 28120 clk_out_$glb_clk
.sym 28121 $PACKER_VCC_NET
.sym 28122 $PACKER_VCC_NET
.sym 28135 $PACKER_VCC_NET
.sym 28142 $PACKER_VCC_NET
.sym 28148 back_addr[2]
.sym 28149 $PACKER_GND_NET
.sym 28150 $PACKER_GND_NET
.sym 28152 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28156 back_addr[6]
.sym 28158 back_addr[8]
.sym 28165 $PACKER_GND_NET
.sym 28192 $PACKER_VCC_NET
.sym 28222 $PACKER_GND_NET_$glb_clk
.sym 28223 $PACKER_GND_NET
.sym 28232 $PACKER_VCC_NET
.sym 28239 $PACKER_VCC_NET
.sym 28269 $PACKER_VCC_NET
.sym 28270 u_marco_rom.mem.0.0_RADDR_10
.sym 28272 u_marco_rom.mem.0.0_RADDR_8
.sym 28274 u_marco_rom.mem.0.0_RADDR_7
.sym 28275 u_marco_rom.mem.0.0_RADDR_4
.sym 28276 $PACKER_VCC_NET
.sym 28277 u_marco_rom.mem.0.0_RADDR_6
.sym 28278 u_marco_rom.mem.0.0_RADDR_9
.sym 28279 u_marco_rom.mem.0.0_RADDR_2
.sym 28280 u_marco_rom.mem.0.0_RADDR_3
.sym 28286 u_marco_rom.mem.0.0_RADDR
.sym 28287 u_marco_rom.mem.0.0_RADDR_1
.sym 28296 u_marco_rom.mem.0.0_RADDR_5
.sym 28298 new_y1[1]
.sym 28299 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 28300 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 28301 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 28302 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 28303 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 28304 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 28313 u_marco_rom.mem.0.0_RADDR_10
.sym 28314 u_marco_rom.mem.0.0_RADDR_9
.sym 28315 u_marco_rom.mem.0.0_RADDR
.sym 28316 u_marco_rom.mem.0.0_RADDR_8
.sym 28317 u_marco_rom.mem.0.0_RADDR_7
.sym 28318 u_marco_rom.mem.0.0_RADDR_6
.sym 28319 u_marco_rom.mem.0.0_RADDR_5
.sym 28320 u_marco_rom.mem.0.0_RADDR_4
.sym 28321 u_marco_rom.mem.0.0_RADDR_3
.sym 28322 u_marco_rom.mem.0.0_RADDR_2
.sym 28323 u_marco_rom.mem.0.0_RADDR_1
.sym 28324 clk_out_$glb_clk
.sym 28325 $PACKER_VCC_NET
.sym 28326 $PACKER_VCC_NET
.sym 28343 u_marco_rom.mem.0.0_RADDR_4
.sym 28345 u_marco_rom.mem.0.0_RADDR_6
.sym 28351 u_marco_rom.u_palette.index[2]
.sym 28354 back_addr[0]
.sym 28356 u_marco_rom.u_palette.index[3]
.sym 28358 buttons1[3]
.sym 28360 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 28378 $PACKER_GND_NET
.sym 28380 $PACKER_VCC_NET
.sym 28399 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 28400 new_y1[9]
.sym 28401 new_y1[7]
.sym 28402 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28403 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 28404 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 28405 new_y1[6]
.sym 28406 new_y1[8]
.sym 28426 $PACKER_GND_NET_$glb_clk
.sym 28427 $PACKER_GND_NET
.sym 28436 $PACKER_VCC_NET
.sym 28441 back_addr[7]
.sym 28443 new_y1[3]
.sym 28445 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 28446 back_addr[4]
.sym 28449 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 28450 back_addr[9]
.sym 28455 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 28457 u_koopa_rom.mem.0.0_RDATA[3]
.sym 28458 char_x1[2]
.sym 28471 $PACKER_VCC_NET
.sym 28473 $PACKER_VCC_NET
.sym 28480 u_marco_rom.mem.0.0_RADDR_1
.sym 28486 u_marco_rom.mem.0.0_RADDR_6
.sym 28487 u_marco_rom.mem.0.0_RADDR_3
.sym 28488 u_marco_rom.mem.0.0_RADDR
.sym 28490 u_marco_rom.mem.0.0_RADDR_10
.sym 28491 u_marco_rom.mem.0.0_RADDR_7
.sym 28492 u_marco_rom.mem.0.0_RADDR_8
.sym 28497 u_marco_rom.mem.0.0_RADDR_2
.sym 28498 u_marco_rom.mem.0.0_RADDR_5
.sym 28499 u_marco_rom.mem.0.0_RADDR_4
.sym 28500 u_marco_rom.mem.0.0_RADDR_9
.sym 28501 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28517 u_marco_rom.mem.0.0_RADDR_10
.sym 28518 u_marco_rom.mem.0.0_RADDR_9
.sym 28519 u_marco_rom.mem.0.0_RADDR
.sym 28520 u_marco_rom.mem.0.0_RADDR_8
.sym 28521 u_marco_rom.mem.0.0_RADDR_7
.sym 28522 u_marco_rom.mem.0.0_RADDR_6
.sym 28523 u_marco_rom.mem.0.0_RADDR_5
.sym 28524 u_marco_rom.mem.0.0_RADDR_4
.sym 28525 u_marco_rom.mem.0.0_RADDR_3
.sym 28526 u_marco_rom.mem.0.0_RADDR_2
.sym 28527 u_marco_rom.mem.0.0_RADDR_1
.sym 28528 clk_out_$glb_clk
.sym 28529 $PACKER_VCC_NET
.sym 28530 $PACKER_VCC_NET
.sym 28543 $PACKER_VCC_NET
.sym 28544 new_y1[6]
.sym 28548 u_marco_rom.mem.0.0_RADDR_1
.sym 28551 $PACKER_VCC_NET
.sym 28552 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 28553 u_marco_rom.u_palette.index[1]
.sym 28554 new_y1[7]
.sym 28556 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28557 u_koopa_rom.mem.0.0_RADDR_2
.sym 28558 $PACKER_GND_NET
.sym 28559 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28561 $PACKER_GND_NET
.sym 28563 $PACKER_VCC_NET
.sym 28573 $PACKER_GND_NET
.sym 28584 $PACKER_VCC_NET
.sym 28605 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 28606 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 28607 inside_char_tile_next_next1
.sym 28608 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28609 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 28610 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 28630 $PACKER_GND_NET_$glb_clk
.sym 28631 $PACKER_GND_NET
.sym 28640 $PACKER_VCC_NET
.sym 28649 col[1]
.sym 28650 col[0]
.sym 28652 $PACKER_VCC_NET
.sym 28655 u_marco_rom.u_palette.index[0]
.sym 28658 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28659 u_koopa_rom.mem.0.0_RADDR
.sym 28661 u_koopa_rom.mem.0.2_RDATA[3]
.sym 28662 u_marco_rom.u_palette.index[0]
.sym 28663 u_koopa_rom.mem.0.0_RADDR_1
.sym 28664 new_x1[2]
.sym 28665 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28667 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28673 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28675 $PACKER_VCC_NET
.sym 28677 $PACKER_VCC_NET
.sym 28680 u_koopa_rom.mem.0.0_RADDR_1
.sym 28690 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28692 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28693 u_koopa_rom.mem.0.0_RADDR
.sym 28695 u_koopa_rom.mem.0.0_RADDR_2
.sym 28696 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28697 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28700 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28702 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28721 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28722 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28724 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28725 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28726 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28727 u_koopa_rom.mem.0.0_RADDR_2
.sym 28728 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28729 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28730 u_koopa_rom.mem.0.0_RADDR_1
.sym 28731 u_koopa_rom.mem.0.0_RADDR
.sym 28732 clk_out_$glb_clk
.sym 28733 $PACKER_VCC_NET
.sym 28734 $PACKER_VCC_NET
.sym 28751 $PACKER_VCC_NET
.sym 28752 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 28754 col[7]
.sym 28756 col[1]
.sym 28757 col[3]
.sym 28758 col[2]
.sym 28759 u_koopa_rom.mem.0.0_RADDR
.sym 28762 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28768 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28770 buttons1[3]
.sym 28788 $PACKER_VCC_NET
.sym 28802 $PACKER_GND_NET
.sym 28808 u_controller1.buttons_SB_LUT4_I1_1_I2
.sym 28810 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 28811 new_x1[8]
.sym 28813 new_x1[7]
.sym 28834 $PACKER_GND_NET_$glb_clk
.sym 28835 $PACKER_GND_NET
.sym 28844 $PACKER_VCC_NET
.sym 28849 new_x1[6]
.sym 28861 u_koopa_rom.mem.0.0_RDATA[3]
.sym 28862 u_koopa_rom.mem.0.2_RDATA_3[3]
.sym 28863 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28870 u_koopa_rom.mem.0.2_RDATA_2[3]
.sym 28880 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28881 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28888 u_koopa_rom.mem.0.0_RADDR
.sym 28890 $PACKER_VCC_NET
.sym 28894 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28896 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28900 u_koopa_rom.mem.0.0_RADDR_1
.sym 28901 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28902 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28904 $PACKER_VCC_NET
.sym 28906 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28908 u_koopa_rom.mem.0.0_RADDR_2
.sym 28911 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 28914 buttons1[3]
.sym 28925 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28926 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28928 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28929 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28930 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28931 u_koopa_rom.mem.0.0_RADDR_2
.sym 28932 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28933 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28934 u_koopa_rom.mem.0.0_RADDR_1
.sym 28935 u_koopa_rom.mem.0.0_RADDR
.sym 28936 clk_out_$glb_clk
.sym 28937 $PACKER_VCC_NET
.sym 28938 $PACKER_VCC_NET
.sym 28952 new_x1[7]
.sym 28955 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 28960 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 28963 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 28964 u_koopa_rom.mem.0.0_RADDR_2
.sym 28965 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 28966 u_koopa_rom.mem.0.0_RADDR_1
.sym 28967 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28968 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28970 $PACKER_GND_NET
.sym 28971 u_koopa_rom.mem.0.0_RDATA[0]
.sym 28972 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28973 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 28974 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28992 $PACKER_VCC_NET
.sym 29006 $PACKER_GND_NET
.sym 29011 char_rgb1_SB_DFFSR_Q_R[0]
.sym 29012 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 29013 u_koopa_rom.mem.0.4_RDATA_3[3]
.sym 29014 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 29016 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 29017 u_koopa_rom.mem.0.4_RDATA[3]
.sym 29018 char_x1[1]
.sym 29038 $PACKER_GND_NET_$glb_clk
.sym 29039 $PACKER_GND_NET
.sym 29048 $PACKER_VCC_NET
.sym 29054 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 29057 $PACKER_VCC_NET
.sym 29058 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 29060 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 29065 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29066 u_koopa_rom.mem.0.0_RADDR
.sym 29067 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29069 u_koopa_rom.mem.0.0_RDATA[2]
.sym 29071 u_koopa_rom.mem.0.0_RADDR_1
.sym 29072 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 29073 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29074 u_koopa_rom.mem.0.2_RDATA[3]
.sym 29081 u_koopa_rom.mem.0.0_RADDR
.sym 29092 $PACKER_VCC_NET
.sym 29094 $PACKER_VCC_NET
.sym 29097 u_koopa_rom.mem.0.0_RADDR_2
.sym 29098 u_koopa_rom.mem.0.0_RADDR_1
.sym 29099 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29101 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29102 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29103 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29104 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29105 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29111 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29113 u_koopa_rom.mem.0.0_RADDR_2
.sym 29114 u_koopa_rom.mem.0.0_RADDR_1
.sym 29115 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29116 facing_right1
.sym 29117 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29118 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29119 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29120 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29129 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29130 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29132 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29133 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29134 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29135 u_koopa_rom.mem.0.0_RADDR_2
.sym 29136 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29137 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29138 u_koopa_rom.mem.0.0_RADDR_1
.sym 29139 u_koopa_rom.mem.0.0_RADDR
.sym 29140 clk_out_$glb_clk
.sym 29141 $PACKER_VCC_NET
.sym 29142 $PACKER_VCC_NET
.sym 29160 u_koopa_rom.mem.0.0_RDATA_3[2]
.sym 29162 $PACKER_VCC_NET
.sym 29163 u_koopa_rom.mem.0.0_RDATA_3[3]
.sym 29166 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 29168 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29169 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 29170 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29171 u_koopa_rom.mem.0.0_RADDR
.sym 29172 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 29174 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 29176 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 29177 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 29196 $PACKER_VCC_NET
.sym 29210 $PACKER_GND_NET
.sym 29215 u_koopa_rom.mem.0.0_RADDR
.sym 29216 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 29217 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 29218 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 29219 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 29220 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 29221 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 29222 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 29242 $PACKER_GND_NET_$glb_clk
.sym 29243 $PACKER_GND_NET
.sym 29252 $PACKER_VCC_NET
.sym 29259 $PACKER_GND_NET
.sym 29264 u_koopa_rom.mem.0.0_RADDR_2
.sym 29265 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 29266 u_koopa_rom.mem.0.0_RADDR_1
.sym 29269 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29270 u_koopa_rom.mem.0.2_RDATA_3[3]
.sym 29271 facing_right1
.sym 29273 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29274 u_koopa_rom.mem.0.2_RDATA_2[3]
.sym 29275 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29277 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29278 u_koopa_rom.mem.0.0_RADDR
.sym 29279 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29285 u_koopa_rom.mem.0.0_RADDR_2
.sym 29286 u_koopa_rom.mem.0.0_RADDR_1
.sym 29287 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29289 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29290 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29292 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29296 $PACKER_VCC_NET
.sym 29298 $PACKER_VCC_NET
.sym 29299 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29301 u_koopa_rom.mem.0.0_RADDR
.sym 29306 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29307 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29317 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 29318 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 29319 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 29320 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 29321 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 29322 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29323 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29324 u_koopa_rom.mem.0.0_RDATA[0]
.sym 29333 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29334 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29336 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29337 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29338 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29339 u_koopa_rom.mem.0.0_RADDR_2
.sym 29340 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29341 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29342 u_koopa_rom.mem.0.0_RADDR_1
.sym 29343 u_koopa_rom.mem.0.0_RADDR
.sym 29344 clk_out_$glb_clk
.sym 29345 $PACKER_VCC_NET
.sym 29346 $PACKER_VCC_NET
.sym 29373 $PACKER_GND_NET
.sym 29374 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29377 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 29378 u_koopa_rom.mem.0.0_RDATA[0]
.sym 29379 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 29380 u_koopa_rom.mem.0.0_RDATA_1[3]
.sym 29381 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 29382 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 29398 $PACKER_GND_NET
.sym 29400 $PACKER_VCC_NET
.sym 29419 u_koopa_rom.mem.0.4_RDATA_3[2]
.sym 29420 u_koopa_rom.mem.0.4_RDATA_1[2]
.sym 29421 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 29422 u_koopa_rom.mem.0.4_RDATA_1[3]
.sym 29423 u_koopa_rom.mem.0.0_RDATA[1]
.sym 29424 u_koopa_rom.mem.0.4_RDATA[2]
.sym 29425 u_koopa_rom.mem.0.4_RDATA_2[2]
.sym 29426 u_koopa_rom.mem.0.4_RDATA[0]
.sym 29446 $PACKER_GND_NET_$glb_clk
.sym 29447 $PACKER_GND_NET
.sym 29456 $PACKER_VCC_NET
.sym 29462 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29483 u_koopa_rom.mem.0.2_RDATA[3]
.sym 29489 u_koopa_rom.mem.0.0_RADDR_2
.sym 29493 $PACKER_VCC_NET
.sym 29494 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29495 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29498 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29500 $PACKER_VCC_NET
.sym 29501 u_koopa_rom.mem.0.0_RADDR_1
.sym 29502 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29505 u_koopa_rom.mem.0.0_RADDR
.sym 29506 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29508 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29519 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29537 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29538 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29540 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29541 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29542 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29543 u_koopa_rom.mem.0.0_RADDR_2
.sym 29544 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29545 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29546 u_koopa_rom.mem.0.0_RADDR_1
.sym 29547 u_koopa_rom.mem.0.0_RADDR
.sym 29548 clk_out_$glb_clk
.sym 29549 $PACKER_VCC_NET
.sym 29550 $PACKER_VCC_NET
.sym 29568 u_koopa_rom.mem.0.0_RDATA_2[2]
.sym 29569 u_koopa_rom.mem.0.2_RDATA_1[3]
.sym 29602 $PACKER_GND_NET
.sym 29611 $PACKER_VCC_NET
.sym 29646 $PACKER_GND_NET_$glb_clk
.sym 29647 $PACKER_GND_NET
.sym 29656 $PACKER_VCC_NET
.sym 29697 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29721 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29724 latch2$SB_IO_OUT
.sym 29726 ctrl_clk1$SB_IO_OUT
.sym 31165 back_addr[3]
.sym 31166 back_addr[10]
.sym 31415 back_addr[1]
.sym 31532 back_addr[5]
.sym 31534 back_addr[2]
.sym 31535 back_addr[8]
.sym 31537 back_addr[2]
.sym 31538 back_addr[6]
.sym 31543 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31567 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31577 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA[3]
.sym 31585 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_1_RDATA[3]
.sym 31627 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_1_RDATA[3]
.sym 31628 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA[3]
.sym 31629 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31655 back_addr[3]
.sym 31658 back_addr[10]
.sym 31661 back_addr[3]
.sym 31672 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 31762 char_x1[5]
.sym 31764 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31788 new_y1[0]
.sym 31793 new_y1[1]
.sym 31795 char_x1[5]
.sym 31885 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 31886 new_y1[3]
.sym 31887 u_controller1.buttons_SB_LUT4_I1_O
.sym 31888 new_y1[4]
.sym 31889 new_y1[5]
.sym 31890 new_y1[2]
.sym 31892 new_y1[0]
.sym 31901 back_addr[1]
.sym 31903 char_x1[2]
.sym 31910 new_y1[6]
.sym 31912 new_y1[2]
.sym 31915 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31916 new_y1[9]
.sym 31918 new_y1[7]
.sym 31919 new_y1[1]
.sym 31928 new_y1[7]
.sym 31929 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 31932 new_y1[6]
.sym 31935 new_y1[1]
.sym 31944 u_controller1.buttons_SB_LUT4_I1_O
.sym 31946 new_y1[5]
.sym 31947 new_y1[2]
.sym 31951 new_y1[3]
.sym 31953 new_y1[4]
.sym 31954 $PACKER_VCC_NET
.sym 31957 new_y1[0]
.sym 31958 $nextpnr_ICESTORM_LC_45$O
.sym 31961 new_y1[0]
.sym 31964 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 31965 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 31966 new_y1[1]
.sym 31967 $PACKER_VCC_NET
.sym 31968 new_y1[0]
.sym 31970 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31972 new_y1[2]
.sym 31974 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 31976 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31978 new_y1[3]
.sym 31979 $PACKER_VCC_NET
.sym 31980 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31982 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31984 $PACKER_VCC_NET
.sym 31985 new_y1[4]
.sym 31986 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31988 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31990 new_y1[5]
.sym 31991 $PACKER_VCC_NET
.sym 31992 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31994 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31996 $PACKER_VCC_NET
.sym 31997 new_y1[6]
.sym 31998 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32000 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 32002 new_y1[7]
.sym 32003 $PACKER_VCC_NET
.sym 32004 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32005 u_controller1.buttons_SB_LUT4_I1_O
.sym 32006 frame_rate_$glb_clk
.sym 32010 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32011 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32012 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32013 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32014 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32015 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32027 back_addr[8]
.sym 32029 back_addr[2]
.sym 32030 back_addr[6]
.sym 32032 col[7]
.sym 32033 col[6]
.sym 32035 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32037 col[5]
.sym 32038 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 32039 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32041 col[4]
.sym 32043 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32044 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 32049 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 32050 new_y1[1]
.sym 32051 u_controller1.buttons_SB_LUT4_I1_O
.sym 32052 buttons1[3]
.sym 32055 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 32056 new_y1[0]
.sym 32057 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 32060 $PACKER_VCC_NET
.sym 32061 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 32062 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 32063 new_y1[6]
.sym 32064 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 32067 new_y1[7]
.sym 32068 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 32071 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 32072 new_y1[8]
.sym 32074 new_y1[9]
.sym 32075 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32077 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 32078 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32081 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 32083 new_y1[8]
.sym 32084 $PACKER_VCC_NET
.sym 32085 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 32088 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 32089 new_y1[9]
.sym 32090 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32091 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 32094 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 32095 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 32096 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 32100 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 32102 buttons1[3]
.sym 32106 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 32107 new_y1[1]
.sym 32108 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32109 new_y1[0]
.sym 32112 new_y1[6]
.sym 32113 new_y1[9]
.sym 32114 new_y1[8]
.sym 32115 new_y1[7]
.sym 32119 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 32120 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 32121 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 32124 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 32125 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 32126 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 32128 u_controller1.buttons_SB_LUT4_I1_O
.sym 32129 frame_rate_$glb_clk
.sym 32131 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32132 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 32133 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32134 char_x1[6]
.sym 32135 char_x1[0]
.sym 32136 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32137 char_x1[4]
.sym 32138 char_x1[3]
.sym 32143 new_x1[2]
.sym 32149 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 32155 $PACKER_VCC_NET
.sym 32157 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 32158 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 32160 col[8]
.sym 32162 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 32163 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 32166 char_x1[7]
.sym 32175 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32177 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32178 col[0]
.sym 32179 col[1]
.sym 32181 col[2]
.sym 32182 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32183 col[3]
.sym 32184 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32185 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32186 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32192 col[7]
.sym 32193 col[6]
.sym 32196 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32197 col[5]
.sym 32200 char_x1[0]
.sym 32201 col[4]
.sym 32203 char_x1[1]
.sym 32204 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32206 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32207 col[0]
.sym 32208 char_x1[0]
.sym 32210 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32212 char_x1[1]
.sym 32213 col[1]
.sym 32216 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32218 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32219 col[2]
.sym 32222 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32224 col[3]
.sym 32225 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32228 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32230 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32231 col[4]
.sym 32234 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32236 col[5]
.sym 32237 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32240 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32242 col[6]
.sym 32243 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32246 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32248 col[7]
.sym 32249 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32255 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 32256 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 32257 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 32258 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 32259 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 32260 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 32261 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 32267 col[2]
.sym 32268 u_marco_rom.u_palette.index[3]
.sym 32269 col[3]
.sym 32270 next_row[5]
.sym 32275 u_marco_rom.u_palette.index[2]
.sym 32277 back_addr[0]
.sym 32278 char_x1[8]
.sym 32279 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 32280 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 32281 new_x1[4]
.sym 32282 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 32284 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 32285 new_x1[5]
.sym 32286 new_x1[6]
.sym 32287 new_x1[3]
.sym 32288 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 32289 char_x1[1]
.sym 32290 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32295 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32297 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 32298 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 32299 char_x1[2]
.sym 32300 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32301 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32302 $PACKER_VCC_NET
.sym 32303 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 32306 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 32309 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32313 char_x1[1]
.sym 32316 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 32319 next_row[7]
.sym 32320 col[8]
.sym 32321 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 32322 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 32327 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32329 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32330 col[8]
.sym 32333 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 32335 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32336 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 32339 $nextpnr_ICESTORM_LC_35$I3
.sym 32342 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 32343 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 32345 $nextpnr_ICESTORM_LC_35$COUT
.sym 32348 $PACKER_VCC_NET
.sym 32349 $nextpnr_ICESTORM_LC_35$I3
.sym 32352 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 32353 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 32354 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 32355 $nextpnr_ICESTORM_LC_35$COUT
.sym 32358 $PACKER_VCC_NET
.sym 32359 char_x1[2]
.sym 32361 char_x1[1]
.sym 32365 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32366 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32367 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 32370 next_row[7]
.sym 32375 clk_out_$glb_clk
.sym 32377 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 32378 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 32379 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 32380 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 32381 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 32382 char_x1[7]
.sym 32383 char_x1[8]
.sym 32384 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32388 u_koopa_rom.mem.0.0_RDATA[1]
.sym 32391 next_row[9]
.sym 32392 col[1]
.sym 32393 col[3]
.sym 32397 inside_char_tile_next_next2
.sym 32399 col[0]
.sym 32404 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 32406 inside_char_tile_next_next1
.sym 32412 ctrl_clk1_SB_LUT4_O_I3[2]
.sym 32419 $PACKER_VCC_NET
.sym 32423 new_x1[6]
.sym 32427 $PACKER_VCC_NET
.sym 32429 new_x1[2]
.sym 32430 new_x1[8]
.sym 32432 new_x1[7]
.sym 32435 new_x1[1]
.sym 32441 new_x1[4]
.sym 32445 new_x1[5]
.sym 32447 new_x1[3]
.sym 32450 $nextpnr_ICESTORM_LC_26$O
.sym 32452 new_x1[1]
.sym 32456 u_controller1.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32458 new_x1[2]
.sym 32459 $PACKER_VCC_NET
.sym 32462 u_controller1.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32464 $PACKER_VCC_NET
.sym 32465 new_x1[3]
.sym 32468 u_controller1.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32470 $PACKER_VCC_NET
.sym 32471 new_x1[4]
.sym 32474 u_controller1.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32477 new_x1[5]
.sym 32480 u_controller1.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32483 new_x1[6]
.sym 32486 u_controller1.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32488 new_x1[7]
.sym 32489 $PACKER_VCC_NET
.sym 32492 u_controller1.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI
.sym 32494 $PACKER_VCC_NET
.sym 32495 new_x1[8]
.sym 32501 new_x1[1]
.sym 32502 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 32503 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 32504 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 32505 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 32506 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 32507 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 32510 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 32516 $PACKER_GND_NET
.sym 32523 $PACKER_VCC_NET
.sym 32524 u_koopa_rom.mem.0.4_RDATA_3[2]
.sym 32526 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32527 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 32529 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 32530 u_controller1.shift_reg[2]
.sym 32531 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 32532 u_koopa_rom.mem.0.0_RDATA_1[2]
.sym 32533 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 32534 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32535 new_x1[1]
.sym 32536 u_controller1.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI
.sym 32541 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 32543 new_x1[9]
.sym 32551 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 32556 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 32557 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 32561 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 32562 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 32563 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 32564 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 32568 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 32572 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 32573 $nextpnr_ICESTORM_LC_27$I3
.sym 32576 new_x1[9]
.sym 32583 $nextpnr_ICESTORM_LC_27$I3
.sym 32592 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 32593 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 32594 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 32595 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 32598 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 32600 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 32601 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 32610 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 32611 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 32612 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 32620 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 32621 frame_rate_$glb_clk
.sym 32623 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 32624 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32625 u_controller1.buttons_SB_DFFE_Q_E
.sym 32626 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 32627 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 32628 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 32629 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 32630 u_controller1.shift_reg[3]
.sym 32631 clk_in$SB_IO_IN
.sym 32636 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 32637 new_x1[9]
.sym 32641 u_marco_rom.u_palette.index[0]
.sym 32643 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 32645 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 32648 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 32650 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 32651 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 32652 $PACKER_VCC_NET
.sym 32654 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 32656 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 32682 u_controller1.buttons_SB_DFFE_Q_E
.sym 32690 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1[0]
.sym 32692 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 32695 u_controller1.shift_reg[3]
.sym 32710 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1[0]
.sym 32712 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 32728 u_controller1.shift_reg[3]
.sym 32743 u_controller1.buttons_SB_DFFE_Q_E
.sym 32744 ctrl_clk1_SB_LUT4_O_I3[0]_$glb_clk
.sym 32746 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 32747 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 32748 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 32749 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 32750 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 32751 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 32752 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 32753 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 32756 u_koopa_rom.mem.0.4_RDATA[0]
.sym 32758 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32761 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 32771 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2[0]
.sym 32773 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 32775 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 32776 char_x1[1]
.sym 32779 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 32780 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32781 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 32788 u_koopa_rom.mem.0.0_RDATA[3]
.sym 32791 u_koopa_rom.mem.0.0_RDATA[0]
.sym 32796 u_koopa_rom.mem.0.4_RDATA_3[2]
.sym 32797 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 32798 u_koopa_rom.mem.0.0_RDATA_3[3]
.sym 32799 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 32801 u_koopa_rom.mem.0.0_RDATA_3[2]
.sym 32802 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 32803 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 32805 new_x1[1]
.sym 32806 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32809 u_koopa_rom.mem.0.4_RDATA[0]
.sym 32811 u_koopa_rom.mem.0.0_RDATA[1]
.sym 32813 u_koopa_rom.mem.0.4_RDATA_3[3]
.sym 32816 u_koopa_rom.mem.0.0_RDATA[2]
.sym 32817 u_koopa_rom.mem.0.4_RDATA_3[1]
.sym 32820 u_koopa_rom.mem.0.4_RDATA[0]
.sym 32821 u_koopa_rom.mem.0.4_RDATA_3[1]
.sym 32822 u_koopa_rom.mem.0.4_RDATA_3[2]
.sym 32823 u_koopa_rom.mem.0.4_RDATA_3[3]
.sym 32827 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 32829 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 32832 u_koopa_rom.mem.0.0_RDATA_3[3]
.sym 32833 u_koopa_rom.mem.0.0_RDATA[1]
.sym 32834 u_koopa_rom.mem.0.0_RDATA[0]
.sym 32835 u_koopa_rom.mem.0.0_RDATA_3[2]
.sym 32838 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 32839 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 32850 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32852 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 32856 u_koopa_rom.mem.0.0_RDATA[2]
.sym 32857 u_koopa_rom.mem.0.0_RDATA[3]
.sym 32858 u_koopa_rom.mem.0.0_RDATA[0]
.sym 32859 u_koopa_rom.mem.0.0_RDATA[1]
.sym 32863 new_x1[1]
.sym 32867 clk_out_$glb_clk
.sym 32869 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 32870 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 32871 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 32872 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 32873 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[2]
.sym 32874 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 32875 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 32876 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 32881 char_rgb1_SB_DFFSR_Q_R[0]
.sym 32893 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 32895 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 32896 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 32897 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 32898 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 32899 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 32902 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 32903 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 32910 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 32912 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 32913 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 32914 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 32916 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 32919 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 32920 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 32921 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 32922 $PACKER_VCC_NET
.sym 32923 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 32925 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 32927 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 32928 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 32929 facing_right1
.sym 32930 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 32932 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 32935 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 32937 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 32939 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 32941 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 32943 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 32944 facing_right1
.sym 32945 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 32946 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 32949 facing_right1
.sym 32950 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 32951 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 32952 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 32955 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 32956 facing_right1
.sym 32957 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 32958 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 32961 $PACKER_VCC_NET
.sym 32967 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 32968 facing_right1
.sym 32969 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 32970 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 32973 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 32974 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 32975 facing_right1
.sym 32976 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 32979 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 32980 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 32981 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 32982 facing_right1
.sym 32985 facing_right1
.sym 32986 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 32987 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 32988 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 32989 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 32990 frame_rate_$glb_clk
.sym 32991 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 32992 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 32993 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 32994 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 32995 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 32996 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 32997 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 32998 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 32999 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 33011 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 33012 $PACKER_GND_NET
.sym 33013 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 33014 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_DFFSR_Q_R
.sym 33015 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 33016 u_koopa_rom.mem.0.4_RDATA_3[2]
.sym 33017 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 33019 facing_right1
.sym 33020 u_koopa_rom.mem.0.0_RDATA_1[2]
.sym 33021 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 33023 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 33024 u_koopa_rom.mem.0.4_RDATA_1[1]
.sym 33025 data1$SB_IO_IN
.sym 33039 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 33042 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 33045 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 33046 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 33047 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 33048 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 33049 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 33051 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 33053 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 33054 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 33055 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 33056 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 33057 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 33058 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 33059 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 33061 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 33063 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 33065 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 33066 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 33067 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 33068 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 33071 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 33073 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 33074 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 33075 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 33077 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 33079 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 33080 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 33081 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 33083 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 33085 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 33086 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 33087 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 33089 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 33091 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 33092 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 33093 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 33095 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 33097 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 33098 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 33099 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 33101 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3
.sym 33103 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 33104 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 33105 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 33107 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 33109 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 33110 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 33111 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3
.sym 33115 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 33116 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 33117 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 33118 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 33119 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 33120 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 33121 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 33122 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[2]
.sym 33140 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 33148 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 33151 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 33159 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 33160 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 33167 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 33172 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 33173 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 33174 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 33176 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 33177 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 33179 facing_right1
.sym 33180 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 33181 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 33182 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 33183 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 33184 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 33185 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 33186 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 33187 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 33188 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 33190 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 33191 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 33192 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 33194 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 33196 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 33197 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 33198 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 33200 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 33202 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 33203 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 33204 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 33206 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 33208 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 33209 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 33210 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 33213 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 33215 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 33216 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 33219 facing_right1
.sym 33220 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 33221 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 33222 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 33225 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 33226 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 33227 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 33228 facing_right1
.sym 33231 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 33233 facing_right1
.sym 33234 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 33236 clk_out_$glb_clk
.sym 33237 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 33239 u_koopa_rom.mem.0.4_RDATA_2[3]
.sym 33240 char_rgb1_SB_DFFSR_Q_R[1]
.sym 33241 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 33242 char_rgb1_SB_DFFSR_Q_D[0]
.sym 33244 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 33245 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 33279 u_koopa_rom.mem.0.2_RDATA_3[3]
.sym 33280 u_koopa_rom.mem.0.2_RDATA_1[3]
.sym 33281 u_koopa_rom.mem.0.2_RDATA[2]
.sym 33282 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 33283 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 33284 u_koopa_rom.mem.0.0_RDATA_1[3]
.sym 33285 u_koopa_rom.mem.0.2_RDATA_1[2]
.sym 33288 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 33289 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 33290 facing_right1
.sym 33291 u_koopa_rom.mem.0.2_RDATA_2[3]
.sym 33292 u_koopa_rom.mem.0.0_RDATA_1[2]
.sym 33294 u_koopa_rom.mem.0.0_RDATA[0]
.sym 33296 u_koopa_rom.mem.0.4_RDATA_1[1]
.sym 33297 u_koopa_rom.mem.0.2_RDATA_2[2]
.sym 33298 u_koopa_rom.mem.0.2_RDATA[3]
.sym 33302 u_koopa_rom.mem.0.4_RDATA[0]
.sym 33304 u_koopa_rom.mem.0.4_RDATA_1[2]
.sym 33306 u_koopa_rom.mem.0.4_RDATA_1[3]
.sym 33307 u_koopa_rom.mem.0.0_RDATA[1]
.sym 33308 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 33309 u_koopa_rom.mem.0.2_RDATA_3[2]
.sym 33312 u_koopa_rom.mem.0.0_RDATA[0]
.sym 33313 u_koopa_rom.mem.0.2_RDATA_3[2]
.sym 33314 u_koopa_rom.mem.0.2_RDATA_3[3]
.sym 33315 u_koopa_rom.mem.0.0_RDATA[1]
.sym 33318 u_koopa_rom.mem.0.2_RDATA_1[3]
.sym 33319 u_koopa_rom.mem.0.0_RDATA[0]
.sym 33320 u_koopa_rom.mem.0.0_RDATA[1]
.sym 33321 u_koopa_rom.mem.0.2_RDATA_1[2]
.sym 33324 u_koopa_rom.mem.0.4_RDATA_1[2]
.sym 33325 u_koopa_rom.mem.0.4_RDATA_1[1]
.sym 33326 u_koopa_rom.mem.0.4_RDATA_1[3]
.sym 33327 u_koopa_rom.mem.0.4_RDATA[0]
.sym 33330 u_koopa_rom.mem.0.0_RDATA_1[3]
.sym 33331 u_koopa_rom.mem.0.0_RDATA[0]
.sym 33332 u_koopa_rom.mem.0.0_RDATA[1]
.sym 33333 u_koopa_rom.mem.0.0_RDATA_1[2]
.sym 33336 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 33338 facing_right1
.sym 33339 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 33342 u_koopa_rom.mem.0.2_RDATA[3]
.sym 33343 u_koopa_rom.mem.0.2_RDATA[2]
.sym 33344 u_koopa_rom.mem.0.0_RDATA[1]
.sym 33345 u_koopa_rom.mem.0.0_RDATA[0]
.sym 33348 u_koopa_rom.mem.0.0_RDATA[0]
.sym 33349 u_koopa_rom.mem.0.2_RDATA_2[3]
.sym 33350 u_koopa_rom.mem.0.2_RDATA_2[2]
.sym 33351 u_koopa_rom.mem.0.0_RDATA[1]
.sym 33354 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 33355 facing_right1
.sym 33357 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 33359 clk_out_$glb_clk
.sym 33360 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 33379 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 33484 data1$SB_IO_IN
.sym 33497 $PACKER_GND_NET
.sym 33513 data1$SB_IO_IN
.sym 35113 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 35235 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 35481 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 35494 char_x1[2]
.sym 35599 char_x1[2]
.sym 35620 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 35622 char_x1[2]
.sym 35624 new_y1[3]
.sym 35626 new_x1[2]
.sym 35628 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 35650 char_x1[5]
.sym 35659 new_x1[5]
.sym 35669 new_x1[5]
.sym 35679 char_x1[5]
.sym 35714 clk_out_$glb_clk
.sym 35734 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 35740 new_y1[5]
.sym 35742 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 35743 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 35745 new_x1[5]
.sym 35747 new_x1[3]
.sym 35748 new_x1[6]
.sym 35749 next_row[4]
.sym 35751 next_row[5]
.sym 35759 u_controller1.buttons_SB_LUT4_I1_O
.sym 35760 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 35761 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 35762 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 35764 new_y1[0]
.sym 35766 new_y1[3]
.sym 35767 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 35768 new_y1[4]
.sym 35769 new_y1[5]
.sym 35771 u_controller1.buttons_SB_LUT4_I1_I2
.sym 35775 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 35778 new_y1[2]
.sym 35779 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 35780 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 35784 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 35786 buttons1[2]
.sym 35788 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 35790 new_y1[3]
.sym 35791 new_y1[5]
.sym 35792 new_y1[4]
.sym 35793 new_y1[2]
.sym 35796 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 35797 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 35799 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 35802 buttons1[2]
.sym 35804 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 35805 u_controller1.buttons_SB_LUT4_I1_I2
.sym 35809 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 35810 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 35811 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 35814 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 35816 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 35817 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 35821 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 35822 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 35823 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 35834 new_y1[0]
.sym 35836 u_controller1.buttons_SB_LUT4_I1_O
.sym 35837 frame_rate_$glb_clk
.sym 35839 vsync_SB_LUT4_O_I2
.sym 35841 new_x1[6]
.sym 35843 new_x1[2]
.sym 35844 new_x1[0]
.sym 35852 $PACKER_VCC_NET
.sym 35855 new_y1[3]
.sym 35859 u_controller1.buttons_SB_LUT4_I1_I2
.sym 35861 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 35862 $PACKER_VCC_NET
.sym 35863 next_row[6]
.sym 35864 next_row[8]
.sym 35865 next_row[7]
.sym 35866 next_row[9]
.sym 35868 next_row[0]
.sym 35872 buttons1[2]
.sym 35873 char_x1[9]
.sym 35874 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 35880 char_x1[5]
.sym 35882 char_x1[1]
.sym 35883 char_x1[6]
.sym 35886 char_x1[4]
.sym 35887 char_x1[3]
.sym 35892 char_x1[2]
.sym 35894 char_x1[8]
.sym 35896 $PACKER_VCC_NET
.sym 35903 char_x1[7]
.sym 35904 $PACKER_VCC_NET
.sym 35912 $nextpnr_ICESTORM_LC_16$O
.sym 35915 char_x1[1]
.sym 35918 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35920 $PACKER_VCC_NET
.sym 35921 char_x1[2]
.sym 35924 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35926 char_x1[3]
.sym 35927 $PACKER_VCC_NET
.sym 35928 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35930 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35932 char_x1[4]
.sym 35934 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35936 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35938 $PACKER_VCC_NET
.sym 35939 char_x1[5]
.sym 35940 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35942 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35945 char_x1[6]
.sym 35946 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35948 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35950 char_x1[7]
.sym 35952 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35954 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 35957 char_x1[8]
.sym 35958 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35963 next_row[1]
.sym 35964 next_row[2]
.sym 35965 next_row[3]
.sym 35966 next_row[4]
.sym 35967 next_row[5]
.sym 35968 next_row[6]
.sym 35969 next_row[7]
.sym 35976 char_x1[1]
.sym 35982 char_x1[8]
.sym 35985 new_x1[6]
.sym 35990 new_x1[2]
.sym 35991 char_x1[2]
.sym 35992 new_x1[0]
.sym 35998 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 36009 char_x1[4]
.sym 36010 char_x1[3]
.sym 36013 new_x1[6]
.sym 36016 new_x1[0]
.sym 36017 new_x1[3]
.sym 36028 new_x1[4]
.sym 36033 char_x1[9]
.sym 36035 $nextpnr_ICESTORM_LC_17$I3
.sym 36037 char_x1[9]
.sym 36039 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 36045 $nextpnr_ICESTORM_LC_17$I3
.sym 36049 char_x1[3]
.sym 36054 new_x1[6]
.sym 36060 new_x1[0]
.sym 36069 char_x1[4]
.sym 36074 new_x1[4]
.sym 36078 new_x1[3]
.sym 36083 clk_out_$glb_clk
.sym 36085 next_row[8]
.sym 36086 next_row[9]
.sym 36087 next_row[0]
.sym 36089 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36090 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36091 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36092 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36098 next_row[6]
.sym 36101 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36102 next_row[7]
.sym 36103 back_addr[0]
.sym 36106 next_row[1]
.sym 36107 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 36108 next_row[2]
.sym 36109 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 36111 next_row[3]
.sym 36113 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 36114 new_x1[4]
.sym 36118 new_x1[2]
.sym 36120 new_x1[0]
.sym 36127 col[7]
.sym 36128 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36129 col[4]
.sym 36131 col[0]
.sym 36133 col[3]
.sym 36136 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36137 col[5]
.sym 36139 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36140 col[1]
.sym 36141 col[6]
.sym 36142 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36148 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36149 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36151 col[2]
.sym 36154 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36155 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36158 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36160 col[0]
.sym 36161 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36164 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36166 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36167 col[1]
.sym 36168 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36170 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36172 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36173 col[2]
.sym 36174 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36176 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36178 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36179 col[3]
.sym 36180 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36182 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36184 col[4]
.sym 36185 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36186 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36188 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36190 col[5]
.sym 36191 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36192 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36194 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36196 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36197 col[6]
.sym 36198 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36200 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36202 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36203 col[7]
.sym 36204 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36210 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 36211 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 36212 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 36213 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 36214 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 36215 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 36221 col[7]
.sym 36222 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36223 col[5]
.sym 36224 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 36225 col[4]
.sym 36227 next_row[8]
.sym 36228 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36229 col[6]
.sym 36231 next_row[0]
.sym 36232 new_x1[5]
.sym 36233 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 36234 new_x1[3]
.sym 36236 new_x1[6]
.sym 36237 $PACKER_VCC_NET
.sym 36238 u_vga.col_count_SB_DFFSR_Q_R
.sym 36239 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36240 $PACKER_VCC_NET
.sym 36242 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 36244 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36253 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 36254 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 36255 char_x1[8]
.sym 36258 $PACKER_VCC_NET
.sym 36260 col[8]
.sym 36271 char_x1[9]
.sym 36272 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36277 new_x1[8]
.sym 36279 new_x1[7]
.sym 36281 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 36283 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36284 col[8]
.sym 36285 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36287 $nextpnr_ICESTORM_LC_15$I3
.sym 36289 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 36290 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 36291 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 36293 $nextpnr_ICESTORM_LC_15$COUT
.sym 36296 $PACKER_VCC_NET
.sym 36297 $nextpnr_ICESTORM_LC_15$I3
.sym 36303 $nextpnr_ICESTORM_LC_15$COUT
.sym 36306 char_x1[9]
.sym 36312 new_x1[7]
.sym 36321 new_x1[8]
.sym 36327 char_x1[8]
.sym 36329 clk_out_$glb_clk
.sym 36331 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 36332 new_x1[9]
.sym 36333 new_x1[4]
.sym 36335 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36337 new_x1[5]
.sym 36338 new_x1[3]
.sym 36343 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36346 col[8]
.sym 36347 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36355 latch1$SB_IO_OUT
.sym 36356 char_x1[1]
.sym 36357 char_x1[9]
.sym 36358 next_row[9]
.sym 36360 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36362 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36364 buttons1[2]
.sym 36365 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36366 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 36373 new_x1[1]
.sym 36377 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 36381 new_x1[6]
.sym 36383 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 36386 new_x1[7]
.sym 36388 new_x1[2]
.sym 36390 new_x1[0]
.sym 36395 new_x1[3]
.sym 36397 $PACKER_VCC_NET
.sym 36398 new_x1[4]
.sym 36400 $PACKER_VCC_NET
.sym 36402 new_x1[5]
.sym 36404 $nextpnr_ICESTORM_LC_32$O
.sym 36407 new_x1[0]
.sym 36410 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 36411 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 36412 $PACKER_VCC_NET
.sym 36413 new_x1[1]
.sym 36414 new_x1[0]
.sym 36416 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36419 new_x1[2]
.sym 36420 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 36422 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36424 $PACKER_VCC_NET
.sym 36425 new_x1[3]
.sym 36426 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36428 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36430 new_x1[4]
.sym 36431 $PACKER_VCC_NET
.sym 36432 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36434 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36436 $PACKER_VCC_NET
.sym 36437 new_x1[5]
.sym 36438 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36440 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36442 $PACKER_VCC_NET
.sym 36443 new_x1[6]
.sym 36444 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36446 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36448 $PACKER_VCC_NET
.sym 36449 new_x1[7]
.sym 36450 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36451 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 36452 frame_rate_$glb_clk
.sym 36454 ctrl_clk1_SB_LUT4_O_I3[2]
.sym 36455 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 36456 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 36457 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36458 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36459 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 36460 latch1$SB_IO_OUT
.sym 36461 char_x1[9]
.sym 36466 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2[0]
.sym 36467 new_x1[5]
.sym 36471 new_x1[3]
.sym 36473 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 36475 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 36477 new_x1[4]
.sym 36479 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36480 new_x1[0]
.sym 36481 u_koopa_rom.mem.0.0_RDATA_2[3]
.sym 36483 latch1$SB_IO_OUT
.sym 36488 ctrl_clk1_SB_LUT4_O_I3[0]
.sym 36490 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36496 new_x1[9]
.sym 36497 ctrl_clk1_SB_LUT4_O_I3[2]
.sym 36499 latch1$SB_IO_OUT
.sym 36500 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 36504 new_x1[1]
.sym 36505 u_controller1.shift_reg[2]
.sym 36506 new_x1[0]
.sym 36507 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36508 new_x1[6]
.sym 36512 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 36515 new_x1[8]
.sym 36517 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 36519 buttons1[0]
.sym 36520 u_controller1.buttons_SB_LUT4_I1_1_I2
.sym 36521 $PACKER_VCC_NET
.sym 36523 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 36524 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2[0]
.sym 36525 new_x1[7]
.sym 36526 buttons1[1]
.sym 36527 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36529 $PACKER_VCC_NET
.sym 36530 new_x1[8]
.sym 36531 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36534 new_x1[9]
.sym 36536 $PACKER_VCC_NET
.sym 36537 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36540 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2[0]
.sym 36541 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 36546 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 36548 buttons1[0]
.sym 36549 u_controller1.buttons_SB_LUT4_I1_1_I2
.sym 36552 new_x1[6]
.sym 36553 new_x1[9]
.sym 36554 new_x1[8]
.sym 36555 new_x1[7]
.sym 36559 buttons1[1]
.sym 36561 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 36564 new_x1[0]
.sym 36565 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 36566 new_x1[1]
.sym 36567 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 36570 u_controller1.shift_reg[2]
.sym 36574 ctrl_clk1_SB_LUT4_O_I3[2]
.sym 36575 ctrl_clk1_SB_LUT4_O_I3[0]_$glb_clk
.sym 36576 latch1$SB_IO_OUT
.sym 36577 buttons1[0]
.sym 36578 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 36579 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36580 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 36581 buttons1[2]
.sym 36582 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36583 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36584 buttons1[1]
.sym 36591 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 36592 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36595 inside_char_tile_next_next1
.sym 36596 ctrl_clk1_SB_LUT4_O_I3[2]
.sym 36601 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 36607 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 36609 latch1$SB_IO_OUT
.sym 36611 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 36618 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 36624 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36626 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36629 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36630 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36631 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36634 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36636 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 36639 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 36641 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 36644 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 36646 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36647 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 36649 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 36650 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 36652 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 36653 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 36656 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 36658 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 36659 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36660 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 36662 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 36664 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 36665 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36666 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 36668 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 36670 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36671 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 36672 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 36674 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 36676 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36677 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 36678 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 36680 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 36682 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 36683 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36684 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 36686 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 36689 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36690 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 36692 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 36694 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36696 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 36700 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 36701 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 36702 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 36703 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 36704 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 36705 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 36706 back_addr_SB_DFF_Q_D_SB_CARRY_CO_I1
.sym 36707 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 36715 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36716 u_controller1.shift_reg[2]
.sym 36722 data1$SB_IO_IN
.sym 36727 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 36729 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 36730 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36731 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 36733 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 36734 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 36735 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 36736 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 36743 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 36746 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 36749 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36750 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 36751 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 36755 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 36756 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 36760 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 36762 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 36773 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 36775 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36777 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 36779 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 36781 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 36783 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 36788 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 36789 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 36792 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 36794 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 36799 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 36801 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 36804 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 36806 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 36811 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 36813 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 36817 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 36818 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 36819 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 36823 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[1]
.sym 36824 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 36825 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 36826 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 36827 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 36828 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 36829 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 36831 back_addr[10]
.sym 36835 back_addr[8]
.sym 36837 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 36839 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 36841 back_addr[10]
.sym 36843 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 36845 back_addr[4]
.sym 36846 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 36848 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 36850 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 36852 u_koopa_rom.mem.0.4_RDATA[3]
.sym 36855 u_koopa_rom.mem.0.4_RDATA[1]
.sym 36867 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 36868 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 36869 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 36870 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 36872 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 36875 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36876 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[2]
.sym 36877 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 36878 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 36880 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[1]
.sym 36881 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 36882 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 36883 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 36884 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 36885 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 36891 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 36894 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 36895 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 36896 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36897 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 36898 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 36899 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36900 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 36902 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36904 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 36905 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 36906 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36908 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36910 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 36911 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 36912 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36914 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36916 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 36917 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 36918 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36920 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 36922 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 36923 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 36924 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36926 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 36928 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[1]
.sym 36929 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[2]
.sym 36930 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 36932 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36934 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 36935 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 36936 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 36938 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 36940 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 36941 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 36942 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36947 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[1]
.sym 36951 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 36973 u_koopa_rom.mem.0.0_RDATA_2[3]
.sym 36975 latch1$SB_IO_OUT
.sym 36978 u_koopa_rom.mem.0.4_RDATA_2[1]
.sym 36980 ctrl_clk1_SB_LUT4_O_I3[0]
.sym 36982 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 36990 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 36993 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 36994 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 36995 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 36996 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37002 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[2]
.sym 37004 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[1]
.sym 37005 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 37008 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 37010 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 37012 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 37016 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 37018 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 37019 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 37021 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[1]
.sym 37022 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[2]
.sym 37023 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 37025 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 37027 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 37028 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 37029 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 37031 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 37033 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 37034 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 37035 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 37038 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 37039 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37040 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 37041 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 37044 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 37046 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 37051 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 37052 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 37056 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 37058 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 37063 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 37064 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 37074 ctrl_clk1$SB_IO_OUT
.sym 37082 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37114 u_koopa_rom.mem.0.0_RDATA[1]
.sym 37116 u_koopa_rom.mem.0.4_RDATA_2[2]
.sym 37117 u_koopa_rom.mem.0.4_RDATA[0]
.sym 37118 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 37119 u_koopa_rom.mem.0.4_RDATA_2[3]
.sym 37122 u_koopa_rom.mem.0.4_RDATA[3]
.sym 37123 u_koopa_rom.mem.0.4_RDATA[2]
.sym 37125 u_koopa_rom.mem.0.4_RDATA[0]
.sym 37127 u_koopa_rom.mem.0.4_RDATA[1]
.sym 37129 u_koopa_rom.mem.0.0_RDATA_2[2]
.sym 37130 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 37132 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 37133 u_koopa_rom.mem.0.0_RDATA_2[3]
.sym 37138 u_koopa_rom.mem.0.4_RDATA_2[1]
.sym 37141 u_koopa_rom.mem.0.0_RDATA[0]
.sym 37149 u_koopa_rom.mem.0.0_RDATA_2[2]
.sym 37150 u_koopa_rom.mem.0.0_RDATA[1]
.sym 37151 u_koopa_rom.mem.0.0_RDATA_2[3]
.sym 37152 u_koopa_rom.mem.0.0_RDATA[0]
.sym 37155 u_koopa_rom.mem.0.4_RDATA_2[2]
.sym 37156 u_koopa_rom.mem.0.4_RDATA_2[1]
.sym 37157 u_koopa_rom.mem.0.4_RDATA_2[3]
.sym 37158 u_koopa_rom.mem.0.4_RDATA[0]
.sym 37163 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 37164 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 37167 u_koopa_rom.mem.0.4_RDATA[0]
.sym 37168 u_koopa_rom.mem.0.4_RDATA[1]
.sym 37169 u_koopa_rom.mem.0.4_RDATA[2]
.sym 37170 u_koopa_rom.mem.0.4_RDATA[3]
.sym 37179 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 37182 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 37185 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 37186 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 37210 char_rgb1_SB_DFFSR_Q_R[1]
.sym 37214 char_rgb1_SB_DFFSR_Q_D[0]
.sym 37216 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 37218 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 37317 data2$SB_IO_IN
.sym 37340 data2$SB_IO_IN
.sym 37363 ctrl_clk1$SB_IO_OUT
.sym 37372 ctrl_clk1$SB_IO_OUT
.sym 38820 new_x1[2]
.sym 39065 next_row[5]
.sym 39090 back_addr[4]
.sym 39328 back_addr[7]
.sym 39330 back_addr[9]
.sym 39332 back_addr[4]
.sym 39481 new_x1[2]
.sym 39534 new_x1[2]
.sym 39545 clk_out_$glb_clk
.sym 39573 next_row[1]
.sym 39575 next_row[2]
.sym 39577 next_row[3]
.sym 39579 next_row[4]
.sym 39581 next_row[5]
.sym 39592 $PACKER_VCC_NET
.sym 39601 next_row[2]
.sym 39603 next_row[3]
.sym 39609 next_row[8]
.sym 39611 next_row[9]
.sym 39612 next_row[4]
.sym 39614 next_row[5]
.sym 39616 next_row[6]
.sym 39618 next_row[7]
.sym 39620 $nextpnr_ICESTORM_LC_49$O
.sym 39623 next_row[2]
.sym 39626 vsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39628 next_row[3]
.sym 39632 vsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39634 next_row[4]
.sym 39635 $PACKER_VCC_NET
.sym 39638 vsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39641 next_row[5]
.sym 39644 vsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39646 next_row[6]
.sym 39650 vsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39653 next_row[7]
.sym 39656 vsync_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 39658 next_row[8]
.sym 39662 $nextpnr_ICESTORM_LC_50$I3
.sym 39664 $PACKER_VCC_NET
.sym 39665 next_row[9]
.sym 39671 vsync$SB_IO_OUT
.sym 39676 u_controller1.ctr[0]
.sym 39677 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1_I3[2]
.sym 39694 next_row[8]
.sym 39695 next_row[6]
.sym 39696 col[3]
.sym 39697 next_row[7]
.sym 39698 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39700 col[1]
.sym 39702 col[2]
.sym 39706 $nextpnr_ICESTORM_LC_50$I3
.sym 39716 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 39717 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 39724 new_x1[0]
.sym 39725 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 39726 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 39729 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 39735 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 39747 $nextpnr_ICESTORM_LC_50$I3
.sym 39756 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 39757 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 39758 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 39768 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 39769 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 39771 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 39777 new_x1[0]
.sym 39790 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 39791 frame_rate_$glb_clk
.sym 39793 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39794 col[1]
.sym 39795 col[2]
.sym 39796 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 39797 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 39798 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 39799 back_addr[0]
.sym 39800 col[3]
.sym 39807 new_x1[0]
.sym 39812 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 39813 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 39815 new_x1[2]
.sym 39817 back_addr[9]
.sym 39818 new_x1[6]
.sym 39819 back_addr[4]
.sym 39820 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 39821 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 39824 back_addr[7]
.sym 39825 u_controller1.ctr[0]
.sym 39835 next_row[1]
.sym 39836 u_vga.col_count_SB_DFFSR_Q_R
.sym 39837 next_row[3]
.sym 39841 next_row[7]
.sym 39843 next_row[0]
.sym 39844 next_row[0]
.sym 39847 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39852 next_row[2]
.sym 39854 next_row[4]
.sym 39855 next_row[5]
.sym 39856 next_row[6]
.sym 39866 $nextpnr_ICESTORM_LC_39$O
.sym 39868 next_row[0]
.sym 39872 u_vga.row_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 39875 next_row[1]
.sym 39876 next_row[0]
.sym 39878 u_vga.row_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 39881 next_row[2]
.sym 39882 u_vga.row_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 39884 u_vga.row_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 39887 next_row[3]
.sym 39888 u_vga.row_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 39890 u_vga.row_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 39893 next_row[4]
.sym 39894 u_vga.row_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 39896 u_vga.row_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 39899 next_row[5]
.sym 39900 u_vga.row_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 39902 u_vga.row_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 39905 next_row[6]
.sym 39906 u_vga.row_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 39908 u_vga.row_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 39911 next_row[7]
.sym 39912 u_vga.row_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 39913 u_vga.col_count_SB_DFFSR_Q_R
.sym 39914 clk_out_$glb_clk
.sym 39915 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39917 u_controller1.ctr[1]
.sym 39918 u_controller1.ctr[2]
.sym 39919 u_controller1.ctr[3]
.sym 39920 u_controller1.ctr[4]
.sym 39921 u_controller1.ctr[5]
.sym 39922 u_controller1.ctr[6]
.sym 39923 u_controller1.ctr[7]
.sym 39927 ctrl_clk1_SB_LUT4_O_I3[2]
.sym 39929 next_col[2]
.sym 39932 u_vga.col_count_SB_DFFSR_Q_R
.sym 39933 next_col[3]
.sym 39934 next_row[2]
.sym 39936 next_row[3]
.sym 39940 new_x1[7]
.sym 39941 $PACKER_VCC_NET
.sym 39943 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 39946 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 39949 u_marco_rom.u_palette.index[1]
.sym 39950 next_row[9]
.sym 39952 u_vga.row_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 39958 char_x1[2]
.sym 39959 next_row[0]
.sym 39965 char_x1[1]
.sym 39966 next_row[9]
.sym 39970 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39973 next_row[8]
.sym 39975 u_vga.col_count_SB_DFFSR_Q_R
.sym 39984 char_x1[6]
.sym 39986 char_x1[7]
.sym 39989 u_vga.row_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 39992 next_row[8]
.sym 39993 u_vga.row_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 39997 next_row[9]
.sym 39999 u_vga.row_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 40002 next_row[0]
.sym 40015 char_x1[2]
.sym 40022 char_x1[1]
.sym 40028 char_x1[7]
.sym 40033 char_x1[6]
.sym 40036 u_vga.col_count_SB_DFFSR_Q_R
.sym 40037 clk_out_$glb_clk
.sym 40038 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 40039 ctrl_clk1_SB_LUT4_O_I3[0]
.sym 40040 u_controller1.NEScount[0]
.sym 40041 u_controller1.NEScount[1]
.sym 40042 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 40043 latch1_SB_LUT4_O_I3[0]
.sym 40044 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 40045 u_controller1.NEScount[5]
.sym 40046 u_controller1.NEScount[6]
.sym 40051 char_x1[1]
.sym 40055 next_row[9]
.sym 40064 latch1_SB_LUT4_O_I3[0]
.sym 40066 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 40067 $PACKER_VCC_NET
.sym 40068 u_controller1.NEScount[5]
.sym 40072 u_marco_rom.u_palette.index[0]
.sym 40085 new_x1[2]
.sym 40086 new_x1[5]
.sym 40087 new_x1[3]
.sym 40088 new_x1[6]
.sym 40090 new_x1[4]
.sym 40095 new_x1[0]
.sym 40097 new_x1[1]
.sym 40100 new_x1[7]
.sym 40105 $PACKER_VCC_NET
.sym 40112 $nextpnr_ICESTORM_LC_25$O
.sym 40115 new_x1[0]
.sym 40118 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 40121 new_x1[1]
.sym 40124 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 40126 new_x1[2]
.sym 40127 $PACKER_VCC_NET
.sym 40128 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 40130 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 40133 new_x1[3]
.sym 40134 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 40136 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 40138 new_x1[4]
.sym 40140 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 40142 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 40144 new_x1[5]
.sym 40146 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 40148 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 40150 new_x1[6]
.sym 40152 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 40154 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 40156 new_x1[7]
.sym 40158 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 40162 u_controller1.NEScount[7]
.sym 40163 u_controller1.NEScount[8]
.sym 40164 u_controller1.NEScount[9]
.sym 40165 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 40166 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2[0]
.sym 40167 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40169 latch1_SB_LUT4_O_I3[1]
.sym 40181 ctrl_clk1_SB_LUT4_O_I3[0]
.sym 40188 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 40189 $PACKER_VCC_NET
.sym 40191 ctrl_clk1_SB_LUT4_O_I3[2]
.sym 40194 next_row[8]
.sym 40196 u_controller1.NEScount[6]
.sym 40198 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 40203 new_x1[8]
.sym 40204 new_x1[9]
.sym 40205 new_x1[4]
.sym 40206 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 40207 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 40208 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 40214 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 40215 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 40216 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 40219 new_x1[2]
.sym 40220 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 40226 new_x1[3]
.sym 40230 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 40232 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 40233 new_x1[5]
.sym 40235 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 40238 new_x1[8]
.sym 40239 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 40242 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 40243 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 40244 new_x1[9]
.sym 40245 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 40248 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 40249 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 40250 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 40260 new_x1[4]
.sym 40261 new_x1[3]
.sym 40262 new_x1[2]
.sym 40263 new_x1[5]
.sym 40272 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 40274 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 40275 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 40279 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 40280 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 40281 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 40282 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 40283 frame_rate_$glb_clk
.sym 40292 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 40307 new_x1[8]
.sym 40310 back_addr[4]
.sym 40313 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40316 back_addr[7]
.sym 40317 col[8]
.sym 40320 back_addr[9]
.sym 40333 next_row[9]
.sym 40334 latch1_SB_LUT4_O_I3[0]
.sym 40335 new_x1[9]
.sym 40337 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40339 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40341 latch1_SB_LUT4_O_I3[1]
.sym 40344 next_row[5]
.sym 40349 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 40351 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 40352 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 40354 next_row[8]
.sym 40359 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 40360 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 40361 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40365 latch1_SB_LUT4_O_I3[0]
.sym 40366 latch1_SB_LUT4_O_I3[1]
.sym 40372 next_row[9]
.sym 40380 next_row[5]
.sym 40386 next_row[8]
.sym 40389 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 40392 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40395 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40396 latch1_SB_LUT4_O_I3[0]
.sym 40397 latch1_SB_LUT4_O_I3[1]
.sym 40404 new_x1[9]
.sym 40406 clk_out_$glb_clk
.sym 40410 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 40411 u_controller1.shift_reg[0]
.sym 40412 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 40413 u_controller1.shift_reg[2]
.sym 40414 u_controller1.shift_reg[1]
.sym 40426 rgb[5]$SB_IO_OUT
.sym 40434 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40436 clk_in$SB_IO_IN
.sym 40440 back_addr[6]
.sym 40442 u_marco_rom.u_palette.index[1]
.sym 40451 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 40452 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40453 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 40461 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40463 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40467 u_controller1.buttons_SB_DFFE_Q_E
.sym 40468 u_controller1.shift_reg[0]
.sym 40470 u_controller1.shift_reg[2]
.sym 40471 u_controller1.shift_reg[1]
.sym 40473 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40485 u_controller1.shift_reg[0]
.sym 40488 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40490 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40495 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40497 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40501 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 40502 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40507 u_controller1.shift_reg[2]
.sym 40512 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40513 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 40519 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40521 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40525 u_controller1.shift_reg[1]
.sym 40528 u_controller1.buttons_SB_DFFE_Q_E
.sym 40529 ctrl_clk1_SB_LUT4_O_I3[0]_$glb_clk
.sym 40531 back_addr[4]
.sym 40532 back_addr[5]
.sym 40533 back_addr[6]
.sym 40534 back_addr[7]
.sym 40535 back_addr[8]
.sym 40536 back_addr[9]
.sym 40537 back_addr[10]
.sym 40538 back_addr[11]
.sym 40544 latch1$SB_IO_OUT
.sym 40564 u_marco_rom.u_palette.index[0]
.sym 40572 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 40573 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 40574 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 40576 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 40577 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 40578 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 40579 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 40582 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40583 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 40584 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 40594 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40595 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 40603 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40604 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 40606 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 40607 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 40610 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 40612 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 40613 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 40614 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 40616 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 40618 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 40619 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 40620 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 40622 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 40624 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 40625 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 40626 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 40628 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40630 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40631 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 40632 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 40634 $nextpnr_ICESTORM_LC_46$I3
.sym 40637 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 40638 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40644 $nextpnr_ICESTORM_LC_46$I3
.sym 40648 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40650 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40654 back_addr[12]
.sym 40655 back_addr[13]
.sym 40656 back_addr_SB_DFF_Q_D
.sym 40657 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_DFFSR_Q_R
.sym 40659 back_addr[14]
.sym 40660 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[0]
.sym 40661 char_rgb2[2]
.sym 40697 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 40698 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 40702 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 40704 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 40706 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 40708 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 40710 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 40726 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 40730 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 40731 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 40736 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 40737 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 40740 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 40742 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 40747 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 40749 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 40754 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 40755 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 40759 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 40761 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 40764 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 40767 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 40790 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[0]
.sym 40791 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 40794 char_rgb2[2]
.sym 40798 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 40800 latch1$SB_IO_OUT
.sym 40812 $PACKER_GND_NET
.sym 40821 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 40824 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 40859 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 40860 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 40882 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 40883 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 40900 char_rgb1[5]
.sym 40901 char_rgb1_SB_DFFSR_Q_D[2]
.sym 40902 char_rgb1[4]
.sym 40905 char_rgb1_SB_DFFSR_Q_D[1]
.sym 40906 char_rgb1_SB_DFFSR_Q_1_D[1]
.sym 40907 char_rgb1[3]
.sym 40920 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 40928 clk_in$SB_IO_IN
.sym 40942 latch1$SB_IO_OUT
.sym 40947 ctrl_clk1_SB_LUT4_O_I3[0]
.sym 40964 ctrl_clk1_SB_LUT4_O_I3[2]
.sym 41004 latch1$SB_IO_OUT
.sym 41005 ctrl_clk1_SB_LUT4_O_I3[0]
.sym 41006 ctrl_clk1_SB_LUT4_O_I3[2]
.sym 41046 ctrl_clk2$SB_IO_OUT
.sym 41054 ctrl_clk1$SB_IO_OUT
.sym 41191 latch2$SB_IO_OUT
.sym 41213 latch2$SB_IO_OUT
.sym 42518 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[1]
.sym 42524 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 42662 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_1_RDATA[11]
.sym 42674 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 42797 back_addr[10]
.sym 42798 back_addr[3]
.sym 43020 back_addr[4]
.sym 43042 back_addr[1]
.sym 43142 back_addr[5]
.sym 43154 $PACKER_VCC_NET
.sym 43156 back_addr[2]
.sym 43159 back_addr[5]
.sym 43160 back_addr[8]
.sym 43161 back_addr[2]
.sym 43162 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 43165 back_addr[6]
.sym 43268 $PACKER_VCC_NET
.sym 43282 back_addr[3]
.sym 43289 back_addr[10]
.sym 43426 $PACKER_VCC_NET
.sym 43436 next_row[4]
.sym 43438 next_row[5]
.sym 43440 next_row[6]
.sym 43442 next_row[7]
.sym 43444 $PACKER_VCC_NET
.sym 43446 next_row[1]
.sym 43447 next_row[8]
.sym 43448 next_row[2]
.sym 43450 next_row[3]
.sym 43451 $nextpnr_ICESTORM_LC_24$O
.sym 43454 next_row[1]
.sym 43457 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43459 next_row[2]
.sym 43460 $PACKER_VCC_NET
.sym 43463 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43466 next_row[3]
.sym 43469 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43471 $PACKER_VCC_NET
.sym 43472 next_row[4]
.sym 43475 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43477 next_row[5]
.sym 43481 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43484 next_row[6]
.sym 43487 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43489 next_row[7]
.sym 43493 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 43496 next_row[8]
.sym 43502 back_addr[3]
.sym 43526 back_addr[0]
.sym 43527 col[0]
.sym 43528 col[3]
.sym 43529 u_controller1.ctr[0]
.sym 43532 col[1]
.sym 43534 back_addr[1]
.sym 43535 vsync$SB_IO_OUT
.sym 43536 col[6]
.sym 43537 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 43545 $PACKER_VCC_NET
.sym 43550 vsync_SB_LUT4_O_I2
.sym 43553 next_row[9]
.sym 43562 next_row[4]
.sym 43564 u_controller1.ctr[0]
.sym 43565 next_row[7]
.sym 43571 next_row[5]
.sym 43572 next_row[6]
.sym 43574 vsync_SB_LUT4_O_I3
.sym 43576 $PACKER_VCC_NET
.sym 43577 next_row[9]
.sym 43583 vsync_SB_LUT4_O_I2
.sym 43584 vsync_SB_LUT4_O_I3
.sym 43613 u_controller1.ctr[0]
.sym 43617 next_row[6]
.sym 43618 next_row[5]
.sym 43619 next_row[7]
.sym 43620 next_row[4]
.sym 43622 clk_in$SB_IO_IN_$glb_clk
.sym 43624 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 43625 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 43626 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 43628 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 43629 u_vga.col_count_SB_DFFSR_Q_R
.sym 43630 frame_rate
.sym 43631 col[0]
.sym 43639 next_row[9]
.sym 43641 $PACKER_VCC_NET
.sym 43648 back_addr[2]
.sym 43652 back_addr[8]
.sym 43654 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 43656 col[7]
.sym 43657 back_addr[6]
.sym 43658 back_addr[5]
.sym 43667 next_col[1]
.sym 43668 next_row[3]
.sym 43669 next_row[4]
.sym 43671 next_col[3]
.sym 43672 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1_I3[2]
.sym 43674 next_row[1]
.sym 43675 next_row[2]
.sym 43676 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 43677 next_col[2]
.sym 43681 next_row[8]
.sym 43683 next_row[0]
.sym 43690 next_row[9]
.sym 43693 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 43696 col[3]
.sym 43699 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 43700 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 43705 next_col[1]
.sym 43711 next_col[2]
.sym 43716 next_row[3]
.sym 43717 next_row[8]
.sym 43718 next_row[2]
.sym 43719 next_row[9]
.sym 43722 next_row[1]
.sym 43723 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1_I3[2]
.sym 43724 next_row[0]
.sym 43731 next_row[4]
.sym 43734 col[3]
.sym 43741 next_col[3]
.sym 43745 clk_out_$glb_clk
.sym 43747 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 43748 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 43749 col[7]
.sym 43750 col[4]
.sym 43751 back_addr[1]
.sym 43752 col[6]
.sym 43753 back_addr[2]
.sym 43754 col[5]
.sym 43761 next_col[1]
.sym 43763 col[1]
.sym 43764 col[0]
.sym 43766 $PACKER_VCC_NET
.sym 43773 back_addr[10]
.sym 43780 back_addr[0]
.sym 43782 back_addr[7]
.sym 43789 u_controller1.ctr[1]
.sym 43791 u_controller1.ctr[3]
.sym 43792 u_controller1.ctr[4]
.sym 43794 u_controller1.ctr[6]
.sym 43795 u_controller1.ctr[7]
.sym 43800 u_controller1.ctr[0]
.sym 43801 u_controller1.ctr[0]
.sym 43809 u_controller1.ctr[5]
.sym 43814 u_controller1.ctr[2]
.sym 43820 $nextpnr_ICESTORM_LC_30$O
.sym 43822 u_controller1.ctr[0]
.sym 43826 u_controller1.ctr_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 43829 u_controller1.ctr[1]
.sym 43830 u_controller1.ctr[0]
.sym 43832 u_controller1.ctr_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 43834 u_controller1.ctr[2]
.sym 43836 u_controller1.ctr_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 43838 u_controller1.ctr_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 43841 u_controller1.ctr[3]
.sym 43842 u_controller1.ctr_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 43844 u_controller1.ctr_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 43847 u_controller1.ctr[4]
.sym 43848 u_controller1.ctr_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 43850 u_controller1.ctr_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 43853 u_controller1.ctr[5]
.sym 43854 u_controller1.ctr_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 43856 u_controller1.ctr_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 43859 u_controller1.ctr[6]
.sym 43860 u_controller1.ctr_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 43862 u_controller1.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 43865 u_controller1.ctr[7]
.sym 43866 u_controller1.ctr_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 43868 clk_in$SB_IO_IN_$glb_clk
.sym 43876 hsync_SB_LUT4_O_I2
.sym 43877 col[8]
.sym 43883 back_addr[2]
.sym 43886 $PACKER_VCC_NET
.sym 43893 col[7]
.sym 43896 u_marco_rom.u_palette.index[3]
.sym 43897 next_row[5]
.sym 43900 u_marco_rom.u_palette.index[2]
.sym 43906 u_controller1.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 43923 latch1_SB_LUT4_O_I3[0]
.sym 43924 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 43926 u_controller1.NEScount[6]
.sym 43927 ctrl_clk1_SB_LUT4_O_I3[0]
.sym 43928 u_controller1.NEScount[0]
.sym 43929 u_controller1.NEScount[1]
.sym 43930 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 43941 u_controller1.NEScount[5]
.sym 43943 u_controller1.ctr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 43946 ctrl_clk1_SB_LUT4_O_I3[0]
.sym 43947 u_controller1.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 43949 u_controller1.ctr_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 43952 u_controller1.NEScount[0]
.sym 43953 u_controller1.ctr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 43955 u_controller1.ctr_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 43958 u_controller1.NEScount[1]
.sym 43959 u_controller1.ctr_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 43961 u_controller1.ctr_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 43964 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 43965 u_controller1.ctr_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 43967 u_controller1.ctr_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 43969 latch1_SB_LUT4_O_I3[0]
.sym 43971 u_controller1.ctr_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 43973 u_controller1.ctr_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 43975 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 43977 u_controller1.ctr_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 43979 u_controller1.ctr_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 43981 u_controller1.NEScount[5]
.sym 43983 u_controller1.ctr_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 43985 u_controller1.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 43987 u_controller1.NEScount[6]
.sym 43989 u_controller1.ctr_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 43991 clk_in$SB_IO_IN_$glb_clk
.sym 43996 rgb_SB_LUT4_O_I2
.sym 43998 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 44010 col[8]
.sym 44019 next_row[9]
.sym 44024 inside_char_tile_next_next2
.sym 44025 final_rgb[5]
.sym 44029 u_controller1.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 44035 u_controller1.NEScount[0]
.sym 44036 u_controller1.NEScount[1]
.sym 44039 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 44040 u_controller1.NEScount[5]
.sym 44041 u_controller1.NEScount[6]
.sym 44043 u_controller1.NEScount[8]
.sym 44044 u_controller1.NEScount[9]
.sym 44045 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 44050 u_controller1.NEScount[7]
.sym 44053 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 44066 u_controller1.ctr_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 44069 u_controller1.NEScount[7]
.sym 44070 u_controller1.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 44072 u_controller1.ctr_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 44074 u_controller1.NEScount[8]
.sym 44076 u_controller1.ctr_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 44080 u_controller1.NEScount[9]
.sym 44082 u_controller1.ctr_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 44085 u_controller1.NEScount[6]
.sym 44086 u_controller1.NEScount[5]
.sym 44088 u_controller1.NEScount[7]
.sym 44091 u_controller1.NEScount[1]
.sym 44092 u_controller1.NEScount[0]
.sym 44093 u_controller1.NEScount[8]
.sym 44094 u_controller1.NEScount[9]
.sym 44097 u_controller1.NEScount[9]
.sym 44098 u_controller1.NEScount[1]
.sym 44099 u_controller1.NEScount[0]
.sym 44100 u_controller1.NEScount[8]
.sym 44109 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 44111 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 44112 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 44114 clk_in$SB_IO_IN_$glb_clk
.sym 44121 rgb_SB_LUT4_O_I3
.sym 44122 rgb[5]$SB_IO_OUT
.sym 44128 $PACKER_VCC_NET
.sym 44132 back_addr[6]
.sym 44135 clk_in$SB_IO_IN
.sym 44140 back_addr[4]
.sym 44141 col[7]
.sym 44142 back_addr[5]
.sym 44144 back_addr[6]
.sym 44146 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 44148 back_addr[8]
.sym 44149 $PACKER_GND_NET
.sym 44150 back_addr[9]
.sym 44151 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 44157 latch1_SB_LUT4_O_I3[0]
.sym 44158 u_controller1.NEScount[8]
.sym 44159 u_controller1.NEScount[9]
.sym 44164 $PACKER_VCC_NET
.sym 44165 u_controller1.NEScount[7]
.sym 44167 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 44169 u_controller1.NEScount[5]
.sym 44171 u_controller1.NEScount[6]
.sym 44172 $PACKER_VCC_NET
.sym 44189 $nextpnr_ICESTORM_LC_1$O
.sym 44192 latch1_SB_LUT4_O_I3[0]
.sym 44195 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44197 $PACKER_VCC_NET
.sym 44198 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 44201 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44203 u_controller1.NEScount[5]
.sym 44204 $PACKER_VCC_NET
.sym 44207 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44209 $PACKER_VCC_NET
.sym 44210 u_controller1.NEScount[6]
.sym 44213 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 44215 u_controller1.NEScount[7]
.sym 44216 $PACKER_VCC_NET
.sym 44219 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_CARRY_CO_CI
.sym 44221 $PACKER_VCC_NET
.sym 44222 u_controller1.NEScount[8]
.sym 44225 $nextpnr_ICESTORM_LC_2$I3
.sym 44227 $PACKER_VCC_NET
.sym 44228 u_controller1.NEScount[9]
.sym 44235 $nextpnr_ICESTORM_LC_2$I3
.sym 44245 inside_char_tile2
.sym 44246 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 44254 $PACKER_VCC_NET
.sym 44264 back_addr[10]
.sym 44268 u_marco_rom.u_palette.index[0]
.sym 44270 back_addr[5]
.sym 44272 back_addr[6]
.sym 44274 back_addr[7]
.sym 44282 ctrl_clk1_SB_LUT4_O_I3[2]
.sym 44284 latch1$SB_IO_OUT
.sym 44288 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 44294 u_controller1.shift_reg[1]
.sym 44296 data1$SB_IO_IN
.sym 44299 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 44307 u_controller1.shift_reg[0]
.sym 44326 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 44328 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 44334 data1$SB_IO_IN
.sym 44338 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 44340 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 44345 u_controller1.shift_reg[1]
.sym 44351 u_controller1.shift_reg[0]
.sym 44359 ctrl_clk1_SB_LUT4_O_I3[2]
.sym 44360 ctrl_clk1_SB_LUT4_O_I3[0]_$glb_clk
.sym 44361 latch1$SB_IO_OUT
.sym 44366 inside_char_tile2_SB_LUT4_I1_O[0]
.sym 44367 tile_rgb[5]
.sym 44374 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 44376 ctrl_clk1_SB_LUT4_O_I3[2]
.sym 44379 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 44386 back_addr[8]
.sym 44388 back_addr[9]
.sym 44392 u_marco_rom.u_palette.index[2]
.sym 44394 inside_char_tile2
.sym 44396 u_marco_rom.u_palette.index[3]
.sym 44403 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 44404 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 44405 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 44409 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 44411 col[7]
.sym 44412 col[8]
.sym 44413 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 44414 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 44415 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 44417 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 44418 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 44435 back_addr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 44437 col[7]
.sym 44438 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 44441 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[3]
.sym 44443 col[8]
.sym 44444 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 44445 back_addr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 44447 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[3]
.sym 44449 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 44450 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 44451 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[3]
.sym 44453 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[3]
.sym 44455 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 44457 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[3]
.sym 44459 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[3]
.sym 44461 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 44463 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[3]
.sym 44465 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[3]
.sym 44467 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 44469 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[3]
.sym 44471 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 44474 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 44475 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[3]
.sym 44477 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 44480 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 44481 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 44483 clk_out_$glb_clk
.sym 44485 final_rgb_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 44486 char_rgb2[5]
.sym 44487 char_rgb2[3]
.sym 44488 char_rgb2[0]
.sym 44489 inside_char_tile2_SB_LUT4_I1_I3[3]
.sym 44490 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 44491 char_rgb2[4]
.sym 44492 char_rgb2[1]
.sym 44501 tile_rgb_SB_DFFSR_Q_R
.sym 44505 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 44509 final_rgb[5]
.sym 44510 back_addr[6]
.sym 44512 back_addr[7]
.sym 44513 char_rgb1_SB_DFFSR_Q_R[0]
.sym 44516 back_addr[9]
.sym 44521 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 44537 u_marco_rom.u_palette.index[1]
.sym 44539 u_marco_rom.u_palette.index[0]
.sym 44544 back_addr_SB_DFF_Q_D
.sym 44547 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 44548 back_addr_SB_DFF_Q_D_SB_CARRY_CO_I1
.sym 44550 back_addr[12]
.sym 44551 back_addr[13]
.sym 44552 u_marco_rom.u_palette.index[2]
.sym 44555 back_addr[14]
.sym 44556 u_marco_rom.u_palette.index[3]
.sym 44558 back_addr_SB_DFF_Q_D_SB_CARRY_CO_CI
.sym 44560 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 44562 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 44564 $nextpnr_ICESTORM_LC_51$I3
.sym 44566 back_addr_SB_DFF_Q_D_SB_CARRY_CO_I1
.sym 44568 back_addr_SB_DFF_Q_D_SB_CARRY_CO_CI
.sym 44574 $nextpnr_ICESTORM_LC_51$I3
.sym 44578 back_addr[14]
.sym 44580 back_addr[13]
.sym 44592 back_addr_SB_DFF_Q_D
.sym 44596 back_addr[12]
.sym 44601 u_marco_rom.u_palette.index[3]
.sym 44602 u_marco_rom.u_palette.index[0]
.sym 44603 u_marco_rom.u_palette.index[2]
.sym 44604 u_marco_rom.u_palette.index[1]
.sym 44606 clk_out_$glb_clk
.sym 44608 inside_char_tile1_SB_LUT4_I1_O[2]
.sym 44610 final_rgb[3]
.sym 44611 inside_char_tile1_SB_LUT4_I2_I3[2]
.sym 44612 inside_char_tile1
.sym 44614 final_rgb[5]
.sym 44615 final_rgb[4]
.sym 44623 u_marco_rom.u_palette.index[1]
.sym 44633 $PACKER_GND_NET
.sym 44635 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_DFFSR_Q_R
.sym 44732 inside_char_tile1_SB_LUT4_I1_I3[3]
.sym 44733 char_rgb1[1]
.sym 44734 char_rgb1[2]
.sym 44735 char_rgb1[0]
.sym 44738 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 44743 tile_rgb[3]
.sym 44785 char_rgb1_SB_DFFSR_Q_R[0]
.sym 44788 char_rgb1_SB_DFFSR_Q_D[0]
.sym 44789 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 44792 char_rgb1_SB_DFFSR_Q_R[1]
.sym 44793 char_rgb1_SB_DFFSR_Q_D[1]
.sym 44797 char_rgb1_SB_DFFSR_Q_D[2]
.sym 44800 char_rgb1_SB_DFFSR_Q_R[1]
.sym 44805 char_rgb1_SB_DFFSR_Q_D[0]
.sym 44807 char_rgb1_SB_DFFSR_Q_D[2]
.sym 44808 char_rgb1_SB_DFFSR_Q_D[1]
.sym 44812 char_rgb1_SB_DFFSR_Q_R[1]
.sym 44813 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 44814 char_rgb1_SB_DFFSR_Q_R[0]
.sym 44817 char_rgb1_SB_DFFSR_Q_D[0]
.sym 44818 char_rgb1_SB_DFFSR_Q_R[1]
.sym 44819 char_rgb1_SB_DFFSR_Q_R[0]
.sym 44820 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 44835 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 44836 char_rgb1_SB_DFFSR_Q_R[1]
.sym 44841 char_rgb1_SB_DFFSR_Q_R[1]
.sym 44842 char_rgb1_SB_DFFSR_Q_D[1]
.sym 44843 char_rgb1_SB_DFFSR_Q_R[0]
.sym 44847 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 44848 char_rgb1_SB_DFFSR_Q_D[0]
.sym 44849 char_rgb1_SB_DFFSR_Q_D[1]
.sym 44850 char_rgb1_SB_DFFSR_Q_R[0]
.sym 44852 clk_out_$glb_clk
.sym 44854 $PACKER_GND_NET
.sym 44874 rgb[1]$SB_IO_OUT
.sym 44992 $PACKER_GND_NET
.sym 45021 clk_in$SB_IO_IN
.sym 45036 clk_in$SB_IO_IN
.sym 45241 frame_rate
.sym 45395 frame_rate
.sym 45882 frame_rate
.sym 46112 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[1]
.sym 46134 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 46253 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 46256 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 46374 frame_rate
.sym 46397 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA[11]
.sym 46402 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_1_RDATA[11]
.sym 46406 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 46413 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 46416 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 46428 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 46430 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 46431 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 46464 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 46466 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA[11]
.sym 46467 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_1_RDATA[11]
.sym 46479 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA[11]
.sym 46626 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 46854 back_addr[8]
.sym 46858 back_addr[2]
.sym 46861 back_addr[5]
.sym 46862 back_addr[6]
.sym 46866 frame_rate
.sym 46981 back_addr[10]
.sym 46993 $PACKER_VCC_NET
.sym 47117 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 47228 back_addr[0]
.sym 47345 back_addr[6]
.sym 47350 back_addr[5]
.sym 47351 back_addr[8]
.sym 47352 back_addr[2]
.sym 47357 frame_rate
.sym 47399 col[6]
.sym 47412 col[6]
.sym 47453 clk_out_$glb_clk
.sym 47456 next_col[1]
.sym 47457 next_col[2]
.sym 47458 next_col[3]
.sym 47459 next_col[4]
.sym 47460 next_col[5]
.sym 47461 next_col[6]
.sym 47462 next_col[7]
.sym 47471 back_addr[3]
.sym 47472 back_addr[7]
.sym 47477 back_addr[10]
.sym 47479 $PACKER_VCC_NET
.sym 47480 next_col[4]
.sym 47482 next_col[5]
.sym 47484 next_col[6]
.sym 47486 $PACKER_VCC_NET
.sym 47487 $PACKER_VCC_NET
.sym 47488 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 47496 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 47497 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 47500 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 47504 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 47505 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 47506 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 47508 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 47513 next_col[1]
.sym 47514 next_col[0]
.sym 47515 next_col[3]
.sym 47516 next_row[2]
.sym 47518 next_row[3]
.sym 47519 next_col[7]
.sym 47521 next_col[1]
.sym 47522 next_col[2]
.sym 47523 next_col[3]
.sym 47524 next_col[4]
.sym 47525 next_col[5]
.sym 47526 next_col[6]
.sym 47527 next_col[7]
.sym 47529 next_col[3]
.sym 47530 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 47531 next_row[3]
.sym 47532 next_col[4]
.sym 47535 next_col[2]
.sym 47536 next_col[0]
.sym 47537 next_col[3]
.sym 47538 next_col[1]
.sym 47541 next_col[7]
.sym 47542 next_col[6]
.sym 47543 next_col[0]
.sym 47544 next_col[2]
.sym 47553 next_col[5]
.sym 47554 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 47555 next_row[2]
.sym 47556 next_col[1]
.sym 47559 next_col[7]
.sym 47560 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 47561 next_col[6]
.sym 47562 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 47565 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 47566 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 47568 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 47574 next_col[0]
.sym 47576 clk_out_$glb_clk
.sym 47578 next_col[8]
.sym 47579 next_col[9]
.sym 47580 next_col[0]
.sym 47588 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[1]
.sym 47604 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 47606 back_addr[2]
.sym 47611 next_col[8]
.sym 47612 next_col[7]
.sym 47613 next_col[9]
.sym 47624 next_col[5]
.sym 47625 next_col[6]
.sym 47630 col[4]
.sym 47631 next_col[4]
.sym 47634 next_col[7]
.sym 47635 next_col[8]
.sym 47642 col[5]
.sym 47643 next_row[8]
.sym 47644 next_col[9]
.sym 47645 next_row[9]
.sym 47652 next_col[8]
.sym 47653 next_col[4]
.sym 47654 next_col[9]
.sym 47655 next_col[5]
.sym 47658 next_row[8]
.sym 47659 next_col[8]
.sym 47660 next_row[9]
.sym 47661 next_col[9]
.sym 47666 next_col[7]
.sym 47672 next_col[4]
.sym 47678 col[4]
.sym 47683 next_col[6]
.sym 47691 col[5]
.sym 47694 next_col[5]
.sym 47699 clk_out_$glb_clk
.sym 47707 hsync$SB_IO_OUT
.sym 47713 back_addr[0]
.sym 47716 vsync$SB_IO_OUT
.sym 47723 back_addr[1]
.sym 47725 next_row[6]
.sym 47727 next_row[7]
.sym 47730 back_addr[1]
.sym 47734 back_addr[2]
.sym 47735 rgb_SB_LUT4_O_I3
.sym 47736 rgb_SB_LUT4_O_I2
.sym 47742 next_col[8]
.sym 47743 next_col[9]
.sym 47750 next_col[4]
.sym 47751 $PACKER_VCC_NET
.sym 47752 next_col[5]
.sym 47754 next_col[6]
.sym 47756 $PACKER_VCC_NET
.sym 47772 next_col[7]
.sym 47774 $nextpnr_ICESTORM_LC_10$O
.sym 47776 next_col[4]
.sym 47780 hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47782 $PACKER_VCC_NET
.sym 47783 next_col[5]
.sym 47786 hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47788 next_col[6]
.sym 47789 $PACKER_VCC_NET
.sym 47792 hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47795 next_col[7]
.sym 47798 hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 47800 $PACKER_VCC_NET
.sym 47801 next_col[8]
.sym 47804 $nextpnr_ICESTORM_LC_11$I3
.sym 47807 next_col[9]
.sym 47814 $nextpnr_ICESTORM_LC_11$I3
.sym 47818 next_col[8]
.sym 47822 clk_out_$glb_clk
.sym 47837 hsync$SB_IO_OUT
.sym 47840 back_addr[8]
.sym 47841 back_addr[5]
.sym 47842 back_addr[9]
.sym 47843 back_addr[6]
.sym 47844 back_addr[4]
.sym 47859 next_row[8]
.sym 47870 $PACKER_VCC_NET
.sym 47881 next_col[8]
.sym 47883 next_col[9]
.sym 47884 next_col[7]
.sym 47897 $nextpnr_ICESTORM_LC_18$O
.sym 47899 next_col[7]
.sym 47903 rgb_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 47905 next_col[8]
.sym 47906 $PACKER_VCC_NET
.sym 47909 $nextpnr_ICESTORM_LC_19$I3
.sym 47912 next_col[9]
.sym 47919 $nextpnr_ICESTORM_LC_19$I3
.sym 47929 next_col[9]
.sym 47945 clk_out_$glb_clk
.sym 47961 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 47964 back_addr[7]
.sym 47966 back_addr[10]
.sym 47967 back_addr[5]
.sym 47969 back_addr[0]
.sym 47973 rgb_SB_LUT4_O_I3
.sym 47974 rgb_SB_LUT4_O_I2
.sym 47976 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 47979 $PACKER_VCC_NET
.sym 47991 rgb_SB_LUT4_O_I2
.sym 47992 final_rgb[5]
.sym 47994 $PACKER_VCC_NET
.sym 47997 next_row[6]
.sym 47998 next_row[5]
.sym 47999 next_row[7]
.sym 48002 next_row[9]
.sym 48019 next_row[8]
.sym 48020 $nextpnr_ICESTORM_LC_22$O
.sym 48022 next_row[5]
.sym 48026 rgb_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 48028 next_row[6]
.sym 48032 rgb_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 48035 next_row[7]
.sym 48038 rgb_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 48040 next_row[8]
.sym 48044 $nextpnr_ICESTORM_LC_23$I3
.sym 48046 next_row[9]
.sym 48047 $PACKER_VCC_NET
.sym 48050 $nextpnr_ICESTORM_LC_23$COUT
.sym 48052 $PACKER_VCC_NET
.sym 48054 $nextpnr_ICESTORM_LC_23$I3
.sym 48057 final_rgb[5]
.sym 48058 rgb_SB_LUT4_O_I2
.sym 48060 $nextpnr_ICESTORM_LC_23$COUT
.sym 48087 back_addr[9]
.sym 48090 back_addr[8]
.sym 48098 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 48100 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 48117 inside_char_tile_next_next2
.sym 48142 back_addr[11]
.sym 48180 inside_char_tile_next_next2
.sym 48189 back_addr[11]
.sym 48191 clk_out_$glb_clk
.sym 48194 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 48198 tile_rgb_SB_DFFSR_Q_R
.sym 48212 back_addr[6]
.sym 48213 back_addr[9]
.sym 48214 back_addr[7]
.sym 48220 rgb_SB_LUT4_O_I3
.sym 48224 rgb_SB_LUT4_O_I2
.sym 48225 inside_char_tile_next_next1
.sym 48244 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 48246 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 48255 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[1]
.sym 48256 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[0]
.sym 48258 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 48263 tile_rgb_SB_DFFSR_Q_R
.sym 48291 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[0]
.sym 48292 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[1]
.sym 48294 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 48297 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 48299 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 48300 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[0]
.sym 48314 clk_out_$glb_clk
.sym 48315 tile_rgb_SB_DFFSR_Q_R
.sym 48318 final_rgb_SB_DFF_Q_5_D_SB_LUT4_O_I3[2]
.sym 48319 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 48321 final_rgb_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 48329 back_addr[4]
.sym 48338 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_DFFSR_Q_R
.sym 48339 back_addr[5]
.sym 48345 inside_char_tile2_SB_LUT4_I1_O[0]
.sym 48359 u_marco_rom.u_palette.index[2]
.sym 48360 char_rgb2[0]
.sym 48361 inside_char_tile2
.sym 48362 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 48363 u_marco_rom.u_palette.index[3]
.sym 48369 u_marco_rom.u_palette.index[0]
.sym 48370 tile_rgb[5]
.sym 48371 u_marco_rom.u_palette.index[1]
.sym 48372 char_rgb2[2]
.sym 48374 char_rgb2[5]
.sym 48379 char_rgb2[4]
.sym 48383 char_rgb2[3]
.sym 48385 inside_char_tile2_SB_LUT4_I1_I3[3]
.sym 48388 char_rgb2[1]
.sym 48390 tile_rgb[5]
.sym 48391 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 48393 char_rgb2[5]
.sym 48396 u_marco_rom.u_palette.index[1]
.sym 48397 u_marco_rom.u_palette.index[3]
.sym 48399 u_marco_rom.u_palette.index[2]
.sym 48402 u_marco_rom.u_palette.index[3]
.sym 48403 u_marco_rom.u_palette.index[0]
.sym 48404 u_marco_rom.u_palette.index[2]
.sym 48405 u_marco_rom.u_palette.index[1]
.sym 48408 u_marco_rom.u_palette.index[1]
.sym 48409 u_marco_rom.u_palette.index[2]
.sym 48410 u_marco_rom.u_palette.index[0]
.sym 48411 u_marco_rom.u_palette.index[3]
.sym 48414 char_rgb2[4]
.sym 48415 char_rgb2[5]
.sym 48416 char_rgb2[2]
.sym 48417 char_rgb2[3]
.sym 48420 inside_char_tile2_SB_LUT4_I1_I3[3]
.sym 48421 char_rgb2[1]
.sym 48422 char_rgb2[0]
.sym 48423 inside_char_tile2
.sym 48426 u_marco_rom.u_palette.index[2]
.sym 48427 u_marco_rom.u_palette.index[0]
.sym 48428 u_marco_rom.u_palette.index[3]
.sym 48429 u_marco_rom.u_palette.index[1]
.sym 48432 u_marco_rom.u_palette.index[1]
.sym 48433 u_marco_rom.u_palette.index[3]
.sym 48434 u_marco_rom.u_palette.index[0]
.sym 48435 u_marco_rom.u_palette.index[2]
.sym 48437 clk_out_$glb_clk
.sym 48442 rgb[4]$SB_IO_OUT
.sym 48451 back_addr[10]
.sym 48453 back_addr[7]
.sym 48459 back_addr[5]
.sym 48461 back_addr[6]
.sym 48463 final_rgb_SB_DFF_Q_5_D_SB_LUT4_O_I3[2]
.sym 48467 rgb_SB_LUT4_O_I2
.sym 48470 rgb_SB_LUT4_O_I3
.sym 48480 inside_char_tile1_SB_LUT4_I1_O[2]
.sym 48482 char_rgb2[3]
.sym 48484 inside_char_tile1
.sym 48485 tile_rgb[3]
.sym 48487 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 48488 final_rgb_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 48493 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 48494 char_rgb2[4]
.sym 48496 char_rgb1[5]
.sym 48497 inside_char_tile_next_next1
.sym 48499 inside_char_tile1_SB_LUT4_I2_I3[2]
.sym 48503 char_rgb1[3]
.sym 48505 inside_char_tile2_SB_LUT4_I1_O[0]
.sym 48506 char_rgb1[4]
.sym 48513 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 48515 inside_char_tile2_SB_LUT4_I1_O[0]
.sym 48516 char_rgb2[4]
.sym 48526 inside_char_tile1_SB_LUT4_I2_I3[2]
.sym 48527 inside_char_tile1
.sym 48528 char_rgb1[3]
.sym 48531 tile_rgb[3]
.sym 48532 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 48533 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 48534 char_rgb2[3]
.sym 48540 inside_char_tile_next_next1
.sym 48549 char_rgb1[5]
.sym 48550 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 48552 final_rgb_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 48555 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 48556 inside_char_tile1_SB_LUT4_I1_O[2]
.sym 48557 char_rgb1[4]
.sym 48560 clk_out_$glb_clk
.sym 48562 final_rgb[1]
.sym 48564 rgb[2]$SB_IO_OUT
.sym 48565 rgb[0]$SB_IO_OUT
.sym 48566 rgb[3]$SB_IO_OUT
.sym 48567 final_rgb[0]
.sym 48568 final_rgb[2]
.sym 48569 rgb[1]$SB_IO_OUT
.sym 48575 back_addr[8]
.sym 48579 back_addr[9]
.sym 48604 inside_char_tile1_SB_LUT4_I1_I3[3]
.sym 48607 char_rgb1[0]
.sym 48610 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 48611 char_rgb1[5]
.sym 48612 char_rgb1_SB_DFFSR_Q_D[2]
.sym 48613 char_rgb1[4]
.sym 48615 inside_char_tile1
.sym 48617 char_rgb1_SB_DFFSR_Q_1_D[1]
.sym 48618 char_rgb1[3]
.sym 48621 char_rgb1[1]
.sym 48630 char_rgb1[2]
.sym 48632 char_rgb1_SB_DFFSR_Q_D[0]
.sym 48642 char_rgb1[4]
.sym 48643 char_rgb1[2]
.sym 48644 char_rgb1[5]
.sym 48645 char_rgb1[3]
.sym 48651 char_rgb1_SB_DFFSR_Q_1_D[1]
.sym 48657 char_rgb1_SB_DFFSR_Q_D[2]
.sym 48661 char_rgb1_SB_DFFSR_Q_1_D[1]
.sym 48663 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 48678 inside_char_tile1
.sym 48679 char_rgb1[0]
.sym 48680 inside_char_tile1_SB_LUT4_I1_I3[3]
.sym 48681 char_rgb1[1]
.sym 48683 clk_out_$glb_clk
.sym 48684 char_rgb1_SB_DFFSR_Q_D[0]
.sym 48706 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 48713 rgb[3]$SB_IO_OUT
.sym 48810 clk_out
.sym 48816 $PACKER_GND_NET
.sym 48880 clk_out
.sym 48882 frame_rate
.sym 48902 frame_rate
.sym 50444 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 50683 $PACKER_VCC_NET
.sym 51175 $PACKER_VCC_NET
.sym 51176 $PACKER_VCC_NET
.sym 51300 back_addr[2]
.sym 51316 next_col[7]
.sym 51329 next_col[0]
.sym 51330 next_col[3]
.sym 51334 next_col[7]
.sym 51337 next_col[0]
.sym 51340 u_vga.col_count_SB_DFFSR_Q_R
.sym 51348 next_col[5]
.sym 51349 next_col[6]
.sym 51352 next_col[1]
.sym 51353 next_col[2]
.sym 51355 next_col[4]
.sym 51359 $nextpnr_ICESTORM_LC_38$O
.sym 51361 next_col[0]
.sym 51365 u_vga.col_count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 51367 next_col[1]
.sym 51369 next_col[0]
.sym 51371 u_vga.col_count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 51373 next_col[2]
.sym 51375 u_vga.col_count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 51377 u_vga.col_count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 51380 next_col[3]
.sym 51381 u_vga.col_count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 51383 u_vga.col_count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 51385 next_col[4]
.sym 51387 u_vga.col_count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 51389 u_vga.col_count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 51392 next_col[5]
.sym 51393 u_vga.col_count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 51395 u_vga.col_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 51398 next_col[6]
.sym 51399 u_vga.col_count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 51401 u_vga.col_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 51404 next_col[7]
.sym 51405 u_vga.col_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 51407 clk_out_$glb_clk
.sym 51408 u_vga.col_count_SB_DFFSR_Q_R
.sym 51430 back_addr[0]
.sym 51445 u_vga.col_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 51450 next_col[8]
.sym 51460 next_col[0]
.sym 51467 next_col[9]
.sym 51479 u_vga.col_count_SB_DFFSR_Q_R
.sym 51482 u_vga.col_count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 51485 next_col[8]
.sym 51486 u_vga.col_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 51491 next_col[9]
.sym 51492 u_vga.col_count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 51498 next_col[0]
.sym 51530 clk_out_$glb_clk
.sym 51531 u_vga.col_count_SB_DFFSR_Q_R
.sym 51573 next_col[4]
.sym 51574 next_col[9]
.sym 51577 next_col[6]
.sym 51579 $PACKER_VCC_NET
.sym 51581 next_col[8]
.sym 51583 next_col[5]
.sym 51587 hsync_SB_LUT4_O_I2
.sym 51588 next_col[7]
.sym 51605 $nextpnr_ICESTORM_LC_13$O
.sym 51608 next_col[4]
.sym 51611 hsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51614 next_col[5]
.sym 51617 hsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51620 next_col[6]
.sym 51623 hsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 51625 next_col[7]
.sym 51629 hsync_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 51631 next_col[8]
.sym 51632 $PACKER_VCC_NET
.sym 51635 hsync_SB_LUT4_O_I3
.sym 51638 next_col[9]
.sym 51643 hsync_SB_LUT4_O_I2
.sym 51645 hsync_SB_LUT4_O_I3
.sym 51806 ctrl_clk1_SB_LUT4_O_I3[0]
.sym 51917 back_addr[2]
.sym 51919 back_addr[1]
.sym 51929 tile_rgb[0]
.sym 51934 tile_rgb[1]
.sym 52056 rgb[5]$SB_IO_OUT
.sym 52059 tile_rgb[2]
.sym 52074 $PACKER_VCC_NET
.sym 52078 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_DFFSR_Q_R
.sym 52082 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 52105 $PACKER_VCC_NET
.sym 52130 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 52145 clk_out_$glb_clk
.sym 52146 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_DFFSR_Q_R
.sym 52161 tile_rgb_SB_DFFSR_Q_R
.sym 52164 back_addr[8]
.sym 52165 back_addr[4]
.sym 52168 back_addr[10]
.sym 52177 rgb[0]$SB_IO_OUT
.sym 52191 char_rgb2[0]
.sym 52193 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 52195 char_rgb2[1]
.sym 52201 tile_rgb[0]
.sym 52204 tile_rgb[1]
.sym 52218 char_rgb2[2]
.sym 52219 tile_rgb[2]
.sym 52233 tile_rgb[0]
.sym 52234 char_rgb2[0]
.sym 52236 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 52239 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 52240 tile_rgb[2]
.sym 52241 char_rgb2[2]
.sym 52251 char_rgb2[1]
.sym 52253 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 52254 tile_rgb[1]
.sym 52294 ctrl_clk1_SB_LUT4_O_I3[0]
.sym 52297 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 52301 final_rgb_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 52313 rgb_SB_LUT4_O_I3
.sym 52325 rgb_SB_LUT4_O_I2
.sym 52326 final_rgb[4]
.sym 52362 rgb_SB_LUT4_O_I2
.sym 52363 final_rgb[4]
.sym 52365 rgb_SB_LUT4_O_I3
.sym 52413 rgb[4]$SB_IO_OUT
.sym 52434 rgb_SB_LUT4_O_I2
.sym 52437 rgb_SB_LUT4_O_I3
.sym 52438 char_rgb1[0]
.sym 52441 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 52444 char_rgb1[1]
.sym 52445 char_rgb1[2]
.sym 52446 final_rgb_SB_DFF_Q_5_D_SB_LUT4_O_I3[2]
.sym 52450 final_rgb[1]
.sym 52456 final_rgb[2]
.sym 52457 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 52460 final_rgb[3]
.sym 52461 final_rgb_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 52463 final_rgb[0]
.sym 52468 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 52469 final_rgb_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 52470 char_rgb1[1]
.sym 52479 final_rgb[2]
.sym 52481 rgb_SB_LUT4_O_I2
.sym 52482 rgb_SB_LUT4_O_I3
.sym 52485 rgb_SB_LUT4_O_I3
.sym 52486 rgb_SB_LUT4_O_I2
.sym 52488 final_rgb[0]
.sym 52491 rgb_SB_LUT4_O_I2
.sym 52492 rgb_SB_LUT4_O_I3
.sym 52494 final_rgb[3]
.sym 52497 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 52498 char_rgb1[0]
.sym 52499 final_rgb_SB_DFF_Q_5_D_SB_LUT4_O_I3[2]
.sym 52504 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 52505 char_rgb1[2]
.sym 52506 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 52509 rgb_SB_LUT4_O_I3
.sym 52510 rgb_SB_LUT4_O_I2
.sym 52512 final_rgb[1]
.sym 52514 clk_out_$glb_clk
.sym 52534 rgb[2]$SB_IO_OUT
.sym 52541 rgb[5]$SB_IO_OUT
.sym 52667 ctrl_clk2$SB_IO_OUT
.sym 52683 clk_out
.sym 52687 rgb[3]$SB_IO_OUT
.sym 52701 rgb[3]$SB_IO_OUT
.sym 52707 clk_out
.sym 52713 clk_in$SB_IO_IN
.sym 52733 clk_in$SB_IO_IN
.sym 52773 clk_in$SB_IO_IN
.sym 54283 $PACKER_VCC_NET
.sym 55019 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 55518 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 56113 latch1$SB_IO_OUT
.sym 56120 tile_rgb[0]
.sym 56123 tile_rgb[1]
.sym 56124 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[0]
.sym 56238 tile_rgb[2]
.sym 56360 rgb[0]$SB_IO_OUT
.sym 56502 ctrl_clk1_SB_LUT4_O_I3[0]
.sym 56514 ctrl_clk1_SB_LUT4_O_I3[0]
.sym 56515 rgb[5]$SB_IO_OUT
.sym 56518 ctrl_clk2$SB_IO_OUT
.sym 56525 ctrl_clk2$SB_IO_OUT
.sym 56536 ctrl_clk1_SB_LUT4_O_I3[0]
.sym 56537 rgb[5]$SB_IO_OUT
.sym 57984 $PACKER_VCC_NET
.sym 58473 $PACKER_VCC_NET
.sym 58601 $PACKER_VCC_NET
.sym 58610 back_addr[7]
.sym 58720 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 58967 $PACKER_VCC_NET
.sym 59083 $PACKER_VCC_NET
.sym 59209 $PACKER_VCC_NET
.sym 59211 back_addr[2]
.sym 59212 $PACKER_VCC_NET
.sym 59216 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 59455 back_addr[6]
.sym 59700 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 59824 tile_rgb_SB_DFFSR_Q_R
.sym 60066 tile_rgb[3]
.sym 60193 rgb[1]$SB_IO_OUT
.sym 62175 back_addr[8]
.sym 62180 back_addr[2]
.sym 62183 back_addr[5]
.sym 62184 back_addr[6]
.sym 62301 back_addr[7]
.sym 62303 back_addr[10]
.sym 62544 back_addr[0]
.sym 62550 back_addr[0]
.sym 62666 back_addr[5]
.sym 62672 back_addr[6]
.sym 62676 back_addr[8]
.sym 62677 back_addr[2]
.sym 62791 back_addr[3]
.sym 62794 back_addr[7]
.sym 62795 back_addr[10]
.sym 62802 $PACKER_VCC_NET
.sym 63038 back_addr[1]
.sym 63044 vsync$SB_IO_OUT
.sym 63045 back_addr[0]
.sym 63158 back_addr[9]
.sym 63159 hsync$SB_IO_OUT
.sym 63160 back_addr[8]
.sym 63162 back_addr[4]
.sym 63163 back_addr[5]
.sym 63165 back_addr[6]
.sym 63282 back_addr[10]
.sym 63286 back_addr[7]
.sym 63287 back_addr[0]
.sym 63289 back_addr[7]
.sym 63292 back_addr[5]
.sym 63294 $PACKER_VCC_NET
.sym 63408 back_addr[8]
.sym 63409 back_addr[9]
.sym 63535 back_addr[9]
.sym 63536 back_addr[7]
.sym 63537 back_addr[6]
.sym 63650 back_addr[5]
.sym 63651 back_addr[4]
.sym 63777 back_addr[5]
.sym 63778 back_addr[10]
.sym 63781 back_addr[7]
.sym 63783 back_addr[6]
.sym 63786 $PACKER_VCC_NET
.sym 63901 back_addr[9]
.sym 63902 back_addr[8]
.sym 64041 rgb[4]$SB_IO_OUT
.sym 64143 $PACKER_GND_NET
.sym 64155 rgb[2]$SB_IO_OUT
.sym 64163 $PACKER_GND_NET
.sym 64174 $PACKER_GND_NET
.sym 64189 $PACKER_GND_NET
.sym 64232 counter[0]
.sym 65766 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 66005 $PACKER_VCC_NET
.sym 66015 $PACKER_VCC_NET
.sym 66497 $PACKER_VCC_NET
.sym 66498 $PACKER_VCC_NET
.sym 66507 $PACKER_VCC_NET
.sym 66622 back_addr[2]
.sym 66752 back_addr[0]
.sym 67223 tile_rgb[1]
.sym 67227 tile_rgb[0]
.sym 67241 back_addr[1]
.sym 67242 back_addr[2]
.sym 67248 tile_rgb[0]
.sym 67253 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 67255 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[0]
.sym 67256 tile_rgb[1]
.sym 67347 tile_rgb[2]
.sym 67353 tile_rgb[3]
.sym 67381 tile_rgb[2]
.sym 67482 tile_rgb_SB_DFFSR_Q_R
.sym 67483 back_addr[10]
.sym 67486 back_addr[8]
.sym 67490 back_addr[4]
.sym 67743 latch1$SB_IO_OUT
.sym 67981 rgb[0]$SB_IO_OUT
.sym 67994 $PACKER_VCC_NET
.sym 68005 $PACKER_VCC_NET
.sym 68006 rgb[2]$SB_IO_OUT
.sym 68009 rgb[4]$SB_IO_OUT
.sym 68019 rgb[2]$SB_IO_OUT
.sym 68020 $PACKER_VCC_NET
.sym 68029 rgb[4]$SB_IO_OUT
.sym 68062 counter[1]
.sym 68063 counter[2]
.sym 68064 counter[3]
.sym 68065 counter[4]
.sym 68066 counter[5]
.sym 68067 counter[6]
.sym 68068 counter[7]
.sym 68095 clk_in$SB_IO_IN
.sym 68113 counter[0]
.sym 68149 counter[0]
.sym 68183 clk_out_$glb_clk
.sym 68189 counter[8]
.sym 68190 counter[9]
.sym 68191 counter[10]
.sym 68192 counter[11]
.sym 68193 counter[12]
.sym 68194 counter[13]
.sym 68195 counter[14]
.sym 68196 counter[15]
.sym 68348 counter[16]
.sym 68349 counter[17]
.sym 68350 counter[18]
.sym 68351 counter[19]
.sym 68352 counter[20]
.sym 68353 counter[21]
.sym 68354 counter[22]
.sym 68355 counter[23]
.sym 69607 $PACKER_VCC_NET
.sym 69727 $PACKER_VCC_NET
.sym 69824 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[2]
.sym 69829 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 69857 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[2]
.sym 69858 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 69977 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 70317 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[1]
.sym 70323 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 70345 back_addr[2]
.sym 70348 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 70350 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[2]
.sym 70351 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[1]
.sym 70465 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 70473 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 70593 $PACKER_VCC_NET
.sym 70596 $PACKER_VCC_NET
.sym 70716 $PACKER_VCC_NET
.sym 70809 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 70812 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 70836 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 70837 back_addr[2]
.sym 70838 $PACKER_VCC_NET
.sym 70839 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[1]
.sym 70842 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[2]
.sym 70952 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 70959 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 70961 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 70962 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 70964 tile_rgb_SB_DFFSR_Q_R
.sym 71084 $PACKER_VCC_NET
.sym 71109 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[1]
.sym 71114 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[2]
.sym 71120 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[0]
.sym 71121 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 71122 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 71124 tile_rgb_SB_DFFSR_Q_R
.sym 71128 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 71129 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 71130 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[0]
.sym 71152 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[0]
.sym 71153 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[2]
.sym 71155 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[1]
.sym 71175 clk_out_$glb_clk
.sym 71176 tile_rgb_SB_DFFSR_Q_R
.sym 71181 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[2]
.sym 71182 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 71207 tile_rgb[3]
.sym 71208 $PACKER_VCC_NET
.sym 71222 tile_rgb_SB_DFFSR_Q_R
.sym 71228 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 71230 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[0]
.sym 71231 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 71238 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[2]
.sym 71239 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 71257 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 71258 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[2]
.sym 71259 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[0]
.sym 71293 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 71294 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 71295 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[0]
.sym 71298 clk_out_$glb_clk
.sym 71299 tile_rgb_SB_DFFSR_Q_R
.sym 71334 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 71818 rgb[1]$SB_IO_OUT
.sym 71837 latch1$SB_IO_OUT
.sym 71859 latch1$SB_IO_OUT
.sym 71862 rgb[0]$SB_IO_OUT
.sym 71936 counter[0]
.sym 71941 counter[7]
.sym 71951 counter[1]
.sym 71952 counter[2]
.sym 71961 counter[3]
.sym 71962 counter[4]
.sym 71963 counter[5]
.sym 71964 counter[6]
.sym 71966 $nextpnr_ICESTORM_LC_47$O
.sym 71969 counter[0]
.sym 71972 counter_SB_DFF_Q_21_D_SB_LUT4_O_I3
.sym 71975 counter[1]
.sym 71976 counter[0]
.sym 71978 counter_SB_DFF_Q_20_D_SB_LUT4_O_I3
.sym 71981 counter[2]
.sym 71982 counter_SB_DFF_Q_21_D_SB_LUT4_O_I3
.sym 71984 counter_SB_DFF_Q_19_D_SB_LUT4_O_I3
.sym 71986 counter[3]
.sym 71988 counter_SB_DFF_Q_20_D_SB_LUT4_O_I3
.sym 71990 counter_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 71992 counter[4]
.sym 71994 counter_SB_DFF_Q_19_D_SB_LUT4_O_I3
.sym 71996 counter_SB_DFF_Q_17_D_SB_LUT4_O_I3
.sym 71998 counter[5]
.sym 72000 counter_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 72002 counter_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 72004 counter[6]
.sym 72006 counter_SB_DFF_Q_17_D_SB_LUT4_O_I3
.sym 72008 counter_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 72011 counter[7]
.sym 72012 counter_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 72014 clk_out_$glb_clk
.sym 72018 clk_in$SB_IO_IN
.sym 72077 counter[23]
.sym 72092 counter_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 72099 counter[10]
.sym 72102 counter[13]
.sym 72104 counter[15]
.sym 72109 counter[12]
.sym 72113 counter[8]
.sym 72114 counter[9]
.sym 72124 counter[11]
.sym 72127 counter[14]
.sym 72129 counter_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 72132 counter[8]
.sym 72133 counter_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 72135 counter_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 72138 counter[9]
.sym 72139 counter_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 72141 counter_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 72144 counter[10]
.sym 72145 counter_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 72147 counter_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 72149 counter[11]
.sym 72151 counter_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 72153 counter_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 72155 counter[12]
.sym 72157 counter_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 72159 counter_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 72162 counter[13]
.sym 72163 counter_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 72165 counter_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 72167 counter[14]
.sym 72169 counter_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 72171 counter_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 72174 counter[15]
.sym 72175 counter_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 72177 clk_out_$glb_clk
.sym 72215 counter_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 72220 counter[16]
.sym 72223 counter[19]
.sym 72224 counter[20]
.sym 72233 counter[21]
.sym 72234 counter[22]
.sym 72237 counter[17]
.sym 72246 counter[18]
.sym 72251 counter[23]
.sym 72252 counter_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 72255 counter[16]
.sym 72256 counter_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 72258 counter_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 72261 counter[17]
.sym 72262 counter_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 72264 counter_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 72266 counter[18]
.sym 72268 counter_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 72270 counter_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 72273 counter[19]
.sym 72274 counter_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 72276 counter_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 72279 counter[20]
.sym 72280 counter_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 72282 counter_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 72284 counter[21]
.sym 72286 counter_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 72288 counter_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 72290 counter[22]
.sym 72292 counter_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 72296 counter[23]
.sym 72298 counter_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 72300 clk_out_$glb_clk
.sym 73167 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA[11]
.sym 73196 back_addr[0]
.sym 73198 back_addr[1]
.sym 73290 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 73307 $PACKER_VCC_NET
.sym 73309 $PACKER_VCC_NET
.sym 73310 back_addr[8]
.sym 73312 back_addr[9]
.sym 73314 back_addr[4]
.sym 73315 back_addr[2]
.sym 73316 back_addr[5]
.sym 73319 back_addr[6]
.sym 73321 $PACKER_GND_NET
.sym 73413 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 73431 $PACKER_VCC_NET
.sym 73434 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 73440 back_addr[3]
.sym 73442 back_addr[7]
.sym 73536 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 73659 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 73679 back_addr[0]
.sym 73682 back_addr[1]
.sym 73683 back_addr[0]
.sym 73700 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 73704 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 73716 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 73723 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 73724 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 73729 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 73731 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 73732 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 73760 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 73761 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 73762 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 73782 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 73790 $PACKER_VCC_NET
.sym 73799 $PACKER_VCC_NET
.sym 73803 back_addr[9]
.sym 73805 $PACKER_GND_NET
.sym 73806 back_addr[4]
.sym 73809 back_addr[5]
.sym 73810 back_addr[2]
.sym 73811 back_addr[8]
.sym 73813 back_addr[6]
.sym 73905 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 73924 $PACKER_VCC_NET
.sym 73926 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 73927 back_addr[7]
.sym 73930 back_addr[10]
.sym 73936 back_addr[3]
.sym 74028 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74042 back_addr[2]
.sym 74151 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74181 back_addr[1]
.sym 74192 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74196 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74205 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 74208 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74216 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74227 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 74229 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74230 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74263 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74264 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74265 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 74274 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74290 $PACKER_VCC_NET
.sym 74293 $PACKER_VCC_NET
.sym 74295 back_addr[9]
.sym 74296 $PACKER_GND_NET
.sym 74297 back_addr[4]
.sym 74299 back_addr[8]
.sym 74301 $PACKER_GND_NET
.sym 74302 back_addr[5]
.sym 74304 back_addr[6]
.sym 74397 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74416 $PACKER_VCC_NET
.sym 74417 back_addr[10]
.sym 74424 back_addr[7]
.sym 74428 back_addr[3]
.sym 74520 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74529 $PACKER_VCC_NET
.sym 74534 back_addr[2]
.sym 74542 back_addr[9]
.sym 74543 back_addr[8]
.sym 74544 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74643 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74664 vsync$SB_IO_OUT
.sym 74673 back_addr[1]
.sym 74692 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74700 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74704 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74708 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74709 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 74719 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74720 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 74722 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74738 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74739 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 74740 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74766 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74774 $PACKER_VCC_NET
.sym 74781 back_addr[6]
.sym 74782 $PACKER_VCC_NET
.sym 74786 hsync$SB_IO_OUT
.sym 74787 back_addr[5]
.sym 74788 $PACKER_GND_NET
.sym 74793 $PACKER_GND_NET
.sym 74796 $PACKER_GND_NET
.sym 74889 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 74897 $PACKER_VCC_NET
.sym 74917 back_addr[0]
.sym 74920 back_addr[3]
.sym 75012 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 75021 $PACKER_VCC_NET
.sym 75022 back_addr[2]
.sym 75029 $PACKER_VCC_NET
.sym 75040 back_addr[9]
.sym 75041 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 75043 back_addr[8]
.sym 75052 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 75053 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 75069 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 75077 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 75079 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 75107 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 75108 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 75109 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 75112 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 75114 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 75115 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 75135 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 75164 vsync$SB_IO_OUT
.sym 75258 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 75267 $PACKER_VCC_NET
.sym 75275 $PACKER_VCC_NET
.sym 75280 $PACKER_GND_NET
.sym 75283 hsync$SB_IO_OUT
.sym 75285 back_addr[4]
.sym 75389 $PACKER_VCC_NET
.sym 75653 vsync$SB_IO_OUT
.sym 75668 rgb[0]$SB_IO_OUT
.sym 75671 rgb[1]$SB_IO_OUT
.sym 75681 rgb[0]$SB_IO_OUT
.sym 75684 rgb[1]$SB_IO_OUT
.sym 75697 counter[23]
.sym 75714 counter[23]
.sym 75744 clk_in$SB_IO_IN
.sym 76716 back_addr[10]
.sym 76824 back_addr[7]
.sym 76825 $PACKER_VCC_NET
.sym 76826 back_addr[3]
.sym 76827 $PACKER_VCC_NET
.sym 76839 back_addr[4]
.sym 76840 back_addr[2]
.sym 76841 back_addr[1]
.sym 76843 back_addr[8]
.sym 76847 back_addr[0]
.sym 76849 back_addr[5]
.sym 76852 back_addr[6]
.sym 76853 back_addr[9]
.sym 76854 back_addr[10]
.sym 76871 back_addr[3]
.sym 76872 back_addr[4]
.sym 76873 back_addr[0]
.sym 76874 back_addr[5]
.sym 76875 back_addr[6]
.sym 76876 back_addr[7]
.sym 76877 back_addr[8]
.sym 76878 back_addr[9]
.sym 76879 back_addr[10]
.sym 76880 back_addr[2]
.sym 76881 back_addr[1]
.sym 76882 clk_out_$glb_clk
.sym 76883 $PACKER_VCC_NET
.sym 76884 $PACKER_VCC_NET
.sym 76896 clk_in$SB_IO_IN
.sym 76898 back_addr[7]
.sym 76900 back_addr[3]
.sym 76916 $PACKER_VCC_NET
.sym 76918 $PACKER_VCC_NET
.sym 76938 $PACKER_VCC_NET
.sym 76943 $PACKER_GND_NET
.sym 76984 $PACKER_GND_NET_$glb_clk
.sym 76985 $PACKER_GND_NET
.sym 76994 $PACKER_VCC_NET
.sym 77027 back_addr[4]
.sym 77028 back_addr[2]
.sym 77031 back_addr[8]
.sym 77032 back_addr[0]
.sym 77037 back_addr[5]
.sym 77040 back_addr[6]
.sym 77041 back_addr[9]
.sym 77042 back_addr[1]
.sym 77051 back_addr[7]
.sym 77054 $PACKER_VCC_NET
.sym 77056 $PACKER_VCC_NET
.sym 77057 back_addr[3]
.sym 77058 back_addr[10]
.sym 77075 back_addr[3]
.sym 77076 back_addr[4]
.sym 77077 back_addr[0]
.sym 77078 back_addr[5]
.sym 77079 back_addr[6]
.sym 77080 back_addr[7]
.sym 77081 back_addr[8]
.sym 77082 back_addr[9]
.sym 77083 back_addr[10]
.sym 77084 back_addr[2]
.sym 77085 back_addr[1]
.sym 77086 clk_out_$glb_clk
.sym 77087 $PACKER_VCC_NET
.sym 77088 $PACKER_VCC_NET
.sym 77108 back_addr[0]
.sym 77110 back_addr[1]
.sym 77124 back_addr[10]
.sym 77131 $PACKER_GND_NET
.sym 77158 $PACKER_VCC_NET
.sym 77188 $PACKER_GND_NET_$glb_clk
.sym 77189 $PACKER_GND_NET
.sym 77198 $PACKER_VCC_NET
.sym 77207 $PACKER_GND_NET
.sym 77231 back_addr[10]
.sym 77233 $PACKER_VCC_NET
.sym 77234 back_addr[3]
.sym 77241 back_addr[7]
.sym 77244 $PACKER_VCC_NET
.sym 77247 back_addr[4]
.sym 77248 back_addr[0]
.sym 77249 back_addr[1]
.sym 77250 back_addr[5]
.sym 77252 back_addr[9]
.sym 77259 back_addr[2]
.sym 77260 back_addr[8]
.sym 77262 back_addr[6]
.sym 77279 back_addr[3]
.sym 77280 back_addr[4]
.sym 77281 back_addr[0]
.sym 77282 back_addr[5]
.sym 77283 back_addr[6]
.sym 77284 back_addr[7]
.sym 77285 back_addr[8]
.sym 77286 back_addr[9]
.sym 77287 back_addr[10]
.sym 77288 back_addr[2]
.sym 77289 back_addr[1]
.sym 77290 clk_out_$glb_clk
.sym 77291 $PACKER_VCC_NET
.sym 77292 $PACKER_VCC_NET
.sym 77305 back_addr[10]
.sym 77309 back_addr[7]
.sym 77310 back_addr[3]
.sym 77324 $PACKER_VCC_NET
.sym 77326 $PACKER_VCC_NET
.sym 77337 $PACKER_VCC_NET
.sym 77351 $PACKER_GND_NET
.sym 77392 $PACKER_GND_NET_$glb_clk
.sym 77393 $PACKER_GND_NET
.sym 77402 $PACKER_VCC_NET
.sym 77435 back_addr[4]
.sym 77436 back_addr[2]
.sym 77438 back_addr[5]
.sym 77440 back_addr[9]
.sym 77446 back_addr[1]
.sym 77447 back_addr[0]
.sym 77448 back_addr[8]
.sym 77450 back_addr[6]
.sym 77454 back_addr[7]
.sym 77455 back_addr[10]
.sym 77461 back_addr[3]
.sym 77462 $PACKER_VCC_NET
.sym 77464 $PACKER_VCC_NET
.sym 77483 back_addr[3]
.sym 77484 back_addr[4]
.sym 77485 back_addr[0]
.sym 77486 back_addr[5]
.sym 77487 back_addr[6]
.sym 77488 back_addr[7]
.sym 77489 back_addr[8]
.sym 77490 back_addr[9]
.sym 77491 back_addr[10]
.sym 77492 back_addr[2]
.sym 77493 back_addr[1]
.sym 77494 clk_out_$glb_clk
.sym 77495 $PACKER_VCC_NET
.sym 77496 $PACKER_VCC_NET
.sym 77512 back_addr[1]
.sym 77515 back_addr[0]
.sym 77527 back_addr[0]
.sym 77548 $PACKER_GND_NET
.sym 77557 $PACKER_VCC_NET
.sym 77596 $PACKER_GND_NET_$glb_clk
.sym 77597 $PACKER_GND_NET
.sym 77606 $PACKER_VCC_NET
.sym 77614 $PACKER_GND_NET
.sym 77639 back_addr[10]
.sym 77642 back_addr[7]
.sym 77643 $PACKER_VCC_NET
.sym 77649 back_addr[3]
.sym 77650 $PACKER_VCC_NET
.sym 77660 back_addr[9]
.sym 77661 back_addr[6]
.sym 77662 back_addr[2]
.sym 77664 back_addr[8]
.sym 77665 back_addr[0]
.sym 77666 back_addr[1]
.sym 77667 back_addr[5]
.sym 77670 back_addr[4]
.sym 77687 back_addr[3]
.sym 77688 back_addr[4]
.sym 77689 back_addr[0]
.sym 77690 back_addr[5]
.sym 77691 back_addr[6]
.sym 77692 back_addr[7]
.sym 77693 back_addr[8]
.sym 77694 back_addr[9]
.sym 77695 back_addr[10]
.sym 77696 back_addr[2]
.sym 77697 back_addr[1]
.sym 77698 clk_out_$glb_clk
.sym 77699 $PACKER_VCC_NET
.sym 77700 $PACKER_VCC_NET
.sym 77713 back_addr[10]
.sym 77715 back_addr[3]
.sym 77716 back_addr[7]
.sym 77729 $PACKER_VCC_NET
.sym 77732 $PACKER_VCC_NET
.sym 77745 $PACKER_VCC_NET
.sym 77768 $PACKER_GND_NET
.sym 77800 $PACKER_GND_NET_$glb_clk
.sym 77801 $PACKER_GND_NET
.sym 77810 $PACKER_VCC_NET
.sym 77844 back_addr[2]
.sym 77847 $PACKER_VCC_NET
.sym 77848 back_addr[9]
.sym 77849 back_addr[6]
.sym 77851 back_addr[0]
.sym 77852 back_addr[8]
.sym 77854 back_addr[1]
.sym 77855 back_addr[5]
.sym 77858 back_addr[4]
.sym 77868 back_addr[10]
.sym 77869 back_addr[3]
.sym 77870 $PACKER_VCC_NET
.sym 77873 back_addr[7]
.sym 77891 back_addr[3]
.sym 77892 back_addr[4]
.sym 77893 back_addr[0]
.sym 77894 back_addr[5]
.sym 77895 back_addr[6]
.sym 77896 back_addr[7]
.sym 77897 back_addr[8]
.sym 77898 back_addr[9]
.sym 77899 back_addr[10]
.sym 77900 back_addr[2]
.sym 77901 back_addr[1]
.sym 77902 clk_out_$glb_clk
.sym 77903 $PACKER_VCC_NET
.sym 77904 $PACKER_VCC_NET
.sym 77920 back_addr[1]
.sym 77927 back_addr[0]
.sym 77933 back_addr[2]
.sym 77956 $PACKER_GND_NET
.sym 77958 $PACKER_VCC_NET
.sym 78004 $PACKER_GND_NET_$glb_clk
.sym 78005 $PACKER_GND_NET
.sym 78014 $PACKER_VCC_NET
.sym 78022 $PACKER_GND_NET
.sym 78047 back_addr[6]
.sym 78048 back_addr[5]
.sym 78050 back_addr[7]
.sym 78051 back_addr[10]
.sym 78055 back_addr[0]
.sym 78057 back_addr[3]
.sym 78058 $PACKER_VCC_NET
.sym 78060 $PACKER_VCC_NET
.sym 78061 back_addr[9]
.sym 78062 back_addr[8]
.sym 78067 back_addr[4]
.sym 78071 back_addr[2]
.sym 78074 back_addr[1]
.sym 78095 back_addr[3]
.sym 78096 back_addr[4]
.sym 78097 back_addr[0]
.sym 78098 back_addr[5]
.sym 78099 back_addr[6]
.sym 78100 back_addr[7]
.sym 78101 back_addr[8]
.sym 78102 back_addr[9]
.sym 78103 back_addr[10]
.sym 78104 back_addr[2]
.sym 78105 back_addr[1]
.sym 78106 clk_out_$glb_clk
.sym 78107 $PACKER_VCC_NET
.sym 78108 $PACKER_VCC_NET
.sym 78121 back_addr[0]
.sym 78124 back_addr[7]
.sym 78127 back_addr[10]
.sym 78132 back_addr[5]
.sym 78133 back_addr[4]
.sym 78135 back_addr[8]
.sym 78137 $PACKER_VCC_NET
.sym 78144 back_addr[10]
.sym 78162 $PACKER_VCC_NET
.sym 78176 $PACKER_GND_NET
.sym 78208 $PACKER_GND_NET_$glb_clk
.sym 78209 $PACKER_GND_NET
.sym 78218 $PACKER_VCC_NET
.sym 78251 back_addr[6]
.sym 78253 $PACKER_VCC_NET
.sym 78254 back_addr[7]
.sym 78255 $PACKER_VCC_NET
.sym 78256 back_addr[5]
.sym 78258 back_addr[2]
.sym 78261 back_addr[9]
.sym 78262 back_addr[1]
.sym 78268 back_addr[0]
.sym 78271 back_addr[4]
.sym 78273 back_addr[8]
.sym 78277 back_addr[3]
.sym 78282 back_addr[10]
.sym 78299 back_addr[3]
.sym 78300 back_addr[4]
.sym 78301 back_addr[0]
.sym 78302 back_addr[5]
.sym 78303 back_addr[6]
.sym 78304 back_addr[7]
.sym 78305 back_addr[8]
.sym 78306 back_addr[9]
.sym 78307 back_addr[10]
.sym 78308 back_addr[2]
.sym 78309 back_addr[1]
.sym 78310 clk_out_$glb_clk
.sym 78311 $PACKER_VCC_NET
.sym 78312 $PACKER_VCC_NET
.sym 78329 back_addr[9]
.sym 78330 back_addr[7]
.sym 78335 back_addr[6]
.sym 78341 back_addr[2]
.sym 78342 back_addr[1]
.sym 78364 $PACKER_GND_NET
.sym 78366 $PACKER_VCC_NET
.sym 78412 $PACKER_GND_NET_$glb_clk
.sym 78413 $PACKER_GND_NET
.sym 78422 $PACKER_VCC_NET
.sym 78432 $PACKER_GND_NET
.sym 78455 back_addr[6]
.sym 78456 back_addr[0]
.sym 78457 $PACKER_VCC_NET
.sym 78459 $PACKER_VCC_NET
.sym 78460 back_addr[5]
.sym 78465 back_addr[3]
.sym 78466 back_addr[10]
.sym 78467 back_addr[9]
.sym 78469 back_addr[7]
.sym 78470 back_addr[8]
.sym 78479 back_addr[2]
.sym 78480 back_addr[1]
.sym 78482 back_addr[4]
.sym 78503 back_addr[3]
.sym 78504 back_addr[4]
.sym 78505 back_addr[0]
.sym 78506 back_addr[5]
.sym 78507 back_addr[6]
.sym 78508 back_addr[7]
.sym 78509 back_addr[8]
.sym 78510 back_addr[9]
.sym 78511 back_addr[10]
.sym 78512 back_addr[2]
.sym 78513 back_addr[1]
.sym 78514 clk_out_$glb_clk
.sym 78515 $PACKER_VCC_NET
.sym 78516 $PACKER_VCC_NET
.sym 78534 back_addr[10]
.sym 78536 back_addr[5]
.sym 78537 back_addr[7]
.sym 78539 back_addr[6]
.sym 78570 $PACKER_VCC_NET
.sym 78584 $PACKER_GND_NET
.sym 78616 $PACKER_GND_NET_$glb_clk
.sym 78617 $PACKER_GND_NET
.sym 78626 $PACKER_VCC_NET
.sym 78860 hsync$SB_IO_OUT
.sym 78864 $PACKER_GND_NET
.sym 78867 $PACKER_GND_NET
.sym 78868 vsync$SB_IO_OUT
.sym 78871 hsync$SB_IO_OUT
.sym 78878 hsync$SB_IO_OUT
.sym 78882 $PACKER_GND_NET
.sym 78888 vsync$SB_IO_OUT
.sym 80697 back_addr[10]
.sym 103919 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 103920 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 103923 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 103924 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 103937 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 103938 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 103939 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 103940 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 103942 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 103943 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 103944 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 103946 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 103947 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 103948 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 103950 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 103951 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 103952 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 103954 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 103955 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 103956 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 103958 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 103959 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 103960 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 103962 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 103963 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 103964 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 103966 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 103967 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 103968 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 103969 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 103970 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 103971 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 103972 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 103975 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 103976 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 103979 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 103980 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 103983 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O[0]
.sym 103984 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 103987 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 103988 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 103991 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 103992 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 103995 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 103996 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 103999 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O[0]
.sym 104000 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 104002 char_x2[2]
.sym 104006 $PACKER_VCC_NET
.sym 104007 char_x2[3]
.sym 104008 char_x2[2]
.sym 104010 $PACKER_VCC_NET
.sym 104011 char_x2[4]
.sym 104012 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I3
.sym 104014 $PACKER_VCC_NET
.sym 104015 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I2[2]
.sym 104016 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I2[3]
.sym 104019 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 104020 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_DFF_D_Q_SB_LUT4_I3_O[3]
.sym 104023 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 104024 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[3]
.sym 104027 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 104028 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[3]
.sym 104031 char_x2[9]
.sym 104032 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 104036 $nextpnr_ICESTORM_LC_44$I3
.sym 104040 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_DFF_D_Q
.sym 104041 new_x2[4]
.sym 104045 new_x2[3]
.sym 104056 char_x2[3]
.sym 104060 char_x2[4]
.sym 104064 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 104066 new_x2[0]
.sym 104070 new_x2[1]
.sym 104071 $PACKER_VCC_NET
.sym 104072 new_x2[0]
.sym 104074 new_x2[2]
.sym 104078 new_x2[3]
.sym 104079 $PACKER_VCC_NET
.sym 104080 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 104082 new_x2[4]
.sym 104083 $PACKER_VCC_NET
.sym 104084 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 104086 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 104087 $PACKER_VCC_NET
.sym 104088 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 104090 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 104091 $PACKER_VCC_NET
.sym 104092 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 104094 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 104095 $PACKER_VCC_NET
.sym 104096 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 104098 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 104099 $PACKER_VCC_NET
.sym 104100 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 104102 new_x2[9]
.sym 104103 $PACKER_VCC_NET
.sym 104104 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 104106 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 104107 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 104108 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 104112 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 104115 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 104116 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 104120 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 104122 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 104123 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 104124 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 104126 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 104127 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 104128 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 104130 new_x2[0]
.sym 104135 new_x2[1]
.sym 104138 $PACKER_VCC_NET
.sym 104139 new_x2[2]
.sym 104140 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 104143 new_x2[3]
.sym 104144 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 104147 new_x2[4]
.sym 104148 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 104151 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 104152 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 104155 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 104156 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 104159 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 104160 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 104163 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 104164 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 104165 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 104166 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 104167 new_x2[9]
.sym 104168 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 104172 new_x2[0]
.sym 104174 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 104175 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 104176 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 104177 new_x2[9]
.sym 104178 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 104179 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2
.sym 104180 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 104182 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 104183 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 104184 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 104186 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 104187 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 104188 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 104189 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104190 new_x2[4]
.sym 104191 new_x2[3]
.sym 104192 new_x2[2]
.sym 104193 new_x2[1]
.sym 104194 new_x2[0]
.sym 104195 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104196 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104222 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 104223 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 104224 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 104226 u_controller2.ctr[0]
.sym 104231 u_controller2.ctr[1]
.sym 104232 u_controller2.ctr[0]
.sym 104235 u_controller2.ctr[2]
.sym 104236 u_controller2.ctr_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 104239 u_controller2.ctr[3]
.sym 104240 u_controller2.ctr_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 104243 u_controller2.ctr[4]
.sym 104244 u_controller2.ctr_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 104247 u_controller2.ctr[5]
.sym 104248 u_controller2.ctr_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 104251 u_controller2.ctr[6]
.sym 104252 u_controller2.ctr_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 104255 u_controller2.ctr[7]
.sym 104256 u_controller2.ctr_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 104259 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 104260 u_controller2.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 104263 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 104264 u_controller2.ctr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 104267 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 104268 u_controller2.ctr_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 104271 latch2_SB_LUT4_O_I3[0]
.sym 104272 u_controller2.ctr_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 104275 u_controller2.NEScount[3]
.sym 104276 u_controller2.ctr_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 104279 u_controller2.NEScount[4]
.sym 104280 u_controller2.ctr_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 104283 u_controller2.NEScount[5]
.sym 104284 u_controller2.ctr_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 104287 u_controller2.NEScount[6]
.sym 104288 u_controller2.ctr_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 104291 u_controller2.NEScount[7]
.sym 104292 u_controller2.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 104295 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 104296 u_controller2.ctr_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 104299 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 104300 u_controller2.ctr_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 104308 u_controller2.ctr[0]
.sym 104324 u_mypll.locked
.sym 104867 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 104868 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 104873 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 104874 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 104875 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[2]
.sym 104876 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[3]
.sym 104877 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 104878 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 104879 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[2]
.sym 104880 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[3]
.sym 104893 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 104894 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 104895 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[2]
.sym 104896 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 104897 $PACKER_GND_NET
.sym 104901 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 104902 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 104903 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[2]
.sym 104904 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[3]
.sym 104905 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 104906 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 104907 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[2]
.sym 104908 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[3]
.sym 104909 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 104910 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 104911 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[2]
.sym 104912 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[3]
.sym 104913 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 104914 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[1]
.sym 104915 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 104916 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[3]
.sym 104917 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 104918 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 104919 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[2]
.sym 104920 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[3]
.sym 104922 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 104923 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2[1]
.sym 104924 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 104925 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[0]
.sym 104926 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 104927 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 104928 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 104929 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 104930 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 104931 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 104934 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 104935 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 104936 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 104938 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 104939 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 104940 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 104942 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 104943 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 104944 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 104946 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 104947 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 104948 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 104950 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 104951 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[2]
.sym 104952 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 104954 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 104955 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 104956 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 104958 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 104959 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O[0]
.sym 104960 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 104962 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 104963 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 104964 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 104966 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 104967 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 104968 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 104971 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 104972 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 104976 char_x2[2]
.sym 104979 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 104980 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 104983 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 104984 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 104987 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[2]
.sym 104988 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 104991 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[2]
.sym 104992 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 104994 col[0]
.sym 104995 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 104996 char_x2[0]
.sym 104998 col[1]
.sym 104999 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 105000 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 105002 col[2]
.sym 105003 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 105004 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 105006 col[3]
.sym 105007 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 105008 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 105010 col[4]
.sym 105011 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 105012 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 105014 col[5]
.sym 105015 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 105016 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 105018 col[6]
.sym 105019 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_DFF_D_Q
.sym 105020 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 105022 col[7]
.sym 105023 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 105024 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 105026 col[8]
.sym 105027 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 105028 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_I3
.sym 105030 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 105031 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_I2[2]
.sym 105032 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO
.sym 105034 $PACKER_VCC_NET
.sym 105036 $nextpnr_ICESTORM_LC_48$I3
.sym 105040 $nextpnr_ICESTORM_LC_48$COUT
.sym 105041 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105045 new_x2[9]
.sym 105049 new_x2[0]
.sym 105056 char_x2[9]
.sym 105058 new_x2[1]
.sym 105062 new_x2[2]
.sym 105063 $PACKER_VCC_NET
.sym 105066 new_x2[3]
.sym 105067 $PACKER_VCC_NET
.sym 105070 new_x2[4]
.sym 105071 $PACKER_VCC_NET
.sym 105074 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 105076 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105078 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 105080 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2
.sym 105082 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 105083 $PACKER_VCC_NET
.sym 105084 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 105086 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[2]
.sym 105087 $PACKER_VCC_NET
.sym 105088 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 105090 new_x2[9]
.sym 105096 $nextpnr_ICESTORM_LC_37$I3
.sym 105097 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 105102 buttons2[0]
.sym 105103 u_controller2.buttons_SB_LUT4_I1_I2
.sym 105104 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 105105 new_y2[7]
.sym 105109 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 105117 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I2
.sym 105122 new_y2[0]
.sym 105127 new_y2[1]
.sym 105130 $PACKER_VCC_NET
.sym 105131 new_y2[2]
.sym 105132 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 105135 new_y2[3]
.sym 105136 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 105139 new_y2[4]
.sym 105140 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 105143 new_y2[5]
.sym 105144 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 105147 new_y2[6]
.sym 105148 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 105151 new_y2[7]
.sym 105152 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 105155 new_y2[8]
.sym 105156 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 105159 new_y2[9]
.sym 105160 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 105163 buttons2[1]
.sym 105164 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 105166 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 105167 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 105168 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 105174 buttons2[2]
.sym 105175 u_controller2.buttons_SB_LUT4_I1_1_I2
.sym 105176 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 105178 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 105179 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 105180 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 105186 new_y2[3]
.sym 105190 new_y2[4]
.sym 105194 new_y2[5]
.sym 105198 new_y2[6]
.sym 105199 $PACKER_VCC_NET
.sym 105202 new_y2[7]
.sym 105206 new_y2[8]
.sym 105210 new_y2[9]
.sym 105211 $PACKER_VCC_NET
.sym 105216 $nextpnr_ICESTORM_LC_9$I3
.sym 105219 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105220 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 105221 u_controller2.shift_reg[1]
.sym 105226 latch2_SB_LUT4_O_I3[0]
.sym 105227 latch2_SB_LUT4_O_I3[1]
.sym 105228 latch2_SB_LUT4_O_I3[2]
.sym 105229 u_controller2.shift_reg[0]
.sym 105233 u_controller2.NEScount[7]
.sym 105234 u_controller2.NEScount[6]
.sym 105235 u_controller2.NEScount[5]
.sym 105236 u_controller2.NEScount[4]
.sym 105238 u_controller2.NEScount[3]
.sym 105239 latch2_SB_LUT4_O_I3[0]
.sym 105240 latch2_SB_LUT4_O_I3[2]
.sym 105241 u_controller2.NEScount[3]
.sym 105242 latch2_SB_LUT4_O_I3[0]
.sym 105243 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105244 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 105245 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105246 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 105247 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 105248 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 105250 u_controller2.NEScount[3]
.sym 105254 u_controller2.NEScount[4]
.sym 105255 $PACKER_VCC_NET
.sym 105258 u_controller2.NEScount[5]
.sym 105259 $PACKER_VCC_NET
.sym 105262 u_controller2.NEScount[6]
.sym 105263 $PACKER_VCC_NET
.sym 105266 u_controller2.NEScount[7]
.sym 105267 $PACKER_VCC_NET
.sym 105270 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 105271 $PACKER_VCC_NET
.sym 105274 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105275 $PACKER_VCC_NET
.sym 105280 $nextpnr_ICESTORM_LC_41$I3
.sym 105858 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 105859 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105860 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 105861 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105862 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 105863 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 105864 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 105867 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 105868 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105870 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 105871 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105872 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 105873 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 105874 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 105875 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 105876 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105877 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 105878 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105879 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 105880 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 105881 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 105882 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105883 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 105884 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 105885 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 105886 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 105887 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 105888 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105890 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 105891 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 105894 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 105895 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 105896 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[3]
.sym 105898 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 105899 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 105900 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 105902 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 105903 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 105904 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 105906 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 105907 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 105908 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 105910 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 105911 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 105912 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]
.sym 105914 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 105915 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 105916 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 105917 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105918 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 105919 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 105920 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 105922 col[0]
.sym 105923 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 105926 col[1]
.sym 105927 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 105928 char_x2[1]
.sym 105930 col[2]
.sym 105931 char_x2[2]
.sym 105934 col[3]
.sym 105935 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 105938 col[4]
.sym 105939 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 105942 col[5]
.sym 105943 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 105946 col[6]
.sym 105947 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 105950 col[7]
.sym 105951 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105954 col[8]
.sym 105955 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105958 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 105959 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105963 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 105964 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 105965 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 105966 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1
.sym 105967 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 105968 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3
.sym 105969 new_x2[2]
.sym 105973 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I1[2]
.sym 105980 char_y2[6]
.sym 105984 char_y2[8]
.sym 105986 char_y1[2]
.sym 105990 $PACKER_VCC_NET
.sym 105991 char_y1[3]
.sym 105994 $PACKER_VCC_NET
.sym 105995 char_y1[4]
.sym 105996 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 105998 $PACKER_VCC_NET
.sym 105999 char_y1[5]
.sym 106000 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 106003 char_y1[6]
.sym 106004 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 106007 char_y1[7]
.sym 106008 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 106011 char_y1[8]
.sym 106012 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 106015 char_y1[9]
.sym 106016 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 106020 $nextpnr_ICESTORM_LC_4$I3
.sym 106021 new_y2[0]
.sym 106028 char_y2[4]
.sym 106029 new_y2[6]
.sym 106033 new_y2[3]
.sym 106037 new_y2[8]
.sym 106044 char_y2[7]
.sym 106045 new_x2[1]
.sym 106050 char_y2[4]
.sym 106055 char_y2[5]
.sym 106058 $PACKER_VCC_NET
.sym 106059 char_y2[6]
.sym 106060 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 106063 char_y2[7]
.sym 106064 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 106067 char_y2[8]
.sym 106068 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 106071 char_y2[9]
.sym 106072 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 106076 $nextpnr_ICESTORM_LC_29$I3
.sym 106077 new_y2[4]
.sym 106082 new_y2[0]
.sym 106085 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 106086 new_y2[1]
.sym 106087 $PACKER_VCC_NET
.sym 106088 new_y2[0]
.sym 106090 new_y2[2]
.sym 106092 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106094 new_y2[3]
.sym 106095 $PACKER_VCC_NET
.sym 106096 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106098 new_y2[4]
.sym 106099 $PACKER_VCC_NET
.sym 106100 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 106102 new_y2[5]
.sym 106103 $PACKER_VCC_NET
.sym 106104 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106106 new_y2[6]
.sym 106107 $PACKER_VCC_NET
.sym 106108 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106110 new_y2[7]
.sym 106111 $PACKER_VCC_NET
.sym 106112 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106114 new_y2[8]
.sym 106115 $PACKER_VCC_NET
.sym 106116 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 106117 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 106118 new_y2[9]
.sym 106119 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 106120 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 106122 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 106123 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 106124 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 106126 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 106127 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 106128 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 106132 new_y2[0]
.sym 106134 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 106135 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 106136 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 106138 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 106139 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 106140 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 106142 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 106143 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1[1]
.sym 106144 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 106147 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 106148 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 106149 new_y2[1]
.sym 106150 new_y2[0]
.sym 106151 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106152 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106155 buttons2[3]
.sym 106156 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 106157 new_y2[9]
.sym 106158 new_y2[8]
.sym 106159 new_y2[7]
.sym 106160 new_y2[6]
.sym 106169 new_y2[5]
.sym 106170 new_y2[4]
.sym 106171 new_y2[3]
.sym 106172 new_y2[2]
.sym 106189 u_controller2.shift_reg[3]
.sym 106193 u_controller2.shift_reg[2]
.sym 106203 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 106204 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 106209 u_controller2.shift_reg[1]
.sym 106217 u_controller2.shift_reg[2]
.sym 106221 u_controller2.shift_reg[0]
.sym 106233 data2$SB_IO_IN
.sym 106821 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 106822 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106823 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106824 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106825 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 106826 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106827 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106828 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106829 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106830 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106831 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106832 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 106841 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106842 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106843 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106844 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 106850 row[0]
.sym 106851 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106852 char_y2[0]
.sym 106854 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 106855 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 106856 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 106858 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 106859 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 106860 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 106862 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106863 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 106864 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 106866 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106867 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106868 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 106870 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106871 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 106872 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 106874 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106875 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 106876 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 106878 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106879 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 106880 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 106882 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 106883 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 106884 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 106886 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 106887 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 106888 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 106892 $nextpnr_ICESTORM_LC_0$I3
.sym 106893 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106894 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1
.sym 106895 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 106896 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 106900 char_y2[9]
.sym 106901 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106902 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106903 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 106904 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 106905 new_y1[1]
.sym 106909 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106910 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106911 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 106912 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 106914 row[0]
.sym 106915 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106918 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 106919 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106920 char_y1[1]
.sym 106922 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 106923 char_y1[2]
.sym 106926 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106927 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106930 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106931 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106934 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106935 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106938 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106939 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106942 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106943 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106946 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 106947 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106950 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 106951 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106955 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 106956 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 106960 $nextpnr_ICESTORM_LC_7$I3
.sym 106961 new_y1[4]
.sym 106968 char_y1[4]
.sym 106972 char_y1[3]
.sym 106974 $PACKER_VCC_NET
.sym 106975 char_y1[3]
.sym 106976 char_y1[2]
.sym 106978 row[0]
.sym 106979 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106982 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 106983 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 106984 char_y2[1]
.sym 106986 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 106987 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 106988 char_y2[2]
.sym 106990 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106991 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 106992 char_y2[3]
.sym 106994 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106995 char_y2[4]
.sym 106997 char_y2[5]
.sym 106998 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106999 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107000 char_y2[4]
.sym 107002 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107003 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107006 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107007 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107010 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107011 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107014 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 107015 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107019 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 107020 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 107024 $nextpnr_ICESTORM_LC_5$I3
.sym 107025 new_y2[2]
.sym 107033 new_y2[1]
.sym 107040 char_y2[5]
.sym 107057 new_y2[9]
.sym 107061 new_y2[5]
.sym 107074 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 107075 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 107078 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 107079 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 107080 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 107082 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 107083 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 107084 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 107086 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 107087 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 107088 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 107091 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 107092 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 107095 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 107096 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 107099 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 107100 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 107103 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 107104 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 107107 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107108 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CI
.sym 107111 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107112 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 107113 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 107114 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 107115 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 107116 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 107117 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 107118 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 107119 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 107120 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[3]
.sym 107121 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 107122 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 107123 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 107124 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[3]
.sym 107125 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 107126 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 107127 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 107128 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 107129 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 107130 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 107131 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 107132 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 107135 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 107136 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 107137 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 107138 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[1]
.sym 107139 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 107140 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]
.sym 107141 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 107142 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 107143 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 107144 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 107145 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 107146 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 107147 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 107148 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 107149 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 107150 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 107151 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 107152 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 107153 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 107154 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 107155 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 107156 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 107159 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 107160 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 107161 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 107162 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 107163 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 107164 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 107165 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 107166 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 107167 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 107168 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 107170 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107171 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[1]
.sym 107172 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]
.sym 107177 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 107178 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[1]
.sym 107179 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 107180 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]
.sym 107181 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 107182 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 107183 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 107184 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 107187 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 107188 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 107189 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107190 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 107191 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 107192 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 107193 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 107194 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 107195 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 107196 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 107197 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107198 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[1]
.sym 107199 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 107200 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]
.sym 107778 new_y1[3]
.sym 107782 new_y1[4]
.sym 107786 new_y1[5]
.sym 107790 new_y1[6]
.sym 107791 $PACKER_VCC_NET
.sym 107794 new_y1[7]
.sym 107798 new_y1[8]
.sym 107802 new_y1[9]
.sym 107803 $PACKER_VCC_NET
.sym 107808 $nextpnr_ICESTORM_LC_21$I3
.sym 107810 new_y1[0]
.sym 107815 new_y1[1]
.sym 107818 $PACKER_VCC_NET
.sym 107819 new_y1[2]
.sym 107820 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 107823 new_y1[3]
.sym 107824 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 107827 new_y1[4]
.sym 107828 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 107831 new_y1[5]
.sym 107832 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 107835 new_y1[6]
.sym 107836 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 107839 new_y1[7]
.sym 107840 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 107843 new_y1[8]
.sym 107844 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 107847 new_y1[9]
.sym 107848 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 107849 new_y1[7]
.sym 107853 next_row[1]
.sym 107857 new_y1[6]
.sym 107861 next_row[2]
.sym 107865 new_y1[5]
.sym 107869 new_y1[2]
.sym 107873 new_y1[0]
.sym 107880 char_y1[7]
.sym 107881 next_row[6]
.sym 107888 char_y1[2]
.sym 107889 next_row[0]
.sym 107896 char_y1[5]
.sym 107897 new_y1[3]
.sym 107904 char_y1[6]
.sym 107906 row[0]
.sym 107907 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107908 char_y1[0]
.sym 107910 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107911 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107912 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 107914 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107915 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107916 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107918 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107919 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107920 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107922 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107923 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107924 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107926 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107927 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107928 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107930 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107931 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107932 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107934 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107935 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107936 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107938 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107939 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107940 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107942 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 107943 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 107944 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 107946 $PACKER_VCC_NET
.sym 107948 $nextpnr_ICESTORM_LC_6$I3
.sym 107952 $nextpnr_ICESTORM_LC_6$COUT
.sym 107953 new_y1[9]
.sym 107957 next_row[3]
.sym 107961 new_y1[8]
.sym 107968 char_y1[9]
.sym 107974 state[2]
.sym 107975 state[1]
.sym 107976 state[0]
.sym 107978 state[2]
.sym 107979 state[1]
.sym 107980 state[0]
.sym 107984 char_y1[8]
.sym 107986 state[2]
.sym 107987 state[1]
.sym 107988 state[0]
.sym 107990 state[2]
.sym 107991 state[1]
.sym 107992 state[0]
.sym 107994 state[2]
.sym 107995 state[1]
.sym 107996 state[0]
.sym 107998 state[2]
.sym 107999 state[1]
.sym 108000 state[0]
.sym 108002 state[2]
.sym 108003 state[1]
.sym 108004 state[0]
.sym 108022 state[2]
.sym 108023 state[1]
.sym 108024 state[0]
.sym 108033 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108034 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 108035 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 108036 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108038 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 108039 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 108040 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 108043 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108044 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108045 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 108046 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 108047 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108048 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 108050 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 108051 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108052 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 108053 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108054 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 108055 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108056 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 108059 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108060 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 108062 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 108063 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 108064 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 108065 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108066 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 108067 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 108068 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 108071 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 108072 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 108073 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108074 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 108075 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 108076 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108078 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108079 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 108080 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 108081 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 108082 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108083 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 108084 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 108086 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108087 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 108088 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 108090 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 108091 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 108092 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 108093 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 108094 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108095 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 108096 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108098 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 108099 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 108102 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 108103 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 108104 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 108106 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 108107 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 108108 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 108110 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 108111 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 108112 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 108114 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 108115 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 108116 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[3]
.sym 108118 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 108119 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 108120 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 108122 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 108123 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 108124 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 108126 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 108127 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 108128 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 108142 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 108143 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 108144 latch2$SB_IO_OUT
.sym 108666 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108667 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA[3]
.sym 108668 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_1_RDATA[3]
.sym 108738 new_y1[0]
.sym 108741 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 108742 new_y1[1]
.sym 108743 $PACKER_VCC_NET
.sym 108744 new_y1[0]
.sym 108746 new_y1[2]
.sym 108748 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 108750 new_y1[3]
.sym 108751 $PACKER_VCC_NET
.sym 108752 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 108754 new_y1[4]
.sym 108755 $PACKER_VCC_NET
.sym 108756 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 108758 new_y1[5]
.sym 108759 $PACKER_VCC_NET
.sym 108760 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 108762 new_y1[6]
.sym 108763 $PACKER_VCC_NET
.sym 108764 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 108766 new_y1[7]
.sym 108767 $PACKER_VCC_NET
.sym 108768 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 108770 new_y1[8]
.sym 108771 $PACKER_VCC_NET
.sym 108772 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 108773 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108774 new_y1[9]
.sym 108775 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 108776 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 108778 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 108779 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 108780 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 108783 buttons1[3]
.sym 108784 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 108785 new_y1[1]
.sym 108786 new_y1[0]
.sym 108787 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 108788 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108789 new_y1[9]
.sym 108790 new_y1[8]
.sym 108791 new_y1[7]
.sym 108792 new_y1[6]
.sym 108794 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 108795 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 108796 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 108798 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 108799 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 108800 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 108802 col[0]
.sym 108803 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108804 char_x1[0]
.sym 108806 col[1]
.sym 108807 char_x1[1]
.sym 108810 col[2]
.sym 108811 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108814 col[3]
.sym 108815 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108818 col[4]
.sym 108819 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108822 col[5]
.sym 108823 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108826 col[6]
.sym 108827 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108830 col[7]
.sym 108831 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108834 col[8]
.sym 108835 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108838 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 108839 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108843 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 108844 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 108846 $PACKER_VCC_NET
.sym 108848 $nextpnr_ICESTORM_LC_35$I3
.sym 108849 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 108850 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 108851 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 108852 $nextpnr_ICESTORM_LC_35$COUT
.sym 108854 $PACKER_VCC_NET
.sym 108855 char_x1[2]
.sym 108856 char_x1[1]
.sym 108858 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108859 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 108860 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108861 next_row[7]
.sym 108866 new_x1[1]
.sym 108870 new_x1[2]
.sym 108871 $PACKER_VCC_NET
.sym 108874 new_x1[3]
.sym 108875 $PACKER_VCC_NET
.sym 108878 new_x1[4]
.sym 108879 $PACKER_VCC_NET
.sym 108882 new_x1[5]
.sym 108886 new_x1[6]
.sym 108890 new_x1[7]
.sym 108891 $PACKER_VCC_NET
.sym 108894 new_x1[8]
.sym 108895 $PACKER_VCC_NET
.sym 108898 new_x1[9]
.sym 108904 $nextpnr_ICESTORM_LC_27$I3
.sym 108909 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 108910 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 108911 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 108912 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 108914 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 108915 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 108916 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 108922 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 108923 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 108924 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 108939 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I1[0]
.sym 108940 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 108949 u_controller1.shift_reg[3]
.sym 108961 u_koopa_rom.mem.0.4_RDATA[0]
.sym 108962 u_koopa_rom.mem.0.4_RDATA_3[1]
.sym 108963 u_koopa_rom.mem.0.4_RDATA_3[2]
.sym 108964 u_koopa_rom.mem.0.4_RDATA_3[3]
.sym 108967 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108968 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 108969 u_koopa_rom.mem.0.0_RDATA[0]
.sym 108970 u_koopa_rom.mem.0.0_RDATA[1]
.sym 108971 u_koopa_rom.mem.0.0_RDATA_3[2]
.sym 108972 u_koopa_rom.mem.0.0_RDATA_3[3]
.sym 108975 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108976 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 108983 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108984 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 108985 u_koopa_rom.mem.0.0_RDATA[0]
.sym 108986 u_koopa_rom.mem.0.0_RDATA[1]
.sym 108987 u_koopa_rom.mem.0.0_RDATA[2]
.sym 108988 u_koopa_rom.mem.0.0_RDATA[3]
.sym 108989 new_x1[1]
.sym 108993 facing_right1
.sym 108994 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 108995 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 108996 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 108997 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 108998 facing_right1
.sym 108999 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 109000 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 109001 facing_right1
.sym 109002 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 109003 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 109004 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 109005 $PACKER_VCC_NET
.sym 109009 facing_right1
.sym 109010 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 109011 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 109012 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 109013 facing_right1
.sym 109014 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 109015 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 109016 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 109017 facing_right1
.sym 109018 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 109019 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 109020 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 109021 facing_right1
.sym 109022 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 109023 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 109024 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 109025 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 109026 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 109027 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 109030 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 109031 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 109032 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109034 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 109035 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109036 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109038 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 109039 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109040 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109042 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109043 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 109044 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109046 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 109047 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 109048 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 109050 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109051 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 109052 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 109054 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109055 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 109056 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3
.sym 109058 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109059 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 109060 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109062 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 109063 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 109064 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 109066 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 109067 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 109068 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 109070 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 109071 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 109072 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109074 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 109075 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 109076 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109077 facing_right1
.sym 109078 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 109079 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 109080 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 109081 facing_right1
.sym 109082 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 109083 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 109084 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 109086 facing_right1
.sym 109087 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 109088 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 109089 u_koopa_rom.mem.0.0_RDATA[0]
.sym 109090 u_koopa_rom.mem.0.0_RDATA[1]
.sym 109091 u_koopa_rom.mem.0.2_RDATA_3[2]
.sym 109092 u_koopa_rom.mem.0.2_RDATA_3[3]
.sym 109093 u_koopa_rom.mem.0.0_RDATA[0]
.sym 109094 u_koopa_rom.mem.0.0_RDATA[1]
.sym 109095 u_koopa_rom.mem.0.2_RDATA_1[2]
.sym 109096 u_koopa_rom.mem.0.2_RDATA_1[3]
.sym 109097 u_koopa_rom.mem.0.4_RDATA[0]
.sym 109098 u_koopa_rom.mem.0.4_RDATA_1[1]
.sym 109099 u_koopa_rom.mem.0.4_RDATA_1[2]
.sym 109100 u_koopa_rom.mem.0.4_RDATA_1[3]
.sym 109101 u_koopa_rom.mem.0.0_RDATA[0]
.sym 109102 u_koopa_rom.mem.0.0_RDATA[1]
.sym 109103 u_koopa_rom.mem.0.0_RDATA_1[2]
.sym 109104 u_koopa_rom.mem.0.0_RDATA_1[3]
.sym 109106 facing_right1
.sym 109107 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 109108 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 109109 u_koopa_rom.mem.0.0_RDATA[0]
.sym 109110 u_koopa_rom.mem.0.0_RDATA[1]
.sym 109111 u_koopa_rom.mem.0.2_RDATA[2]
.sym 109112 u_koopa_rom.mem.0.2_RDATA[3]
.sym 109113 u_koopa_rom.mem.0.0_RDATA[0]
.sym 109114 u_koopa_rom.mem.0.0_RDATA[1]
.sym 109115 u_koopa_rom.mem.0.2_RDATA_2[2]
.sym 109116 u_koopa_rom.mem.0.2_RDATA_2[3]
.sym 109118 facing_right1
.sym 109119 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 109120 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 109665 new_x1[5]
.sym 109676 char_x1[5]
.sym 109697 new_y1[5]
.sym 109698 new_y1[4]
.sym 109699 new_y1[3]
.sym 109700 new_y1[2]
.sym 109702 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 109703 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 109704 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 109706 buttons1[2]
.sym 109707 u_controller1.buttons_SB_LUT4_I1_I2
.sym 109708 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 109710 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 109711 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 109712 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 109714 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 109715 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 109716 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 109718 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 109719 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 109720 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 109728 new_y1[0]
.sym 109730 char_x1[1]
.sym 109734 $PACKER_VCC_NET
.sym 109735 char_x1[2]
.sym 109738 $PACKER_VCC_NET
.sym 109739 char_x1[3]
.sym 109740 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109743 char_x1[4]
.sym 109744 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109746 $PACKER_VCC_NET
.sym 109747 char_x1[5]
.sym 109748 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109751 char_x1[6]
.sym 109752 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109755 char_x1[7]
.sym 109756 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109759 char_x1[8]
.sym 109760 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109763 char_x1[9]
.sym 109764 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 109768 $nextpnr_ICESTORM_LC_17$I3
.sym 109772 char_x1[3]
.sym 109773 new_x1[6]
.sym 109777 new_x1[0]
.sym 109784 char_x1[4]
.sym 109785 new_x1[4]
.sym 109789 new_x1[3]
.sym 109794 col[0]
.sym 109795 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109798 col[1]
.sym 109799 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 109800 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109802 col[2]
.sym 109803 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 109804 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109806 col[3]
.sym 109807 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 109808 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109810 col[4]
.sym 109811 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 109812 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109814 col[5]
.sym 109815 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 109816 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109818 col[6]
.sym 109819 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 109820 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109822 col[7]
.sym 109823 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 109824 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109826 col[8]
.sym 109827 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 109828 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109830 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 109831 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 109832 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 109834 $PACKER_VCC_NET
.sym 109836 $nextpnr_ICESTORM_LC_15$I3
.sym 109840 $nextpnr_ICESTORM_LC_15$COUT
.sym 109844 char_x1[9]
.sym 109845 new_x1[7]
.sym 109849 new_x1[8]
.sym 109856 char_x1[8]
.sym 109858 new_x1[0]
.sym 109861 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 109862 new_x1[1]
.sym 109863 $PACKER_VCC_NET
.sym 109864 new_x1[0]
.sym 109866 new_x1[2]
.sym 109868 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 109870 new_x1[3]
.sym 109871 $PACKER_VCC_NET
.sym 109872 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109874 new_x1[4]
.sym 109875 $PACKER_VCC_NET
.sym 109876 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109878 new_x1[5]
.sym 109879 $PACKER_VCC_NET
.sym 109880 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109882 new_x1[6]
.sym 109883 $PACKER_VCC_NET
.sym 109884 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109886 new_x1[7]
.sym 109887 $PACKER_VCC_NET
.sym 109888 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109890 new_x1[8]
.sym 109891 $PACKER_VCC_NET
.sym 109892 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109894 new_x1[9]
.sym 109895 $PACKER_VCC_NET
.sym 109896 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 109899 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2[0]
.sym 109900 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 109902 buttons1[0]
.sym 109903 u_controller1.buttons_SB_LUT4_I1_1_I2
.sym 109904 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 109905 new_x1[9]
.sym 109906 new_x1[8]
.sym 109907 new_x1[7]
.sym 109908 new_x1[6]
.sym 109911 buttons1[1]
.sym 109912 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 109913 new_x1[1]
.sym 109914 new_x1[0]
.sym 109915 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 109916 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 109917 u_controller1.shift_reg[2]
.sym 109922 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 109923 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 109926 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 109927 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 109928 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 109930 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 109931 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 109932 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 109934 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 109935 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 109936 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 109938 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 109939 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 109940 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 109942 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 109943 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 109944 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 109947 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 109948 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 109951 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 109952 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 109955 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 109956 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 109959 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 109960 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 109963 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 109964 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 109967 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 109968 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 109971 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 109972 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 109975 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 109976 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109979 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 109980 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109982 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 109983 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 109984 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 109985 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 109986 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 109987 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109988 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 109990 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 109991 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 109992 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109994 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 109995 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 109996 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109998 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 109999 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 110000 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110002 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 110003 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 110004 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110006 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[1]
.sym 110007 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[2]
.sym 110008 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 110010 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 110011 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 110012 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 110014 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 110015 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 110016 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110018 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[1]
.sym 110019 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[2]
.sym 110020 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 110022 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 110023 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 110024 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 110026 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 110027 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 110028 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 110029 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 110030 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110031 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 110032 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 110035 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 110036 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 110039 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 110040 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 110043 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 110044 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 110047 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 110048 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 110053 u_koopa_rom.mem.0.0_RDATA[0]
.sym 110054 u_koopa_rom.mem.0.0_RDATA[1]
.sym 110055 u_koopa_rom.mem.0.0_RDATA_2[2]
.sym 110056 u_koopa_rom.mem.0.0_RDATA_2[3]
.sym 110057 u_koopa_rom.mem.0.4_RDATA[0]
.sym 110058 u_koopa_rom.mem.0.4_RDATA_2[1]
.sym 110059 u_koopa_rom.mem.0.4_RDATA_2[2]
.sym 110060 u_koopa_rom.mem.0.4_RDATA_2[3]
.sym 110063 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 110064 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 110065 u_koopa_rom.mem.0.4_RDATA[0]
.sym 110066 u_koopa_rom.mem.0.4_RDATA[1]
.sym 110067 u_koopa_rom.mem.0.4_RDATA[2]
.sym 110068 u_koopa_rom.mem.0.4_RDATA[3]
.sym 110075 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 110076 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 110079 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 110080 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 110649 new_x1[2]
.sym 110658 next_row[2]
.sym 110662 next_row[3]
.sym 110666 next_row[4]
.sym 110667 $PACKER_VCC_NET
.sym 110670 next_row[5]
.sym 110674 next_row[6]
.sym 110678 next_row[7]
.sym 110682 next_row[8]
.sym 110686 next_row[9]
.sym 110687 $PACKER_VCC_NET
.sym 110692 $nextpnr_ICESTORM_LC_50$I3
.sym 110698 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 110699 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 110700 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 110706 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 110707 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 110708 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 110712 new_x1[0]
.sym 110722 next_row[0]
.sym 110727 next_row[1]
.sym 110728 next_row[0]
.sym 110731 next_row[2]
.sym 110732 u_vga.row_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 110735 next_row[3]
.sym 110736 u_vga.row_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 110739 next_row[4]
.sym 110740 u_vga.row_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 110743 next_row[5]
.sym 110744 u_vga.row_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 110747 next_row[6]
.sym 110748 u_vga.row_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 110751 next_row[7]
.sym 110752 u_vga.row_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 110755 next_row[8]
.sym 110756 u_vga.row_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 110759 next_row[9]
.sym 110760 u_vga.row_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 110764 next_row[0]
.sym 110772 char_x1[2]
.sym 110776 char_x1[1]
.sym 110780 char_x1[7]
.sym 110784 char_x1[6]
.sym 110786 new_x1[0]
.sym 110791 new_x1[1]
.sym 110794 $PACKER_VCC_NET
.sym 110795 new_x1[2]
.sym 110796 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 110799 new_x1[3]
.sym 110800 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 110803 new_x1[4]
.sym 110804 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 110807 new_x1[5]
.sym 110808 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 110811 new_x1[6]
.sym 110812 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 110815 new_x1[7]
.sym 110816 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 110819 new_x1[8]
.sym 110820 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 110821 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 110822 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 110823 new_x1[9]
.sym 110824 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 110826 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 110827 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 110828 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 110833 new_x1[5]
.sym 110834 new_x1[4]
.sym 110835 new_x1[3]
.sym 110836 new_x1[2]
.sym 110842 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 110843 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 110844 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 110846 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 110847 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 110848 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 110850 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 110851 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 110852 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 110855 latch1_SB_LUT4_O_I3[0]
.sym 110856 latch1_SB_LUT4_O_I3[1]
.sym 110857 next_row[9]
.sym 110861 next_row[5]
.sym 110865 next_row[8]
.sym 110871 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 110872 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110874 latch1_SB_LUT4_O_I3[0]
.sym 110875 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 110876 latch1_SB_LUT4_O_I3[1]
.sym 110877 new_x1[9]
.sym 110881 u_controller1.shift_reg[0]
.sym 110887 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110888 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110891 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110892 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110895 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 110896 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110897 u_controller1.shift_reg[2]
.sym 110903 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110904 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110907 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110908 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110909 u_controller1.shift_reg[1]
.sym 110914 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110915 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 110918 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110919 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 110920 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 110922 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110923 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 110924 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 110926 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110927 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 110928 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 110930 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110931 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 110932 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 110934 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 110936 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110940 $nextpnr_ICESTORM_LC_46$I3
.sym 110943 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110944 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110947 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 110948 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 110951 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 110952 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 110955 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 110956 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 110959 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 110960 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 110963 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 110964 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 110967 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 110968 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 110971 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 110972 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 110983 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 110984 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 110999 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 111000 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 111030 ctrl_clk1_SB_LUT4_O_I3[0]
.sym 111031 latch1$SB_IO_OUT
.sym 111032 ctrl_clk1_SB_LUT4_O_I3[2]
.sym 111618 next_row[1]
.sym 111622 next_row[2]
.sym 111623 $PACKER_VCC_NET
.sym 111626 next_row[3]
.sym 111630 next_row[4]
.sym 111631 $PACKER_VCC_NET
.sym 111634 next_row[5]
.sym 111638 next_row[6]
.sym 111642 next_row[7]
.sym 111646 next_row[8]
.sym 111650 next_row[9]
.sym 111651 $PACKER_VCC_NET
.sym 111655 vsync_SB_LUT4_O_I2
.sym 111656 vsync_SB_LUT4_O_I3
.sym 111676 u_controller1.ctr[0]
.sym 111677 next_row[7]
.sym 111678 next_row[6]
.sym 111679 next_row[5]
.sym 111680 next_row[4]
.sym 111683 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 111684 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 111685 next_col[1]
.sym 111689 next_col[2]
.sym 111693 next_row[9]
.sym 111694 next_row[8]
.sym 111695 next_row[3]
.sym 111696 next_row[2]
.sym 111698 next_row[1]
.sym 111699 next_row[0]
.sym 111700 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1_I3[2]
.sym 111701 next_row[4]
.sym 111705 col[3]
.sym 111709 next_col[3]
.sym 111714 u_controller1.ctr[0]
.sym 111719 u_controller1.ctr[1]
.sym 111720 u_controller1.ctr[0]
.sym 111723 u_controller1.ctr[2]
.sym 111724 u_controller1.ctr_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 111727 u_controller1.ctr[3]
.sym 111728 u_controller1.ctr_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 111731 u_controller1.ctr[4]
.sym 111732 u_controller1.ctr_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 111735 u_controller1.ctr[5]
.sym 111736 u_controller1.ctr_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 111739 u_controller1.ctr[6]
.sym 111740 u_controller1.ctr_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 111743 u_controller1.ctr[7]
.sym 111744 u_controller1.ctr_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 111747 ctrl_clk1_SB_LUT4_O_I3[0]
.sym 111748 u_controller1.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 111751 u_controller1.NEScount[0]
.sym 111752 u_controller1.ctr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 111755 u_controller1.NEScount[1]
.sym 111756 u_controller1.ctr_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 111759 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 111760 u_controller1.ctr_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 111763 latch1_SB_LUT4_O_I3[0]
.sym 111764 u_controller1.ctr_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 111767 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 111768 u_controller1.ctr_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 111771 u_controller1.NEScount[5]
.sym 111772 u_controller1.ctr_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 111775 u_controller1.NEScount[6]
.sym 111776 u_controller1.ctr_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 111779 u_controller1.NEScount[7]
.sym 111780 u_controller1.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 111783 u_controller1.NEScount[8]
.sym 111784 u_controller1.ctr_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 111787 u_controller1.NEScount[9]
.sym 111788 u_controller1.ctr_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 111790 u_controller1.NEScount[7]
.sym 111791 u_controller1.NEScount[6]
.sym 111792 u_controller1.NEScount[5]
.sym 111793 u_controller1.NEScount[9]
.sym 111794 u_controller1.NEScount[8]
.sym 111795 u_controller1.NEScount[1]
.sym 111796 u_controller1.NEScount[0]
.sym 111797 u_controller1.NEScount[9]
.sym 111798 u_controller1.NEScount[8]
.sym 111799 u_controller1.NEScount[1]
.sym 111800 u_controller1.NEScount[0]
.sym 111806 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 111807 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 111808 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 111810 latch1_SB_LUT4_O_I3[0]
.sym 111814 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 111815 $PACKER_VCC_NET
.sym 111818 u_controller1.NEScount[5]
.sym 111819 $PACKER_VCC_NET
.sym 111822 u_controller1.NEScount[6]
.sym 111823 $PACKER_VCC_NET
.sym 111826 u_controller1.NEScount[7]
.sym 111827 $PACKER_VCC_NET
.sym 111830 u_controller1.NEScount[8]
.sym 111831 $PACKER_VCC_NET
.sym 111834 u_controller1.NEScount[9]
.sym 111835 $PACKER_VCC_NET
.sym 111840 $nextpnr_ICESTORM_LC_2$I3
.sym 111851 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 111852 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 111853 data1$SB_IO_IN
.sym 111859 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 111860 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 111861 u_controller1.shift_reg[1]
.sym 111865 u_controller1.shift_reg[0]
.sym 111874 col[7]
.sym 111875 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 111878 col[8]
.sym 111879 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 111880 back_addr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 111882 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 111883 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 111884 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[3]
.sym 111887 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 111888 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[3]
.sym 111891 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 111892 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[3]
.sym 111895 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 111896 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[3]
.sym 111899 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 111900 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[3]
.sym 111903 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 111904 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 111907 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 111908 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 111911 back_addr_SB_DFF_Q_D_SB_CARRY_CO_I1
.sym 111912 back_addr_SB_DFF_Q_D_SB_CARRY_CO_CI
.sym 111916 $nextpnr_ICESTORM_LC_51$I3
.sym 111919 back_addr[14]
.sym 111920 back_addr[13]
.sym 111925 back_addr_SB_DFF_Q_D
.sym 111929 back_addr[12]
.sym 111933 u_marco_rom.u_palette.index[3]
.sym 111934 u_marco_rom.u_palette.index[2]
.sym 111935 u_marco_rom.u_palette.index[1]
.sym 111936 u_marco_rom.u_palette.index[0]
.sym 111970 char_rgb1_SB_DFFSR_Q_D[0]
.sym 111971 char_rgb1_SB_DFFSR_Q_D[1]
.sym 111972 char_rgb1_SB_DFFSR_Q_D[2]
.sym 111974 char_rgb1_SB_DFFSR_Q_R[0]
.sym 111975 char_rgb1_SB_DFFSR_Q_R[1]
.sym 111976 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 111977 char_rgb1_SB_DFFSR_Q_R[0]
.sym 111978 char_rgb1_SB_DFFSR_Q_R[1]
.sym 111979 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 111980 char_rgb1_SB_DFFSR_Q_D[0]
.sym 111991 char_rgb1_SB_DFFSR_Q_R[1]
.sym 111992 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 111994 char_rgb1_SB_DFFSR_Q_R[0]
.sym 111995 char_rgb1_SB_DFFSR_Q_R[1]
.sym 111996 char_rgb1_SB_DFFSR_Q_D[1]
.sym 111997 char_rgb1_SB_DFFSR_Q_R[0]
.sym 111998 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 111999 char_rgb1_SB_DFFSR_Q_D[0]
.sym 112000 char_rgb1_SB_DFFSR_Q_D[1]
.sym 112358 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 112359 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 112360 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 112382 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 112383 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_1_RDATA[11]
.sym 112384 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA[11]
.sym 112613 col[6]
.sym 112641 next_col[4]
.sym 112642 next_row[3]
.sym 112643 next_col[3]
.sym 112644 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 112645 next_col[3]
.sym 112646 next_col[2]
.sym 112647 next_col[1]
.sym 112648 next_col[0]
.sym 112649 next_col[7]
.sym 112650 next_col[6]
.sym 112651 next_col[2]
.sym 112652 next_col[0]
.sym 112657 next_col[5]
.sym 112658 next_row[2]
.sym 112659 next_col[1]
.sym 112660 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 112661 next_col[7]
.sym 112662 next_col[6]
.sym 112663 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 112664 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 112666 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 112667 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 112668 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 112669 next_col[0]
.sym 112673 next_col[9]
.sym 112674 next_col[8]
.sym 112675 next_col[5]
.sym 112676 next_col[4]
.sym 112677 next_row[9]
.sym 112678 next_col[9]
.sym 112679 next_row[8]
.sym 112680 next_col[8]
.sym 112681 next_col[7]
.sym 112685 next_col[4]
.sym 112689 col[4]
.sym 112693 next_col[6]
.sym 112697 col[5]
.sym 112701 next_col[5]
.sym 112706 next_col[4]
.sym 112710 next_col[5]
.sym 112711 $PACKER_VCC_NET
.sym 112714 next_col[6]
.sym 112715 $PACKER_VCC_NET
.sym 112718 next_col[7]
.sym 112722 next_col[8]
.sym 112723 $PACKER_VCC_NET
.sym 112726 next_col[9]
.sym 112732 $nextpnr_ICESTORM_LC_11$I3
.sym 112733 next_col[8]
.sym 112738 next_col[7]
.sym 112742 next_col[8]
.sym 112743 $PACKER_VCC_NET
.sym 112746 next_col[9]
.sym 112752 $nextpnr_ICESTORM_LC_19$I3
.sym 112757 next_col[9]
.sym 112770 next_row[5]
.sym 112774 next_row[6]
.sym 112778 next_row[7]
.sym 112782 next_row[8]
.sym 112786 next_row[9]
.sym 112787 $PACKER_VCC_NET
.sym 112790 $PACKER_VCC_NET
.sym 112792 $nextpnr_ICESTORM_LC_23$I3
.sym 112794 final_rgb[5]
.sym 112795 rgb_SB_LUT4_O_I2
.sym 112796 $nextpnr_ICESTORM_LC_23$COUT
.sym 112825 inside_char_tile_next_next2
.sym 112829 back_addr[11]
.sym 112850 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[0]
.sym 112851 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[1]
.sym 112852 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 112854 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[0]
.sym 112855 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 112856 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 112866 char_rgb2[5]
.sym 112867 tile_rgb[5]
.sym 112868 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 112870 u_marco_rom.u_palette.index[3]
.sym 112871 u_marco_rom.u_palette.index[2]
.sym 112872 u_marco_rom.u_palette.index[1]
.sym 112873 u_marco_rom.u_palette.index[3]
.sym 112874 u_marco_rom.u_palette.index[2]
.sym 112875 u_marco_rom.u_palette.index[1]
.sym 112876 u_marco_rom.u_palette.index[0]
.sym 112877 u_marco_rom.u_palette.index[3]
.sym 112878 u_marco_rom.u_palette.index[2]
.sym 112879 u_marco_rom.u_palette.index[1]
.sym 112880 u_marco_rom.u_palette.index[0]
.sym 112881 char_rgb2[5]
.sym 112882 char_rgb2[4]
.sym 112883 char_rgb2[3]
.sym 112884 char_rgb2[2]
.sym 112885 char_rgb2[1]
.sym 112886 inside_char_tile2
.sym 112887 char_rgb2[0]
.sym 112888 inside_char_tile2_SB_LUT4_I1_I3[3]
.sym 112889 u_marco_rom.u_palette.index[3]
.sym 112890 u_marco_rom.u_palette.index[2]
.sym 112891 u_marco_rom.u_palette.index[1]
.sym 112892 u_marco_rom.u_palette.index[0]
.sym 112893 u_marco_rom.u_palette.index[3]
.sym 112894 u_marco_rom.u_palette.index[2]
.sym 112895 u_marco_rom.u_palette.index[1]
.sym 112896 u_marco_rom.u_palette.index[0]
.sym 112898 inside_char_tile2_SB_LUT4_I1_O[0]
.sym 112899 char_rgb2[4]
.sym 112900 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 112906 char_rgb1[3]
.sym 112907 inside_char_tile1
.sym 112908 inside_char_tile1_SB_LUT4_I2_I3[2]
.sym 112909 tile_rgb[3]
.sym 112910 char_rgb2[3]
.sym 112911 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 112912 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 112913 inside_char_tile_next_next1
.sym 112922 char_rgb1[5]
.sym 112923 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 112924 final_rgb_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 112926 char_rgb1[4]
.sym 112927 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 112928 inside_char_tile1_SB_LUT4_I1_O[2]
.sym 112933 char_rgb1[5]
.sym 112934 char_rgb1[4]
.sym 112935 char_rgb1[3]
.sym 112936 char_rgb1[2]
.sym 112937 char_rgb1_SB_DFFSR_Q_1_D[1]
.sym 112941 char_rgb1_SB_DFFSR_Q_D[2]
.sym 112947 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 112948 char_rgb1_SB_DFFSR_Q_1_D[1]
.sym 112957 char_rgb1[1]
.sym 112958 inside_char_tile1
.sym 112959 char_rgb1[0]
.sym 112960 inside_char_tile1_SB_LUT4_I1_I3[3]
.sym 113602 next_col[0]
.sym 113607 next_col[1]
.sym 113608 next_col[0]
.sym 113611 next_col[2]
.sym 113612 u_vga.col_count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 113615 next_col[3]
.sym 113616 u_vga.col_count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 113619 next_col[4]
.sym 113620 u_vga.col_count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 113623 next_col[5]
.sym 113624 u_vga.col_count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 113627 next_col[6]
.sym 113628 u_vga.col_count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 113631 next_col[7]
.sym 113632 u_vga.col_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 113635 next_col[8]
.sym 113636 u_vga.col_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 113639 next_col[9]
.sym 113640 u_vga.col_count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 113644 next_col[0]
.sym 113666 next_col[4]
.sym 113670 next_col[5]
.sym 113674 next_col[6]
.sym 113678 next_col[7]
.sym 113682 next_col[8]
.sym 113683 $PACKER_VCC_NET
.sym 113686 next_col[9]
.sym 113691 hsync_SB_LUT4_O_I2
.sym 113692 hsync_SB_LUT4_O_I3
.sym 113797 $PACKER_VCC_NET
.sym 113816 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 113834 tile_rgb[0]
.sym 113835 char_rgb2[0]
.sym 113836 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 113838 char_rgb2[2]
.sym 113839 tile_rgb[2]
.sym 113840 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 113846 tile_rgb[1]
.sym 113847 char_rgb2[1]
.sym 113848 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 113870 final_rgb[4]
.sym 113871 rgb_SB_LUT4_O_I2
.sym 113872 rgb_SB_LUT4_O_I3
.sym 113890 char_rgb1[1]
.sym 113891 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 113892 final_rgb_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 113898 final_rgb[2]
.sym 113899 rgb_SB_LUT4_O_I2
.sym 113900 rgb_SB_LUT4_O_I3
.sym 113902 final_rgb[0]
.sym 113903 rgb_SB_LUT4_O_I2
.sym 113904 rgb_SB_LUT4_O_I3
.sym 113906 final_rgb[3]
.sym 113907 rgb_SB_LUT4_O_I2
.sym 113908 rgb_SB_LUT4_O_I3
.sym 113910 char_rgb1[0]
.sym 113911 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 113912 final_rgb_SB_DFF_Q_5_D_SB_LUT4_O_I3[2]
.sym 113914 char_rgb1[2]
.sym 113915 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.sym 113916 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 113918 final_rgb[1]
.sym 113919 rgb_SB_LUT4_O_I2
.sym 113920 rgb_SB_LUT4_O_I3
.sym 117804 counter[0]
.sym 118562 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[0]
.sym 118563 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 118564 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 118578 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[0]
.sym 118579 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[1]
.sym 118580 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[2]
.sym 118598 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[0]
.sym 118599 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 118600 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[2]
.sym 118622 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[0]
.sym 118623 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 118624 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 118754 counter[0]
.sym 118759 counter[1]
.sym 118760 counter[0]
.sym 118763 counter[2]
.sym 118764 counter_SB_DFF_Q_21_D_SB_LUT4_O_I3
.sym 118767 counter[3]
.sym 118768 counter_SB_DFF_Q_20_D_SB_LUT4_O_I3
.sym 118771 counter[4]
.sym 118772 counter_SB_DFF_Q_19_D_SB_LUT4_O_I3
.sym 118775 counter[5]
.sym 118776 counter_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 118779 counter[6]
.sym 118780 counter_SB_DFF_Q_17_D_SB_LUT4_O_I3
.sym 118783 counter[7]
.sym 118784 counter_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 118787 counter[8]
.sym 118788 counter_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 118791 counter[9]
.sym 118792 counter_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 118795 counter[10]
.sym 118796 counter_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 118799 counter[11]
.sym 118800 counter_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 118803 counter[12]
.sym 118804 counter_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 118807 counter[13]
.sym 118808 counter_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 118811 counter[14]
.sym 118812 counter_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 118815 counter[15]
.sym 118816 counter_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 118819 counter[16]
.sym 118820 counter_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 118823 counter[17]
.sym 118824 counter_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 118827 counter[18]
.sym 118828 counter_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 118831 counter[19]
.sym 118832 counter_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 118835 counter[20]
.sym 118836 counter_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 118839 counter[21]
.sym 118840 counter_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 118843 counter[22]
.sym 118844 counter_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 118847 counter[23]
.sym 118848 counter_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 119202 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 119203 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 119204 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 119222 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 119223 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 119224 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 119334 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 119335 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 119336 tile_rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 119358 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 119359 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 119360 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 119462 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 119463 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 119464 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 119474 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 119475 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 119476 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 119570 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 119571 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 119572 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 119574 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 119575 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 119576 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
