<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/display/dc/dml/dcn20/dcn20_fpu.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/display/dc/dml/dcn20</a> - dcn20_fpu.c<span style="font-size: 80%;"> (source / <a href="dcn20_fpu.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">93</td>
            <td class="headerCovTableEntry">868</td>
            <td class="headerCovTableEntryLo">10.7 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-10 13:56:23</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntry">24</td>
            <td class="headerCovTableEntryLo">12.5 %</td>
          </tr>
          <tr><td><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: MIT</a>
<a name="2"><span class="lineNum">       2 </span>            : /*</a>
<a name="3"><span class="lineNum">       3 </span>            :  * Copyright 2021 Advanced Micro Devices, Inc.</a>
<a name="4"><span class="lineNum">       4 </span>            :  *</a>
<a name="5"><span class="lineNum">       5 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="6"><span class="lineNum">       6 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="7"><span class="lineNum">       7 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="8"><span class="lineNum">       8 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="9"><span class="lineNum">       9 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="10"><span class="lineNum">      10 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="11"><span class="lineNum">      11 </span>            :  *</a>
<a name="12"><span class="lineNum">      12 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="13"><span class="lineNum">      13 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="14"><span class="lineNum">      14 </span>            :  *</a>
<a name="15"><span class="lineNum">      15 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="16"><span class="lineNum">      16 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="17"><span class="lineNum">      17 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="18"><span class="lineNum">      18 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="19"><span class="lineNum">      19 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="20"><span class="lineNum">      20 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="21"><span class="lineNum">      21 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="22"><span class="lineNum">      22 </span>            :  *</a>
<a name="23"><span class="lineNum">      23 </span>            :  * Authors: AMD</a>
<a name="24"><span class="lineNum">      24 </span>            :  *</a>
<a name="25"><span class="lineNum">      25 </span>            :  */</a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;resource.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;clk_mgr.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;dc_link_dp.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;dchubbub.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;dcn20/dcn20_resource.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;dcn21/dcn21_resource.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;dcn20_fpu.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : </a>
<a name="36"><span class="lineNum">      36 </span>            : #define DC_LOGGER_INIT(logger)</a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span>            : #ifndef MAX</a>
<a name="39"><span class="lineNum">      39 </span>            : #define MAX(X, Y) ((X) &gt; (Y) ? (X) : (Y))</a>
<a name="40"><span class="lineNum">      40 </span>            : #endif</a>
<a name="41"><span class="lineNum">      41 </span>            : #ifndef MIN</a>
<a name="42"><span class="lineNum">      42 </span>            : #define MIN(X, Y) ((X) &lt; (Y) ? (X) : (Y))</a>
<a name="43"><span class="lineNum">      43 </span>            : #endif</a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span>            : /* Constant */</a>
<a name="46"><span class="lineNum">      46 </span>            : #define LPDDR_MEM_RETRAIN_LATENCY 4.977 /* Number obtained from LPDDR4 Training Counter Requirement doc */</a>
<a name="47"><span class="lineNum">      47 </span>            : </a>
<a name="48"><span class="lineNum">      48 </span>            : /**</a>
<a name="49"><span class="lineNum">      49 </span>            :  * DOC: DCN2x FPU manipulation Overview</a>
<a name="50"><span class="lineNum">      50 </span>            :  *</a>
<a name="51"><span class="lineNum">      51 </span>            :  * The DCN architecture relies on FPU operations, which require special</a>
<a name="52"><span class="lineNum">      52 </span>            :  * compilation flags and the use of kernel_fpu_begin/end functions; ideally, we</a>
<a name="53"><span class="lineNum">      53 </span>            :  * want to avoid spreading FPU access across multiple files. With this idea in</a>
<a name="54"><span class="lineNum">      54 </span>            :  * mind, this file aims to centralize all DCN20 and DCN2.1 (DCN2x) functions</a>
<a name="55"><span class="lineNum">      55 </span>            :  * that require FPU access in a single place. Code in this file follows the</a>
<a name="56"><span class="lineNum">      56 </span>            :  * following code pattern:</a>
<a name="57"><span class="lineNum">      57 </span>            :  *</a>
<a name="58"><span class="lineNum">      58 </span>            :  * 1. Functions that use FPU operations should be isolated in static functions.</a>
<a name="59"><span class="lineNum">      59 </span>            :  * 2. The FPU functions should have the noinline attribute to ensure anything</a>
<a name="60"><span class="lineNum">      60 </span>            :  *    that deals with FP register is contained within this call.</a>
<a name="61"><span class="lineNum">      61 </span>            :  * 3. All function that needs to be accessed outside this file requires a</a>
<a name="62"><span class="lineNum">      62 </span>            :  *    public interface that not uses any FPU reference.</a>
<a name="63"><span class="lineNum">      63 </span>            :  * 4. Developers **must not** use DC_FP_START/END in this file, but they need</a>
<a name="64"><span class="lineNum">      64 </span>            :  *    to ensure that the caller invokes it before access any function available</a>
<a name="65"><span class="lineNum">      65 </span>            :  *    in this file. For this reason, public functions in this file must invoke</a>
<a name="66"><span class="lineNum">      66 </span>            :  *    dc_assert_fp_enabled();</a>
<a name="67"><span class="lineNum">      67 </span>            :  *</a>
<a name="68"><span class="lineNum">      68 </span>            :  * Let's expand a little bit more the idea in the code pattern. To fully</a>
<a name="69"><span class="lineNum">      69 </span>            :  * isolate FPU operations in a single place, we must avoid situations where</a>
<a name="70"><span class="lineNum">      70 </span>            :  * compilers spill FP values to registers due to FP enable in a specific C</a>
<a name="71"><span class="lineNum">      71 </span>            :  * file. Note that even if we isolate all FPU functions in a single file and</a>
<a name="72"><span class="lineNum">      72 </span>            :  * call its interface from other files, the compiler might enable the use of</a>
<a name="73"><span class="lineNum">      73 </span>            :  * FPU before we call DC_FP_START. Nevertheless, it is the programmer's</a>
<a name="74"><span class="lineNum">      74 </span>            :  * responsibility to invoke DC_FP_START/END in the correct place. To highlight</a>
<a name="75"><span class="lineNum">      75 </span>            :  * situations where developers forgot to use the FP protection before calling</a>
<a name="76"><span class="lineNum">      76 </span>            :  * the DC FPU interface functions, we introduce a helper that checks if the</a>
<a name="77"><span class="lineNum">      77 </span>            :  * function is invoked under FP protection. If not, it will trigger a kernel</a>
<a name="78"><span class="lineNum">      78 </span>            :  * warning.</a>
<a name="79"><span class="lineNum">      79 </span>            :  */</a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span>            : struct _vcs_dpi_ip_params_st dcn2_0_ip = {</a>
<a name="82"><span class="lineNum">      82 </span>            :         .odm_capable = 1,</a>
<a name="83"><span class="lineNum">      83 </span>            :         .gpuvm_enable = 0,</a>
<a name="84"><span class="lineNum">      84 </span>            :         .hostvm_enable = 0,</a>
<a name="85"><span class="lineNum">      85 </span>            :         .gpuvm_max_page_table_levels = 4,</a>
<a name="86"><span class="lineNum">      86 </span>            :         .hostvm_max_page_table_levels = 4,</a>
<a name="87"><span class="lineNum">      87 </span>            :         .hostvm_cached_page_table_levels = 0,</a>
<a name="88"><span class="lineNum">      88 </span>            :         .pte_group_size_bytes = 2048,</a>
<a name="89"><span class="lineNum">      89 </span>            :         .num_dsc = 6,</a>
<a name="90"><span class="lineNum">      90 </span>            :         .rob_buffer_size_kbytes = 168,</a>
<a name="91"><span class="lineNum">      91 </span>            :         .det_buffer_size_kbytes = 164,</a>
<a name="92"><span class="lineNum">      92 </span>            :         .dpte_buffer_size_in_pte_reqs_luma = 84,</a>
<a name="93"><span class="lineNum">      93 </span>            :         .pde_proc_buffer_size_64k_reqs = 48,</a>
<a name="94"><span class="lineNum">      94 </span>            :         .dpp_output_buffer_pixels = 2560,</a>
<a name="95"><span class="lineNum">      95 </span>            :         .opp_output_buffer_lines = 1,</a>
<a name="96"><span class="lineNum">      96 </span>            :         .pixel_chunk_size_kbytes = 8,</a>
<a name="97"><span class="lineNum">      97 </span>            :         .pte_chunk_size_kbytes = 2,</a>
<a name="98"><span class="lineNum">      98 </span>            :         .meta_chunk_size_kbytes = 2,</a>
<a name="99"><span class="lineNum">      99 </span>            :         .writeback_chunk_size_kbytes = 2,</a>
<a name="100"><span class="lineNum">     100 </span>            :         .line_buffer_size_bits = 789504,</a>
<a name="101"><span class="lineNum">     101 </span>            :         .is_line_buffer_bpp_fixed = 0,</a>
<a name="102"><span class="lineNum">     102 </span>            :         .line_buffer_fixed_bpp = 0,</a>
<a name="103"><span class="lineNum">     103 </span>            :         .dcc_supported = true,</a>
<a name="104"><span class="lineNum">     104 </span>            :         .max_line_buffer_lines = 12,</a>
<a name="105"><span class="lineNum">     105 </span>            :         .writeback_luma_buffer_size_kbytes = 12,</a>
<a name="106"><span class="lineNum">     106 </span>            :         .writeback_chroma_buffer_size_kbytes = 8,</a>
<a name="107"><span class="lineNum">     107 </span>            :         .writeback_chroma_line_buffer_width_pixels = 4,</a>
<a name="108"><span class="lineNum">     108 </span>            :         .writeback_max_hscl_ratio = 1,</a>
<a name="109"><span class="lineNum">     109 </span>            :         .writeback_max_vscl_ratio = 1,</a>
<a name="110"><span class="lineNum">     110 </span>            :         .writeback_min_hscl_ratio = 1,</a>
<a name="111"><span class="lineNum">     111 </span>            :         .writeback_min_vscl_ratio = 1,</a>
<a name="112"><span class="lineNum">     112 </span>            :         .writeback_max_hscl_taps = 12,</a>
<a name="113"><span class="lineNum">     113 </span>            :         .writeback_max_vscl_taps = 12,</a>
<a name="114"><span class="lineNum">     114 </span>            :         .writeback_line_buffer_luma_buffer_size = 0,</a>
<a name="115"><span class="lineNum">     115 </span>            :         .writeback_line_buffer_chroma_buffer_size = 14643,</a>
<a name="116"><span class="lineNum">     116 </span>            :         .cursor_buffer_size = 8,</a>
<a name="117"><span class="lineNum">     117 </span>            :         .cursor_chunk_size = 2,</a>
<a name="118"><span class="lineNum">     118 </span>            :         .max_num_otg = 6,</a>
<a name="119"><span class="lineNum">     119 </span>            :         .max_num_dpp = 6,</a>
<a name="120"><span class="lineNum">     120 </span>            :         .max_num_wb = 1,</a>
<a name="121"><span class="lineNum">     121 </span>            :         .max_dchub_pscl_bw_pix_per_clk = 4,</a>
<a name="122"><span class="lineNum">     122 </span>            :         .max_pscl_lb_bw_pix_per_clk = 2,</a>
<a name="123"><span class="lineNum">     123 </span>            :         .max_lb_vscl_bw_pix_per_clk = 4,</a>
<a name="124"><span class="lineNum">     124 </span>            :         .max_vscl_hscl_bw_pix_per_clk = 4,</a>
<a name="125"><span class="lineNum">     125 </span>            :         .max_hscl_ratio = 8,</a>
<a name="126"><span class="lineNum">     126 </span>            :         .max_vscl_ratio = 8,</a>
<a name="127"><span class="lineNum">     127 </span>            :         .hscl_mults = 4,</a>
<a name="128"><span class="lineNum">     128 </span>            :         .vscl_mults = 4,</a>
<a name="129"><span class="lineNum">     129 </span>            :         .max_hscl_taps = 8,</a>
<a name="130"><span class="lineNum">     130 </span>            :         .max_vscl_taps = 8,</a>
<a name="131"><span class="lineNum">     131 </span>            :         .dispclk_ramp_margin_percent = 1,</a>
<a name="132"><span class="lineNum">     132 </span>            :         .underscan_factor = 1.10,</a>
<a name="133"><span class="lineNum">     133 </span>            :         .min_vblank_lines = 32, //</a>
<a name="134"><span class="lineNum">     134 </span>            :         .dppclk_delay_subtotal = 77, //</a>
<a name="135"><span class="lineNum">     135 </span>            :         .dppclk_delay_scl_lb_only = 16,</a>
<a name="136"><span class="lineNum">     136 </span>            :         .dppclk_delay_scl = 50,</a>
<a name="137"><span class="lineNum">     137 </span>            :         .dppclk_delay_cnvc_formatter = 8,</a>
<a name="138"><span class="lineNum">     138 </span>            :         .dppclk_delay_cnvc_cursor = 6,</a>
<a name="139"><span class="lineNum">     139 </span>            :         .dispclk_delay_subtotal = 87, //</a>
<a name="140"><span class="lineNum">     140 </span>            :         .dcfclk_cstate_latency = 10, // SRExitTime</a>
<a name="141"><span class="lineNum">     141 </span>            :         .max_inter_dcn_tile_repeaters = 8,</a>
<a name="142"><span class="lineNum">     142 </span>            :         .xfc_supported = true,</a>
<a name="143"><span class="lineNum">     143 </span>            :         .xfc_fill_bw_overhead_percent = 10.0,</a>
<a name="144"><span class="lineNum">     144 </span>            :         .xfc_fill_constant_bytes = 0,</a>
<a name="145"><span class="lineNum">     145 </span>            :         .number_of_cursors = 1,</a>
<a name="146"><span class="lineNum">     146 </span>            : };</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            : struct _vcs_dpi_ip_params_st dcn2_0_nv14_ip = {</a>
<a name="149"><span class="lineNum">     149 </span>            :         .odm_capable = 1,</a>
<a name="150"><span class="lineNum">     150 </span>            :         .gpuvm_enable = 0,</a>
<a name="151"><span class="lineNum">     151 </span>            :         .hostvm_enable = 0,</a>
<a name="152"><span class="lineNum">     152 </span>            :         .gpuvm_max_page_table_levels = 4,</a>
<a name="153"><span class="lineNum">     153 </span>            :         .hostvm_max_page_table_levels = 4,</a>
<a name="154"><span class="lineNum">     154 </span>            :         .hostvm_cached_page_table_levels = 0,</a>
<a name="155"><span class="lineNum">     155 </span>            :         .num_dsc = 5,</a>
<a name="156"><span class="lineNum">     156 </span>            :         .rob_buffer_size_kbytes = 168,</a>
<a name="157"><span class="lineNum">     157 </span>            :         .det_buffer_size_kbytes = 164,</a>
<a name="158"><span class="lineNum">     158 </span>            :         .dpte_buffer_size_in_pte_reqs_luma = 84,</a>
<a name="159"><span class="lineNum">     159 </span>            :         .dpte_buffer_size_in_pte_reqs_chroma = 42,//todo</a>
<a name="160"><span class="lineNum">     160 </span>            :         .dpp_output_buffer_pixels = 2560,</a>
<a name="161"><span class="lineNum">     161 </span>            :         .opp_output_buffer_lines = 1,</a>
<a name="162"><span class="lineNum">     162 </span>            :         .pixel_chunk_size_kbytes = 8,</a>
<a name="163"><span class="lineNum">     163 </span>            :         .pte_enable = 1,</a>
<a name="164"><span class="lineNum">     164 </span>            :         .max_page_table_levels = 4,</a>
<a name="165"><span class="lineNum">     165 </span>            :         .pte_chunk_size_kbytes = 2,</a>
<a name="166"><span class="lineNum">     166 </span>            :         .meta_chunk_size_kbytes = 2,</a>
<a name="167"><span class="lineNum">     167 </span>            :         .writeback_chunk_size_kbytes = 2,</a>
<a name="168"><span class="lineNum">     168 </span>            :         .line_buffer_size_bits = 789504,</a>
<a name="169"><span class="lineNum">     169 </span>            :         .is_line_buffer_bpp_fixed = 0,</a>
<a name="170"><span class="lineNum">     170 </span>            :         .line_buffer_fixed_bpp = 0,</a>
<a name="171"><span class="lineNum">     171 </span>            :         .dcc_supported = true,</a>
<a name="172"><span class="lineNum">     172 </span>            :         .max_line_buffer_lines = 12,</a>
<a name="173"><span class="lineNum">     173 </span>            :         .writeback_luma_buffer_size_kbytes = 12,</a>
<a name="174"><span class="lineNum">     174 </span>            :         .writeback_chroma_buffer_size_kbytes = 8,</a>
<a name="175"><span class="lineNum">     175 </span>            :         .writeback_chroma_line_buffer_width_pixels = 4,</a>
<a name="176"><span class="lineNum">     176 </span>            :         .writeback_max_hscl_ratio = 1,</a>
<a name="177"><span class="lineNum">     177 </span>            :         .writeback_max_vscl_ratio = 1,</a>
<a name="178"><span class="lineNum">     178 </span>            :         .writeback_min_hscl_ratio = 1,</a>
<a name="179"><span class="lineNum">     179 </span>            :         .writeback_min_vscl_ratio = 1,</a>
<a name="180"><span class="lineNum">     180 </span>            :         .writeback_max_hscl_taps = 12,</a>
<a name="181"><span class="lineNum">     181 </span>            :         .writeback_max_vscl_taps = 12,</a>
<a name="182"><span class="lineNum">     182 </span>            :         .writeback_line_buffer_luma_buffer_size = 0,</a>
<a name="183"><span class="lineNum">     183 </span>            :         .writeback_line_buffer_chroma_buffer_size = 14643,</a>
<a name="184"><span class="lineNum">     184 </span>            :         .cursor_buffer_size = 8,</a>
<a name="185"><span class="lineNum">     185 </span>            :         .cursor_chunk_size = 2,</a>
<a name="186"><span class="lineNum">     186 </span>            :         .max_num_otg = 5,</a>
<a name="187"><span class="lineNum">     187 </span>            :         .max_num_dpp = 5,</a>
<a name="188"><span class="lineNum">     188 </span>            :         .max_num_wb = 1,</a>
<a name="189"><span class="lineNum">     189 </span>            :         .max_dchub_pscl_bw_pix_per_clk = 4,</a>
<a name="190"><span class="lineNum">     190 </span>            :         .max_pscl_lb_bw_pix_per_clk = 2,</a>
<a name="191"><span class="lineNum">     191 </span>            :         .max_lb_vscl_bw_pix_per_clk = 4,</a>
<a name="192"><span class="lineNum">     192 </span>            :         .max_vscl_hscl_bw_pix_per_clk = 4,</a>
<a name="193"><span class="lineNum">     193 </span>            :         .max_hscl_ratio = 8,</a>
<a name="194"><span class="lineNum">     194 </span>            :         .max_vscl_ratio = 8,</a>
<a name="195"><span class="lineNum">     195 </span>            :         .hscl_mults = 4,</a>
<a name="196"><span class="lineNum">     196 </span>            :         .vscl_mults = 4,</a>
<a name="197"><span class="lineNum">     197 </span>            :         .max_hscl_taps = 8,</a>
<a name="198"><span class="lineNum">     198 </span>            :         .max_vscl_taps = 8,</a>
<a name="199"><span class="lineNum">     199 </span>            :         .dispclk_ramp_margin_percent = 1,</a>
<a name="200"><span class="lineNum">     200 </span>            :         .underscan_factor = 1.10,</a>
<a name="201"><span class="lineNum">     201 </span>            :         .min_vblank_lines = 32, //</a>
<a name="202"><span class="lineNum">     202 </span>            :         .dppclk_delay_subtotal = 77, //</a>
<a name="203"><span class="lineNum">     203 </span>            :         .dppclk_delay_scl_lb_only = 16,</a>
<a name="204"><span class="lineNum">     204 </span>            :         .dppclk_delay_scl = 50,</a>
<a name="205"><span class="lineNum">     205 </span>            :         .dppclk_delay_cnvc_formatter = 8,</a>
<a name="206"><span class="lineNum">     206 </span>            :         .dppclk_delay_cnvc_cursor = 6,</a>
<a name="207"><span class="lineNum">     207 </span>            :         .dispclk_delay_subtotal = 87, //</a>
<a name="208"><span class="lineNum">     208 </span>            :         .dcfclk_cstate_latency = 10, // SRExitTime</a>
<a name="209"><span class="lineNum">     209 </span>            :         .max_inter_dcn_tile_repeaters = 8,</a>
<a name="210"><span class="lineNum">     210 </span>            :         .xfc_supported = true,</a>
<a name="211"><span class="lineNum">     211 </span>            :         .xfc_fill_bw_overhead_percent = 10.0,</a>
<a name="212"><span class="lineNum">     212 </span>            :         .xfc_fill_constant_bytes = 0,</a>
<a name="213"><span class="lineNum">     213 </span>            :         .ptoi_supported = 0,</a>
<a name="214"><span class="lineNum">     214 </span>            :         .number_of_cursors = 1,</a>
<a name="215"><span class="lineNum">     215 </span>            : };</a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span>            : struct _vcs_dpi_soc_bounding_box_st dcn2_0_soc = {</a>
<a name="218"><span class="lineNum">     218 </span>            :         /* Defaults that get patched on driver load from firmware. */</a>
<a name="219"><span class="lineNum">     219 </span>            :         .clock_limits = {</a>
<a name="220"><span class="lineNum">     220 </span>            :                         {</a>
<a name="221"><span class="lineNum">     221 </span>            :                                 .state = 0,</a>
<a name="222"><span class="lineNum">     222 </span>            :                                 .dcfclk_mhz = 560.0,</a>
<a name="223"><span class="lineNum">     223 </span>            :                                 .fabricclk_mhz = 560.0,</a>
<a name="224"><span class="lineNum">     224 </span>            :                                 .dispclk_mhz = 513.0,</a>
<a name="225"><span class="lineNum">     225 </span>            :                                 .dppclk_mhz = 513.0,</a>
<a name="226"><span class="lineNum">     226 </span>            :                                 .phyclk_mhz = 540.0,</a>
<a name="227"><span class="lineNum">     227 </span>            :                                 .socclk_mhz = 560.0,</a>
<a name="228"><span class="lineNum">     228 </span>            :                                 .dscclk_mhz = 171.0,</a>
<a name="229"><span class="lineNum">     229 </span>            :                                 .dram_speed_mts = 8960.0,</a>
<a name="230"><span class="lineNum">     230 </span>            :                         },</a>
<a name="231"><span class="lineNum">     231 </span>            :                         {</a>
<a name="232"><span class="lineNum">     232 </span>            :                                 .state = 1,</a>
<a name="233"><span class="lineNum">     233 </span>            :                                 .dcfclk_mhz = 694.0,</a>
<a name="234"><span class="lineNum">     234 </span>            :                                 .fabricclk_mhz = 694.0,</a>
<a name="235"><span class="lineNum">     235 </span>            :                                 .dispclk_mhz = 642.0,</a>
<a name="236"><span class="lineNum">     236 </span>            :                                 .dppclk_mhz = 642.0,</a>
<a name="237"><span class="lineNum">     237 </span>            :                                 .phyclk_mhz = 600.0,</a>
<a name="238"><span class="lineNum">     238 </span>            :                                 .socclk_mhz = 694.0,</a>
<a name="239"><span class="lineNum">     239 </span>            :                                 .dscclk_mhz = 214.0,</a>
<a name="240"><span class="lineNum">     240 </span>            :                                 .dram_speed_mts = 11104.0,</a>
<a name="241"><span class="lineNum">     241 </span>            :                         },</a>
<a name="242"><span class="lineNum">     242 </span>            :                         {</a>
<a name="243"><span class="lineNum">     243 </span>            :                                 .state = 2,</a>
<a name="244"><span class="lineNum">     244 </span>            :                                 .dcfclk_mhz = 875.0,</a>
<a name="245"><span class="lineNum">     245 </span>            :                                 .fabricclk_mhz = 875.0,</a>
<a name="246"><span class="lineNum">     246 </span>            :                                 .dispclk_mhz = 734.0,</a>
<a name="247"><span class="lineNum">     247 </span>            :                                 .dppclk_mhz = 734.0,</a>
<a name="248"><span class="lineNum">     248 </span>            :                                 .phyclk_mhz = 810.0,</a>
<a name="249"><span class="lineNum">     249 </span>            :                                 .socclk_mhz = 875.0,</a>
<a name="250"><span class="lineNum">     250 </span>            :                                 .dscclk_mhz = 245.0,</a>
<a name="251"><span class="lineNum">     251 </span>            :                                 .dram_speed_mts = 14000.0,</a>
<a name="252"><span class="lineNum">     252 </span>            :                         },</a>
<a name="253"><span class="lineNum">     253 </span>            :                         {</a>
<a name="254"><span class="lineNum">     254 </span>            :                                 .state = 3,</a>
<a name="255"><span class="lineNum">     255 </span>            :                                 .dcfclk_mhz = 1000.0,</a>
<a name="256"><span class="lineNum">     256 </span>            :                                 .fabricclk_mhz = 1000.0,</a>
<a name="257"><span class="lineNum">     257 </span>            :                                 .dispclk_mhz = 1100.0,</a>
<a name="258"><span class="lineNum">     258 </span>            :                                 .dppclk_mhz = 1100.0,</a>
<a name="259"><span class="lineNum">     259 </span>            :                                 .phyclk_mhz = 810.0,</a>
<a name="260"><span class="lineNum">     260 </span>            :                                 .socclk_mhz = 1000.0,</a>
<a name="261"><span class="lineNum">     261 </span>            :                                 .dscclk_mhz = 367.0,</a>
<a name="262"><span class="lineNum">     262 </span>            :                                 .dram_speed_mts = 16000.0,</a>
<a name="263"><span class="lineNum">     263 </span>            :                         },</a>
<a name="264"><span class="lineNum">     264 </span>            :                         {</a>
<a name="265"><span class="lineNum">     265 </span>            :                                 .state = 4,</a>
<a name="266"><span class="lineNum">     266 </span>            :                                 .dcfclk_mhz = 1200.0,</a>
<a name="267"><span class="lineNum">     267 </span>            :                                 .fabricclk_mhz = 1200.0,</a>
<a name="268"><span class="lineNum">     268 </span>            :                                 .dispclk_mhz = 1284.0,</a>
<a name="269"><span class="lineNum">     269 </span>            :                                 .dppclk_mhz = 1284.0,</a>
<a name="270"><span class="lineNum">     270 </span>            :                                 .phyclk_mhz = 810.0,</a>
<a name="271"><span class="lineNum">     271 </span>            :                                 .socclk_mhz = 1200.0,</a>
<a name="272"><span class="lineNum">     272 </span>            :                                 .dscclk_mhz = 428.0,</a>
<a name="273"><span class="lineNum">     273 </span>            :                                 .dram_speed_mts = 16000.0,</a>
<a name="274"><span class="lineNum">     274 </span>            :                         },</a>
<a name="275"><span class="lineNum">     275 </span>            :                         /*Extra state, no dispclk ramping*/</a>
<a name="276"><span class="lineNum">     276 </span>            :                         {</a>
<a name="277"><span class="lineNum">     277 </span>            :                                 .state = 5,</a>
<a name="278"><span class="lineNum">     278 </span>            :                                 .dcfclk_mhz = 1200.0,</a>
<a name="279"><span class="lineNum">     279 </span>            :                                 .fabricclk_mhz = 1200.0,</a>
<a name="280"><span class="lineNum">     280 </span>            :                                 .dispclk_mhz = 1284.0,</a>
<a name="281"><span class="lineNum">     281 </span>            :                                 .dppclk_mhz = 1284.0,</a>
<a name="282"><span class="lineNum">     282 </span>            :                                 .phyclk_mhz = 810.0,</a>
<a name="283"><span class="lineNum">     283 </span>            :                                 .socclk_mhz = 1200.0,</a>
<a name="284"><span class="lineNum">     284 </span>            :                                 .dscclk_mhz = 428.0,</a>
<a name="285"><span class="lineNum">     285 </span>            :                                 .dram_speed_mts = 16000.0,</a>
<a name="286"><span class="lineNum">     286 </span>            :                         },</a>
<a name="287"><span class="lineNum">     287 </span>            :                 },</a>
<a name="288"><span class="lineNum">     288 </span>            :         .num_states = 5,</a>
<a name="289"><span class="lineNum">     289 </span>            :         .sr_exit_time_us = 8.6,</a>
<a name="290"><span class="lineNum">     290 </span>            :         .sr_enter_plus_exit_time_us = 10.9,</a>
<a name="291"><span class="lineNum">     291 </span>            :         .urgent_latency_us = 4.0,</a>
<a name="292"><span class="lineNum">     292 </span>            :         .urgent_latency_pixel_data_only_us = 4.0,</a>
<a name="293"><span class="lineNum">     293 </span>            :         .urgent_latency_pixel_mixed_with_vm_data_us = 4.0,</a>
<a name="294"><span class="lineNum">     294 </span>            :         .urgent_latency_vm_data_only_us = 4.0,</a>
<a name="295"><span class="lineNum">     295 </span>            :         .urgent_out_of_order_return_per_channel_pixel_only_bytes = 4096,</a>
<a name="296"><span class="lineNum">     296 </span>            :         .urgent_out_of_order_return_per_channel_pixel_and_vm_bytes = 4096,</a>
<a name="297"><span class="lineNum">     297 </span>            :         .urgent_out_of_order_return_per_channel_vm_only_bytes = 4096,</a>
<a name="298"><span class="lineNum">     298 </span>            :         .pct_ideal_dram_sdp_bw_after_urgent_pixel_only = 40.0,</a>
<a name="299"><span class="lineNum">     299 </span>            :         .pct_ideal_dram_sdp_bw_after_urgent_pixel_and_vm = 40.0,</a>
<a name="300"><span class="lineNum">     300 </span>            :         .pct_ideal_dram_sdp_bw_after_urgent_vm_only = 40.0,</a>
<a name="301"><span class="lineNum">     301 </span>            :         .max_avg_sdp_bw_use_normal_percent = 40.0,</a>
<a name="302"><span class="lineNum">     302 </span>            :         .max_avg_dram_bw_use_normal_percent = 40.0,</a>
<a name="303"><span class="lineNum">     303 </span>            :         .writeback_latency_us = 12.0,</a>
<a name="304"><span class="lineNum">     304 </span>            :         .ideal_dram_bw_after_urgent_percent = 40.0,</a>
<a name="305"><span class="lineNum">     305 </span>            :         .max_request_size_bytes = 256,</a>
<a name="306"><span class="lineNum">     306 </span>            :         .dram_channel_width_bytes = 2,</a>
<a name="307"><span class="lineNum">     307 </span>            :         .fabric_datapath_to_dcn_data_return_bytes = 64,</a>
<a name="308"><span class="lineNum">     308 </span>            :         .dcn_downspread_percent = 0.5,</a>
<a name="309"><span class="lineNum">     309 </span>            :         .downspread_percent = 0.38,</a>
<a name="310"><span class="lineNum">     310 </span>            :         .dram_page_open_time_ns = 50.0,</a>
<a name="311"><span class="lineNum">     311 </span>            :         .dram_rw_turnaround_time_ns = 17.5,</a>
<a name="312"><span class="lineNum">     312 </span>            :         .dram_return_buffer_per_channel_bytes = 8192,</a>
<a name="313"><span class="lineNum">     313 </span>            :         .round_trip_ping_latency_dcfclk_cycles = 131,</a>
<a name="314"><span class="lineNum">     314 </span>            :         .urgent_out_of_order_return_per_channel_bytes = 256,</a>
<a name="315"><span class="lineNum">     315 </span>            :         .channel_interleave_bytes = 256,</a>
<a name="316"><span class="lineNum">     316 </span>            :         .num_banks = 8,</a>
<a name="317"><span class="lineNum">     317 </span>            :         .num_chans = 16,</a>
<a name="318"><span class="lineNum">     318 </span>            :         .vmm_page_size_bytes = 4096,</a>
<a name="319"><span class="lineNum">     319 </span>            :         .dram_clock_change_latency_us = 404.0,</a>
<a name="320"><span class="lineNum">     320 </span>            :         .dummy_pstate_latency_us = 5.0,</a>
<a name="321"><span class="lineNum">     321 </span>            :         .writeback_dram_clock_change_latency_us = 23.0,</a>
<a name="322"><span class="lineNum">     322 </span>            :         .return_bus_width_bytes = 64,</a>
<a name="323"><span class="lineNum">     323 </span>            :         .dispclk_dppclk_vco_speed_mhz = 3850,</a>
<a name="324"><span class="lineNum">     324 </span>            :         .xfc_bus_transport_time_us = 20,</a>
<a name="325"><span class="lineNum">     325 </span>            :         .xfc_xbuf_latency_tolerance_us = 4,</a>
<a name="326"><span class="lineNum">     326 </span>            :         .use_urgent_burst_bw = 0</a>
<a name="327"><span class="lineNum">     327 </span>            : };</a>
<a name="328"><span class="lineNum">     328 </span>            : </a>
<a name="329"><span class="lineNum">     329 </span>            : struct _vcs_dpi_soc_bounding_box_st dcn2_0_nv14_soc = {</a>
<a name="330"><span class="lineNum">     330 </span>            :         .clock_limits = {</a>
<a name="331"><span class="lineNum">     331 </span>            :                         {</a>
<a name="332"><span class="lineNum">     332 </span>            :                                 .state = 0,</a>
<a name="333"><span class="lineNum">     333 </span>            :                                 .dcfclk_mhz = 560.0,</a>
<a name="334"><span class="lineNum">     334 </span>            :                                 .fabricclk_mhz = 560.0,</a>
<a name="335"><span class="lineNum">     335 </span>            :                                 .dispclk_mhz = 513.0,</a>
<a name="336"><span class="lineNum">     336 </span>            :                                 .dppclk_mhz = 513.0,</a>
<a name="337"><span class="lineNum">     337 </span>            :                                 .phyclk_mhz = 540.0,</a>
<a name="338"><span class="lineNum">     338 </span>            :                                 .socclk_mhz = 560.0,</a>
<a name="339"><span class="lineNum">     339 </span>            :                                 .dscclk_mhz = 171.0,</a>
<a name="340"><span class="lineNum">     340 </span>            :                                 .dram_speed_mts = 8960.0,</a>
<a name="341"><span class="lineNum">     341 </span>            :                         },</a>
<a name="342"><span class="lineNum">     342 </span>            :                         {</a>
<a name="343"><span class="lineNum">     343 </span>            :                                 .state = 1,</a>
<a name="344"><span class="lineNum">     344 </span>            :                                 .dcfclk_mhz = 694.0,</a>
<a name="345"><span class="lineNum">     345 </span>            :                                 .fabricclk_mhz = 694.0,</a>
<a name="346"><span class="lineNum">     346 </span>            :                                 .dispclk_mhz = 642.0,</a>
<a name="347"><span class="lineNum">     347 </span>            :                                 .dppclk_mhz = 642.0,</a>
<a name="348"><span class="lineNum">     348 </span>            :                                 .phyclk_mhz = 600.0,</a>
<a name="349"><span class="lineNum">     349 </span>            :                                 .socclk_mhz = 694.0,</a>
<a name="350"><span class="lineNum">     350 </span>            :                                 .dscclk_mhz = 214.0,</a>
<a name="351"><span class="lineNum">     351 </span>            :                                 .dram_speed_mts = 11104.0,</a>
<a name="352"><span class="lineNum">     352 </span>            :                         },</a>
<a name="353"><span class="lineNum">     353 </span>            :                         {</a>
<a name="354"><span class="lineNum">     354 </span>            :                                 .state = 2,</a>
<a name="355"><span class="lineNum">     355 </span>            :                                 .dcfclk_mhz = 875.0,</a>
<a name="356"><span class="lineNum">     356 </span>            :                                 .fabricclk_mhz = 875.0,</a>
<a name="357"><span class="lineNum">     357 </span>            :                                 .dispclk_mhz = 734.0,</a>
<a name="358"><span class="lineNum">     358 </span>            :                                 .dppclk_mhz = 734.0,</a>
<a name="359"><span class="lineNum">     359 </span>            :                                 .phyclk_mhz = 810.0,</a>
<a name="360"><span class="lineNum">     360 </span>            :                                 .socclk_mhz = 875.0,</a>
<a name="361"><span class="lineNum">     361 </span>            :                                 .dscclk_mhz = 245.0,</a>
<a name="362"><span class="lineNum">     362 </span>            :                                 .dram_speed_mts = 14000.0,</a>
<a name="363"><span class="lineNum">     363 </span>            :                         },</a>
<a name="364"><span class="lineNum">     364 </span>            :                         {</a>
<a name="365"><span class="lineNum">     365 </span>            :                                 .state = 3,</a>
<a name="366"><span class="lineNum">     366 </span>            :                                 .dcfclk_mhz = 1000.0,</a>
<a name="367"><span class="lineNum">     367 </span>            :                                 .fabricclk_mhz = 1000.0,</a>
<a name="368"><span class="lineNum">     368 </span>            :                                 .dispclk_mhz = 1100.0,</a>
<a name="369"><span class="lineNum">     369 </span>            :                                 .dppclk_mhz = 1100.0,</a>
<a name="370"><span class="lineNum">     370 </span>            :                                 .phyclk_mhz = 810.0,</a>
<a name="371"><span class="lineNum">     371 </span>            :                                 .socclk_mhz = 1000.0,</a>
<a name="372"><span class="lineNum">     372 </span>            :                                 .dscclk_mhz = 367.0,</a>
<a name="373"><span class="lineNum">     373 </span>            :                                 .dram_speed_mts = 16000.0,</a>
<a name="374"><span class="lineNum">     374 </span>            :                         },</a>
<a name="375"><span class="lineNum">     375 </span>            :                         {</a>
<a name="376"><span class="lineNum">     376 </span>            :                                 .state = 4,</a>
<a name="377"><span class="lineNum">     377 </span>            :                                 .dcfclk_mhz = 1200.0,</a>
<a name="378"><span class="lineNum">     378 </span>            :                                 .fabricclk_mhz = 1200.0,</a>
<a name="379"><span class="lineNum">     379 </span>            :                                 .dispclk_mhz = 1284.0,</a>
<a name="380"><span class="lineNum">     380 </span>            :                                 .dppclk_mhz = 1284.0,</a>
<a name="381"><span class="lineNum">     381 </span>            :                                 .phyclk_mhz = 810.0,</a>
<a name="382"><span class="lineNum">     382 </span>            :                                 .socclk_mhz = 1200.0,</a>
<a name="383"><span class="lineNum">     383 </span>            :                                 .dscclk_mhz = 428.0,</a>
<a name="384"><span class="lineNum">     384 </span>            :                                 .dram_speed_mts = 16000.0,</a>
<a name="385"><span class="lineNum">     385 </span>            :                         },</a>
<a name="386"><span class="lineNum">     386 </span>            :                         /*Extra state, no dispclk ramping*/</a>
<a name="387"><span class="lineNum">     387 </span>            :                         {</a>
<a name="388"><span class="lineNum">     388 </span>            :                                 .state = 5,</a>
<a name="389"><span class="lineNum">     389 </span>            :                                 .dcfclk_mhz = 1200.0,</a>
<a name="390"><span class="lineNum">     390 </span>            :                                 .fabricclk_mhz = 1200.0,</a>
<a name="391"><span class="lineNum">     391 </span>            :                                 .dispclk_mhz = 1284.0,</a>
<a name="392"><span class="lineNum">     392 </span>            :                                 .dppclk_mhz = 1284.0,</a>
<a name="393"><span class="lineNum">     393 </span>            :                                 .phyclk_mhz = 810.0,</a>
<a name="394"><span class="lineNum">     394 </span>            :                                 .socclk_mhz = 1200.0,</a>
<a name="395"><span class="lineNum">     395 </span>            :                                 .dscclk_mhz = 428.0,</a>
<a name="396"><span class="lineNum">     396 </span>            :                                 .dram_speed_mts = 16000.0,</a>
<a name="397"><span class="lineNum">     397 </span>            :                         },</a>
<a name="398"><span class="lineNum">     398 </span>            :                 },</a>
<a name="399"><span class="lineNum">     399 </span>            :         .num_states = 5,</a>
<a name="400"><span class="lineNum">     400 </span>            :         .sr_exit_time_us = 11.6,</a>
<a name="401"><span class="lineNum">     401 </span>            :         .sr_enter_plus_exit_time_us = 13.9,</a>
<a name="402"><span class="lineNum">     402 </span>            :         .urgent_latency_us = 4.0,</a>
<a name="403"><span class="lineNum">     403 </span>            :         .urgent_latency_pixel_data_only_us = 4.0,</a>
<a name="404"><span class="lineNum">     404 </span>            :         .urgent_latency_pixel_mixed_with_vm_data_us = 4.0,</a>
<a name="405"><span class="lineNum">     405 </span>            :         .urgent_latency_vm_data_only_us = 4.0,</a>
<a name="406"><span class="lineNum">     406 </span>            :         .urgent_out_of_order_return_per_channel_pixel_only_bytes = 4096,</a>
<a name="407"><span class="lineNum">     407 </span>            :         .urgent_out_of_order_return_per_channel_pixel_and_vm_bytes = 4096,</a>
<a name="408"><span class="lineNum">     408 </span>            :         .urgent_out_of_order_return_per_channel_vm_only_bytes = 4096,</a>
<a name="409"><span class="lineNum">     409 </span>            :         .pct_ideal_dram_sdp_bw_after_urgent_pixel_only = 40.0,</a>
<a name="410"><span class="lineNum">     410 </span>            :         .pct_ideal_dram_sdp_bw_after_urgent_pixel_and_vm = 40.0,</a>
<a name="411"><span class="lineNum">     411 </span>            :         .pct_ideal_dram_sdp_bw_after_urgent_vm_only = 40.0,</a>
<a name="412"><span class="lineNum">     412 </span>            :         .max_avg_sdp_bw_use_normal_percent = 40.0,</a>
<a name="413"><span class="lineNum">     413 </span>            :         .max_avg_dram_bw_use_normal_percent = 40.0,</a>
<a name="414"><span class="lineNum">     414 </span>            :         .writeback_latency_us = 12.0,</a>
<a name="415"><span class="lineNum">     415 </span>            :         .ideal_dram_bw_after_urgent_percent = 40.0,</a>
<a name="416"><span class="lineNum">     416 </span>            :         .max_request_size_bytes = 256,</a>
<a name="417"><span class="lineNum">     417 </span>            :         .dram_channel_width_bytes = 2,</a>
<a name="418"><span class="lineNum">     418 </span>            :         .fabric_datapath_to_dcn_data_return_bytes = 64,</a>
<a name="419"><span class="lineNum">     419 </span>            :         .dcn_downspread_percent = 0.5,</a>
<a name="420"><span class="lineNum">     420 </span>            :         .downspread_percent = 0.38,</a>
<a name="421"><span class="lineNum">     421 </span>            :         .dram_page_open_time_ns = 50.0,</a>
<a name="422"><span class="lineNum">     422 </span>            :         .dram_rw_turnaround_time_ns = 17.5,</a>
<a name="423"><span class="lineNum">     423 </span>            :         .dram_return_buffer_per_channel_bytes = 8192,</a>
<a name="424"><span class="lineNum">     424 </span>            :         .round_trip_ping_latency_dcfclk_cycles = 131,</a>
<a name="425"><span class="lineNum">     425 </span>            :         .urgent_out_of_order_return_per_channel_bytes = 256,</a>
<a name="426"><span class="lineNum">     426 </span>            :         .channel_interleave_bytes = 256,</a>
<a name="427"><span class="lineNum">     427 </span>            :         .num_banks = 8,</a>
<a name="428"><span class="lineNum">     428 </span>            :         .num_chans = 8,</a>
<a name="429"><span class="lineNum">     429 </span>            :         .vmm_page_size_bytes = 4096,</a>
<a name="430"><span class="lineNum">     430 </span>            :         .dram_clock_change_latency_us = 404.0,</a>
<a name="431"><span class="lineNum">     431 </span>            :         .dummy_pstate_latency_us = 5.0,</a>
<a name="432"><span class="lineNum">     432 </span>            :         .writeback_dram_clock_change_latency_us = 23.0,</a>
<a name="433"><span class="lineNum">     433 </span>            :         .return_bus_width_bytes = 64,</a>
<a name="434"><span class="lineNum">     434 </span>            :         .dispclk_dppclk_vco_speed_mhz = 3850,</a>
<a name="435"><span class="lineNum">     435 </span>            :         .xfc_bus_transport_time_us = 20,</a>
<a name="436"><span class="lineNum">     436 </span>            :         .xfc_xbuf_latency_tolerance_us = 4,</a>
<a name="437"><span class="lineNum">     437 </span>            :         .use_urgent_burst_bw = 0</a>
<a name="438"><span class="lineNum">     438 </span>            : };</a>
<a name="439"><span class="lineNum">     439 </span>            : </a>
<a name="440"><span class="lineNum">     440 </span>            : struct _vcs_dpi_soc_bounding_box_st dcn2_0_nv12_soc = { 0 };</a>
<a name="441"><span class="lineNum">     441 </span>            : </a>
<a name="442"><span class="lineNum">     442 </span>            : struct _vcs_dpi_ip_params_st dcn2_1_ip = {</a>
<a name="443"><span class="lineNum">     443 </span>            :         .odm_capable = 1,</a>
<a name="444"><span class="lineNum">     444 </span>            :         .gpuvm_enable = 1,</a>
<a name="445"><span class="lineNum">     445 </span>            :         .hostvm_enable = 1,</a>
<a name="446"><span class="lineNum">     446 </span>            :         .gpuvm_max_page_table_levels = 1,</a>
<a name="447"><span class="lineNum">     447 </span>            :         .hostvm_max_page_table_levels = 4,</a>
<a name="448"><span class="lineNum">     448 </span>            :         .hostvm_cached_page_table_levels = 2,</a>
<a name="449"><span class="lineNum">     449 </span>            :         .num_dsc = 3,</a>
<a name="450"><span class="lineNum">     450 </span>            :         .rob_buffer_size_kbytes = 168,</a>
<a name="451"><span class="lineNum">     451 </span>            :         .det_buffer_size_kbytes = 164,</a>
<a name="452"><span class="lineNum">     452 </span>            :         .dpte_buffer_size_in_pte_reqs_luma = 44,</a>
<a name="453"><span class="lineNum">     453 </span>            :         .dpte_buffer_size_in_pte_reqs_chroma = 42,//todo</a>
<a name="454"><span class="lineNum">     454 </span>            :         .dpp_output_buffer_pixels = 2560,</a>
<a name="455"><span class="lineNum">     455 </span>            :         .opp_output_buffer_lines = 1,</a>
<a name="456"><span class="lineNum">     456 </span>            :         .pixel_chunk_size_kbytes = 8,</a>
<a name="457"><span class="lineNum">     457 </span>            :         .pte_enable = 1,</a>
<a name="458"><span class="lineNum">     458 </span>            :         .max_page_table_levels = 4,</a>
<a name="459"><span class="lineNum">     459 </span>            :         .pte_chunk_size_kbytes = 2,</a>
<a name="460"><span class="lineNum">     460 </span>            :         .meta_chunk_size_kbytes = 2,</a>
<a name="461"><span class="lineNum">     461 </span>            :         .min_meta_chunk_size_bytes = 256,</a>
<a name="462"><span class="lineNum">     462 </span>            :         .writeback_chunk_size_kbytes = 2,</a>
<a name="463"><span class="lineNum">     463 </span>            :         .line_buffer_size_bits = 789504,</a>
<a name="464"><span class="lineNum">     464 </span>            :         .is_line_buffer_bpp_fixed = 0,</a>
<a name="465"><span class="lineNum">     465 </span>            :         .line_buffer_fixed_bpp = 0,</a>
<a name="466"><span class="lineNum">     466 </span>            :         .dcc_supported = true,</a>
<a name="467"><span class="lineNum">     467 </span>            :         .max_line_buffer_lines = 12,</a>
<a name="468"><span class="lineNum">     468 </span>            :         .writeback_luma_buffer_size_kbytes = 12,</a>
<a name="469"><span class="lineNum">     469 </span>            :         .writeback_chroma_buffer_size_kbytes = 8,</a>
<a name="470"><span class="lineNum">     470 </span>            :         .writeback_chroma_line_buffer_width_pixels = 4,</a>
<a name="471"><span class="lineNum">     471 </span>            :         .writeback_max_hscl_ratio = 1,</a>
<a name="472"><span class="lineNum">     472 </span>            :         .writeback_max_vscl_ratio = 1,</a>
<a name="473"><span class="lineNum">     473 </span>            :         .writeback_min_hscl_ratio = 1,</a>
<a name="474"><span class="lineNum">     474 </span>            :         .writeback_min_vscl_ratio = 1,</a>
<a name="475"><span class="lineNum">     475 </span>            :         .writeback_max_hscl_taps = 12,</a>
<a name="476"><span class="lineNum">     476 </span>            :         .writeback_max_vscl_taps = 12,</a>
<a name="477"><span class="lineNum">     477 </span>            :         .writeback_line_buffer_luma_buffer_size = 0,</a>
<a name="478"><span class="lineNum">     478 </span>            :         .writeback_line_buffer_chroma_buffer_size = 14643,</a>
<a name="479"><span class="lineNum">     479 </span>            :         .cursor_buffer_size = 8,</a>
<a name="480"><span class="lineNum">     480 </span>            :         .cursor_chunk_size = 2,</a>
<a name="481"><span class="lineNum">     481 </span>            :         .max_num_otg = 4,</a>
<a name="482"><span class="lineNum">     482 </span>            :         .max_num_dpp = 4,</a>
<a name="483"><span class="lineNum">     483 </span>            :         .max_num_wb = 1,</a>
<a name="484"><span class="lineNum">     484 </span>            :         .max_dchub_pscl_bw_pix_per_clk = 4,</a>
<a name="485"><span class="lineNum">     485 </span>            :         .max_pscl_lb_bw_pix_per_clk = 2,</a>
<a name="486"><span class="lineNum">     486 </span>            :         .max_lb_vscl_bw_pix_per_clk = 4,</a>
<a name="487"><span class="lineNum">     487 </span>            :         .max_vscl_hscl_bw_pix_per_clk = 4,</a>
<a name="488"><span class="lineNum">     488 </span>            :         .max_hscl_ratio = 4,</a>
<a name="489"><span class="lineNum">     489 </span>            :         .max_vscl_ratio = 4,</a>
<a name="490"><span class="lineNum">     490 </span>            :         .hscl_mults = 4,</a>
<a name="491"><span class="lineNum">     491 </span>            :         .vscl_mults = 4,</a>
<a name="492"><span class="lineNum">     492 </span>            :         .max_hscl_taps = 8,</a>
<a name="493"><span class="lineNum">     493 </span>            :         .max_vscl_taps = 8,</a>
<a name="494"><span class="lineNum">     494 </span>            :         .dispclk_ramp_margin_percent = 1,</a>
<a name="495"><span class="lineNum">     495 </span>            :         .underscan_factor = 1.10,</a>
<a name="496"><span class="lineNum">     496 </span>            :         .min_vblank_lines = 32, //</a>
<a name="497"><span class="lineNum">     497 </span>            :         .dppclk_delay_subtotal = 77, //</a>
<a name="498"><span class="lineNum">     498 </span>            :         .dppclk_delay_scl_lb_only = 16,</a>
<a name="499"><span class="lineNum">     499 </span>            :         .dppclk_delay_scl = 50,</a>
<a name="500"><span class="lineNum">     500 </span>            :         .dppclk_delay_cnvc_formatter = 8,</a>
<a name="501"><span class="lineNum">     501 </span>            :         .dppclk_delay_cnvc_cursor = 6,</a>
<a name="502"><span class="lineNum">     502 </span>            :         .dispclk_delay_subtotal = 87, //</a>
<a name="503"><span class="lineNum">     503 </span>            :         .dcfclk_cstate_latency = 10, // SRExitTime</a>
<a name="504"><span class="lineNum">     504 </span>            :         .max_inter_dcn_tile_repeaters = 8,</a>
<a name="505"><span class="lineNum">     505 </span>            : </a>
<a name="506"><span class="lineNum">     506 </span>            :         .xfc_supported = false,</a>
<a name="507"><span class="lineNum">     507 </span>            :         .xfc_fill_bw_overhead_percent = 10.0,</a>
<a name="508"><span class="lineNum">     508 </span>            :         .xfc_fill_constant_bytes = 0,</a>
<a name="509"><span class="lineNum">     509 </span>            :         .ptoi_supported = 0,</a>
<a name="510"><span class="lineNum">     510 </span>            :         .number_of_cursors = 1,</a>
<a name="511"><span class="lineNum">     511 </span>            : };</a>
<a name="512"><span class="lineNum">     512 </span>            : </a>
<a name="513"><span class="lineNum">     513 </span>            : struct _vcs_dpi_soc_bounding_box_st dcn2_1_soc = {</a>
<a name="514"><span class="lineNum">     514 </span>            :         .clock_limits = {</a>
<a name="515"><span class="lineNum">     515 </span>            :                         {</a>
<a name="516"><span class="lineNum">     516 </span>            :                                 .state = 0,</a>
<a name="517"><span class="lineNum">     517 </span>            :                                 .dcfclk_mhz = 400.0,</a>
<a name="518"><span class="lineNum">     518 </span>            :                                 .fabricclk_mhz = 400.0,</a>
<a name="519"><span class="lineNum">     519 </span>            :                                 .dispclk_mhz = 600.0,</a>
<a name="520"><span class="lineNum">     520 </span>            :                                 .dppclk_mhz = 400.00,</a>
<a name="521"><span class="lineNum">     521 </span>            :                                 .phyclk_mhz = 600.0,</a>
<a name="522"><span class="lineNum">     522 </span>            :                                 .socclk_mhz = 278.0,</a>
<a name="523"><span class="lineNum">     523 </span>            :                                 .dscclk_mhz = 205.67,</a>
<a name="524"><span class="lineNum">     524 </span>            :                                 .dram_speed_mts = 1600.0,</a>
<a name="525"><span class="lineNum">     525 </span>            :                         },</a>
<a name="526"><span class="lineNum">     526 </span>            :                         {</a>
<a name="527"><span class="lineNum">     527 </span>            :                                 .state = 1,</a>
<a name="528"><span class="lineNum">     528 </span>            :                                 .dcfclk_mhz = 464.52,</a>
<a name="529"><span class="lineNum">     529 </span>            :                                 .fabricclk_mhz = 800.0,</a>
<a name="530"><span class="lineNum">     530 </span>            :                                 .dispclk_mhz = 654.55,</a>
<a name="531"><span class="lineNum">     531 </span>            :                                 .dppclk_mhz = 626.09,</a>
<a name="532"><span class="lineNum">     532 </span>            :                                 .phyclk_mhz = 600.0,</a>
<a name="533"><span class="lineNum">     533 </span>            :                                 .socclk_mhz = 278.0,</a>
<a name="534"><span class="lineNum">     534 </span>            :                                 .dscclk_mhz = 205.67,</a>
<a name="535"><span class="lineNum">     535 </span>            :                                 .dram_speed_mts = 1600.0,</a>
<a name="536"><span class="lineNum">     536 </span>            :                         },</a>
<a name="537"><span class="lineNum">     537 </span>            :                         {</a>
<a name="538"><span class="lineNum">     538 </span>            :                                 .state = 2,</a>
<a name="539"><span class="lineNum">     539 </span>            :                                 .dcfclk_mhz = 514.29,</a>
<a name="540"><span class="lineNum">     540 </span>            :                                 .fabricclk_mhz = 933.0,</a>
<a name="541"><span class="lineNum">     541 </span>            :                                 .dispclk_mhz = 757.89,</a>
<a name="542"><span class="lineNum">     542 </span>            :                                 .dppclk_mhz = 685.71,</a>
<a name="543"><span class="lineNum">     543 </span>            :                                 .phyclk_mhz = 600.0,</a>
<a name="544"><span class="lineNum">     544 </span>            :                                 .socclk_mhz = 278.0,</a>
<a name="545"><span class="lineNum">     545 </span>            :                                 .dscclk_mhz = 287.67,</a>
<a name="546"><span class="lineNum">     546 </span>            :                                 .dram_speed_mts = 1866.0,</a>
<a name="547"><span class="lineNum">     547 </span>            :                         },</a>
<a name="548"><span class="lineNum">     548 </span>            :                         {</a>
<a name="549"><span class="lineNum">     549 </span>            :                                 .state = 3,</a>
<a name="550"><span class="lineNum">     550 </span>            :                                 .dcfclk_mhz = 576.00,</a>
<a name="551"><span class="lineNum">     551 </span>            :                                 .fabricclk_mhz = 1067.0,</a>
<a name="552"><span class="lineNum">     552 </span>            :                                 .dispclk_mhz = 847.06,</a>
<a name="553"><span class="lineNum">     553 </span>            :                                 .dppclk_mhz = 757.89,</a>
<a name="554"><span class="lineNum">     554 </span>            :                                 .phyclk_mhz = 600.0,</a>
<a name="555"><span class="lineNum">     555 </span>            :                                 .socclk_mhz = 715.0,</a>
<a name="556"><span class="lineNum">     556 </span>            :                                 .dscclk_mhz = 318.334,</a>
<a name="557"><span class="lineNum">     557 </span>            :                                 .dram_speed_mts = 2134.0,</a>
<a name="558"><span class="lineNum">     558 </span>            :                         },</a>
<a name="559"><span class="lineNum">     559 </span>            :                         {</a>
<a name="560"><span class="lineNum">     560 </span>            :                                 .state = 4,</a>
<a name="561"><span class="lineNum">     561 </span>            :                                 .dcfclk_mhz = 626.09,</a>
<a name="562"><span class="lineNum">     562 </span>            :                                 .fabricclk_mhz = 1200.0,</a>
<a name="563"><span class="lineNum">     563 </span>            :                                 .dispclk_mhz = 900.00,</a>
<a name="564"><span class="lineNum">     564 </span>            :                                 .dppclk_mhz = 847.06,</a>
<a name="565"><span class="lineNum">     565 </span>            :                                 .phyclk_mhz = 810.0,</a>
<a name="566"><span class="lineNum">     566 </span>            :                                 .socclk_mhz = 953.0,</a>
<a name="567"><span class="lineNum">     567 </span>            :                                 .dscclk_mhz = 489.0,</a>
<a name="568"><span class="lineNum">     568 </span>            :                                 .dram_speed_mts = 2400.0,</a>
<a name="569"><span class="lineNum">     569 </span>            :                         },</a>
<a name="570"><span class="lineNum">     570 </span>            :                         {</a>
<a name="571"><span class="lineNum">     571 </span>            :                                 .state = 5,</a>
<a name="572"><span class="lineNum">     572 </span>            :                                 .dcfclk_mhz = 685.71,</a>
<a name="573"><span class="lineNum">     573 </span>            :                                 .fabricclk_mhz = 1333.0,</a>
<a name="574"><span class="lineNum">     574 </span>            :                                 .dispclk_mhz = 1028.57,</a>
<a name="575"><span class="lineNum">     575 </span>            :                                 .dppclk_mhz = 960.00,</a>
<a name="576"><span class="lineNum">     576 </span>            :                                 .phyclk_mhz = 810.0,</a>
<a name="577"><span class="lineNum">     577 </span>            :                                 .socclk_mhz = 278.0,</a>
<a name="578"><span class="lineNum">     578 </span>            :                                 .dscclk_mhz = 287.67,</a>
<a name="579"><span class="lineNum">     579 </span>            :                                 .dram_speed_mts = 2666.0,</a>
<a name="580"><span class="lineNum">     580 </span>            :                         },</a>
<a name="581"><span class="lineNum">     581 </span>            :                         {</a>
<a name="582"><span class="lineNum">     582 </span>            :                                 .state = 6,</a>
<a name="583"><span class="lineNum">     583 </span>            :                                 .dcfclk_mhz = 757.89,</a>
<a name="584"><span class="lineNum">     584 </span>            :                                 .fabricclk_mhz = 1467.0,</a>
<a name="585"><span class="lineNum">     585 </span>            :                                 .dispclk_mhz = 1107.69,</a>
<a name="586"><span class="lineNum">     586 </span>            :                                 .dppclk_mhz = 1028.57,</a>
<a name="587"><span class="lineNum">     587 </span>            :                                 .phyclk_mhz = 810.0,</a>
<a name="588"><span class="lineNum">     588 </span>            :                                 .socclk_mhz = 715.0,</a>
<a name="589"><span class="lineNum">     589 </span>            :                                 .dscclk_mhz = 318.334,</a>
<a name="590"><span class="lineNum">     590 </span>            :                                 .dram_speed_mts = 3200.0,</a>
<a name="591"><span class="lineNum">     591 </span>            :                         },</a>
<a name="592"><span class="lineNum">     592 </span>            :                         {</a>
<a name="593"><span class="lineNum">     593 </span>            :                                 .state = 7,</a>
<a name="594"><span class="lineNum">     594 </span>            :                                 .dcfclk_mhz = 847.06,</a>
<a name="595"><span class="lineNum">     595 </span>            :                                 .fabricclk_mhz = 1600.0,</a>
<a name="596"><span class="lineNum">     596 </span>            :                                 .dispclk_mhz = 1395.0,</a>
<a name="597"><span class="lineNum">     597 </span>            :                                 .dppclk_mhz = 1285.00,</a>
<a name="598"><span class="lineNum">     598 </span>            :                                 .phyclk_mhz = 1325.0,</a>
<a name="599"><span class="lineNum">     599 </span>            :                                 .socclk_mhz = 953.0,</a>
<a name="600"><span class="lineNum">     600 </span>            :                                 .dscclk_mhz = 489.0,</a>
<a name="601"><span class="lineNum">     601 </span>            :                                 .dram_speed_mts = 4266.0,</a>
<a name="602"><span class="lineNum">     602 </span>            :                         },</a>
<a name="603"><span class="lineNum">     603 </span>            :                         /*Extra state, no dispclk ramping*/</a>
<a name="604"><span class="lineNum">     604 </span>            :                         {</a>
<a name="605"><span class="lineNum">     605 </span>            :                                 .state = 8,</a>
<a name="606"><span class="lineNum">     606 </span>            :                                 .dcfclk_mhz = 847.06,</a>
<a name="607"><span class="lineNum">     607 </span>            :                                 .fabricclk_mhz = 1600.0,</a>
<a name="608"><span class="lineNum">     608 </span>            :                                 .dispclk_mhz = 1395.0,</a>
<a name="609"><span class="lineNum">     609 </span>            :                                 .dppclk_mhz = 1285.0,</a>
<a name="610"><span class="lineNum">     610 </span>            :                                 .phyclk_mhz = 1325.0,</a>
<a name="611"><span class="lineNum">     611 </span>            :                                 .socclk_mhz = 953.0,</a>
<a name="612"><span class="lineNum">     612 </span>            :                                 .dscclk_mhz = 489.0,</a>
<a name="613"><span class="lineNum">     613 </span>            :                                 .dram_speed_mts = 4266.0,</a>
<a name="614"><span class="lineNum">     614 </span>            :                         },</a>
<a name="615"><span class="lineNum">     615 </span>            : </a>
<a name="616"><span class="lineNum">     616 </span>            :                 },</a>
<a name="617"><span class="lineNum">     617 </span>            : </a>
<a name="618"><span class="lineNum">     618 </span>            :         .sr_exit_time_us = 12.5,</a>
<a name="619"><span class="lineNum">     619 </span>            :         .sr_enter_plus_exit_time_us = 17.0,</a>
<a name="620"><span class="lineNum">     620 </span>            :         .urgent_latency_us = 4.0,</a>
<a name="621"><span class="lineNum">     621 </span>            :         .urgent_latency_pixel_data_only_us = 4.0,</a>
<a name="622"><span class="lineNum">     622 </span>            :         .urgent_latency_pixel_mixed_with_vm_data_us = 4.0,</a>
<a name="623"><span class="lineNum">     623 </span>            :         .urgent_latency_vm_data_only_us = 4.0,</a>
<a name="624"><span class="lineNum">     624 </span>            :         .urgent_out_of_order_return_per_channel_pixel_only_bytes = 4096,</a>
<a name="625"><span class="lineNum">     625 </span>            :         .urgent_out_of_order_return_per_channel_pixel_and_vm_bytes = 4096,</a>
<a name="626"><span class="lineNum">     626 </span>            :         .urgent_out_of_order_return_per_channel_vm_only_bytes = 4096,</a>
<a name="627"><span class="lineNum">     627 </span>            :         .pct_ideal_dram_sdp_bw_after_urgent_pixel_only = 80.0,</a>
<a name="628"><span class="lineNum">     628 </span>            :         .pct_ideal_dram_sdp_bw_after_urgent_pixel_and_vm = 75.0,</a>
<a name="629"><span class="lineNum">     629 </span>            :         .pct_ideal_dram_sdp_bw_after_urgent_vm_only = 40.0,</a>
<a name="630"><span class="lineNum">     630 </span>            :         .max_avg_sdp_bw_use_normal_percent = 60.0,</a>
<a name="631"><span class="lineNum">     631 </span>            :         .max_avg_dram_bw_use_normal_percent = 100.0,</a>
<a name="632"><span class="lineNum">     632 </span>            :         .writeback_latency_us = 12.0,</a>
<a name="633"><span class="lineNum">     633 </span>            :         .max_request_size_bytes = 256,</a>
<a name="634"><span class="lineNum">     634 </span>            :         .dram_channel_width_bytes = 4,</a>
<a name="635"><span class="lineNum">     635 </span>            :         .fabric_datapath_to_dcn_data_return_bytes = 32,</a>
<a name="636"><span class="lineNum">     636 </span>            :         .dcn_downspread_percent = 0.5,</a>
<a name="637"><span class="lineNum">     637 </span>            :         .downspread_percent = 0.38,</a>
<a name="638"><span class="lineNum">     638 </span>            :         .dram_page_open_time_ns = 50.0,</a>
<a name="639"><span class="lineNum">     639 </span>            :         .dram_rw_turnaround_time_ns = 17.5,</a>
<a name="640"><span class="lineNum">     640 </span>            :         .dram_return_buffer_per_channel_bytes = 8192,</a>
<a name="641"><span class="lineNum">     641 </span>            :         .round_trip_ping_latency_dcfclk_cycles = 128,</a>
<a name="642"><span class="lineNum">     642 </span>            :         .urgent_out_of_order_return_per_channel_bytes = 4096,</a>
<a name="643"><span class="lineNum">     643 </span>            :         .channel_interleave_bytes = 256,</a>
<a name="644"><span class="lineNum">     644 </span>            :         .num_banks = 8,</a>
<a name="645"><span class="lineNum">     645 </span>            :         .num_chans = 4,</a>
<a name="646"><span class="lineNum">     646 </span>            :         .vmm_page_size_bytes = 4096,</a>
<a name="647"><span class="lineNum">     647 </span>            :         .dram_clock_change_latency_us = 23.84,</a>
<a name="648"><span class="lineNum">     648 </span>            :         .return_bus_width_bytes = 64,</a>
<a name="649"><span class="lineNum">     649 </span>            :         .dispclk_dppclk_vco_speed_mhz = 3600,</a>
<a name="650"><span class="lineNum">     650 </span>            :         .xfc_bus_transport_time_us = 4,</a>
<a name="651"><span class="lineNum">     651 </span>            :         .xfc_xbuf_latency_tolerance_us = 4,</a>
<a name="652"><span class="lineNum">     652 </span>            :         .use_urgent_burst_bw = 1,</a>
<a name="653"><span class="lineNum">     653 </span>            :         .num_states = 8</a>
<a name="654"><span class="lineNum">     654 </span>            : };</a>
<a name="655"><span class="lineNum">     655 </span>            : </a>
<a name="656"><span class="lineNum">     656 </span>            : struct wm_table ddr4_wm_table_gs = {</a>
<a name="657"><span class="lineNum">     657 </span>            :         .entries = {</a>
<a name="658"><span class="lineNum">     658 </span>            :                 {</a>
<a name="659"><span class="lineNum">     659 </span>            :                         .wm_inst = WM_A,</a>
<a name="660"><span class="lineNum">     660 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="661"><span class="lineNum">     661 </span>            :                         .pstate_latency_us = 11.72,</a>
<a name="662"><span class="lineNum">     662 </span>            :                         .sr_exit_time_us = 7.09,</a>
<a name="663"><span class="lineNum">     663 </span>            :                         .sr_enter_plus_exit_time_us = 8.14,</a>
<a name="664"><span class="lineNum">     664 </span>            :                         .valid = true,</a>
<a name="665"><span class="lineNum">     665 </span>            :                 },</a>
<a name="666"><span class="lineNum">     666 </span>            :                 {</a>
<a name="667"><span class="lineNum">     667 </span>            :                         .wm_inst = WM_B,</a>
<a name="668"><span class="lineNum">     668 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="669"><span class="lineNum">     669 </span>            :                         .pstate_latency_us = 11.72,</a>
<a name="670"><span class="lineNum">     670 </span>            :                         .sr_exit_time_us = 10.12,</a>
<a name="671"><span class="lineNum">     671 </span>            :                         .sr_enter_plus_exit_time_us = 11.48,</a>
<a name="672"><span class="lineNum">     672 </span>            :                         .valid = true,</a>
<a name="673"><span class="lineNum">     673 </span>            :                 },</a>
<a name="674"><span class="lineNum">     674 </span>            :                 {</a>
<a name="675"><span class="lineNum">     675 </span>            :                         .wm_inst = WM_C,</a>
<a name="676"><span class="lineNum">     676 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="677"><span class="lineNum">     677 </span>            :                         .pstate_latency_us = 11.72,</a>
<a name="678"><span class="lineNum">     678 </span>            :                         .sr_exit_time_us = 10.12,</a>
<a name="679"><span class="lineNum">     679 </span>            :                         .sr_enter_plus_exit_time_us = 11.48,</a>
<a name="680"><span class="lineNum">     680 </span>            :                         .valid = true,</a>
<a name="681"><span class="lineNum">     681 </span>            :                 },</a>
<a name="682"><span class="lineNum">     682 </span>            :                 {</a>
<a name="683"><span class="lineNum">     683 </span>            :                         .wm_inst = WM_D,</a>
<a name="684"><span class="lineNum">     684 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="685"><span class="lineNum">     685 </span>            :                         .pstate_latency_us = 11.72,</a>
<a name="686"><span class="lineNum">     686 </span>            :                         .sr_exit_time_us = 10.12,</a>
<a name="687"><span class="lineNum">     687 </span>            :                         .sr_enter_plus_exit_time_us = 11.48,</a>
<a name="688"><span class="lineNum">     688 </span>            :                         .valid = true,</a>
<a name="689"><span class="lineNum">     689 </span>            :                 },</a>
<a name="690"><span class="lineNum">     690 </span>            :         }</a>
<a name="691"><span class="lineNum">     691 </span>            : };</a>
<a name="692"><span class="lineNum">     692 </span>            : </a>
<a name="693"><span class="lineNum">     693 </span>            : struct wm_table lpddr4_wm_table_gs = {</a>
<a name="694"><span class="lineNum">     694 </span>            :         .entries = {</a>
<a name="695"><span class="lineNum">     695 </span>            :                 {</a>
<a name="696"><span class="lineNum">     696 </span>            :                         .wm_inst = WM_A,</a>
<a name="697"><span class="lineNum">     697 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="698"><span class="lineNum">     698 </span>            :                         .pstate_latency_us = 11.65333,</a>
<a name="699"><span class="lineNum">     699 </span>            :                         .sr_exit_time_us = 5.32,</a>
<a name="700"><span class="lineNum">     700 </span>            :                         .sr_enter_plus_exit_time_us = 6.38,</a>
<a name="701"><span class="lineNum">     701 </span>            :                         .valid = true,</a>
<a name="702"><span class="lineNum">     702 </span>            :                 },</a>
<a name="703"><span class="lineNum">     703 </span>            :                 {</a>
<a name="704"><span class="lineNum">     704 </span>            :                         .wm_inst = WM_B,</a>
<a name="705"><span class="lineNum">     705 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="706"><span class="lineNum">     706 </span>            :                         .pstate_latency_us = 11.65333,</a>
<a name="707"><span class="lineNum">     707 </span>            :                         .sr_exit_time_us = 9.82,</a>
<a name="708"><span class="lineNum">     708 </span>            :                         .sr_enter_plus_exit_time_us = 11.196,</a>
<a name="709"><span class="lineNum">     709 </span>            :                         .valid = true,</a>
<a name="710"><span class="lineNum">     710 </span>            :                 },</a>
<a name="711"><span class="lineNum">     711 </span>            :                 {</a>
<a name="712"><span class="lineNum">     712 </span>            :                         .wm_inst = WM_C,</a>
<a name="713"><span class="lineNum">     713 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="714"><span class="lineNum">     714 </span>            :                         .pstate_latency_us = 11.65333,</a>
<a name="715"><span class="lineNum">     715 </span>            :                         .sr_exit_time_us = 9.89,</a>
<a name="716"><span class="lineNum">     716 </span>            :                         .sr_enter_plus_exit_time_us = 11.24,</a>
<a name="717"><span class="lineNum">     717 </span>            :                         .valid = true,</a>
<a name="718"><span class="lineNum">     718 </span>            :                 },</a>
<a name="719"><span class="lineNum">     719 </span>            :                 {</a>
<a name="720"><span class="lineNum">     720 </span>            :                         .wm_inst = WM_D,</a>
<a name="721"><span class="lineNum">     721 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="722"><span class="lineNum">     722 </span>            :                         .pstate_latency_us = 11.65333,</a>
<a name="723"><span class="lineNum">     723 </span>            :                         .sr_exit_time_us = 9.748,</a>
<a name="724"><span class="lineNum">     724 </span>            :                         .sr_enter_plus_exit_time_us = 11.102,</a>
<a name="725"><span class="lineNum">     725 </span>            :                         .valid = true,</a>
<a name="726"><span class="lineNum">     726 </span>            :                 },</a>
<a name="727"><span class="lineNum">     727 </span>            :         }</a>
<a name="728"><span class="lineNum">     728 </span>            : };</a>
<a name="729"><span class="lineNum">     729 </span>            : </a>
<a name="730"><span class="lineNum">     730 </span>            : struct wm_table lpddr4_wm_table_with_disabled_ppt = {</a>
<a name="731"><span class="lineNum">     731 </span>            :         .entries = {</a>
<a name="732"><span class="lineNum">     732 </span>            :                 {</a>
<a name="733"><span class="lineNum">     733 </span>            :                         .wm_inst = WM_A,</a>
<a name="734"><span class="lineNum">     734 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="735"><span class="lineNum">     735 </span>            :                         .pstate_latency_us = 11.65333,</a>
<a name="736"><span class="lineNum">     736 </span>            :                         .sr_exit_time_us = 8.32,</a>
<a name="737"><span class="lineNum">     737 </span>            :                         .sr_enter_plus_exit_time_us = 9.38,</a>
<a name="738"><span class="lineNum">     738 </span>            :                         .valid = true,</a>
<a name="739"><span class="lineNum">     739 </span>            :                 },</a>
<a name="740"><span class="lineNum">     740 </span>            :                 {</a>
<a name="741"><span class="lineNum">     741 </span>            :                         .wm_inst = WM_B,</a>
<a name="742"><span class="lineNum">     742 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="743"><span class="lineNum">     743 </span>            :                         .pstate_latency_us = 11.65333,</a>
<a name="744"><span class="lineNum">     744 </span>            :                         .sr_exit_time_us = 9.82,</a>
<a name="745"><span class="lineNum">     745 </span>            :                         .sr_enter_plus_exit_time_us = 11.196,</a>
<a name="746"><span class="lineNum">     746 </span>            :                         .valid = true,</a>
<a name="747"><span class="lineNum">     747 </span>            :                 },</a>
<a name="748"><span class="lineNum">     748 </span>            :                 {</a>
<a name="749"><span class="lineNum">     749 </span>            :                         .wm_inst = WM_C,</a>
<a name="750"><span class="lineNum">     750 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="751"><span class="lineNum">     751 </span>            :                         .pstate_latency_us = 11.65333,</a>
<a name="752"><span class="lineNum">     752 </span>            :                         .sr_exit_time_us = 9.89,</a>
<a name="753"><span class="lineNum">     753 </span>            :                         .sr_enter_plus_exit_time_us = 11.24,</a>
<a name="754"><span class="lineNum">     754 </span>            :                         .valid = true,</a>
<a name="755"><span class="lineNum">     755 </span>            :                 },</a>
<a name="756"><span class="lineNum">     756 </span>            :                 {</a>
<a name="757"><span class="lineNum">     757 </span>            :                         .wm_inst = WM_D,</a>
<a name="758"><span class="lineNum">     758 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="759"><span class="lineNum">     759 </span>            :                         .pstate_latency_us = 11.65333,</a>
<a name="760"><span class="lineNum">     760 </span>            :                         .sr_exit_time_us = 9.748,</a>
<a name="761"><span class="lineNum">     761 </span>            :                         .sr_enter_plus_exit_time_us = 11.102,</a>
<a name="762"><span class="lineNum">     762 </span>            :                         .valid = true,</a>
<a name="763"><span class="lineNum">     763 </span>            :                 },</a>
<a name="764"><span class="lineNum">     764 </span>            :         }</a>
<a name="765"><span class="lineNum">     765 </span>            : };</a>
<a name="766"><span class="lineNum">     766 </span>            : </a>
<a name="767"><span class="lineNum">     767 </span>            : struct wm_table ddr4_wm_table_rn = {</a>
<a name="768"><span class="lineNum">     768 </span>            :         .entries = {</a>
<a name="769"><span class="lineNum">     769 </span>            :                 {</a>
<a name="770"><span class="lineNum">     770 </span>            :                         .wm_inst = WM_A,</a>
<a name="771"><span class="lineNum">     771 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="772"><span class="lineNum">     772 </span>            :                         .pstate_latency_us = 11.72,</a>
<a name="773"><span class="lineNum">     773 </span>            :                         .sr_exit_time_us = 11.90,</a>
<a name="774"><span class="lineNum">     774 </span>            :                         .sr_enter_plus_exit_time_us = 12.80,</a>
<a name="775"><span class="lineNum">     775 </span>            :                         .valid = true,</a>
<a name="776"><span class="lineNum">     776 </span>            :                 },</a>
<a name="777"><span class="lineNum">     777 </span>            :                 {</a>
<a name="778"><span class="lineNum">     778 </span>            :                         .wm_inst = WM_B,</a>
<a name="779"><span class="lineNum">     779 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="780"><span class="lineNum">     780 </span>            :                         .pstate_latency_us = 11.72,</a>
<a name="781"><span class="lineNum">     781 </span>            :                         .sr_exit_time_us = 13.18,</a>
<a name="782"><span class="lineNum">     782 </span>            :                         .sr_enter_plus_exit_time_us = 14.30,</a>
<a name="783"><span class="lineNum">     783 </span>            :                         .valid = true,</a>
<a name="784"><span class="lineNum">     784 </span>            :                 },</a>
<a name="785"><span class="lineNum">     785 </span>            :                 {</a>
<a name="786"><span class="lineNum">     786 </span>            :                         .wm_inst = WM_C,</a>
<a name="787"><span class="lineNum">     787 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="788"><span class="lineNum">     788 </span>            :                         .pstate_latency_us = 11.72,</a>
<a name="789"><span class="lineNum">     789 </span>            :                         .sr_exit_time_us = 13.18,</a>
<a name="790"><span class="lineNum">     790 </span>            :                         .sr_enter_plus_exit_time_us = 14.30,</a>
<a name="791"><span class="lineNum">     791 </span>            :                         .valid = true,</a>
<a name="792"><span class="lineNum">     792 </span>            :                 },</a>
<a name="793"><span class="lineNum">     793 </span>            :                 {</a>
<a name="794"><span class="lineNum">     794 </span>            :                         .wm_inst = WM_D,</a>
<a name="795"><span class="lineNum">     795 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="796"><span class="lineNum">     796 </span>            :                         .pstate_latency_us = 11.72,</a>
<a name="797"><span class="lineNum">     797 </span>            :                         .sr_exit_time_us = 13.18,</a>
<a name="798"><span class="lineNum">     798 </span>            :                         .sr_enter_plus_exit_time_us = 14.30,</a>
<a name="799"><span class="lineNum">     799 </span>            :                         .valid = true,</a>
<a name="800"><span class="lineNum">     800 </span>            :                 },</a>
<a name="801"><span class="lineNum">     801 </span>            :         }</a>
<a name="802"><span class="lineNum">     802 </span>            : };</a>
<a name="803"><span class="lineNum">     803 </span>            : </a>
<a name="804"><span class="lineNum">     804 </span>            : struct wm_table ddr4_1R_wm_table_rn = {</a>
<a name="805"><span class="lineNum">     805 </span>            :         .entries = {</a>
<a name="806"><span class="lineNum">     806 </span>            :                 {</a>
<a name="807"><span class="lineNum">     807 </span>            :                         .wm_inst = WM_A,</a>
<a name="808"><span class="lineNum">     808 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="809"><span class="lineNum">     809 </span>            :                         .pstate_latency_us = 11.72,</a>
<a name="810"><span class="lineNum">     810 </span>            :                         .sr_exit_time_us = 13.90,</a>
<a name="811"><span class="lineNum">     811 </span>            :                         .sr_enter_plus_exit_time_us = 14.80,</a>
<a name="812"><span class="lineNum">     812 </span>            :                         .valid = true,</a>
<a name="813"><span class="lineNum">     813 </span>            :                 },</a>
<a name="814"><span class="lineNum">     814 </span>            :                 {</a>
<a name="815"><span class="lineNum">     815 </span>            :                         .wm_inst = WM_B,</a>
<a name="816"><span class="lineNum">     816 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="817"><span class="lineNum">     817 </span>            :                         .pstate_latency_us = 11.72,</a>
<a name="818"><span class="lineNum">     818 </span>            :                         .sr_exit_time_us = 13.90,</a>
<a name="819"><span class="lineNum">     819 </span>            :                         .sr_enter_plus_exit_time_us = 14.80,</a>
<a name="820"><span class="lineNum">     820 </span>            :                         .valid = true,</a>
<a name="821"><span class="lineNum">     821 </span>            :                 },</a>
<a name="822"><span class="lineNum">     822 </span>            :                 {</a>
<a name="823"><span class="lineNum">     823 </span>            :                         .wm_inst = WM_C,</a>
<a name="824"><span class="lineNum">     824 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="825"><span class="lineNum">     825 </span>            :                         .pstate_latency_us = 11.72,</a>
<a name="826"><span class="lineNum">     826 </span>            :                         .sr_exit_time_us = 13.90,</a>
<a name="827"><span class="lineNum">     827 </span>            :                         .sr_enter_plus_exit_time_us = 14.80,</a>
<a name="828"><span class="lineNum">     828 </span>            :                         .valid = true,</a>
<a name="829"><span class="lineNum">     829 </span>            :                 },</a>
<a name="830"><span class="lineNum">     830 </span>            :                 {</a>
<a name="831"><span class="lineNum">     831 </span>            :                         .wm_inst = WM_D,</a>
<a name="832"><span class="lineNum">     832 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="833"><span class="lineNum">     833 </span>            :                         .pstate_latency_us = 11.72,</a>
<a name="834"><span class="lineNum">     834 </span>            :                         .sr_exit_time_us = 13.90,</a>
<a name="835"><span class="lineNum">     835 </span>            :                         .sr_enter_plus_exit_time_us = 14.80,</a>
<a name="836"><span class="lineNum">     836 </span>            :                         .valid = true,</a>
<a name="837"><span class="lineNum">     837 </span>            :                 },</a>
<a name="838"><span class="lineNum">     838 </span>            :         }</a>
<a name="839"><span class="lineNum">     839 </span>            : };</a>
<a name="840"><span class="lineNum">     840 </span>            : </a>
<a name="841"><span class="lineNum">     841 </span>            : struct wm_table lpddr4_wm_table_rn = {</a>
<a name="842"><span class="lineNum">     842 </span>            :         .entries = {</a>
<a name="843"><span class="lineNum">     843 </span>            :                 {</a>
<a name="844"><span class="lineNum">     844 </span>            :                         .wm_inst = WM_A,</a>
<a name="845"><span class="lineNum">     845 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="846"><span class="lineNum">     846 </span>            :                         .pstate_latency_us = 11.65333,</a>
<a name="847"><span class="lineNum">     847 </span>            :                         .sr_exit_time_us = 7.32,</a>
<a name="848"><span class="lineNum">     848 </span>            :                         .sr_enter_plus_exit_time_us = 8.38,</a>
<a name="849"><span class="lineNum">     849 </span>            :                         .valid = true,</a>
<a name="850"><span class="lineNum">     850 </span>            :                 },</a>
<a name="851"><span class="lineNum">     851 </span>            :                 {</a>
<a name="852"><span class="lineNum">     852 </span>            :                         .wm_inst = WM_B,</a>
<a name="853"><span class="lineNum">     853 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="854"><span class="lineNum">     854 </span>            :                         .pstate_latency_us = 11.65333,</a>
<a name="855"><span class="lineNum">     855 </span>            :                         .sr_exit_time_us = 9.82,</a>
<a name="856"><span class="lineNum">     856 </span>            :                         .sr_enter_plus_exit_time_us = 11.196,</a>
<a name="857"><span class="lineNum">     857 </span>            :                         .valid = true,</a>
<a name="858"><span class="lineNum">     858 </span>            :                 },</a>
<a name="859"><span class="lineNum">     859 </span>            :                 {</a>
<a name="860"><span class="lineNum">     860 </span>            :                         .wm_inst = WM_C,</a>
<a name="861"><span class="lineNum">     861 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="862"><span class="lineNum">     862 </span>            :                         .pstate_latency_us = 11.65333,</a>
<a name="863"><span class="lineNum">     863 </span>            :                         .sr_exit_time_us = 9.89,</a>
<a name="864"><span class="lineNum">     864 </span>            :                         .sr_enter_plus_exit_time_us = 11.24,</a>
<a name="865"><span class="lineNum">     865 </span>            :                         .valid = true,</a>
<a name="866"><span class="lineNum">     866 </span>            :                 },</a>
<a name="867"><span class="lineNum">     867 </span>            :                 {</a>
<a name="868"><span class="lineNum">     868 </span>            :                         .wm_inst = WM_D,</a>
<a name="869"><span class="lineNum">     869 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="870"><span class="lineNum">     870 </span>            :                         .pstate_latency_us = 11.65333,</a>
<a name="871"><span class="lineNum">     871 </span>            :                         .sr_exit_time_us = 9.748,</a>
<a name="872"><span class="lineNum">     872 </span>            :                         .sr_enter_plus_exit_time_us = 11.102,</a>
<a name="873"><span class="lineNum">     873 </span>            :                         .valid = true,</a>
<a name="874"><span class="lineNum">     874 </span>            :                 },</a>
<a name="875"><span class="lineNum">     875 </span>            :         }</a>
<a name="876"><span class="lineNum">     876 </span>            : };</a>
<a name="877"><span class="lineNum">     877 </span>            : </a>
<a name="878"><span class="lineNum">     878 </span><span class="lineNoCov">          0 : void dcn20_populate_dml_writeback_from_context(struct dc *dc,</span></a>
<a name="879"><span class="lineNum">     879 </span>            :                                                struct resource_context *res_ctx,</a>
<a name="880"><span class="lineNum">     880 </span>            :                                                display_e2e_pipe_params_st *pipes)</a>
<a name="881"><span class="lineNum">     881 </span>            : {</a>
<a name="882"><span class="lineNum">     882 </span>            :         int pipe_cnt, i;</a>
<a name="883"><span class="lineNum">     883 </span>            : </a>
<a name="884"><span class="lineNum">     884 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="885"><span class="lineNum">     885 </span>            : </a>
<a name="886"><span class="lineNum">     886 </span><span class="lineNoCov">          0 :         for (i = 0, pipe_cnt = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="887"><span class="lineNum">     887 </span><span class="lineNoCov">          0 :                 struct dc_writeback_info *wb_info = &amp;res_ctx-&gt;pipe_ctx[i].stream-&gt;writeback_info[0];</span></a>
<a name="888"><span class="lineNum">     888 </span>            : </a>
<a name="889"><span class="lineNum">     889 </span><span class="lineNoCov">          0 :                 if (!res_ctx-&gt;pipe_ctx[i].stream)</span></a>
<a name="890"><span class="lineNum">     890 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="891"><span class="lineNum">     891 </span>            : </a>
<a name="892"><span class="lineNum">     892 </span>            :                 /* Set writeback information */</a>
<a name="893"><span class="lineNum">     893 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.wb_enable = (wb_info-&gt;wb_enabled == true) ? 1 : 0;</span></a>
<a name="894"><span class="lineNum">     894 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.num_active_wb++;</span></a>
<a name="895"><span class="lineNum">     895 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.wb.wb_src_height = wb_info-&gt;dwb_params.cnv_params.crop_height;</span></a>
<a name="896"><span class="lineNum">     896 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.wb.wb_src_width = wb_info-&gt;dwb_params.cnv_params.crop_width;</span></a>
<a name="897"><span class="lineNum">     897 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.wb.wb_dst_width = wb_info-&gt;dwb_params.dest_width;</span></a>
<a name="898"><span class="lineNum">     898 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.wb.wb_dst_height = wb_info-&gt;dwb_params.dest_height;</span></a>
<a name="899"><span class="lineNum">     899 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.wb.wb_htaps_luma = 1;</span></a>
<a name="900"><span class="lineNum">     900 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.wb.wb_vtaps_luma = 1;</span></a>
<a name="901"><span class="lineNum">     901 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.wb.wb_htaps_chroma = wb_info-&gt;dwb_params.scaler_taps.h_taps_c;</span></a>
<a name="902"><span class="lineNum">     902 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.wb.wb_vtaps_chroma = wb_info-&gt;dwb_params.scaler_taps.v_taps_c;</span></a>
<a name="903"><span class="lineNum">     903 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.wb.wb_hratio = 1.0;</span></a>
<a name="904"><span class="lineNum">     904 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.wb.wb_vratio = 1.0;</span></a>
<a name="905"><span class="lineNum">     905 </span><span class="lineNoCov">          0 :                 if (wb_info-&gt;dwb_params.out_format == dwb_scaler_mode_yuv420) {</span></a>
<a name="906"><span class="lineNum">     906 </span><span class="lineNoCov">          0 :                         if (wb_info-&gt;dwb_params.output_depth == DWB_OUTPUT_PIXEL_DEPTH_8BPC)</span></a>
<a name="907"><span class="lineNum">     907 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].dout.wb.wb_pixel_format = dm_420_8;</span></a>
<a name="908"><span class="lineNum">     908 </span>            :                         else</a>
<a name="909"><span class="lineNum">     909 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].dout.wb.wb_pixel_format = dm_420_10;</span></a>
<a name="910"><span class="lineNum">     910 </span>            :                 } else {</a>
<a name="911"><span class="lineNum">     911 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].dout.wb.wb_pixel_format = dm_444_32;</span></a>
<a name="912"><span class="lineNum">     912 </span>            :                 }</a>
<a name="913"><span class="lineNum">     913 </span>            : </a>
<a name="914"><span class="lineNum">     914 </span><span class="lineNoCov">          0 :                 pipe_cnt++;</span></a>
<a name="915"><span class="lineNum">     915 </span>            :         }</a>
<a name="916"><span class="lineNum">     916 </span><span class="lineNoCov">          0 : }</span></a>
<a name="917"><span class="lineNum">     917 </span>            : </a>
<a name="918"><span class="lineNum">     918 </span><span class="lineNoCov">          0 : void dcn20_fpu_set_wb_arb_params(struct mcif_arb_params *wb_arb_params,</span></a>
<a name="919"><span class="lineNum">     919 </span>            :                                 struct dc_state *context,</a>
<a name="920"><span class="lineNum">     920 </span>            :                                 display_e2e_pipe_params_st *pipes,</a>
<a name="921"><span class="lineNum">     921 </span>            :                                 int pipe_cnt, int i)</a>
<a name="922"><span class="lineNum">     922 </span>            : {</a>
<a name="923"><span class="lineNum">     923 </span>            :        int k;</a>
<a name="924"><span class="lineNum">     924 </span>            : </a>
<a name="925"><span class="lineNum">     925 </span><span class="lineNoCov">          0 :        dc_assert_fp_enabled();</span></a>
<a name="926"><span class="lineNum">     926 </span>            : </a>
<a name="927"><span class="lineNum">     927 </span><span class="lineNoCov">          0 :        for (k = 0; k &lt; sizeof(wb_arb_params-&gt;cli_watermark)/sizeof(wb_arb_params-&gt;cli_watermark[0]); k++) {</span></a>
<a name="928"><span class="lineNum">     928 </span><span class="lineNoCov">          0 :                wb_arb_params-&gt;cli_watermark[k] = get_wm_writeback_urgent(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="929"><span class="lineNum">     929 </span><span class="lineNoCov">          0 :                wb_arb_params-&gt;pstate_watermark[k] = get_wm_writeback_dram_clock_change(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="930"><span class="lineNum">     930 </span>            :        }</a>
<a name="931"><span class="lineNum">     931 </span><span class="lineNoCov">          0 :        wb_arb_params-&gt;time_per_pixel = 16.0 * 1000 / (context-&gt;res_ctx.pipe_ctx[i].stream-&gt;phy_pix_clk / 1000); /* 4 bit fraction, ms */</span></a>
<a name="932"><span class="lineNum">     932 </span><span class="lineNoCov">          0 : }</span></a>
<a name="933"><span class="lineNum">     933 </span>            : </a>
<a name="934"><span class="lineNum">     934 </span><span class="lineNoCov">          0 : static bool is_dtbclk_required(struct dc *dc, struct dc_state *context)</span></a>
<a name="935"><span class="lineNum">     935 </span>            : {</a>
<a name="936"><span class="lineNum">     936 </span>            :         int i;</a>
<a name="937"><span class="lineNum">     937 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="938"><span class="lineNum">     938 </span><span class="lineNoCov">          0 :                 if (!context-&gt;res_ctx.pipe_ctx[i].stream)</span></a>
<a name="939"><span class="lineNum">     939 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="940"><span class="lineNum">     940 </span><span class="lineNoCov">          0 :                 if (is_dp_128b_132b_signal(&amp;context-&gt;res_ctx.pipe_ctx[i]))</span></a>
<a name="941"><span class="lineNum">     941 </span>            :                         return true;</a>
<a name="942"><span class="lineNum">     942 </span>            :         }</a>
<a name="943"><span class="lineNum">     943 </span>            :         return false;</a>
<a name="944"><span class="lineNum">     944 </span>            : }</a>
<a name="945"><span class="lineNum">     945 </span>            : </a>
<a name="946"><span class="lineNum">     946 </span><span class="lineNoCov">          0 : static enum dcn_zstate_support_state  decide_zstate_support(struct dc *dc, struct dc_state *context)</span></a>
<a name="947"><span class="lineNum">     947 </span>            : {</a>
<a name="948"><span class="lineNum">     948 </span>            :         int plane_count;</a>
<a name="949"><span class="lineNum">     949 </span>            :         int i;</a>
<a name="950"><span class="lineNum">     950 </span>            :         unsigned int optimized_min_dst_y_next_start_us;</a>
<a name="951"><span class="lineNum">     951 </span>            : </a>
<a name="952"><span class="lineNum">     952 </span><span class="lineNoCov">          0 :         plane_count = 0;</span></a>
<a name="953"><span class="lineNum">     953 </span><span class="lineNoCov">          0 :         optimized_min_dst_y_next_start_us = 0;</span></a>
<a name="954"><span class="lineNum">     954 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="955"><span class="lineNum">     955 </span><span class="lineNoCov">          0 :                 if (context-&gt;res_ctx.pipe_ctx[i].plane_state)</span></a>
<a name="956"><span class="lineNum">     956 </span><span class="lineNoCov">          0 :                         plane_count++;</span></a>
<a name="957"><span class="lineNum">     957 </span>            :         }</a>
<a name="958"><span class="lineNum">     958 </span>            : </a>
<a name="959"><span class="lineNum">     959 </span>            :         /*</a>
<a name="960"><span class="lineNum">     960 </span>            :          * Z9 and Z10 allowed cases:</a>
<a name="961"><span class="lineNum">     961 </span>            :          *      1. 0 Planes enabled</a>
<a name="962"><span class="lineNum">     962 </span>            :          *      2. single eDP, on link 0, 1 plane and stutter period &gt; 5ms</a>
<a name="963"><span class="lineNum">     963 </span>            :          * Z10 only cases:</a>
<a name="964"><span class="lineNum">     964 </span>            :          *      1. single eDP, on link 0, 1 plane and stutter period &gt;= 5ms</a>
<a name="965"><span class="lineNum">     965 </span>            :          * Zstate not allowed cases:</a>
<a name="966"><span class="lineNum">     966 </span>            :          *      1. Everything else</a>
<a name="967"><span class="lineNum">     967 </span>            :          */</a>
<a name="968"><span class="lineNum">     968 </span><span class="lineNoCov">          0 :         if (plane_count == 0)</span></a>
<a name="969"><span class="lineNum">     969 </span>            :                 return DCN_ZSTATE_SUPPORT_ALLOW;</a>
<a name="970"><span class="lineNum">     970 </span><span class="lineNoCov">          0 :         else if (context-&gt;stream_count == 1 &amp;&amp;  context-&gt;streams[0]-&gt;signal == SIGNAL_TYPE_EDP) {</span></a>
<a name="971"><span class="lineNum">     971 </span><span class="lineNoCov">          0 :                 struct dc_link *link = context-&gt;streams[0]-&gt;sink-&gt;link;</span></a>
<a name="972"><span class="lineNum">     972 </span><span class="lineNoCov">          0 :                 struct dc_stream_status *stream_status = &amp;context-&gt;stream_status[0];</span></a>
<a name="973"><span class="lineNum">     973 </span>            : </a>
<a name="974"><span class="lineNum">     974 </span><span class="lineNoCov">          0 :                 if (dc_extended_blank_supported(dc)) {</span></a>
<a name="975"><span class="lineNum">     975 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="976"><span class="lineNum">     976 </span><span class="lineNoCov">          0 :                                 if (context-&gt;res_ctx.pipe_ctx[i].stream == context-&gt;streams[0]</span></a>
<a name="977"><span class="lineNum">     977 </span><span class="lineNoCov">          0 :                                         &amp;&amp; context-&gt;res_ctx.pipe_ctx[i].stream-&gt;adjust.v_total_min == context-&gt;res_ctx.pipe_ctx[i].stream-&gt;adjust.v_total_max</span></a>
<a name="978"><span class="lineNum">     978 </span><span class="lineNoCov">          0 :                                         &amp;&amp; context-&gt;res_ctx.pipe_ctx[i].stream-&gt;adjust.v_total_min &gt; context-&gt;res_ctx.pipe_ctx[i].stream-&gt;timing.v_total) {</span></a>
<a name="979"><span class="lineNum">     979 </span><span class="lineNoCov">          0 :                                                 optimized_min_dst_y_next_start_us =</span></a>
<a name="980"><span class="lineNum">     980 </span>            :                                                         context-&gt;res_ctx.pipe_ctx[i].dlg_regs.optimized_min_dst_y_next_start_us;</a>
<a name="981"><span class="lineNum">     981 </span><span class="lineNoCov">          0 :                                                 break;</span></a>
<a name="982"><span class="lineNum">     982 </span>            :                                 }</a>
<a name="983"><span class="lineNum">     983 </span>            :                         }</a>
<a name="984"><span class="lineNum">     984 </span>            :                 }</a>
<a name="985"><span class="lineNum">     985 </span>            :                 /* zstate only supported on PWRSEQ0  and when there's &lt;2 planes*/</a>
<a name="986"><span class="lineNum">     986 </span><span class="lineNoCov">          0 :                 if (link-&gt;link_index != 0 || stream_status-&gt;plane_count &gt; 1)</span></a>
<a name="987"><span class="lineNum">     987 </span>            :                         return DCN_ZSTATE_SUPPORT_DISALLOW;</a>
<a name="988"><span class="lineNum">     988 </span>            : </a>
<a name="989"><span class="lineNum">     989 </span><span class="lineNoCov">          0 :                 if (context-&gt;bw_ctx.dml.vba.StutterPeriod &gt; 5000.0 || optimized_min_dst_y_next_start_us &gt; 5000)</span></a>
<a name="990"><span class="lineNum">     990 </span>            :                         return DCN_ZSTATE_SUPPORT_ALLOW;</a>
<a name="991"><span class="lineNum">     991 </span><span class="lineNoCov">          0 :                 else if (link-&gt;psr_settings.psr_version == DC_PSR_VERSION_1 &amp;&amp; !dc-&gt;debug.disable_psr)</span></a>
<a name="992"><span class="lineNum">     992 </span>            :                         return DCN_ZSTATE_SUPPORT_ALLOW_Z10_ONLY;</a>
<a name="993"><span class="lineNum">     993 </span>            :                 else</a>
<a name="994"><span class="lineNum">     994 </span><span class="lineNoCov">          0 :                         return DCN_ZSTATE_SUPPORT_DISALLOW;</span></a>
<a name="995"><span class="lineNum">     995 </span>            :         } else</a>
<a name="996"><span class="lineNum">     996 </span>            :                 return DCN_ZSTATE_SUPPORT_DISALLOW;</a>
<a name="997"><span class="lineNum">     997 </span>            : }</a>
<a name="998"><span class="lineNum">     998 </span>            : </a>
<a name="999"><span class="lineNum">     999 </span><span class="lineNoCov">          0 : void dcn20_calculate_dlg_params(</span></a>
<a name="1000"><span class="lineNum">    1000 </span>            :                 struct dc *dc, struct dc_state *context,</a>
<a name="1001"><span class="lineNum">    1001 </span>            :                 display_e2e_pipe_params_st *pipes,</a>
<a name="1002"><span class="lineNum">    1002 </span>            :                 int pipe_cnt,</a>
<a name="1003"><span class="lineNum">    1003 </span>            :                 int vlevel)</a>
<a name="1004"><span class="lineNum">    1004 </span>            : {</a>
<a name="1005"><span class="lineNum">    1005 </span>            :         int i, pipe_idx;</a>
<a name="1006"><span class="lineNum">    1006 </span>            : </a>
<a name="1007"><span class="lineNum">    1007 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="1008"><span class="lineNum">    1008 </span>            : </a>
<a name="1009"><span class="lineNum">    1009 </span>            :         /* Writeback MCIF_WB arbitration parameters */</a>
<a name="1010"><span class="lineNum">    1010 </span><span class="lineNoCov">          0 :         dc-&gt;res_pool-&gt;funcs-&gt;set_mcif_arb_params(dc, context, pipes, pipe_cnt);</span></a>
<a name="1011"><span class="lineNum">    1011 </span>            : </a>
<a name="1012"><span class="lineNum">    1012 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.dispclk_khz = context-&gt;bw_ctx.dml.vba.DISPCLK * 1000;</span></a>
<a name="1013"><span class="lineNum">    1013 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.dcfclk_khz = context-&gt;bw_ctx.dml.vba.DCFCLK * 1000;</span></a>
<a name="1014"><span class="lineNum">    1014 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.socclk_khz = context-&gt;bw_ctx.dml.vba.SOCCLK * 1000;</span></a>
<a name="1015"><span class="lineNum">    1015 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.dramclk_khz = context-&gt;bw_ctx.dml.vba.DRAMSpeed * 1000 / 16;</span></a>
<a name="1016"><span class="lineNum">    1016 </span>            : </a>
<a name="1017"><span class="lineNum">    1017 </span><span class="lineNoCov">          0 :         if (dc-&gt;debug.min_dram_clk_khz &gt; context-&gt;bw_ctx.bw.dcn.clk.dramclk_khz)</span></a>
<a name="1018"><span class="lineNum">    1018 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.clk.dramclk_khz = dc-&gt;debug.min_dram_clk_khz;</span></a>
<a name="1019"><span class="lineNum">    1019 </span>            : </a>
<a name="1020"><span class="lineNum">    1020 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.dcfclk_deep_sleep_khz = context-&gt;bw_ctx.dml.vba.DCFCLKDeepSleep * 1000;</span></a>
<a name="1021"><span class="lineNum">    1021 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.fclk_khz = context-&gt;bw_ctx.dml.vba.FabricClock * 1000;</span></a>
<a name="1022"><span class="lineNum">    1022 </span>            :         context-&gt;bw_ctx.bw.dcn.clk.p_state_change_support =</a>
<a name="1023"><span class="lineNum">    1023 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.vba.DRAMClockChangeSupport[vlevel][context-&gt;bw_ctx.dml.vba.maxMpcComb]</span></a>
<a name="1024"><span class="lineNum">    1024 </span><span class="lineNoCov">          0 :                                                         != dm_dram_clock_change_unsupported;</span></a>
<a name="1025"><span class="lineNum">    1025 </span>            : </a>
<a name="1026"><span class="lineNum">    1026 </span>            :         /* Pstate change might not be supported by hardware, but it might be</a>
<a name="1027"><span class="lineNum">    1027 </span>            :          * possible with firmware driven vertical blank stretching.</a>
<a name="1028"><span class="lineNum">    1028 </span>            :          */</a>
<a name="1029"><span class="lineNum">    1029 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.p_state_change_support |= context-&gt;bw_ctx.bw.dcn.clk.fw_based_mclk_switching;</span></a>
<a name="1030"><span class="lineNum">    1030 </span>            : </a>
<a name="1031"><span class="lineNum">    1031 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.dppclk_khz = 0;</span></a>
<a name="1032"><span class="lineNum">    1032 </span>            : </a>
<a name="1033"><span class="lineNum">    1033 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.dtbclk_en = is_dtbclk_required(dc, context);</span></a>
<a name="1034"><span class="lineNum">    1034 </span>            : </a>
<a name="1035"><span class="lineNum">    1035 </span><span class="lineNoCov">          0 :         if (context-&gt;bw_ctx.bw.dcn.clk.dispclk_khz &lt; dc-&gt;debug.min_disp_clk_khz)</span></a>
<a name="1036"><span class="lineNum">    1036 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.clk.dispclk_khz = dc-&gt;debug.min_disp_clk_khz;</span></a>
<a name="1037"><span class="lineNum">    1037 </span>            : </a>
<a name="1038"><span class="lineNum">    1038 </span><span class="lineNoCov">          0 :         for (i = 0, pipe_idx = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="1039"><span class="lineNum">    1039 </span><span class="lineNoCov">          0 :                 if (!context-&gt;res_ctx.pipe_ctx[i].stream)</span></a>
<a name="1040"><span class="lineNum">    1040 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1041"><span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                 pipes[pipe_idx].pipe.dest.vstartup_start = get_vstartup(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt, pipe_idx);</span></a>
<a name="1042"><span class="lineNum">    1042 </span><span class="lineNoCov">          0 :                 pipes[pipe_idx].pipe.dest.vupdate_offset = get_vupdate_offset(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt, pipe_idx);</span></a>
<a name="1043"><span class="lineNum">    1043 </span><span class="lineNoCov">          0 :                 pipes[pipe_idx].pipe.dest.vupdate_width = get_vupdate_width(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt, pipe_idx);</span></a>
<a name="1044"><span class="lineNum">    1044 </span><span class="lineNoCov">          0 :                 pipes[pipe_idx].pipe.dest.vready_offset = get_vready_offset(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt, pipe_idx);</span></a>
<a name="1045"><span class="lineNum">    1045 </span><span class="lineNoCov">          0 :                 if (context-&gt;res_ctx.pipe_ctx[i].stream-&gt;mall_stream_config.type == SUBVP_PHANTOM) {</span></a>
<a name="1046"><span class="lineNum">    1046 </span>            :                         // Phantom pipe requires that DET_SIZE = 0 and no unbounded requests</a>
<a name="1047"><span class="lineNum">    1047 </span><span class="lineNoCov">          0 :                         context-&gt;res_ctx.pipe_ctx[i].det_buffer_size_kb = 0;</span></a>
<a name="1048"><span class="lineNum">    1048 </span><span class="lineNoCov">          0 :                         context-&gt;res_ctx.pipe_ctx[i].unbounded_req = false;</span></a>
<a name="1049"><span class="lineNum">    1049 </span>            :                 } else {</a>
<a name="1050"><span class="lineNum">    1050 </span><span class="lineNoCov">          0 :                         context-&gt;res_ctx.pipe_ctx[i].det_buffer_size_kb = context-&gt;bw_ctx.dml.ip.det_buffer_size_kbytes;</span></a>
<a name="1051"><span class="lineNum">    1051 </span><span class="lineNoCov">          0 :                         context-&gt;res_ctx.pipe_ctx[i].unbounded_req = pipes[pipe_idx].pipe.src.unbounded_req_mode;</span></a>
<a name="1052"><span class="lineNum">    1052 </span>            :                 }</a>
<a name="1053"><span class="lineNum">    1053 </span><span class="lineNoCov">          0 :                 if (context-&gt;bw_ctx.bw.dcn.clk.dppclk_khz &lt; pipes[pipe_idx].clks_cfg.dppclk_mhz * 1000)</span></a>
<a name="1054"><span class="lineNum">    1054 </span><span class="lineNoCov">          0 :                         context-&gt;bw_ctx.bw.dcn.clk.dppclk_khz = pipes[pipe_idx].clks_cfg.dppclk_mhz * 1000;</span></a>
<a name="1055"><span class="lineNum">    1055 </span><span class="lineNoCov">          0 :                 context-&gt;res_ctx.pipe_ctx[i].plane_res.bw.dppclk_khz =</span></a>
<a name="1056"><span class="lineNum">    1056 </span><span class="lineNoCov">          0 :                                                 pipes[pipe_idx].clks_cfg.dppclk_mhz * 1000;</span></a>
<a name="1057"><span class="lineNum">    1057 </span><span class="lineNoCov">          0 :                 context-&gt;res_ctx.pipe_ctx[i].pipe_dlg_param = pipes[pipe_idx].pipe.dest;</span></a>
<a name="1058"><span class="lineNum">    1058 </span><span class="lineNoCov">          0 :                 pipe_idx++;</span></a>
<a name="1059"><span class="lineNum">    1059 </span>            :         }</a>
<a name="1060"><span class="lineNum">    1060 </span>            :         /*save a original dppclock copy*/</a>
<a name="1061"><span class="lineNum">    1061 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.bw_dppclk_khz = context-&gt;bw_ctx.bw.dcn.clk.dppclk_khz;</span></a>
<a name="1062"><span class="lineNum">    1062 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.bw_dispclk_khz = context-&gt;bw_ctx.bw.dcn.clk.dispclk_khz;</span></a>
<a name="1063"><span class="lineNum">    1063 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.max_supported_dppclk_khz = context-&gt;bw_ctx.dml.soc.clock_limits[vlevel].dppclk_mhz * 1000;</span></a>
<a name="1064"><span class="lineNum">    1064 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.max_supported_dispclk_khz = context-&gt;bw_ctx.dml.soc.clock_limits[vlevel].dispclk_mhz * 1000;</span></a>
<a name="1065"><span class="lineNum">    1065 </span>            : </a>
<a name="1066"><span class="lineNum">    1066 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.compbuf_size_kb = context-&gt;bw_ctx.dml.ip.config_return_buffer_size_in_kbytes</span></a>
<a name="1067"><span class="lineNum">    1067 </span><span class="lineNoCov">          0 :                                                 - context-&gt;bw_ctx.dml.ip.det_buffer_size_kbytes * pipe_idx;</span></a>
<a name="1068"><span class="lineNum">    1068 </span>            : </a>
<a name="1069"><span class="lineNum">    1069 </span><span class="lineNoCov">          0 :         for (i = 0, pipe_idx = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="1070"><span class="lineNum">    1070 </span><span class="lineNoCov">          0 :                 bool cstate_en = context-&gt;bw_ctx.dml.vba.PrefetchMode[vlevel][context-&gt;bw_ctx.dml.vba.maxMpcComb] != 2;</span></a>
<a name="1071"><span class="lineNum">    1071 </span>            : </a>
<a name="1072"><span class="lineNum">    1072 </span><span class="lineNoCov">          0 :                 if (!context-&gt;res_ctx.pipe_ctx[i].stream)</span></a>
<a name="1073"><span class="lineNum">    1073 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1074"><span class="lineNum">    1074 </span>            : </a>
<a name="1075"><span class="lineNum">    1075 </span><span class="lineNoCov">          0 :                 if (dc-&gt;ctx-&gt;dce_version == DCN_VERSION_2_01)</span></a>
<a name="1076"><span class="lineNum">    1076 </span><span class="lineNoCov">          0 :                         cstate_en = false;</span></a>
<a name="1077"><span class="lineNum">    1077 </span>            : </a>
<a name="1078"><span class="lineNum">    1078 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.funcs.rq_dlg_get_dlg_reg(&amp;context-&gt;bw_ctx.dml,</span></a>
<a name="1079"><span class="lineNum">    1079 </span><span class="lineNoCov">          0 :                                 &amp;context-&gt;res_ctx.pipe_ctx[i].dlg_regs,</span></a>
<a name="1080"><span class="lineNum">    1080 </span><span class="lineNoCov">          0 :                                 &amp;context-&gt;res_ctx.pipe_ctx[i].ttu_regs,</span></a>
<a name="1081"><span class="lineNum">    1081 </span>            :                                 pipes,</a>
<a name="1082"><span class="lineNum">    1082 </span>            :                                 pipe_cnt,</a>
<a name="1083"><span class="lineNum">    1083 </span>            :                                 pipe_idx,</a>
<a name="1084"><span class="lineNum">    1084 </span>            :                                 cstate_en,</a>
<a name="1085"><span class="lineNum">    1085 </span><span class="lineNoCov">          0 :                                 context-&gt;bw_ctx.bw.dcn.clk.p_state_change_support,</span></a>
<a name="1086"><span class="lineNum">    1086 </span>            :                                 false, false, true);</a>
<a name="1087"><span class="lineNum">    1087 </span>            : </a>
<a name="1088"><span class="lineNum">    1088 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.funcs.rq_dlg_get_rq_reg(&amp;context-&gt;bw_ctx.dml,</span></a>
<a name="1089"><span class="lineNum">    1089 </span><span class="lineNoCov">          0 :                                 &amp;context-&gt;res_ctx.pipe_ctx[i].rq_regs,</span></a>
<a name="1090"><span class="lineNum">    1090 </span><span class="lineNoCov">          0 :                                 &amp;pipes[pipe_idx].pipe);</span></a>
<a name="1091"><span class="lineNum">    1091 </span><span class="lineNoCov">          0 :                 pipe_idx++;</span></a>
<a name="1092"><span class="lineNum">    1092 </span>            :         }</a>
<a name="1093"><span class="lineNum">    1093 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.zstate_support = decide_zstate_support(dc, context);</span></a>
<a name="1094"><span class="lineNum">    1094 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1095"><span class="lineNum">    1095 </span>            : </a>
<a name="1096"><span class="lineNum">    1096 </span><span class="lineNoCov">          0 : static void swizzle_to_dml_params(</span></a>
<a name="1097"><span class="lineNum">    1097 </span>            :                 enum swizzle_mode_values swizzle,</a>
<a name="1098"><span class="lineNum">    1098 </span>            :                 unsigned int *sw_mode)</a>
<a name="1099"><span class="lineNum">    1099 </span>            : {</a>
<a name="1100"><span class="lineNum">    1100 </span><span class="lineNoCov">          0 :         switch (swizzle) {</span></a>
<a name="1101"><span class="lineNum">    1101 </span>            :         case DC_SW_LINEAR:</a>
<a name="1102"><span class="lineNum">    1102 </span><span class="lineNoCov">          0 :                 *sw_mode = dm_sw_linear;</span></a>
<a name="1103"><span class="lineNum">    1103 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1104"><span class="lineNum">    1104 </span>            :         case DC_SW_4KB_S:</a>
<a name="1105"><span class="lineNum">    1105 </span><span class="lineNoCov">          0 :                 *sw_mode = dm_sw_4kb_s;</span></a>
<a name="1106"><span class="lineNum">    1106 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1107"><span class="lineNum">    1107 </span>            :         case DC_SW_4KB_S_X:</a>
<a name="1108"><span class="lineNum">    1108 </span><span class="lineNoCov">          0 :                 *sw_mode = dm_sw_4kb_s_x;</span></a>
<a name="1109"><span class="lineNum">    1109 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1110"><span class="lineNum">    1110 </span>            :         case DC_SW_4KB_D:</a>
<a name="1111"><span class="lineNum">    1111 </span><span class="lineNoCov">          0 :                 *sw_mode = dm_sw_4kb_d;</span></a>
<a name="1112"><span class="lineNum">    1112 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1113"><span class="lineNum">    1113 </span>            :         case DC_SW_4KB_D_X:</a>
<a name="1114"><span class="lineNum">    1114 </span><span class="lineNoCov">          0 :                 *sw_mode = dm_sw_4kb_d_x;</span></a>
<a name="1115"><span class="lineNum">    1115 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1116"><span class="lineNum">    1116 </span>            :         case DC_SW_64KB_S:</a>
<a name="1117"><span class="lineNum">    1117 </span><span class="lineNoCov">          0 :                 *sw_mode = dm_sw_64kb_s;</span></a>
<a name="1118"><span class="lineNum">    1118 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1119"><span class="lineNum">    1119 </span>            :         case DC_SW_64KB_S_X:</a>
<a name="1120"><span class="lineNum">    1120 </span><span class="lineNoCov">          0 :                 *sw_mode = dm_sw_64kb_s_x;</span></a>
<a name="1121"><span class="lineNum">    1121 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1122"><span class="lineNum">    1122 </span>            :         case DC_SW_64KB_S_T:</a>
<a name="1123"><span class="lineNum">    1123 </span><span class="lineNoCov">          0 :                 *sw_mode = dm_sw_64kb_s_t;</span></a>
<a name="1124"><span class="lineNum">    1124 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1125"><span class="lineNum">    1125 </span>            :         case DC_SW_64KB_D:</a>
<a name="1126"><span class="lineNum">    1126 </span><span class="lineNoCov">          0 :                 *sw_mode = dm_sw_64kb_d;</span></a>
<a name="1127"><span class="lineNum">    1127 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1128"><span class="lineNum">    1128 </span>            :         case DC_SW_64KB_D_X:</a>
<a name="1129"><span class="lineNum">    1129 </span><span class="lineNoCov">          0 :                 *sw_mode = dm_sw_64kb_d_x;</span></a>
<a name="1130"><span class="lineNum">    1130 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1131"><span class="lineNum">    1131 </span>            :         case DC_SW_64KB_D_T:</a>
<a name="1132"><span class="lineNum">    1132 </span><span class="lineNoCov">          0 :                 *sw_mode = dm_sw_64kb_d_t;</span></a>
<a name="1133"><span class="lineNum">    1133 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1134"><span class="lineNum">    1134 </span>            :         case DC_SW_64KB_R_X:</a>
<a name="1135"><span class="lineNum">    1135 </span><span class="lineNoCov">          0 :                 *sw_mode = dm_sw_64kb_r_x;</span></a>
<a name="1136"><span class="lineNum">    1136 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1137"><span class="lineNum">    1137 </span>            :         case DC_SW_VAR_S:</a>
<a name="1138"><span class="lineNum">    1138 </span><span class="lineNoCov">          0 :                 *sw_mode = dm_sw_var_s;</span></a>
<a name="1139"><span class="lineNum">    1139 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1140"><span class="lineNum">    1140 </span>            :         case DC_SW_VAR_S_X:</a>
<a name="1141"><span class="lineNum">    1141 </span><span class="lineNoCov">          0 :                 *sw_mode = dm_sw_var_s_x;</span></a>
<a name="1142"><span class="lineNum">    1142 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1143"><span class="lineNum">    1143 </span>            :         case DC_SW_VAR_D:</a>
<a name="1144"><span class="lineNum">    1144 </span><span class="lineNoCov">          0 :                 *sw_mode = dm_sw_var_d;</span></a>
<a name="1145"><span class="lineNum">    1145 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1146"><span class="lineNum">    1146 </span>            :         case DC_SW_VAR_D_X:</a>
<a name="1147"><span class="lineNum">    1147 </span><span class="lineNoCov">          0 :                 *sw_mode = dm_sw_var_d_x;</span></a>
<a name="1148"><span class="lineNum">    1148 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1149"><span class="lineNum">    1149 </span>            :         case DC_SW_VAR_R_X:</a>
<a name="1150"><span class="lineNum">    1150 </span><span class="lineNoCov">          0 :                 *sw_mode = dm_sw_var_r_x;</span></a>
<a name="1151"><span class="lineNum">    1151 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1152"><span class="lineNum">    1152 </span>            :         default:</a>
<a name="1153"><span class="lineNum">    1153 </span><span class="lineNoCov">          0 :                 ASSERT(0); /* Not supported */</span></a>
<a name="1154"><span class="lineNum">    1154 </span>            :                 break;</a>
<a name="1155"><span class="lineNum">    1155 </span>            :         }</a>
<a name="1156"><span class="lineNum">    1156 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1157"><span class="lineNum">    1157 </span>            : </a>
<a name="1158"><span class="lineNum">    1158 </span><span class="lineNoCov">          0 : int dcn20_populate_dml_pipes_from_context(</span></a>
<a name="1159"><span class="lineNum">    1159 </span>            :                 struct dc *dc,</a>
<a name="1160"><span class="lineNum">    1160 </span>            :                 struct dc_state *context,</a>
<a name="1161"><span class="lineNum">    1161 </span>            :                 display_e2e_pipe_params_st *pipes,</a>
<a name="1162"><span class="lineNum">    1162 </span>            :                 bool fast_validate)</a>
<a name="1163"><span class="lineNum">    1163 </span>            : {</a>
<a name="1164"><span class="lineNum">    1164 </span>            :         int pipe_cnt, i;</a>
<a name="1165"><span class="lineNum">    1165 </span><span class="lineNoCov">          0 :         bool synchronized_vblank = true;</span></a>
<a name="1166"><span class="lineNum">    1166 </span><span class="lineNoCov">          0 :         struct resource_context *res_ctx = &amp;context-&gt;res_ctx;</span></a>
<a name="1167"><span class="lineNum">    1167 </span>            : </a>
<a name="1168"><span class="lineNum">    1168 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="1169"><span class="lineNum">    1169 </span>            : </a>
<a name="1170"><span class="lineNum">    1170 </span><span class="lineNoCov">          0 :         for (i = 0, pipe_cnt = -1; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="1171"><span class="lineNum">    1171 </span><span class="lineNoCov">          0 :                 if (!res_ctx-&gt;pipe_ctx[i].stream)</span></a>
<a name="1172"><span class="lineNum">    1172 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1173"><span class="lineNum">    1173 </span>            : </a>
<a name="1174"><span class="lineNum">    1174 </span><span class="lineNoCov">          0 :                 if (pipe_cnt &lt; 0) {</span></a>
<a name="1175"><span class="lineNum">    1175 </span><span class="lineNoCov">          0 :                         pipe_cnt = i;</span></a>
<a name="1176"><span class="lineNum">    1176 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1177"><span class="lineNum">    1177 </span>            :                 }</a>
<a name="1178"><span class="lineNum">    1178 </span>            : </a>
<a name="1179"><span class="lineNum">    1179 </span><span class="lineNoCov">          0 :                 if (res_ctx-&gt;pipe_ctx[pipe_cnt].stream == res_ctx-&gt;pipe_ctx[i].stream)</span></a>
<a name="1180"><span class="lineNum">    1180 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1181"><span class="lineNum">    1181 </span>            : </a>
<a name="1182"><span class="lineNum">    1182 </span><span class="lineNoCov">          0 :                 if (dc-&gt;debug.disable_timing_sync ||</span></a>
<a name="1183"><span class="lineNum">    1183 </span><span class="lineNoCov">          0 :                         (!resource_are_streams_timing_synchronizable(</span></a>
<a name="1184"><span class="lineNum">    1184 </span>            :                                 res_ctx-&gt;pipe_ctx[pipe_cnt].stream,</a>
<a name="1185"><span class="lineNum">    1185 </span><span class="lineNoCov">          0 :                                 res_ctx-&gt;pipe_ctx[i].stream) &amp;&amp;</span></a>
<a name="1186"><span class="lineNum">    1186 </span><span class="lineNoCov">          0 :                         !resource_are_vblanks_synchronizable(</span></a>
<a name="1187"><span class="lineNum">    1187 </span>            :                                 res_ctx-&gt;pipe_ctx[pipe_cnt].stream,</a>
<a name="1188"><span class="lineNum">    1188 </span>            :                                 res_ctx-&gt;pipe_ctx[i].stream))) {</a>
<a name="1189"><span class="lineNum">    1189 </span>            :                         synchronized_vblank = false;</a>
<a name="1190"><span class="lineNum">    1190 </span>            :                         break;</a>
<a name="1191"><span class="lineNum">    1191 </span>            :                 }</a>
<a name="1192"><span class="lineNum">    1192 </span>            :         }</a>
<a name="1193"><span class="lineNum">    1193 </span>            : </a>
<a name="1194"><span class="lineNum">    1194 </span><span class="lineNoCov">          0 :         for (i = 0, pipe_cnt = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="1195"><span class="lineNum">    1195 </span><span class="lineNoCov">          0 :                 struct dc_crtc_timing *timing = &amp;res_ctx-&gt;pipe_ctx[i].stream-&gt;timing;</span></a>
<a name="1196"><span class="lineNum">    1196 </span>            :                 unsigned int v_total;</a>
<a name="1197"><span class="lineNum">    1197 </span>            :                 unsigned int front_porch;</a>
<a name="1198"><span class="lineNum">    1198 </span>            :                 int output_bpc;</a>
<a name="1199"><span class="lineNum">    1199 </span><span class="lineNoCov">          0 :                 struct audio_check aud_check = {0};</span></a>
<a name="1200"><span class="lineNum">    1200 </span>            : </a>
<a name="1201"><span class="lineNum">    1201 </span><span class="lineNoCov">          0 :                 if (!res_ctx-&gt;pipe_ctx[i].stream)</span></a>
<a name="1202"><span class="lineNum">    1202 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1203"><span class="lineNum">    1203 </span>            : </a>
<a name="1204"><span class="lineNum">    1204 </span><span class="lineNoCov">          0 :                 v_total = timing-&gt;v_total;</span></a>
<a name="1205"><span class="lineNum">    1205 </span><span class="lineNoCov">          0 :                 front_porch = timing-&gt;v_front_porch;</span></a>
<a name="1206"><span class="lineNum">    1206 </span>            : </a>
<a name="1207"><span class="lineNum">    1207 </span>            :                 /* todo:</a>
<a name="1208"><span class="lineNum">    1208 </span>            :                 pipes[pipe_cnt].pipe.src.dynamic_metadata_enable = 0;</a>
<a name="1209"><span class="lineNum">    1209 </span>            :                 pipes[pipe_cnt].pipe.src.dcc = 0;</a>
<a name="1210"><span class="lineNum">    1210 </span>            :                 pipes[pipe_cnt].pipe.src.vm = 0;*/</a>
<a name="1211"><span class="lineNum">    1211 </span>            : </a>
<a name="1212"><span class="lineNum">    1212 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].clks_cfg.refclk_mhz = dc-&gt;res_pool-&gt;ref_clocks.dchub_ref_clock_inKhz / 1000.0;</span></a>
<a name="1213"><span class="lineNum">    1213 </span>            : </a>
<a name="1214"><span class="lineNum">    1214 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.dsc_enable = res_ctx-&gt;pipe_ctx[i].stream-&gt;timing.flags.DSC;</span></a>
<a name="1215"><span class="lineNum">    1215 </span>            :                 /* todo: rotation?*/</a>
<a name="1216"><span class="lineNum">    1216 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.dsc_slices = res_ctx-&gt;pipe_ctx[i].stream-&gt;timing.dsc_cfg.num_slices_h;</span></a>
<a name="1217"><span class="lineNum">    1217 </span><span class="lineNoCov">          0 :                 if (res_ctx-&gt;pipe_ctx[i].stream-&gt;use_dynamic_meta) {</span></a>
<a name="1218"><span class="lineNum">    1218 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.dynamic_metadata_enable = true;</span></a>
<a name="1219"><span class="lineNum">    1219 </span>            :                         /* 1/2 vblank */</a>
<a name="1220"><span class="lineNum">    1220 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.dynamic_metadata_lines_before_active =</span></a>
<a name="1221"><span class="lineNum">    1221 </span><span class="lineNoCov">          0 :                                 (v_total - timing-&gt;v_addressable</span></a>
<a name="1222"><span class="lineNum">    1222 </span><span class="lineNoCov">          0 :                                         - timing-&gt;v_border_top - timing-&gt;v_border_bottom) / 2;</span></a>
<a name="1223"><span class="lineNum">    1223 </span>            :                         /* 36 bytes dp, 32 hdmi */</a>
<a name="1224"><span class="lineNum">    1224 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.dynamic_metadata_xmit_bytes =</span></a>
<a name="1225"><span class="lineNum">    1225 </span><span class="lineNoCov">          0 :                                 dc_is_dp_signal(res_ctx-&gt;pipe_ctx[i].stream-&gt;signal) ? 36 : 32;</span></a>
<a name="1226"><span class="lineNum">    1226 </span>            :                 }</a>
<a name="1227"><span class="lineNum">    1227 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].pipe.src.dcc = false;</span></a>
<a name="1228"><span class="lineNum">    1228 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].pipe.src.dcc_rate = 1;</span></a>
<a name="1229"><span class="lineNum">    1229 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].pipe.dest.synchronized_vblank_all_planes = synchronized_vblank;</span></a>
<a name="1230"><span class="lineNum">    1230 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].pipe.dest.hblank_start = timing-&gt;h_total - timing-&gt;h_front_porch;</span></a>
<a name="1231"><span class="lineNum">    1231 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].pipe.dest.hblank_end = pipes[pipe_cnt].pipe.dest.hblank_start</span></a>
<a name="1232"><span class="lineNum">    1232 </span><span class="lineNoCov">          0 :                                 - timing-&gt;h_addressable</span></a>
<a name="1233"><span class="lineNum">    1233 </span><span class="lineNoCov">          0 :                                 - timing-&gt;h_border_left</span></a>
<a name="1234"><span class="lineNum">    1234 </span><span class="lineNoCov">          0 :                                 - timing-&gt;h_border_right;</span></a>
<a name="1235"><span class="lineNum">    1235 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].pipe.dest.vblank_start = v_total - front_porch;</span></a>
<a name="1236"><span class="lineNum">    1236 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].pipe.dest.vblank_end = pipes[pipe_cnt].pipe.dest.vblank_start</span></a>
<a name="1237"><span class="lineNum">    1237 </span><span class="lineNoCov">          0 :                                 - timing-&gt;v_addressable</span></a>
<a name="1238"><span class="lineNum">    1238 </span><span class="lineNoCov">          0 :                                 - timing-&gt;v_border_top</span></a>
<a name="1239"><span class="lineNum">    1239 </span><span class="lineNoCov">          0 :                                 - timing-&gt;v_border_bottom;</span></a>
<a name="1240"><span class="lineNum">    1240 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].pipe.dest.htotal = timing-&gt;h_total;</span></a>
<a name="1241"><span class="lineNum">    1241 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].pipe.dest.vtotal = v_total;</span></a>
<a name="1242"><span class="lineNum">    1242 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].pipe.dest.hactive =</span></a>
<a name="1243"><span class="lineNum">    1243 </span><span class="lineNoCov">          0 :                         timing-&gt;h_addressable + timing-&gt;h_border_left + timing-&gt;h_border_right;</span></a>
<a name="1244"><span class="lineNum">    1244 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].pipe.dest.vactive =</span></a>
<a name="1245"><span class="lineNum">    1245 </span><span class="lineNoCov">          0 :                         timing-&gt;v_addressable + timing-&gt;v_border_top + timing-&gt;v_border_bottom;</span></a>
<a name="1246"><span class="lineNum">    1246 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].pipe.dest.interlaced = timing-&gt;flags.INTERLACE;</span></a>
<a name="1247"><span class="lineNum">    1247 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].pipe.dest.pixel_rate_mhz = timing-&gt;pix_clk_100hz/10000.0;</span></a>
<a name="1248"><span class="lineNum">    1248 </span><span class="lineNoCov">          0 :                 if (timing-&gt;timing_3d_format == TIMING_3D_FORMAT_HW_FRAME_PACKING)</span></a>
<a name="1249"><span class="lineNum">    1249 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.dest.pixel_rate_mhz *= 2;</span></a>
<a name="1250"><span class="lineNum">    1250 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].pipe.dest.otg_inst = res_ctx-&gt;pipe_ctx[i].stream_res.tg-&gt;inst;</span></a>
<a name="1251"><span class="lineNum">    1251 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.dp_lanes = 4;</span></a>
<a name="1252"><span class="lineNum">    1252 </span><span class="lineNoCov">          0 :                 if (res_ctx-&gt;pipe_ctx[i].stream-&gt;link)</span></a>
<a name="1253"><span class="lineNum">    1253 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].dout.dp_rate = dm_dp_rate_na;</span></a>
<a name="1254"><span class="lineNum">    1254 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.is_virtual = 0;</span></a>
<a name="1255"><span class="lineNum">    1255 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].pipe.dest.vtotal_min = res_ctx-&gt;pipe_ctx[i].stream-&gt;adjust.v_total_min;</span></a>
<a name="1256"><span class="lineNum">    1256 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].pipe.dest.vtotal_max = res_ctx-&gt;pipe_ctx[i].stream-&gt;adjust.v_total_max;</span></a>
<a name="1257"><span class="lineNum">    1257 </span><span class="lineNoCov">          0 :                 switch (get_num_odm_splits(&amp;res_ctx-&gt;pipe_ctx[i])) {</span></a>
<a name="1258"><span class="lineNum">    1258 </span>            :                 case 1:</a>
<a name="1259"><span class="lineNum">    1259 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.dest.odm_combine = dm_odm_combine_mode_2to1;</span></a>
<a name="1260"><span class="lineNum">    1260 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="1261"><span class="lineNum">    1261 </span>            :                 case 3:</a>
<a name="1262"><span class="lineNum">    1262 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.dest.odm_combine = dm_odm_combine_mode_4to1;</span></a>
<a name="1263"><span class="lineNum">    1263 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="1264"><span class="lineNum">    1264 </span>            :                 default:</a>
<a name="1265"><span class="lineNum">    1265 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.dest.odm_combine = dm_odm_combine_mode_disabled;</span></a>
<a name="1266"><span class="lineNum">    1266 </span>            :                 }</a>
<a name="1267"><span class="lineNum">    1267 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].pipe.src.hsplit_grp = res_ctx-&gt;pipe_ctx[i].pipe_idx;</span></a>
<a name="1268"><span class="lineNum">    1268 </span><span class="lineNoCov">          0 :                 if (res_ctx-&gt;pipe_ctx[i].top_pipe &amp;&amp; res_ctx-&gt;pipe_ctx[i].top_pipe-&gt;plane_state</span></a>
<a name="1269"><span class="lineNum">    1269 </span><span class="lineNoCov">          0 :                                 == res_ctx-&gt;pipe_ctx[i].plane_state) {</span></a>
<a name="1270"><span class="lineNum">    1270 </span>            :                         struct pipe_ctx *first_pipe = res_ctx-&gt;pipe_ctx[i].top_pipe;</a>
<a name="1271"><span class="lineNum">    1271 </span>            :                         int split_idx = 0;</a>
<a name="1272"><span class="lineNum">    1272 </span>            : </a>
<a name="1273"><span class="lineNum">    1273 </span><span class="lineNoCov">          0 :                         while (first_pipe-&gt;top_pipe &amp;&amp; first_pipe-&gt;top_pipe-&gt;plane_state</span></a>
<a name="1274"><span class="lineNum">    1274 </span>            :                                         == res_ctx-&gt;pipe_ctx[i].plane_state) {</a>
<a name="1275"><span class="lineNum">    1275 </span><span class="lineNoCov">          0 :                                 first_pipe = first_pipe-&gt;top_pipe;</span></a>
<a name="1276"><span class="lineNum">    1276 </span><span class="lineNoCov">          0 :                                 split_idx++;</span></a>
<a name="1277"><span class="lineNum">    1277 </span>            :                         }</a>
<a name="1278"><span class="lineNum">    1278 </span>            :                         /* Treat 4to1 mpc combine as an mpo of 2 2-to-1 combines */</a>
<a name="1279"><span class="lineNum">    1279 </span><span class="lineNoCov">          0 :                         if (split_idx == 0)</span></a>
<a name="1280"><span class="lineNum">    1280 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.hsplit_grp = first_pipe-&gt;pipe_idx;</span></a>
<a name="1281"><span class="lineNum">    1281 </span><span class="lineNoCov">          0 :                         else if (split_idx == 1)</span></a>
<a name="1282"><span class="lineNum">    1282 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.hsplit_grp = res_ctx-&gt;pipe_ctx[i].pipe_idx;</span></a>
<a name="1283"><span class="lineNum">    1283 </span><span class="lineNoCov">          0 :                         else if (split_idx == 2)</span></a>
<a name="1284"><span class="lineNum">    1284 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.hsplit_grp = res_ctx-&gt;pipe_ctx[i].top_pipe-&gt;pipe_idx;</span></a>
<a name="1285"><span class="lineNum">    1285 </span><span class="lineNoCov">          0 :                 } else if (res_ctx-&gt;pipe_ctx[i].prev_odm_pipe) {</span></a>
<a name="1286"><span class="lineNum">    1286 </span>            :                         struct pipe_ctx *first_pipe = res_ctx-&gt;pipe_ctx[i].prev_odm_pipe;</a>
<a name="1287"><span class="lineNum">    1287 </span>            : </a>
<a name="1288"><span class="lineNum">    1288 </span><span class="lineNoCov">          0 :                         while (first_pipe-&gt;prev_odm_pipe)</span></a>
<a name="1289"><span class="lineNum">    1289 </span>            :                                 first_pipe = first_pipe-&gt;prev_odm_pipe;</a>
<a name="1290"><span class="lineNum">    1290 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.hsplit_grp = first_pipe-&gt;pipe_idx;</span></a>
<a name="1291"><span class="lineNum">    1291 </span>            :                 }</a>
<a name="1292"><span class="lineNum">    1292 </span>            : </a>
<a name="1293"><span class="lineNum">    1293 </span><span class="lineNoCov">          0 :                 switch (res_ctx-&gt;pipe_ctx[i].stream-&gt;signal) {</span></a>
<a name="1294"><span class="lineNum">    1294 </span>            :                 case SIGNAL_TYPE_DISPLAY_PORT_MST:</a>
<a name="1295"><span class="lineNum">    1295 </span>            :                 case SIGNAL_TYPE_DISPLAY_PORT:</a>
<a name="1296"><span class="lineNum">    1296 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].dout.output_type = dm_dp;</span></a>
<a name="1297"><span class="lineNum">    1297 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="1298"><span class="lineNum">    1298 </span>            :                 case SIGNAL_TYPE_EDP:</a>
<a name="1299"><span class="lineNum">    1299 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].dout.output_type = dm_edp;</span></a>
<a name="1300"><span class="lineNum">    1300 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="1301"><span class="lineNum">    1301 </span>            :                 case SIGNAL_TYPE_HDMI_TYPE_A:</a>
<a name="1302"><span class="lineNum">    1302 </span>            :                 case SIGNAL_TYPE_DVI_SINGLE_LINK:</a>
<a name="1303"><span class="lineNum">    1303 </span>            :                 case SIGNAL_TYPE_DVI_DUAL_LINK:</a>
<a name="1304"><span class="lineNum">    1304 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].dout.output_type = dm_hdmi;</span></a>
<a name="1305"><span class="lineNum">    1305 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="1306"><span class="lineNum">    1306 </span>            :                 default:</a>
<a name="1307"><span class="lineNum">    1307 </span>            :                         /* In case there is no signal, set dp with 4 lanes to allow max config */</a>
<a name="1308"><span class="lineNum">    1308 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].dout.is_virtual = 1;</span></a>
<a name="1309"><span class="lineNum">    1309 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].dout.output_type = dm_dp;</span></a>
<a name="1310"><span class="lineNum">    1310 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].dout.dp_lanes = 4;</span></a>
<a name="1311"><span class="lineNum">    1311 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].dout.dp_rate = dm_dp_rate_hbr2;</span></a>
<a name="1312"><span class="lineNum">    1312 </span>            :                 }</a>
<a name="1313"><span class="lineNum">    1313 </span>            : </a>
<a name="1314"><span class="lineNum">    1314 </span><span class="lineNoCov">          0 :                 switch (res_ctx-&gt;pipe_ctx[i].stream-&gt;timing.display_color_depth) {</span></a>
<a name="1315"><span class="lineNum">    1315 </span>            :                 case COLOR_DEPTH_666:</a>
<a name="1316"><span class="lineNum">    1316 </span>            :                         output_bpc = 6;</a>
<a name="1317"><span class="lineNum">    1317 </span>            :                         break;</a>
<a name="1318"><span class="lineNum">    1318 </span>            :                 case COLOR_DEPTH_888:</a>
<a name="1319"><span class="lineNum">    1319 </span>            :                         output_bpc = 8;</a>
<a name="1320"><span class="lineNum">    1320 </span>            :                         break;</a>
<a name="1321"><span class="lineNum">    1321 </span>            :                 case COLOR_DEPTH_101010:</a>
<a name="1322"><span class="lineNum">    1322 </span>            :                         output_bpc = 10;</a>
<a name="1323"><span class="lineNum">    1323 </span>            :                         break;</a>
<a name="1324"><span class="lineNum">    1324 </span>            :                 case COLOR_DEPTH_121212:</a>
<a name="1325"><span class="lineNum">    1325 </span>            :                         output_bpc = 12;</a>
<a name="1326"><span class="lineNum">    1326 </span>            :                         break;</a>
<a name="1327"><span class="lineNum">    1327 </span>            :                 case COLOR_DEPTH_141414:</a>
<a name="1328"><span class="lineNum">    1328 </span>            :                         output_bpc = 14;</a>
<a name="1329"><span class="lineNum">    1329 </span>            :                         break;</a>
<a name="1330"><span class="lineNum">    1330 </span>            :                 case COLOR_DEPTH_161616:</a>
<a name="1331"><span class="lineNum">    1331 </span>            :                         output_bpc = 16;</a>
<a name="1332"><span class="lineNum">    1332 </span>            :                         break;</a>
<a name="1333"><span class="lineNum">    1333 </span>            :                 case COLOR_DEPTH_999:</a>
<a name="1334"><span class="lineNum">    1334 </span>            :                         output_bpc = 9;</a>
<a name="1335"><span class="lineNum">    1335 </span>            :                         break;</a>
<a name="1336"><span class="lineNum">    1336 </span>            :                 case COLOR_DEPTH_111111:</a>
<a name="1337"><span class="lineNum">    1337 </span>            :                         output_bpc = 11;</a>
<a name="1338"><span class="lineNum">    1338 </span>            :                         break;</a>
<a name="1339"><span class="lineNum">    1339 </span>            :                 default:</a>
<a name="1340"><span class="lineNum">    1340 </span>            :                         output_bpc = 8;</a>
<a name="1341"><span class="lineNum">    1341 </span>            :                         break;</a>
<a name="1342"><span class="lineNum">    1342 </span>            :                 }</a>
<a name="1343"><span class="lineNum">    1343 </span>            : </a>
<a name="1344"><span class="lineNum">    1344 </span><span class="lineNoCov">          0 :                 switch (res_ctx-&gt;pipe_ctx[i].stream-&gt;timing.pixel_encoding) {</span></a>
<a name="1345"><span class="lineNum">    1345 </span>            :                 case PIXEL_ENCODING_RGB:</a>
<a name="1346"><span class="lineNum">    1346 </span>            :                 case PIXEL_ENCODING_YCBCR444:</a>
<a name="1347"><span class="lineNum">    1347 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].dout.output_format = dm_444;</span></a>
<a name="1348"><span class="lineNum">    1348 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].dout.output_bpp = output_bpc * 3;</span></a>
<a name="1349"><span class="lineNum">    1349 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="1350"><span class="lineNum">    1350 </span>            :                 case PIXEL_ENCODING_YCBCR420:</a>
<a name="1351"><span class="lineNum">    1351 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].dout.output_format = dm_420;</span></a>
<a name="1352"><span class="lineNum">    1352 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].dout.output_bpp = (output_bpc * 3.0) / 2;</span></a>
<a name="1353"><span class="lineNum">    1353 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="1354"><span class="lineNum">    1354 </span>            :                 case PIXEL_ENCODING_YCBCR422:</a>
<a name="1355"><span class="lineNum">    1355 </span><span class="lineNoCov">          0 :                         if (res_ctx-&gt;pipe_ctx[i].stream-&gt;timing.flags.DSC &amp;&amp;</span></a>
<a name="1356"><span class="lineNum">    1356 </span><span class="lineNoCov">          0 :                             !res_ctx-&gt;pipe_ctx[i].stream-&gt;timing.dsc_cfg.ycbcr422_simple)</span></a>
<a name="1357"><span class="lineNum">    1357 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].dout.output_format = dm_n422;</span></a>
<a name="1358"><span class="lineNum">    1358 </span>            :                         else</a>
<a name="1359"><span class="lineNum">    1359 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].dout.output_format = dm_s422;</span></a>
<a name="1360"><span class="lineNum">    1360 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].dout.output_bpp = output_bpc * 2;</span></a>
<a name="1361"><span class="lineNum">    1361 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="1362"><span class="lineNum">    1362 </span>            :                 default:</a>
<a name="1363"><span class="lineNum">    1363 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].dout.output_format = dm_444;</span></a>
<a name="1364"><span class="lineNum">    1364 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].dout.output_bpp = output_bpc * 3;</span></a>
<a name="1365"><span class="lineNum">    1365 </span>            :                 }</a>
<a name="1366"><span class="lineNum">    1366 </span>            : </a>
<a name="1367"><span class="lineNum">    1367 </span><span class="lineNoCov">          0 :                 if (res_ctx-&gt;pipe_ctx[i].stream-&gt;timing.flags.DSC)</span></a>
<a name="1368"><span class="lineNum">    1368 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].dout.output_bpp = res_ctx-&gt;pipe_ctx[i].stream-&gt;timing.dsc_cfg.bits_per_pixel / 16.0;</span></a>
<a name="1369"><span class="lineNum">    1369 </span>            : </a>
<a name="1370"><span class="lineNum">    1370 </span>            :                 /* todo: default max for now, until there is logic reflecting this in dc*/</a>
<a name="1371"><span class="lineNum">    1371 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.dsc_input_bpc = 12;</span></a>
<a name="1372"><span class="lineNum">    1372 </span>            :                 /*fill up the audio sample rate (unit in kHz)*/</a>
<a name="1373"><span class="lineNum">    1373 </span><span class="lineNoCov">          0 :                 get_audio_check(&amp;res_ctx-&gt;pipe_ctx[i].stream-&gt;audio_info, &amp;aud_check);</span></a>
<a name="1374"><span class="lineNum">    1374 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.max_audio_sample_rate = aud_check.max_audiosample_rate / 1000;</span></a>
<a name="1375"><span class="lineNum">    1375 </span>            :                 /*</a>
<a name="1376"><span class="lineNum">    1376 </span>            :                  * For graphic plane, cursor number is 1, nv12 is 0</a>
<a name="1377"><span class="lineNum">    1377 </span>            :                  * bw calculations due to cursor on/off</a>
<a name="1378"><span class="lineNum">    1378 </span>            :                  */</a>
<a name="1379"><span class="lineNum">    1379 </span><span class="lineNoCov">          0 :                 if (res_ctx-&gt;pipe_ctx[i].plane_state &amp;&amp;</span></a>
<a name="1380"><span class="lineNum">    1380 </span><span class="lineNoCov">          0 :                                 (res_ctx-&gt;pipe_ctx[i].plane_state-&gt;address.type == PLN_ADDR_TYPE_VIDEO_PROGRESSIVE ||</span></a>
<a name="1381"><span class="lineNum">    1381 </span><span class="lineNoCov">          0 :                                  res_ctx-&gt;pipe_ctx[i].stream-&gt;mall_stream_config.type == SUBVP_PHANTOM))</span></a>
<a name="1382"><span class="lineNum">    1382 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.num_cursors = 0;</span></a>
<a name="1383"><span class="lineNum">    1383 </span>            :                 else</a>
<a name="1384"><span class="lineNum">    1384 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.num_cursors = dc-&gt;dml.ip.number_of_cursors;</span></a>
<a name="1385"><span class="lineNum">    1385 </span>            : </a>
<a name="1386"><span class="lineNum">    1386 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].pipe.src.cur0_src_width = 256;</span></a>
<a name="1387"><span class="lineNum">    1387 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].pipe.src.cur0_bpp = dm_cur_32bit;</span></a>
<a name="1388"><span class="lineNum">    1388 </span>            : </a>
<a name="1389"><span class="lineNum">    1389 </span><span class="lineNoCov">          0 :                 if (!res_ctx-&gt;pipe_ctx[i].plane_state) {</span></a>
<a name="1390"><span class="lineNum">    1390 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.is_hsplit = pipes[pipe_cnt].pipe.dest.odm_combine != dm_odm_combine_mode_disabled;</span></a>
<a name="1391"><span class="lineNum">    1391 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.source_scan = dm_horz;</span></a>
<a name="1392"><span class="lineNum">    1392 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.source_rotation = dm_rotation_0;</span></a>
<a name="1393"><span class="lineNum">    1393 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.sw_mode = dm_sw_4kb_s;</span></a>
<a name="1394"><span class="lineNum">    1394 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.macro_tile_size = dm_64k_tile;</span></a>
<a name="1395"><span class="lineNum">    1395 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.viewport_width = timing-&gt;h_addressable;</span></a>
<a name="1396"><span class="lineNum">    1396 </span><span class="lineNoCov">          0 :                         if (pipes[pipe_cnt].pipe.src.viewport_width &gt; 1920)</span></a>
<a name="1397"><span class="lineNum">    1397 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.viewport_width = 1920;</span></a>
<a name="1398"><span class="lineNum">    1398 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.viewport_height = timing-&gt;v_addressable;</span></a>
<a name="1399"><span class="lineNum">    1399 </span><span class="lineNoCov">          0 :                         if (pipes[pipe_cnt].pipe.src.viewport_height &gt; 1080)</span></a>
<a name="1400"><span class="lineNum">    1400 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.viewport_height = 1080;</span></a>
<a name="1401"><span class="lineNum">    1401 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.surface_height_y = pipes[pipe_cnt].pipe.src.viewport_height;</span></a>
<a name="1402"><span class="lineNum">    1402 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.surface_width_y = pipes[pipe_cnt].pipe.src.viewport_width;</span></a>
<a name="1403"><span class="lineNum">    1403 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.surface_height_c = pipes[pipe_cnt].pipe.src.viewport_height;</span></a>
<a name="1404"><span class="lineNum">    1404 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.surface_width_c = pipes[pipe_cnt].pipe.src.viewport_width;</span></a>
<a name="1405"><span class="lineNum">    1405 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.data_pitch = ((pipes[pipe_cnt].pipe.src.viewport_width + 255) / 256) * 256;</span></a>
<a name="1406"><span class="lineNum">    1406 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.source_format = dm_444_32;</span></a>
<a name="1407"><span class="lineNum">    1407 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.dest.recout_width = pipes[pipe_cnt].pipe.src.viewport_width; /*vp_width/hratio*/</span></a>
<a name="1408"><span class="lineNum">    1408 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.dest.recout_height = pipes[pipe_cnt].pipe.src.viewport_height; /*vp_height/vratio*/</span></a>
<a name="1409"><span class="lineNum">    1409 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.dest.full_recout_width = pipes[pipe_cnt].pipe.dest.recout_width;  /*when is_hsplit != 1*/</span></a>
<a name="1410"><span class="lineNum">    1410 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.dest.full_recout_height = pipes[pipe_cnt].pipe.dest.recout_height; /*when is_hsplit != 1*/</span></a>
<a name="1411"><span class="lineNum">    1411 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.scale_ratio_depth.lb_depth = dm_lb_16;</span></a>
<a name="1412"><span class="lineNum">    1412 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.scale_ratio_depth.hscl_ratio = 1.0;</span></a>
<a name="1413"><span class="lineNum">    1413 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.scale_ratio_depth.vscl_ratio = 1.0;</span></a>
<a name="1414"><span class="lineNum">    1414 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.scale_ratio_depth.scl_enable = 0; /*Lb only or Full scl*/</span></a>
<a name="1415"><span class="lineNum">    1415 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.scale_taps.htaps = 1;</span></a>
<a name="1416"><span class="lineNum">    1416 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.scale_taps.vtaps = 1;</span></a>
<a name="1417"><span class="lineNum">    1417 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.dest.vtotal_min = v_total;</span></a>
<a name="1418"><span class="lineNum">    1418 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.dest.vtotal_max = v_total;</span></a>
<a name="1419"><span class="lineNum">    1419 </span>            : </a>
<a name="1420"><span class="lineNum">    1420 </span><span class="lineNoCov">          0 :                         if (pipes[pipe_cnt].pipe.dest.odm_combine == dm_odm_combine_mode_2to1) {</span></a>
<a name="1421"><span class="lineNum">    1421 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.viewport_width /= 2;</span></a>
<a name="1422"><span class="lineNum">    1422 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.dest.recout_width /= 2;</span></a>
<a name="1423"><span class="lineNum">    1423 </span><span class="lineNoCov">          0 :                         } else if (pipes[pipe_cnt].pipe.dest.odm_combine == dm_odm_combine_mode_4to1) {</span></a>
<a name="1424"><span class="lineNum">    1424 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.viewport_width /= 4;</span></a>
<a name="1425"><span class="lineNum">    1425 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.dest.recout_width /= 4;</span></a>
<a name="1426"><span class="lineNum">    1426 </span>            :                         }</a>
<a name="1427"><span class="lineNum">    1427 </span>            :                 } else {</a>
<a name="1428"><span class="lineNum">    1428 </span><span class="lineNoCov">          0 :                         struct dc_plane_state *pln = res_ctx-&gt;pipe_ctx[i].plane_state;</span></a>
<a name="1429"><span class="lineNum">    1429 </span><span class="lineNoCov">          0 :                         struct scaler_data *scl = &amp;res_ctx-&gt;pipe_ctx[i].plane_res.scl_data;</span></a>
<a name="1430"><span class="lineNum">    1430 </span>            : </a>
<a name="1431"><span class="lineNum">    1431 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.immediate_flip = pln-&gt;flip_immediate;</span></a>
<a name="1432"><span class="lineNum">    1432 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.is_hsplit = (res_ctx-&gt;pipe_ctx[i].bottom_pipe &amp;&amp; res_ctx-&gt;pipe_ctx[i].bottom_pipe-&gt;plane_state == pln)</span></a>
<a name="1433"><span class="lineNum">    1433 </span><span class="lineNoCov">          0 :                                         || (res_ctx-&gt;pipe_ctx[i].top_pipe &amp;&amp; res_ctx-&gt;pipe_ctx[i].top_pipe-&gt;plane_state == pln)</span></a>
<a name="1434"><span class="lineNum">    1434 </span><span class="lineNoCov">          0 :                                         || pipes[pipe_cnt].pipe.dest.odm_combine != dm_odm_combine_mode_disabled;</span></a>
<a name="1435"><span class="lineNum">    1435 </span>            : </a>
<a name="1436"><span class="lineNum">    1436 </span>            :                         /* stereo is not split */</a>
<a name="1437"><span class="lineNum">    1437 </span><span class="lineNoCov">          0 :                         if (pln-&gt;stereo_format == PLANE_STEREO_FORMAT_SIDE_BY_SIDE ||</span></a>
<a name="1438"><span class="lineNum">    1438 </span>            :                             pln-&gt;stereo_format == PLANE_STEREO_FORMAT_TOP_AND_BOTTOM) {</a>
<a name="1439"><span class="lineNum">    1439 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.is_hsplit = false;</span></a>
<a name="1440"><span class="lineNum">    1440 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.hsplit_grp = res_ctx-&gt;pipe_ctx[i].pipe_idx;</span></a>
<a name="1441"><span class="lineNum">    1441 </span>            :                         }</a>
<a name="1442"><span class="lineNum">    1442 </span>            : </a>
<a name="1443"><span class="lineNum">    1443 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.source_scan = pln-&gt;rotation == ROTATION_ANGLE_90</span></a>
<a name="1444"><span class="lineNum">    1444 </span><span class="lineNoCov">          0 :                                         || pln-&gt;rotation == ROTATION_ANGLE_270 ? dm_vert : dm_horz;</span></a>
<a name="1445"><span class="lineNum">    1445 </span><span class="lineNoCov">          0 :                         switch (pln-&gt;rotation) {</span></a>
<a name="1446"><span class="lineNum">    1446 </span>            :                         case ROTATION_ANGLE_0:</a>
<a name="1447"><span class="lineNum">    1447 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.source_rotation = dm_rotation_0;</span></a>
<a name="1448"><span class="lineNum">    1448 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="1449"><span class="lineNum">    1449 </span>            :                         case ROTATION_ANGLE_90:</a>
<a name="1450"><span class="lineNum">    1450 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.source_rotation = dm_rotation_90;</span></a>
<a name="1451"><span class="lineNum">    1451 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="1452"><span class="lineNum">    1452 </span>            :                         case ROTATION_ANGLE_180:</a>
<a name="1453"><span class="lineNum">    1453 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.source_rotation = dm_rotation_180;</span></a>
<a name="1454"><span class="lineNum">    1454 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="1455"><span class="lineNum">    1455 </span>            :                         case ROTATION_ANGLE_270:</a>
<a name="1456"><span class="lineNum">    1456 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.source_rotation = dm_rotation_270;</span></a>
<a name="1457"><span class="lineNum">    1457 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="1458"><span class="lineNum">    1458 </span>            :                         default:</a>
<a name="1459"><span class="lineNum">    1459 </span>            :                                 break;</a>
<a name="1460"><span class="lineNum">    1460 </span>            :                         }</a>
<a name="1461"><span class="lineNum">    1461 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.viewport_y_y = scl-&gt;viewport.y;</span></a>
<a name="1462"><span class="lineNum">    1462 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.viewport_y_c = scl-&gt;viewport_c.y;</span></a>
<a name="1463"><span class="lineNum">    1463 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.viewport_x_y = scl-&gt;viewport.x;</span></a>
<a name="1464"><span class="lineNum">    1464 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.viewport_x_c = scl-&gt;viewport_c.x;</span></a>
<a name="1465"><span class="lineNum">    1465 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.viewport_width = scl-&gt;viewport.width;</span></a>
<a name="1466"><span class="lineNum">    1466 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.viewport_width_c = scl-&gt;viewport_c.width;</span></a>
<a name="1467"><span class="lineNum">    1467 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.viewport_height = scl-&gt;viewport.height;</span></a>
<a name="1468"><span class="lineNum">    1468 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.viewport_height_c = scl-&gt;viewport_c.height;</span></a>
<a name="1469"><span class="lineNum">    1469 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.viewport_width_max = pln-&gt;src_rect.width;</span></a>
<a name="1470"><span class="lineNum">    1470 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.viewport_height_max = pln-&gt;src_rect.height;</span></a>
<a name="1471"><span class="lineNum">    1471 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.surface_width_y = pln-&gt;plane_size.surface_size.width;</span></a>
<a name="1472"><span class="lineNum">    1472 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.surface_height_y = pln-&gt;plane_size.surface_size.height;</span></a>
<a name="1473"><span class="lineNum">    1473 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.surface_width_c = pln-&gt;plane_size.chroma_size.width;</span></a>
<a name="1474"><span class="lineNum">    1474 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.surface_height_c = pln-&gt;plane_size.chroma_size.height;</span></a>
<a name="1475"><span class="lineNum">    1475 </span><span class="lineNoCov">          0 :                         if (pln-&gt;format == SURFACE_PIXEL_FORMAT_GRPH_RGBE_ALPHA</span></a>
<a name="1476"><span class="lineNum">    1476 </span>            :                                         || pln-&gt;format &gt;= SURFACE_PIXEL_FORMAT_VIDEO_BEGIN) {</a>
<a name="1477"><span class="lineNum">    1477 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.data_pitch = pln-&gt;plane_size.surface_pitch;</span></a>
<a name="1478"><span class="lineNum">    1478 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.data_pitch_c = pln-&gt;plane_size.chroma_pitch;</span></a>
<a name="1479"><span class="lineNum">    1479 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.meta_pitch = pln-&gt;dcc.meta_pitch;</span></a>
<a name="1480"><span class="lineNum">    1480 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.meta_pitch_c = pln-&gt;dcc.meta_pitch_c;</span></a>
<a name="1481"><span class="lineNum">    1481 </span>            :                         } else {</a>
<a name="1482"><span class="lineNum">    1482 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.data_pitch = pln-&gt;plane_size.surface_pitch;</span></a>
<a name="1483"><span class="lineNum">    1483 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.meta_pitch = pln-&gt;dcc.meta_pitch;</span></a>
<a name="1484"><span class="lineNum">    1484 </span>            :                         }</a>
<a name="1485"><span class="lineNum">    1485 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.dcc = pln-&gt;dcc.enable;</span></a>
<a name="1486"><span class="lineNum">    1486 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.dest.recout_width = scl-&gt;recout.width;</span></a>
<a name="1487"><span class="lineNum">    1487 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.dest.recout_height = scl-&gt;recout.height;</span></a>
<a name="1488"><span class="lineNum">    1488 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.dest.full_recout_height = scl-&gt;recout.height;</span></a>
<a name="1489"><span class="lineNum">    1489 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.dest.full_recout_width = scl-&gt;recout.width;</span></a>
<a name="1490"><span class="lineNum">    1490 </span><span class="lineNoCov">          0 :                         if (pipes[pipe_cnt].pipe.dest.odm_combine == dm_odm_combine_mode_2to1)</span></a>
<a name="1491"><span class="lineNum">    1491 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.dest.full_recout_width *= 2;</span></a>
<a name="1492"><span class="lineNum">    1492 </span><span class="lineNoCov">          0 :                         else if (pipes[pipe_cnt].pipe.dest.odm_combine == dm_odm_combine_mode_4to1)</span></a>
<a name="1493"><span class="lineNum">    1493 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.dest.full_recout_width *= 4;</span></a>
<a name="1494"><span class="lineNum">    1494 </span>            :                         else {</a>
<a name="1495"><span class="lineNum">    1495 </span><span class="lineNoCov">          0 :                                 struct pipe_ctx *split_pipe = res_ctx-&gt;pipe_ctx[i].bottom_pipe;</span></a>
<a name="1496"><span class="lineNum">    1496 </span>            : </a>
<a name="1497"><span class="lineNum">    1497 </span><span class="lineNoCov">          0 :                                 while (split_pipe &amp;&amp; split_pipe-&gt;plane_state == pln) {</span></a>
<a name="1498"><span class="lineNum">    1498 </span><span class="lineNoCov">          0 :                                         pipes[pipe_cnt].pipe.dest.full_recout_width += split_pipe-&gt;plane_res.scl_data.recout.width;</span></a>
<a name="1499"><span class="lineNum">    1499 </span><span class="lineNoCov">          0 :                                         split_pipe = split_pipe-&gt;bottom_pipe;</span></a>
<a name="1500"><span class="lineNum">    1500 </span>            :                                 }</a>
<a name="1501"><span class="lineNum">    1501 </span><span class="lineNoCov">          0 :                                 split_pipe = res_ctx-&gt;pipe_ctx[i].top_pipe;</span></a>
<a name="1502"><span class="lineNum">    1502 </span><span class="lineNoCov">          0 :                                 while (split_pipe &amp;&amp; split_pipe-&gt;plane_state == pln) {</span></a>
<a name="1503"><span class="lineNum">    1503 </span><span class="lineNoCov">          0 :                                         pipes[pipe_cnt].pipe.dest.full_recout_width += split_pipe-&gt;plane_res.scl_data.recout.width;</span></a>
<a name="1504"><span class="lineNum">    1504 </span><span class="lineNoCov">          0 :                                         split_pipe = split_pipe-&gt;top_pipe;</span></a>
<a name="1505"><span class="lineNum">    1505 </span>            :                                 }</a>
<a name="1506"><span class="lineNum">    1506 </span>            :                         }</a>
<a name="1507"><span class="lineNum">    1507 </span>            : </a>
<a name="1508"><span class="lineNum">    1508 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.scale_ratio_depth.lb_depth = dm_lb_16;</span></a>
<a name="1509"><span class="lineNum">    1509 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.scale_ratio_depth.hscl_ratio = (double) scl-&gt;ratios.horz.value / (1ULL&lt;&lt;32);</span></a>
<a name="1510"><span class="lineNum">    1510 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.scale_ratio_depth.hscl_ratio_c = (double) scl-&gt;ratios.horz_c.value / (1ULL&lt;&lt;32);</span></a>
<a name="1511"><span class="lineNum">    1511 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.scale_ratio_depth.vscl_ratio = (double) scl-&gt;ratios.vert.value / (1ULL&lt;&lt;32);</span></a>
<a name="1512"><span class="lineNum">    1512 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.scale_ratio_depth.vscl_ratio_c = (double) scl-&gt;ratios.vert_c.value / (1ULL&lt;&lt;32);</span></a>
<a name="1513"><span class="lineNum">    1513 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.scale_ratio_depth.scl_enable =</span></a>
<a name="1514"><span class="lineNum">    1514 </span><span class="lineNoCov">          0 :                                         scl-&gt;ratios.vert.value != dc_fixpt_one.value</span></a>
<a name="1515"><span class="lineNum">    1515 </span><span class="lineNoCov">          0 :                                         || scl-&gt;ratios.horz.value != dc_fixpt_one.value</span></a>
<a name="1516"><span class="lineNum">    1516 </span><span class="lineNoCov">          0 :                                         || scl-&gt;ratios.vert_c.value != dc_fixpt_one.value</span></a>
<a name="1517"><span class="lineNum">    1517 </span><span class="lineNoCov">          0 :                                         || scl-&gt;ratios.horz_c.value != dc_fixpt_one.value /*Lb only or Full scl*/</span></a>
<a name="1518"><span class="lineNum">    1518 </span><span class="lineNoCov">          0 :                                         || dc-&gt;debug.always_scale; /*support always scale*/</span></a>
<a name="1519"><span class="lineNum">    1519 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.scale_taps.htaps = scl-&gt;taps.h_taps;</span></a>
<a name="1520"><span class="lineNum">    1520 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.scale_taps.htaps_c = scl-&gt;taps.h_taps_c;</span></a>
<a name="1521"><span class="lineNum">    1521 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.scale_taps.vtaps = scl-&gt;taps.v_taps;</span></a>
<a name="1522"><span class="lineNum">    1522 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.scale_taps.vtaps_c = scl-&gt;taps.v_taps_c;</span></a>
<a name="1523"><span class="lineNum">    1523 </span>            : </a>
<a name="1524"><span class="lineNum">    1524 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].pipe.src.macro_tile_size =</span></a>
<a name="1525"><span class="lineNum">    1525 </span><span class="lineNoCov">          0 :                                         swizzle_mode_to_macro_tile_size(pln-&gt;tiling_info.gfx9.swizzle);</span></a>
<a name="1526"><span class="lineNum">    1526 </span><span class="lineNoCov">          0 :                         swizzle_to_dml_params(pln-&gt;tiling_info.gfx9.swizzle,</span></a>
<a name="1527"><span class="lineNum">    1527 </span><span class="lineNoCov">          0 :                                         &amp;pipes[pipe_cnt].pipe.src.sw_mode);</span></a>
<a name="1528"><span class="lineNum">    1528 </span>            : </a>
<a name="1529"><span class="lineNum">    1529 </span><span class="lineNoCov">          0 :                         switch (pln-&gt;format) {</span></a>
<a name="1530"><span class="lineNum">    1530 </span>            :                         case SURFACE_PIXEL_FORMAT_VIDEO_420_YCbCr:</a>
<a name="1531"><span class="lineNum">    1531 </span>            :                         case SURFACE_PIXEL_FORMAT_VIDEO_420_YCrCb:</a>
<a name="1532"><span class="lineNum">    1532 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.source_format = dm_420_8;</span></a>
<a name="1533"><span class="lineNum">    1533 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="1534"><span class="lineNum">    1534 </span>            :                         case SURFACE_PIXEL_FORMAT_VIDEO_420_10bpc_YCbCr:</a>
<a name="1535"><span class="lineNum">    1535 </span>            :                         case SURFACE_PIXEL_FORMAT_VIDEO_420_10bpc_YCrCb:</a>
<a name="1536"><span class="lineNum">    1536 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.source_format = dm_420_10;</span></a>
<a name="1537"><span class="lineNum">    1537 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="1538"><span class="lineNum">    1538 </span>            :                         case SURFACE_PIXEL_FORMAT_GRPH_ARGB16161616:</a>
<a name="1539"><span class="lineNum">    1539 </span>            :                         case SURFACE_PIXEL_FORMAT_GRPH_ABGR16161616:</a>
<a name="1540"><span class="lineNum">    1540 </span>            :                         case SURFACE_PIXEL_FORMAT_GRPH_ARGB16161616F:</a>
<a name="1541"><span class="lineNum">    1541 </span>            :                         case SURFACE_PIXEL_FORMAT_GRPH_ABGR16161616F:</a>
<a name="1542"><span class="lineNum">    1542 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.source_format = dm_444_64;</span></a>
<a name="1543"><span class="lineNum">    1543 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="1544"><span class="lineNum">    1544 </span>            :                         case SURFACE_PIXEL_FORMAT_GRPH_ARGB1555:</a>
<a name="1545"><span class="lineNum">    1545 </span>            :                         case SURFACE_PIXEL_FORMAT_GRPH_RGB565:</a>
<a name="1546"><span class="lineNum">    1546 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.source_format = dm_444_16;</span></a>
<a name="1547"><span class="lineNum">    1547 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="1548"><span class="lineNum">    1548 </span>            :                         case SURFACE_PIXEL_FORMAT_GRPH_PALETA_256_COLORS:</a>
<a name="1549"><span class="lineNum">    1549 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.source_format = dm_444_8;</span></a>
<a name="1550"><span class="lineNum">    1550 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="1551"><span class="lineNum">    1551 </span>            :                         case SURFACE_PIXEL_FORMAT_GRPH_RGBE_ALPHA:</a>
<a name="1552"><span class="lineNum">    1552 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.source_format = dm_rgbe_alpha;</span></a>
<a name="1553"><span class="lineNum">    1553 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="1554"><span class="lineNum">    1554 </span>            :                         default:</a>
<a name="1555"><span class="lineNum">    1555 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.src.source_format = dm_444_32;</span></a>
<a name="1556"><span class="lineNum">    1556 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="1557"><span class="lineNum">    1557 </span>            :                         }</a>
<a name="1558"><span class="lineNum">    1558 </span>            :                 }</a>
<a name="1559"><span class="lineNum">    1559 </span>            : </a>
<a name="1560"><span class="lineNum">    1560 </span><span class="lineNoCov">          0 :                 pipe_cnt++;</span></a>
<a name="1561"><span class="lineNum">    1561 </span>            :         }</a>
<a name="1562"><span class="lineNum">    1562 </span>            : </a>
<a name="1563"><span class="lineNum">    1563 </span>            :         /* populate writeback information */</a>
<a name="1564"><span class="lineNum">    1564 </span><span class="lineNoCov">          0 :         dc-&gt;res_pool-&gt;funcs-&gt;populate_dml_writeback_from_context(dc, res_ctx, pipes);</span></a>
<a name="1565"><span class="lineNum">    1565 </span>            : </a>
<a name="1566"><span class="lineNum">    1566 </span><span class="lineNoCov">          0 :         return pipe_cnt;</span></a>
<a name="1567"><span class="lineNum">    1567 </span>            : }</a>
<a name="1568"><span class="lineNum">    1568 </span>            : </a>
<a name="1569"><span class="lineNum">    1569 </span><span class="lineNoCov">          0 : void dcn20_calculate_wm(</span></a>
<a name="1570"><span class="lineNum">    1570 </span>            :                 struct dc *dc, struct dc_state *context,</a>
<a name="1571"><span class="lineNum">    1571 </span>            :                 display_e2e_pipe_params_st *pipes,</a>
<a name="1572"><span class="lineNum">    1572 </span>            :                 int *out_pipe_cnt,</a>
<a name="1573"><span class="lineNum">    1573 </span>            :                 int *pipe_split_from,</a>
<a name="1574"><span class="lineNum">    1574 </span>            :                 int vlevel,</a>
<a name="1575"><span class="lineNum">    1575 </span>            :                 bool fast_validate)</a>
<a name="1576"><span class="lineNum">    1576 </span>            : {</a>
<a name="1577"><span class="lineNum">    1577 </span>            :         int pipe_cnt, i, pipe_idx;</a>
<a name="1578"><span class="lineNum">    1578 </span>            : </a>
<a name="1579"><span class="lineNum">    1579 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="1580"><span class="lineNum">    1580 </span>            : </a>
<a name="1581"><span class="lineNum">    1581 </span><span class="lineNoCov">          0 :         for (i = 0, pipe_idx = 0, pipe_cnt = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="1582"><span class="lineNum">    1582 </span><span class="lineNoCov">          0 :                 if (!context-&gt;res_ctx.pipe_ctx[i].stream)</span></a>
<a name="1583"><span class="lineNum">    1583 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1584"><span class="lineNum">    1584 </span>            : </a>
<a name="1585"><span class="lineNum">    1585 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].clks_cfg.refclk_mhz = dc-&gt;res_pool-&gt;ref_clocks.dchub_ref_clock_inKhz / 1000.0;</span></a>
<a name="1586"><span class="lineNum">    1586 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].clks_cfg.dispclk_mhz = context-&gt;bw_ctx.dml.vba.RequiredDISPCLK[vlevel][context-&gt;bw_ctx.dml.vba.maxMpcComb];</span></a>
<a name="1587"><span class="lineNum">    1587 </span>            : </a>
<a name="1588"><span class="lineNum">    1588 </span><span class="lineNoCov">          0 :                 if (pipe_split_from[i] &lt; 0) {</span></a>
<a name="1589"><span class="lineNum">    1589 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].clks_cfg.dppclk_mhz =</span></a>
<a name="1590"><span class="lineNum">    1590 </span><span class="lineNoCov">          0 :                                         context-&gt;bw_ctx.dml.vba.RequiredDPPCLK[vlevel][context-&gt;bw_ctx.dml.vba.maxMpcComb][pipe_idx];</span></a>
<a name="1591"><span class="lineNum">    1591 </span><span class="lineNoCov">          0 :                         if (context-&gt;bw_ctx.dml.vba.BlendingAndTiming[pipe_idx] == pipe_idx)</span></a>
<a name="1592"><span class="lineNum">    1592 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.dest.odm_combine =</span></a>
<a name="1593"><span class="lineNum">    1593 </span><span class="lineNoCov">          0 :                                                 context-&gt;bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx];</span></a>
<a name="1594"><span class="lineNum">    1594 </span>            :                         else</a>
<a name="1595"><span class="lineNum">    1595 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.dest.odm_combine = 0;</span></a>
<a name="1596"><span class="lineNum">    1596 </span><span class="lineNoCov">          0 :                         pipe_idx++;</span></a>
<a name="1597"><span class="lineNum">    1597 </span>            :                 } else {</a>
<a name="1598"><span class="lineNum">    1598 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].clks_cfg.dppclk_mhz =</span></a>
<a name="1599"><span class="lineNum">    1599 </span><span class="lineNoCov">          0 :                                         context-&gt;bw_ctx.dml.vba.RequiredDPPCLK[vlevel][context-&gt;bw_ctx.dml.vba.maxMpcComb][pipe_split_from[i]];</span></a>
<a name="1600"><span class="lineNum">    1600 </span><span class="lineNoCov">          0 :                         if (context-&gt;bw_ctx.dml.vba.BlendingAndTiming[pipe_split_from[i]] == pipe_split_from[i])</span></a>
<a name="1601"><span class="lineNum">    1601 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.dest.odm_combine =</span></a>
<a name="1602"><span class="lineNum">    1602 </span><span class="lineNoCov">          0 :                                                 context-&gt;bw_ctx.dml.vba.ODMCombineEnabled[pipe_split_from[i]];</span></a>
<a name="1603"><span class="lineNum">    1603 </span>            :                         else</a>
<a name="1604"><span class="lineNum">    1604 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].pipe.dest.odm_combine = 0;</span></a>
<a name="1605"><span class="lineNum">    1605 </span>            :                 }</a>
<a name="1606"><span class="lineNum">    1606 </span>            : </a>
<a name="1607"><span class="lineNum">    1607 </span><span class="lineNoCov">          0 :                 if (dc-&gt;config.forced_clocks) {</span></a>
<a name="1608"><span class="lineNum">    1608 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].clks_cfg.dispclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[0].dispclk_mhz;</span></a>
<a name="1609"><span class="lineNum">    1609 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].clks_cfg.dppclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[0].dppclk_mhz;</span></a>
<a name="1610"><span class="lineNum">    1610 </span>            :                 }</a>
<a name="1611"><span class="lineNum">    1611 </span><span class="lineNoCov">          0 :                 if (dc-&gt;debug.min_disp_clk_khz &gt; pipes[pipe_cnt].clks_cfg.dispclk_mhz * 1000)</span></a>
<a name="1612"><span class="lineNum">    1612 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].clks_cfg.dispclk_mhz = dc-&gt;debug.min_disp_clk_khz / 1000.0;</span></a>
<a name="1613"><span class="lineNum">    1613 </span><span class="lineNoCov">          0 :                 if (dc-&gt;debug.min_dpp_clk_khz &gt; pipes[pipe_cnt].clks_cfg.dppclk_mhz * 1000)</span></a>
<a name="1614"><span class="lineNum">    1614 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].clks_cfg.dppclk_mhz = dc-&gt;debug.min_dpp_clk_khz / 1000.0;</span></a>
<a name="1615"><span class="lineNum">    1615 </span>            : </a>
<a name="1616"><span class="lineNum">    1616 </span><span class="lineNoCov">          0 :                 pipe_cnt++;</span></a>
<a name="1617"><span class="lineNum">    1617 </span>            :         }</a>
<a name="1618"><span class="lineNum">    1618 </span>            : </a>
<a name="1619"><span class="lineNum">    1619 </span><span class="lineNoCov">          0 :         if (pipe_cnt != pipe_idx) {</span></a>
<a name="1620"><span class="lineNum">    1620 </span><span class="lineNoCov">          0 :                 if (dc-&gt;res_pool-&gt;funcs-&gt;populate_dml_pipes)</span></a>
<a name="1621"><span class="lineNum">    1621 </span><span class="lineNoCov">          0 :                         pipe_cnt = dc-&gt;res_pool-&gt;funcs-&gt;populate_dml_pipes(dc,</span></a>
<a name="1622"><span class="lineNum">    1622 </span>            :                                 context, pipes, fast_validate);</a>
<a name="1623"><span class="lineNum">    1623 </span>            :                 else</a>
<a name="1624"><span class="lineNum">    1624 </span><span class="lineNoCov">          0 :                         pipe_cnt = dcn20_populate_dml_pipes_from_context(dc,</span></a>
<a name="1625"><span class="lineNum">    1625 </span>            :                                 context, pipes, fast_validate);</a>
<a name="1626"><span class="lineNum">    1626 </span>            :         }</a>
<a name="1627"><span class="lineNum">    1627 </span>            : </a>
<a name="1628"><span class="lineNum">    1628 </span><span class="lineNoCov">          0 :         *out_pipe_cnt = pipe_cnt;</span></a>
<a name="1629"><span class="lineNum">    1629 </span>            : </a>
<a name="1630"><span class="lineNum">    1630 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.voltage = vlevel;</span></a>
<a name="1631"><span class="lineNum">    1631 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.dcfclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[vlevel].dcfclk_mhz;</span></a>
<a name="1632"><span class="lineNum">    1632 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.socclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[vlevel].socclk_mhz;</span></a>
<a name="1633"><span class="lineNum">    1633 </span>            : </a>
<a name="1634"><span class="lineNum">    1634 </span>            :         /* only pipe 0 is read for voltage and dcf/soc clocks */</a>
<a name="1635"><span class="lineNum">    1635 </span><span class="lineNoCov">          0 :         if (vlevel &lt; 1) {</span></a>
<a name="1636"><span class="lineNum">    1636 </span><span class="lineNoCov">          0 :                 pipes[0].clks_cfg.voltage = 1;</span></a>
<a name="1637"><span class="lineNum">    1637 </span><span class="lineNoCov">          0 :                 pipes[0].clks_cfg.dcfclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[1].dcfclk_mhz;</span></a>
<a name="1638"><span class="lineNum">    1638 </span><span class="lineNoCov">          0 :                 pipes[0].clks_cfg.socclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[1].socclk_mhz;</span></a>
<a name="1639"><span class="lineNum">    1639 </span>            :         }</a>
<a name="1640"><span class="lineNum">    1640 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.urgent_ns = get_wm_urgent(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1641"><span class="lineNum">    1641 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.cstate_pstate.cstate_enter_plus_exit_ns = get_wm_stutter_enter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1642"><span class="lineNum">    1642 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.cstate_pstate.cstate_exit_ns = get_wm_stutter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1643"><span class="lineNum">    1643 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.cstate_pstate.pstate_change_ns = get_wm_dram_clock_change(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1644"><span class="lineNum">    1644 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.pte_meta_urgent_ns = get_wm_memory_trip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1645"><span class="lineNum">    1645 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1646"><span class="lineNum">    1646 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1647"><span class="lineNum">    1647 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.urgent_latency_ns = get_urgent_latency(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1648"><span class="lineNum">    1648 </span>            : </a>
<a name="1649"><span class="lineNum">    1649 </span><span class="lineNoCov">          0 :         if (vlevel &lt; 2) {</span></a>
<a name="1650"><span class="lineNum">    1650 </span><span class="lineNoCov">          0 :                 pipes[0].clks_cfg.voltage = 2;</span></a>
<a name="1651"><span class="lineNum">    1651 </span><span class="lineNoCov">          0 :                 pipes[0].clks_cfg.dcfclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[2].dcfclk_mhz;</span></a>
<a name="1652"><span class="lineNum">    1652 </span><span class="lineNoCov">          0 :                 pipes[0].clks_cfg.socclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[2].socclk_mhz;</span></a>
<a name="1653"><span class="lineNum">    1653 </span>            :         }</a>
<a name="1654"><span class="lineNum">    1654 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.urgent_ns = get_wm_urgent(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1655"><span class="lineNum">    1655 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.cstate_pstate.cstate_enter_plus_exit_ns = get_wm_stutter_enter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1656"><span class="lineNum">    1656 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.cstate_pstate.cstate_exit_ns = get_wm_stutter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1657"><span class="lineNum">    1657 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.cstate_pstate.pstate_change_ns = get_wm_dram_clock_change(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1658"><span class="lineNum">    1658 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.pte_meta_urgent_ns = get_wm_memory_trip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1659"><span class="lineNum">    1659 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1660"><span class="lineNum">    1660 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1661"><span class="lineNum">    1661 </span>            : </a>
<a name="1662"><span class="lineNum">    1662 </span><span class="lineNoCov">          0 :         if (vlevel &lt; 3) {</span></a>
<a name="1663"><span class="lineNum">    1663 </span><span class="lineNoCov">          0 :                 pipes[0].clks_cfg.voltage = 3;</span></a>
<a name="1664"><span class="lineNum">    1664 </span><span class="lineNoCov">          0 :                 pipes[0].clks_cfg.dcfclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[2].dcfclk_mhz;</span></a>
<a name="1665"><span class="lineNum">    1665 </span><span class="lineNoCov">          0 :                 pipes[0].clks_cfg.socclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[2].socclk_mhz;</span></a>
<a name="1666"><span class="lineNum">    1666 </span>            :         }</a>
<a name="1667"><span class="lineNum">    1667 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.d.urgent_ns = get_wm_urgent(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1668"><span class="lineNum">    1668 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.d.cstate_pstate.cstate_enter_plus_exit_ns = get_wm_stutter_enter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1669"><span class="lineNum">    1669 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.d.cstate_pstate.cstate_exit_ns = get_wm_stutter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1670"><span class="lineNum">    1670 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.d.cstate_pstate.pstate_change_ns = get_wm_dram_clock_change(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1671"><span class="lineNum">    1671 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.d.pte_meta_urgent_ns = get_wm_memory_trip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1672"><span class="lineNum">    1672 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.d.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1673"><span class="lineNum">    1673 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.d.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1674"><span class="lineNum">    1674 </span>            : </a>
<a name="1675"><span class="lineNum">    1675 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.voltage = vlevel;</span></a>
<a name="1676"><span class="lineNum">    1676 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.dcfclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[vlevel].dcfclk_mhz;</span></a>
<a name="1677"><span class="lineNum">    1677 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.socclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[vlevel].socclk_mhz;</span></a>
<a name="1678"><span class="lineNum">    1678 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.a.urgent_ns = get_wm_urgent(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1679"><span class="lineNum">    1679 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.a.cstate_pstate.cstate_enter_plus_exit_ns = get_wm_stutter_enter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1680"><span class="lineNum">    1680 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.a.cstate_pstate.cstate_exit_ns = get_wm_stutter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1681"><span class="lineNum">    1681 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.a.cstate_pstate.pstate_change_ns = get_wm_dram_clock_change(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1682"><span class="lineNum">    1682 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.a.pte_meta_urgent_ns = get_wm_memory_trip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1683"><span class="lineNum">    1683 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.a.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1684"><span class="lineNum">    1684 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.a.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1685"><span class="lineNum">    1685 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1686"><span class="lineNum">    1686 </span>            : </a>
<a name="1687"><span class="lineNum">    1687 </span><span class="lineNoCov">          0 : void dcn20_update_bounding_box(struct dc *dc, struct _vcs_dpi_soc_bounding_box_st *bb,</span></a>
<a name="1688"><span class="lineNum">    1688 </span>            :                 struct pp_smu_nv_clock_table *max_clocks, unsigned int *uclk_states, unsigned int num_states)</a>
<a name="1689"><span class="lineNum">    1689 </span>            : {</a>
<a name="1690"><span class="lineNum">    1690 </span><span class="lineNoCov">          0 :         int num_calculated_states = 0;</span></a>
<a name="1691"><span class="lineNum">    1691 </span><span class="lineNoCov">          0 :         int min_dcfclk = 0;</span></a>
<a name="1692"><span class="lineNum">    1692 </span>            :         int i;</a>
<a name="1693"><span class="lineNum">    1693 </span>            : </a>
<a name="1694"><span class="lineNum">    1694 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="1695"><span class="lineNum">    1695 </span>            : </a>
<a name="1696"><span class="lineNum">    1696 </span><span class="lineNoCov">          0 :         if (num_states == 0)</span></a>
<a name="1697"><span class="lineNum">    1697 </span>            :                 return;</a>
<a name="1698"><span class="lineNum">    1698 </span>            : </a>
<a name="1699"><span class="lineNum">    1699 </span><span class="lineNoCov">          0 :         memset(bb-&gt;clock_limits, 0, sizeof(bb-&gt;clock_limits));</span></a>
<a name="1700"><span class="lineNum">    1700 </span>            : </a>
<a name="1701"><span class="lineNum">    1701 </span><span class="lineNoCov">          0 :         if (dc-&gt;bb_overrides.min_dcfclk_mhz &gt; 0) {</span></a>
<a name="1702"><span class="lineNum">    1702 </span>            :                 min_dcfclk = dc-&gt;bb_overrides.min_dcfclk_mhz;</a>
<a name="1703"><span class="lineNum">    1703 </span>            :         } else {</a>
<a name="1704"><span class="lineNum">    1704 </span><span class="lineNoCov">          0 :                 if (ASICREV_IS_NAVI12_P(dc-&gt;ctx-&gt;asic_id.hw_internal_rev))</span></a>
<a name="1705"><span class="lineNum">    1705 </span>            :                         min_dcfclk = 310;</a>
<a name="1706"><span class="lineNum">    1706 </span>            :                 else</a>
<a name="1707"><span class="lineNum">    1707 </span>            :                         // Accounting for SOC/DCF relationship, we can go as high as</a>
<a name="1708"><span class="lineNum">    1708 </span>            :                         // 506Mhz in Vmin.</a>
<a name="1709"><span class="lineNum">    1709 </span><span class="lineNoCov">          0 :                         min_dcfclk = 506;</span></a>
<a name="1710"><span class="lineNum">    1710 </span>            :         }</a>
<a name="1711"><span class="lineNum">    1711 </span>            : </a>
<a name="1712"><span class="lineNum">    1712 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; num_states; i++) {</span></a>
<a name="1713"><span class="lineNum">    1713 </span>            :                 int min_fclk_required_by_uclk;</a>
<a name="1714"><span class="lineNum">    1714 </span><span class="lineNoCov">          0 :                 bb-&gt;clock_limits[i].state = i;</span></a>
<a name="1715"><span class="lineNum">    1715 </span><span class="lineNoCov">          0 :                 bb-&gt;clock_limits[i].dram_speed_mts = uclk_states[i] * 16 / 1000;</span></a>
<a name="1716"><span class="lineNum">    1716 </span>            : </a>
<a name="1717"><span class="lineNum">    1717 </span>            :                 // FCLK:UCLK ratio is 1.08</a>
<a name="1718"><span class="lineNum">    1718 </span><span class="lineNoCov">          0 :                 min_fclk_required_by_uclk = div_u64(((unsigned long long)uclk_states[i]) * 1080,</span></a>
<a name="1719"><span class="lineNum">    1719 </span>            :                         1000000);</a>
<a name="1720"><span class="lineNum">    1720 </span>            : </a>
<a name="1721"><span class="lineNum">    1721 </span><span class="lineNoCov">          0 :                 bb-&gt;clock_limits[i].fabricclk_mhz = (min_fclk_required_by_uclk &lt; min_dcfclk) ?</span></a>
<a name="1722"><span class="lineNum">    1722 </span><span class="lineNoCov">          0 :                                 min_dcfclk : min_fclk_required_by_uclk;</span></a>
<a name="1723"><span class="lineNum">    1723 </span>            : </a>
<a name="1724"><span class="lineNum">    1724 </span><span class="lineNoCov">          0 :                 bb-&gt;clock_limits[i].socclk_mhz = (bb-&gt;clock_limits[i].fabricclk_mhz &gt; max_clocks-&gt;socClockInKhz / 1000) ?</span></a>
<a name="1725"><span class="lineNum">    1725 </span><span class="lineNoCov">          0 :                                 max_clocks-&gt;socClockInKhz / 1000 : bb-&gt;clock_limits[i].fabricclk_mhz;</span></a>
<a name="1726"><span class="lineNum">    1726 </span>            : </a>
<a name="1727"><span class="lineNum">    1727 </span><span class="lineNoCov">          0 :                 bb-&gt;clock_limits[i].dcfclk_mhz = (bb-&gt;clock_limits[i].fabricclk_mhz &gt; max_clocks-&gt;dcfClockInKhz / 1000) ?</span></a>
<a name="1728"><span class="lineNum">    1728 </span><span class="lineNoCov">          0 :                                 max_clocks-&gt;dcfClockInKhz / 1000 : bb-&gt;clock_limits[i].fabricclk_mhz;</span></a>
<a name="1729"><span class="lineNum">    1729 </span>            : </a>
<a name="1730"><span class="lineNum">    1730 </span><span class="lineNoCov">          0 :                 bb-&gt;clock_limits[i].dispclk_mhz = max_clocks-&gt;displayClockInKhz / 1000;</span></a>
<a name="1731"><span class="lineNum">    1731 </span><span class="lineNoCov">          0 :                 bb-&gt;clock_limits[i].dppclk_mhz = max_clocks-&gt;displayClockInKhz / 1000;</span></a>
<a name="1732"><span class="lineNum">    1732 </span><span class="lineNoCov">          0 :                 bb-&gt;clock_limits[i].dscclk_mhz = max_clocks-&gt;displayClockInKhz / (1000 * 3);</span></a>
<a name="1733"><span class="lineNum">    1733 </span>            : </a>
<a name="1734"><span class="lineNum">    1734 </span><span class="lineNoCov">          0 :                 bb-&gt;clock_limits[i].phyclk_mhz = max_clocks-&gt;phyClockInKhz / 1000;</span></a>
<a name="1735"><span class="lineNum">    1735 </span>            : </a>
<a name="1736"><span class="lineNum">    1736 </span><span class="lineNoCov">          0 :                 num_calculated_states++;</span></a>
<a name="1737"><span class="lineNum">    1737 </span>            :         }</a>
<a name="1738"><span class="lineNum">    1738 </span>            : </a>
<a name="1739"><span class="lineNum">    1739 </span><span class="lineNoCov">          0 :         bb-&gt;clock_limits[num_calculated_states - 1].socclk_mhz = max_clocks-&gt;socClockInKhz / 1000;</span></a>
<a name="1740"><span class="lineNum">    1740 </span><span class="lineNoCov">          0 :         bb-&gt;clock_limits[num_calculated_states - 1].fabricclk_mhz = max_clocks-&gt;socClockInKhz / 1000;</span></a>
<a name="1741"><span class="lineNum">    1741 </span><span class="lineNoCov">          0 :         bb-&gt;clock_limits[num_calculated_states - 1].dcfclk_mhz = max_clocks-&gt;dcfClockInKhz / 1000;</span></a>
<a name="1742"><span class="lineNum">    1742 </span>            : </a>
<a name="1743"><span class="lineNum">    1743 </span><span class="lineNoCov">          0 :         bb-&gt;num_states = num_calculated_states;</span></a>
<a name="1744"><span class="lineNum">    1744 </span>            : </a>
<a name="1745"><span class="lineNum">    1745 </span>            :         // Duplicate the last state, DML always an extra state identical to max state to work</a>
<a name="1746"><span class="lineNum">    1746 </span><span class="lineNoCov">          0 :         memcpy(&amp;bb-&gt;clock_limits[num_calculated_states], &amp;bb-&gt;clock_limits[num_calculated_states - 1], sizeof(struct _vcs_dpi_voltage_scaling_st));</span></a>
<a name="1747"><span class="lineNum">    1747 </span><span class="lineNoCov">          0 :         bb-&gt;clock_limits[num_calculated_states].state = bb-&gt;num_states;</span></a>
<a name="1748"><span class="lineNum">    1748 </span>            : }</a>
<a name="1749"><span class="lineNum">    1749 </span>            : </a>
<a name="1750"><span class="lineNum">    1750 </span><span class="lineCov">          3 : void dcn20_cap_soc_clocks(</span></a>
<a name="1751"><span class="lineNum">    1751 </span>            :                 struct _vcs_dpi_soc_bounding_box_st *bb,</a>
<a name="1752"><span class="lineNum">    1752 </span>            :                 struct pp_smu_nv_clock_table max_clocks)</a>
<a name="1753"><span class="lineNum">    1753 </span>            : {</a>
<a name="1754"><span class="lineNum">    1754 </span>            :         int i;</a>
<a name="1755"><span class="lineNum">    1755 </span>            : </a>
<a name="1756"><span class="lineNum">    1756 </span><span class="lineCov">          3 :         dc_assert_fp_enabled();</span></a>
<a name="1757"><span class="lineNum">    1757 </span>            : </a>
<a name="1758"><span class="lineNum">    1758 </span>            :         // First pass - cap all clocks higher than the reported max</a>
<a name="1759"><span class="lineNum">    1759 </span><span class="lineCov">         12 :         for (i = 0; i &lt; bb-&gt;num_states; i++) {</span></a>
<a name="1760"><span class="lineNum">    1760 </span><span class="lineCov">          9 :                 if ((bb-&gt;clock_limits[i].dcfclk_mhz &gt; (max_clocks.dcfClockInKhz / 1000))</span></a>
<a name="1761"><span class="lineNum">    1761 </span><span class="lineCov">          1 :                                 &amp;&amp; max_clocks.dcfClockInKhz != 0)</span></a>
<a name="1762"><span class="lineNum">    1762 </span><span class="lineNoCov">          0 :                         bb-&gt;clock_limits[i].dcfclk_mhz = (max_clocks.dcfClockInKhz / 1000);</span></a>
<a name="1763"><span class="lineNum">    1763 </span>            : </a>
<a name="1764"><span class="lineNum">    1764 </span><span class="lineCov">          9 :                 if ((bb-&gt;clock_limits[i].dram_speed_mts &gt; (max_clocks.uClockInKhz / 1000) * 16)</span></a>
<a name="1765"><span class="lineNum">    1765 </span><span class="lineCov">          3 :                                                 &amp;&amp; max_clocks.uClockInKhz != 0)</span></a>
<a name="1766"><span class="lineNum">    1766 </span><span class="lineCov">          2 :                         bb-&gt;clock_limits[i].dram_speed_mts = (max_clocks.uClockInKhz / 1000) * 16;</span></a>
<a name="1767"><span class="lineNum">    1767 </span>            : </a>
<a name="1768"><span class="lineNum">    1768 </span><span class="lineCov">          9 :                 if ((bb-&gt;clock_limits[i].fabricclk_mhz &gt; (max_clocks.fabricClockInKhz / 1000))</span></a>
<a name="1769"><span class="lineNum">    1769 </span><span class="lineCov">          9 :                                                 &amp;&amp; max_clocks.fabricClockInKhz != 0)</span></a>
<a name="1770"><span class="lineNum">    1770 </span><span class="lineNoCov">          0 :                         bb-&gt;clock_limits[i].fabricclk_mhz = (max_clocks.fabricClockInKhz / 1000);</span></a>
<a name="1771"><span class="lineNum">    1771 </span>            : </a>
<a name="1772"><span class="lineNum">    1772 </span><span class="lineCov">          9 :                 if ((bb-&gt;clock_limits[i].dispclk_mhz &gt; (max_clocks.displayClockInKhz / 1000))</span></a>
<a name="1773"><span class="lineNum">    1773 </span><span class="lineCov">          1 :                                                 &amp;&amp; max_clocks.displayClockInKhz != 0)</span></a>
<a name="1774"><span class="lineNum">    1774 </span><span class="lineNoCov">          0 :                         bb-&gt;clock_limits[i].dispclk_mhz = (max_clocks.displayClockInKhz / 1000);</span></a>
<a name="1775"><span class="lineNum">    1775 </span>            : </a>
<a name="1776"><span class="lineNum">    1776 </span><span class="lineCov">          9 :                 if ((bb-&gt;clock_limits[i].dppclk_mhz &gt; (max_clocks.dppClockInKhz / 1000))</span></a>
<a name="1777"><span class="lineNum">    1777 </span><span class="lineCov">          9 :                                                 &amp;&amp; max_clocks.dppClockInKhz != 0)</span></a>
<a name="1778"><span class="lineNum">    1778 </span><span class="lineNoCov">          0 :                         bb-&gt;clock_limits[i].dppclk_mhz = (max_clocks.dppClockInKhz / 1000);</span></a>
<a name="1779"><span class="lineNum">    1779 </span>            : </a>
<a name="1780"><span class="lineNum">    1780 </span><span class="lineCov">          9 :                 if ((bb-&gt;clock_limits[i].phyclk_mhz &gt; (max_clocks.phyClockInKhz / 1000))</span></a>
<a name="1781"><span class="lineNum">    1781 </span><span class="lineCov">          1 :                                                 &amp;&amp; max_clocks.phyClockInKhz != 0)</span></a>
<a name="1782"><span class="lineNum">    1782 </span><span class="lineNoCov">          0 :                         bb-&gt;clock_limits[i].phyclk_mhz = (max_clocks.phyClockInKhz / 1000);</span></a>
<a name="1783"><span class="lineNum">    1783 </span>            : </a>
<a name="1784"><span class="lineNum">    1784 </span><span class="lineCov">          9 :                 if ((bb-&gt;clock_limits[i].socclk_mhz &gt; (max_clocks.socClockInKhz / 1000))</span></a>
<a name="1785"><span class="lineNum">    1785 </span><span class="lineCov">          1 :                                                 &amp;&amp; max_clocks.socClockInKhz != 0)</span></a>
<a name="1786"><span class="lineNum">    1786 </span><span class="lineNoCov">          0 :                         bb-&gt;clock_limits[i].socclk_mhz = (max_clocks.socClockInKhz / 1000);</span></a>
<a name="1787"><span class="lineNum">    1787 </span>            : </a>
<a name="1788"><span class="lineNum">    1788 </span><span class="lineCov">          9 :                 if ((bb-&gt;clock_limits[i].dscclk_mhz &gt; (max_clocks.dscClockInKhz / 1000))</span></a>
<a name="1789"><span class="lineNum">    1789 </span><span class="lineCov">          9 :                                                 &amp;&amp; max_clocks.dscClockInKhz != 0)</span></a>
<a name="1790"><span class="lineNum">    1790 </span><span class="lineNoCov">          0 :                         bb-&gt;clock_limits[i].dscclk_mhz = (max_clocks.dscClockInKhz / 1000);</span></a>
<a name="1791"><span class="lineNum">    1791 </span>            :         }</a>
<a name="1792"><span class="lineNum">    1792 </span>            : </a>
<a name="1793"><span class="lineNum">    1793 </span>            :         // Second pass - remove all duplicate clock states</a>
<a name="1794"><span class="lineNum">    1794 </span><span class="lineCov">         10 :         for (i = bb-&gt;num_states - 1; i &gt; 1; i--) {</span></a>
<a name="1795"><span class="lineNum">    1795 </span><span class="lineCov">          4 :                 bool duplicate = true;</span></a>
<a name="1796"><span class="lineNum">    1796 </span>            : </a>
<a name="1797"><span class="lineNum">    1797 </span><span class="lineCov">          4 :                 if (bb-&gt;clock_limits[i-1].dcfclk_mhz != bb-&gt;clock_limits[i].dcfclk_mhz)</span></a>
<a name="1798"><span class="lineNum">    1798 </span><span class="lineCov">          3 :                         duplicate = false;</span></a>
<a name="1799"><span class="lineNum">    1799 </span><span class="lineCov">          4 :                 if (bb-&gt;clock_limits[i-1].dispclk_mhz != bb-&gt;clock_limits[i].dispclk_mhz)</span></a>
<a name="1800"><span class="lineNum">    1800 </span><span class="lineNoCov">          0 :                         duplicate = false;</span></a>
<a name="1801"><span class="lineNum">    1801 </span><span class="lineCov">          4 :                 if (bb-&gt;clock_limits[i-1].dppclk_mhz != bb-&gt;clock_limits[i].dppclk_mhz)</span></a>
<a name="1802"><span class="lineNum">    1802 </span><span class="lineNoCov">          0 :                         duplicate = false;</span></a>
<a name="1803"><span class="lineNum">    1803 </span><span class="lineCov">          4 :                 if (bb-&gt;clock_limits[i-1].dram_speed_mts != bb-&gt;clock_limits[i].dram_speed_mts)</span></a>
<a name="1804"><span class="lineNum">    1804 </span><span class="lineCov">          3 :                         duplicate = false;</span></a>
<a name="1805"><span class="lineNum">    1805 </span><span class="lineCov">          4 :                 if (bb-&gt;clock_limits[i-1].dscclk_mhz != bb-&gt;clock_limits[i].dscclk_mhz)</span></a>
<a name="1806"><span class="lineNum">    1806 </span><span class="lineNoCov">          0 :                         duplicate = false;</span></a>
<a name="1807"><span class="lineNum">    1807 </span><span class="lineCov">          4 :                 if (bb-&gt;clock_limits[i-1].fabricclk_mhz != bb-&gt;clock_limits[i].fabricclk_mhz)</span></a>
<a name="1808"><span class="lineNum">    1808 </span><span class="lineCov">          3 :                         duplicate = false;</span></a>
<a name="1809"><span class="lineNum">    1809 </span><span class="lineCov">          4 :                 if (bb-&gt;clock_limits[i-1].phyclk_mhz != bb-&gt;clock_limits[i].phyclk_mhz)</span></a>
<a name="1810"><span class="lineNum">    1810 </span><span class="lineNoCov">          0 :                         duplicate = false;</span></a>
<a name="1811"><span class="lineNum">    1811 </span><span class="lineCov">          4 :                 if (bb-&gt;clock_limits[i-1].socclk_mhz != bb-&gt;clock_limits[i].socclk_mhz)</span></a>
<a name="1812"><span class="lineNum">    1812 </span><span class="lineCov">          3 :                         duplicate = false;</span></a>
<a name="1813"><span class="lineNum">    1813 </span>            : </a>
<a name="1814"><span class="lineNum">    1814 </span><span class="lineCov">          4 :                 if (duplicate)</span></a>
<a name="1815"><span class="lineNum">    1815 </span><span class="lineCov">          1 :                         bb-&gt;num_states--;</span></a>
<a name="1816"><span class="lineNum">    1816 </span>            :         }</a>
<a name="1817"><span class="lineNum">    1817 </span><span class="lineCov">          3 : }</span></a>
<a name="1818"><span class="lineNum">    1818 </span>            : </a>
<a name="1819"><span class="lineNum">    1819 </span><span class="lineNoCov">          0 : void dcn20_patch_bounding_box(struct dc *dc, struct _vcs_dpi_soc_bounding_box_st *bb)</span></a>
<a name="1820"><span class="lineNum">    1820 </span>            : {</a>
<a name="1821"><span class="lineNum">    1821 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="1822"><span class="lineNum">    1822 </span>            : </a>
<a name="1823"><span class="lineNum">    1823 </span><span class="lineNoCov">          0 :         if ((int)(bb-&gt;sr_exit_time_us * 1000) != dc-&gt;bb_overrides.sr_exit_time_ns</span></a>
<a name="1824"><span class="lineNum">    1824 </span><span class="lineNoCov">          0 :                         &amp;&amp; dc-&gt;bb_overrides.sr_exit_time_ns) {</span></a>
<a name="1825"><span class="lineNum">    1825 </span><span class="lineNoCov">          0 :                 bb-&gt;sr_exit_time_us = dc-&gt;bb_overrides.sr_exit_time_ns / 1000.0;</span></a>
<a name="1826"><span class="lineNum">    1826 </span>            :         }</a>
<a name="1827"><span class="lineNum">    1827 </span>            : </a>
<a name="1828"><span class="lineNum">    1828 </span><span class="lineNoCov">          0 :         if ((int)(bb-&gt;sr_enter_plus_exit_time_us * 1000)</span></a>
<a name="1829"><span class="lineNum">    1829 </span><span class="lineNoCov">          0 :                                 != dc-&gt;bb_overrides.sr_enter_plus_exit_time_ns</span></a>
<a name="1830"><span class="lineNum">    1830 </span><span class="lineNoCov">          0 :                         &amp;&amp; dc-&gt;bb_overrides.sr_enter_plus_exit_time_ns) {</span></a>
<a name="1831"><span class="lineNum">    1831 </span><span class="lineNoCov">          0 :                 bb-&gt;sr_enter_plus_exit_time_us =</span></a>
<a name="1832"><span class="lineNum">    1832 </span><span class="lineNoCov">          0 :                                 dc-&gt;bb_overrides.sr_enter_plus_exit_time_ns / 1000.0;</span></a>
<a name="1833"><span class="lineNum">    1833 </span>            :         }</a>
<a name="1834"><span class="lineNum">    1834 </span>            : </a>
<a name="1835"><span class="lineNum">    1835 </span><span class="lineNoCov">          0 :         if ((int)(bb-&gt;urgent_latency_us * 1000) != dc-&gt;bb_overrides.urgent_latency_ns</span></a>
<a name="1836"><span class="lineNum">    1836 </span><span class="lineNoCov">          0 :                         &amp;&amp; dc-&gt;bb_overrides.urgent_latency_ns) {</span></a>
<a name="1837"><span class="lineNum">    1837 </span><span class="lineNoCov">          0 :                 bb-&gt;urgent_latency_us = dc-&gt;bb_overrides.urgent_latency_ns / 1000.0;</span></a>
<a name="1838"><span class="lineNum">    1838 </span>            :         }</a>
<a name="1839"><span class="lineNum">    1839 </span>            : </a>
<a name="1840"><span class="lineNum">    1840 </span><span class="lineNoCov">          0 :         if ((int)(bb-&gt;dram_clock_change_latency_us * 1000)</span></a>
<a name="1841"><span class="lineNum">    1841 </span><span class="lineNoCov">          0 :                                 != dc-&gt;bb_overrides.dram_clock_change_latency_ns</span></a>
<a name="1842"><span class="lineNum">    1842 </span><span class="lineNoCov">          0 :                         &amp;&amp; dc-&gt;bb_overrides.dram_clock_change_latency_ns) {</span></a>
<a name="1843"><span class="lineNum">    1843 </span><span class="lineNoCov">          0 :                 bb-&gt;dram_clock_change_latency_us =</span></a>
<a name="1844"><span class="lineNum">    1844 </span><span class="lineNoCov">          0 :                                 dc-&gt;bb_overrides.dram_clock_change_latency_ns / 1000.0;</span></a>
<a name="1845"><span class="lineNum">    1845 </span>            :         }</a>
<a name="1846"><span class="lineNum">    1846 </span>            : </a>
<a name="1847"><span class="lineNum">    1847 </span><span class="lineNoCov">          0 :         if ((int)(bb-&gt;dummy_pstate_latency_us * 1000)</span></a>
<a name="1848"><span class="lineNum">    1848 </span><span class="lineNoCov">          0 :                                 != dc-&gt;bb_overrides.dummy_clock_change_latency_ns</span></a>
<a name="1849"><span class="lineNum">    1849 </span><span class="lineNoCov">          0 :                         &amp;&amp; dc-&gt;bb_overrides.dummy_clock_change_latency_ns) {</span></a>
<a name="1850"><span class="lineNum">    1850 </span><span class="lineNoCov">          0 :                 bb-&gt;dummy_pstate_latency_us =</span></a>
<a name="1851"><span class="lineNum">    1851 </span><span class="lineNoCov">          0 :                                 dc-&gt;bb_overrides.dummy_clock_change_latency_ns / 1000.0;</span></a>
<a name="1852"><span class="lineNum">    1852 </span>            :         }</a>
<a name="1853"><span class="lineNum">    1853 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1854"><span class="lineNum">    1854 </span>            : </a>
<a name="1855"><span class="lineNum">    1855 </span><span class="lineNoCov">          0 : static bool dcn20_validate_bandwidth_internal(struct dc *dc, struct dc_state *context,</span></a>
<a name="1856"><span class="lineNum">    1856 </span>            :                 bool fast_validate)</a>
<a name="1857"><span class="lineNum">    1857 </span>            : {</a>
<a name="1858"><span class="lineNum">    1858 </span><span class="lineNoCov">          0 :         bool out = false;</span></a>
<a name="1859"><span class="lineNum">    1859 </span>            : </a>
<a name="1860"><span class="lineNum">    1860 </span><span class="lineNoCov">          0 :         BW_VAL_TRACE_SETUP();</span></a>
<a name="1861"><span class="lineNum">    1861 </span>            : </a>
<a name="1862"><span class="lineNum">    1862 </span><span class="lineNoCov">          0 :         int vlevel = 0;</span></a>
<a name="1863"><span class="lineNum">    1863 </span>            :         int pipe_split_from[MAX_PIPES];</a>
<a name="1864"><span class="lineNum">    1864 </span><span class="lineNoCov">          0 :         int pipe_cnt = 0;</span></a>
<a name="1865"><span class="lineNum">    1865 </span><span class="lineNoCov">          0 :         display_e2e_pipe_params_st *pipes = kzalloc(dc-&gt;res_pool-&gt;pipe_count * sizeof(display_e2e_pipe_params_st), GFP_ATOMIC);</span></a>
<a name="1866"><span class="lineNum">    1866 </span>            :         DC_LOGGER_INIT(dc-&gt;ctx-&gt;logger);</a>
<a name="1867"><span class="lineNum">    1867 </span>            : </a>
<a name="1868"><span class="lineNum">    1868 </span><span class="lineNoCov">          0 :         BW_VAL_TRACE_COUNT();</span></a>
<a name="1869"><span class="lineNum">    1869 </span>            : </a>
<a name="1870"><span class="lineNum">    1870 </span><span class="lineNoCov">          0 :         out = dcn20_fast_validate_bw(dc, context, pipes, &amp;pipe_cnt, pipe_split_from, &amp;vlevel, fast_validate);</span></a>
<a name="1871"><span class="lineNum">    1871 </span>            : </a>
<a name="1872"><span class="lineNum">    1872 </span><span class="lineNoCov">          0 :         if (pipe_cnt == 0)</span></a>
<a name="1873"><span class="lineNum">    1873 </span>            :                 goto validate_out;</a>
<a name="1874"><span class="lineNum">    1874 </span>            : </a>
<a name="1875"><span class="lineNum">    1875 </span><span class="lineNoCov">          0 :         if (!out)</span></a>
<a name="1876"><span class="lineNum">    1876 </span>            :                 goto validate_fail;</a>
<a name="1877"><span class="lineNum">    1877 </span>            : </a>
<a name="1878"><span class="lineNum">    1878 </span><span class="lineNoCov">          0 :         BW_VAL_TRACE_END_VOLTAGE_LEVEL();</span></a>
<a name="1879"><span class="lineNum">    1879 </span>            : </a>
<a name="1880"><span class="lineNum">    1880 </span><span class="lineNoCov">          0 :         if (fast_validate) {</span></a>
<a name="1881"><span class="lineNum">    1881 </span><span class="lineNoCov">          0 :                 BW_VAL_TRACE_SKIP(fast);</span></a>
<a name="1882"><span class="lineNum">    1882 </span>            :                 goto validate_out;</a>
<a name="1883"><span class="lineNum">    1883 </span>            :         }</a>
<a name="1884"><span class="lineNum">    1884 </span>            : </a>
<a name="1885"><span class="lineNum">    1885 </span><span class="lineNoCov">          0 :         dcn20_calculate_wm(dc, context, pipes, &amp;pipe_cnt, pipe_split_from, vlevel, fast_validate);</span></a>
<a name="1886"><span class="lineNum">    1886 </span><span class="lineNoCov">          0 :         dcn20_calculate_dlg_params(dc, context, pipes, pipe_cnt, vlevel);</span></a>
<a name="1887"><span class="lineNum">    1887 </span>            : </a>
<a name="1888"><span class="lineNum">    1888 </span><span class="lineNoCov">          0 :         BW_VAL_TRACE_END_WATERMARKS();</span></a>
<a name="1889"><span class="lineNum">    1889 </span>            : </a>
<a name="1890"><span class="lineNum">    1890 </span>            :         goto validate_out;</a>
<a name="1891"><span class="lineNum">    1891 </span>            : </a>
<a name="1892"><span class="lineNum">    1892 </span>            : validate_fail:</a>
<a name="1893"><span class="lineNum">    1893 </span><span class="lineNoCov">          0 :         DC_LOG_WARNING(&quot;Mode Validation Warning: %s failed validation.\n&quot;,</span></a>
<a name="1894"><span class="lineNum">    1894 </span>            :                 dml_get_status_message(context-&gt;bw_ctx.dml.vba.ValidationStatus[context-&gt;bw_ctx.dml.vba.soc.num_states]));</a>
<a name="1895"><span class="lineNum">    1895 </span>            : </a>
<a name="1896"><span class="lineNum">    1896 </span><span class="lineNoCov">          0 :         BW_VAL_TRACE_SKIP(fail);</span></a>
<a name="1897"><span class="lineNum">    1897 </span>            :         out = false;</a>
<a name="1898"><span class="lineNum">    1898 </span>            : </a>
<a name="1899"><span class="lineNum">    1899 </span>            : validate_out:</a>
<a name="1900"><span class="lineNum">    1900 </span><span class="lineNoCov">          0 :         kfree(pipes);</span></a>
<a name="1901"><span class="lineNum">    1901 </span>            : </a>
<a name="1902"><span class="lineNum">    1902 </span><span class="lineNoCov">          0 :         BW_VAL_TRACE_FINISH();</span></a>
<a name="1903"><span class="lineNum">    1903 </span>            : </a>
<a name="1904"><span class="lineNum">    1904 </span><span class="lineNoCov">          0 :         return out;</span></a>
<a name="1905"><span class="lineNum">    1905 </span>            : }</a>
<a name="1906"><span class="lineNum">    1906 </span>            : </a>
<a name="1907"><span class="lineNum">    1907 </span><span class="lineNoCov">          0 : bool dcn20_validate_bandwidth_fp(struct dc *dc,</span></a>
<a name="1908"><span class="lineNum">    1908 </span>            :                                 struct dc_state *context,</a>
<a name="1909"><span class="lineNum">    1909 </span>            :                                 bool fast_validate)</a>
<a name="1910"><span class="lineNum">    1910 </span>            : {</a>
<a name="1911"><span class="lineNum">    1911 </span><span class="lineNoCov">          0 :        bool voltage_supported = false;</span></a>
<a name="1912"><span class="lineNum">    1912 </span><span class="lineNoCov">          0 :        bool full_pstate_supported = false;</span></a>
<a name="1913"><span class="lineNum">    1913 </span><span class="lineNoCov">          0 :        bool dummy_pstate_supported = false;</span></a>
<a name="1914"><span class="lineNum">    1914 </span>            :        double p_state_latency_us;</a>
<a name="1915"><span class="lineNum">    1915 </span>            : </a>
<a name="1916"><span class="lineNum">    1916 </span><span class="lineNoCov">          0 :        dc_assert_fp_enabled();</span></a>
<a name="1917"><span class="lineNum">    1917 </span>            : </a>
<a name="1918"><span class="lineNum">    1918 </span><span class="lineNoCov">          0 :        p_state_latency_us = context-&gt;bw_ctx.dml.soc.dram_clock_change_latency_us;</span></a>
<a name="1919"><span class="lineNum">    1919 </span><span class="lineNoCov">          0 :        context-&gt;bw_ctx.dml.soc.disable_dram_clock_change_vactive_support =</span></a>
<a name="1920"><span class="lineNum">    1920 </span><span class="lineNoCov">          0 :                dc-&gt;debug.disable_dram_clock_change_vactive_support;</span></a>
<a name="1921"><span class="lineNum">    1921 </span><span class="lineNoCov">          0 :        context-&gt;bw_ctx.dml.soc.allow_dram_clock_one_display_vactive =</span></a>
<a name="1922"><span class="lineNum">    1922 </span><span class="lineNoCov">          0 :                dc-&gt;debug.enable_dram_clock_change_one_display_vactive;</span></a>
<a name="1923"><span class="lineNum">    1923 </span>            : </a>
<a name="1924"><span class="lineNum">    1924 </span>            :        /*Unsafe due to current pipe merge and split logic*/</a>
<a name="1925"><span class="lineNum">    1925 </span><span class="lineNoCov">          0 :        ASSERT(context != dc-&gt;current_state);</span></a>
<a name="1926"><span class="lineNum">    1926 </span>            : </a>
<a name="1927"><span class="lineNum">    1927 </span><span class="lineNoCov">          0 :        if (fast_validate) {</span></a>
<a name="1928"><span class="lineNum">    1928 </span><span class="lineNoCov">          0 :                return dcn20_validate_bandwidth_internal(dc, context, true);</span></a>
<a name="1929"><span class="lineNum">    1929 </span>            :        }</a>
<a name="1930"><span class="lineNum">    1930 </span>            : </a>
<a name="1931"><span class="lineNum">    1931 </span>            :        // Best case, we support full UCLK switch latency</a>
<a name="1932"><span class="lineNum">    1932 </span><span class="lineNoCov">          0 :        voltage_supported = dcn20_validate_bandwidth_internal(dc, context, false);</span></a>
<a name="1933"><span class="lineNum">    1933 </span><span class="lineNoCov">          0 :        full_pstate_supported = context-&gt;bw_ctx.bw.dcn.clk.p_state_change_support;</span></a>
<a name="1934"><span class="lineNum">    1934 </span>            : </a>
<a name="1935"><span class="lineNum">    1935 </span><span class="lineNoCov">          0 :        if (context-&gt;bw_ctx.dml.soc.dummy_pstate_latency_us == 0 ||</span></a>
<a name="1936"><span class="lineNum">    1936 </span><span class="lineNoCov">          0 :                (voltage_supported &amp;&amp; full_pstate_supported)) {</span></a>
<a name="1937"><span class="lineNum">    1937 </span>            :                context-&gt;bw_ctx.bw.dcn.clk.p_state_change_support = full_pstate_supported;</a>
<a name="1938"><span class="lineNum">    1938 </span>            :                goto restore_dml_state;</a>
<a name="1939"><span class="lineNum">    1939 </span>            :        }</a>
<a name="1940"><span class="lineNum">    1940 </span>            : </a>
<a name="1941"><span class="lineNum">    1941 </span>            :        // Fallback: Try to only support G6 temperature read latency</a>
<a name="1942"><span class="lineNum">    1942 </span><span class="lineNoCov">          0 :        context-&gt;bw_ctx.dml.soc.dram_clock_change_latency_us = context-&gt;bw_ctx.dml.soc.dummy_pstate_latency_us;</span></a>
<a name="1943"><span class="lineNum">    1943 </span>            : </a>
<a name="1944"><span class="lineNum">    1944 </span><span class="lineNoCov">          0 :        voltage_supported = dcn20_validate_bandwidth_internal(dc, context, false);</span></a>
<a name="1945"><span class="lineNum">    1945 </span><span class="lineNoCov">          0 :        dummy_pstate_supported = context-&gt;bw_ctx.bw.dcn.clk.p_state_change_support;</span></a>
<a name="1946"><span class="lineNum">    1946 </span>            : </a>
<a name="1947"><span class="lineNum">    1947 </span><span class="lineNoCov">          0 :        if (voltage_supported &amp;&amp; (dummy_pstate_supported || !(context-&gt;stream_count))) {</span></a>
<a name="1948"><span class="lineNum">    1948 </span><span class="lineNoCov">          0 :                context-&gt;bw_ctx.bw.dcn.clk.p_state_change_support = false;</span></a>
<a name="1949"><span class="lineNum">    1949 </span><span class="lineNoCov">          0 :                goto restore_dml_state;</span></a>
<a name="1950"><span class="lineNum">    1950 </span>            :        }</a>
<a name="1951"><span class="lineNum">    1951 </span>            : </a>
<a name="1952"><span class="lineNum">    1952 </span>            :        // ERROR: fallback is supposed to always work.</a>
<a name="1953"><span class="lineNum">    1953 </span><span class="lineNoCov">          0 :        ASSERT(false);</span></a>
<a name="1954"><span class="lineNum">    1954 </span>            : </a>
<a name="1955"><span class="lineNum">    1955 </span>            : restore_dml_state:</a>
<a name="1956"><span class="lineNum">    1956 </span><span class="lineNoCov">          0 :        context-&gt;bw_ctx.dml.soc.dram_clock_change_latency_us = p_state_latency_us;</span></a>
<a name="1957"><span class="lineNum">    1957 </span><span class="lineNoCov">          0 :        return voltage_supported;</span></a>
<a name="1958"><span class="lineNum">    1958 </span>            : }</a>
<a name="1959"><span class="lineNum">    1959 </span>            : </a>
<a name="1960"><span class="lineNum">    1960 </span><span class="lineNoCov">          0 : void dcn20_fpu_set_wm_ranges(int i,</span></a>
<a name="1961"><span class="lineNum">    1961 </span>            :                             struct pp_smu_wm_range_sets *ranges,</a>
<a name="1962"><span class="lineNum">    1962 </span>            :                             struct _vcs_dpi_soc_bounding_box_st *loaded_bb)</a>
<a name="1963"><span class="lineNum">    1963 </span>            : {</a>
<a name="1964"><span class="lineNum">    1964 </span><span class="lineNoCov">          0 :        dc_assert_fp_enabled();</span></a>
<a name="1965"><span class="lineNum">    1965 </span>            : </a>
<a name="1966"><span class="lineNum">    1966 </span><span class="lineNoCov">          0 :        ranges-&gt;reader_wm_sets[i].min_fill_clk_mhz = (i &gt; 0) ? (loaded_bb-&gt;clock_limits[i - 1].dram_speed_mts / 16) + 1 : 0;</span></a>
<a name="1967"><span class="lineNum">    1967 </span><span class="lineNoCov">          0 :        ranges-&gt;reader_wm_sets[i].max_fill_clk_mhz = loaded_bb-&gt;clock_limits[i].dram_speed_mts / 16;</span></a>
<a name="1968"><span class="lineNum">    1968 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1969"><span class="lineNum">    1969 </span>            : </a>
<a name="1970"><span class="lineNum">    1970 </span><span class="lineNoCov">          0 : void dcn20_fpu_adjust_dppclk(struct vba_vars_st *v,</span></a>
<a name="1971"><span class="lineNum">    1971 </span>            :                             int vlevel,</a>
<a name="1972"><span class="lineNum">    1972 </span>            :                             int max_mpc_comb,</a>
<a name="1973"><span class="lineNum">    1973 </span>            :                             int pipe_idx,</a>
<a name="1974"><span class="lineNum">    1974 </span>            :                             bool is_validating_bw)</a>
<a name="1975"><span class="lineNum">    1975 </span>            : {</a>
<a name="1976"><span class="lineNum">    1976 </span><span class="lineNoCov">          0 :        dc_assert_fp_enabled();</span></a>
<a name="1977"><span class="lineNum">    1977 </span>            : </a>
<a name="1978"><span class="lineNum">    1978 </span><span class="lineNoCov">          0 :        if (is_validating_bw)</span></a>
<a name="1979"><span class="lineNum">    1979 </span><span class="lineNoCov">          0 :                v-&gt;RequiredDPPCLK[vlevel][max_mpc_comb][pipe_idx] *= 2;</span></a>
<a name="1980"><span class="lineNum">    1980 </span>            :        else</a>
<a name="1981"><span class="lineNum">    1981 </span><span class="lineNoCov">          0 :                v-&gt;RequiredDPPCLK[vlevel][max_mpc_comb][pipe_idx] /= 2;</span></a>
<a name="1982"><span class="lineNum">    1982 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1983"><span class="lineNum">    1983 </span>            : </a>
<a name="1984"><span class="lineNum">    1984 </span><span class="lineNoCov">          0 : int dcn21_populate_dml_pipes_from_context(struct dc *dc,</span></a>
<a name="1985"><span class="lineNum">    1985 </span>            :                                           struct dc_state *context,</a>
<a name="1986"><span class="lineNum">    1986 </span>            :                                           display_e2e_pipe_params_st *pipes,</a>
<a name="1987"><span class="lineNum">    1987 </span>            :                                           bool fast_validate)</a>
<a name="1988"><span class="lineNum">    1988 </span>            : {</a>
<a name="1989"><span class="lineNum">    1989 </span>            :         uint32_t pipe_cnt;</a>
<a name="1990"><span class="lineNum">    1990 </span>            :         int i;</a>
<a name="1991"><span class="lineNum">    1991 </span>            : </a>
<a name="1992"><span class="lineNum">    1992 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="1993"><span class="lineNum">    1993 </span>            : </a>
<a name="1994"><span class="lineNum">    1994 </span><span class="lineNoCov">          0 :         pipe_cnt = dcn20_populate_dml_pipes_from_context(dc, context, pipes, fast_validate);</span></a>
<a name="1995"><span class="lineNum">    1995 </span>            : </a>
<a name="1996"><span class="lineNum">    1996 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; pipe_cnt; i++) {</span></a>
<a name="1997"><span class="lineNum">    1997 </span>            : </a>
<a name="1998"><span class="lineNum">    1998 </span><span class="lineNoCov">          0 :                 pipes[i].pipe.src.hostvm = dc-&gt;res_pool-&gt;hubbub-&gt;riommu_active;</span></a>
<a name="1999"><span class="lineNum">    1999 </span><span class="lineNoCov">          0 :                 pipes[i].pipe.src.gpuvm = 1;</span></a>
<a name="2000"><span class="lineNum">    2000 </span>            :         }</a>
<a name="2001"><span class="lineNum">    2001 </span>            : </a>
<a name="2002"><span class="lineNum">    2002 </span><span class="lineNoCov">          0 :         return pipe_cnt;</span></a>
<a name="2003"><span class="lineNum">    2003 </span>            : }</a>
<a name="2004"><span class="lineNum">    2004 </span>            : </a>
<a name="2005"><span class="lineNum">    2005 </span><span class="lineNoCov">          0 : static void patch_bounding_box(struct dc *dc, struct _vcs_dpi_soc_bounding_box_st *bb)</span></a>
<a name="2006"><span class="lineNum">    2006 </span>            : {</a>
<a name="2007"><span class="lineNum">    2007 </span>            :         int i;</a>
<a name="2008"><span class="lineNum">    2008 </span>            : </a>
<a name="2009"><span class="lineNum">    2009 </span><span class="lineNoCov">          0 :         if (dc-&gt;bb_overrides.sr_exit_time_ns) {</span></a>
<a name="2010"><span class="lineNum">    2010 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; WM_SET_COUNT; i++) {</span></a>
<a name="2011"><span class="lineNum">    2011 </span><span class="lineNoCov">          0 :                           dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.entries[i].sr_exit_time_us =</span></a>
<a name="2012"><span class="lineNum">    2012 </span><span class="lineNoCov">          0 :                                           dc-&gt;bb_overrides.sr_exit_time_ns / 1000.0;</span></a>
<a name="2013"><span class="lineNum">    2013 </span>            :                 }</a>
<a name="2014"><span class="lineNum">    2014 </span>            :         }</a>
<a name="2015"><span class="lineNum">    2015 </span>            : </a>
<a name="2016"><span class="lineNum">    2016 </span><span class="lineNoCov">          0 :         if (dc-&gt;bb_overrides.sr_enter_plus_exit_time_ns) {</span></a>
<a name="2017"><span class="lineNum">    2017 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; WM_SET_COUNT; i++) {</span></a>
<a name="2018"><span class="lineNum">    2018 </span><span class="lineNoCov">          0 :                           dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.entries[i].sr_enter_plus_exit_time_us =</span></a>
<a name="2019"><span class="lineNum">    2019 </span><span class="lineNoCov">          0 :                                           dc-&gt;bb_overrides.sr_enter_plus_exit_time_ns / 1000.0;</span></a>
<a name="2020"><span class="lineNum">    2020 </span>            :                 }</a>
<a name="2021"><span class="lineNum">    2021 </span>            :         }</a>
<a name="2022"><span class="lineNum">    2022 </span>            : </a>
<a name="2023"><span class="lineNum">    2023 </span><span class="lineNoCov">          0 :         if (dc-&gt;bb_overrides.urgent_latency_ns) {</span></a>
<a name="2024"><span class="lineNum">    2024 </span><span class="lineNoCov">          0 :                 bb-&gt;urgent_latency_us = dc-&gt;bb_overrides.urgent_latency_ns / 1000.0;</span></a>
<a name="2025"><span class="lineNum">    2025 </span>            :         }</a>
<a name="2026"><span class="lineNum">    2026 </span>            : </a>
<a name="2027"><span class="lineNum">    2027 </span><span class="lineNoCov">          0 :         if (dc-&gt;bb_overrides.dram_clock_change_latency_ns) {</span></a>
<a name="2028"><span class="lineNum">    2028 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; WM_SET_COUNT; i++) {</span></a>
<a name="2029"><span class="lineNum">    2029 </span><span class="lineNoCov">          0 :                         dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.entries[i].pstate_latency_us =</span></a>
<a name="2030"><span class="lineNum">    2030 </span><span class="lineNoCov">          0 :                                 dc-&gt;bb_overrides.dram_clock_change_latency_ns / 1000.0;</span></a>
<a name="2031"><span class="lineNum">    2031 </span>            :                 }</a>
<a name="2032"><span class="lineNum">    2032 </span>            :         }</a>
<a name="2033"><span class="lineNum">    2033 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2034"><span class="lineNum">    2034 </span>            : </a>
<a name="2035"><span class="lineNum">    2035 </span><span class="lineNoCov">          0 : static void calculate_wm_set_for_vlevel(int vlevel,</span></a>
<a name="2036"><span class="lineNum">    2036 </span>            :                                         struct wm_range_table_entry *table_entry,</a>
<a name="2037"><span class="lineNum">    2037 </span>            :                                         struct dcn_watermarks *wm_set,</a>
<a name="2038"><span class="lineNum">    2038 </span>            :                                         struct display_mode_lib *dml,</a>
<a name="2039"><span class="lineNum">    2039 </span>            :                                         display_e2e_pipe_params_st *pipes,</a>
<a name="2040"><span class="lineNum">    2040 </span>            :                                         int pipe_cnt)</a>
<a name="2041"><span class="lineNum">    2041 </span>            : {</a>
<a name="2042"><span class="lineNum">    2042 </span><span class="lineNoCov">          0 :         double dram_clock_change_latency_cached = dml-&gt;soc.dram_clock_change_latency_us;</span></a>
<a name="2043"><span class="lineNum">    2043 </span>            : </a>
<a name="2044"><span class="lineNum">    2044 </span><span class="lineNoCov">          0 :         ASSERT(vlevel &lt; dml-&gt;soc.num_states);</span></a>
<a name="2045"><span class="lineNum">    2045 </span>            :         /* only pipe 0 is read for voltage and dcf/soc clocks */</a>
<a name="2046"><span class="lineNum">    2046 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.voltage = vlevel;</span></a>
<a name="2047"><span class="lineNum">    2047 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.dcfclk_mhz = dml-&gt;soc.clock_limits[vlevel].dcfclk_mhz;</span></a>
<a name="2048"><span class="lineNum">    2048 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.socclk_mhz = dml-&gt;soc.clock_limits[vlevel].socclk_mhz;</span></a>
<a name="2049"><span class="lineNum">    2049 </span>            : </a>
<a name="2050"><span class="lineNum">    2050 </span><span class="lineNoCov">          0 :         dml-&gt;soc.dram_clock_change_latency_us = table_entry-&gt;pstate_latency_us;</span></a>
<a name="2051"><span class="lineNum">    2051 </span><span class="lineNoCov">          0 :         dml-&gt;soc.sr_exit_time_us = table_entry-&gt;sr_exit_time_us;</span></a>
<a name="2052"><span class="lineNum">    2052 </span><span class="lineNoCov">          0 :         dml-&gt;soc.sr_enter_plus_exit_time_us = table_entry-&gt;sr_enter_plus_exit_time_us;</span></a>
<a name="2053"><span class="lineNum">    2053 </span>            : </a>
<a name="2054"><span class="lineNum">    2054 </span><span class="lineNoCov">          0 :         wm_set-&gt;urgent_ns = get_wm_urgent(dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="2055"><span class="lineNum">    2055 </span><span class="lineNoCov">          0 :         wm_set-&gt;cstate_pstate.cstate_enter_plus_exit_ns = get_wm_stutter_enter_exit(dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="2056"><span class="lineNum">    2056 </span><span class="lineNoCov">          0 :         wm_set-&gt;cstate_pstate.cstate_exit_ns = get_wm_stutter_exit(dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="2057"><span class="lineNum">    2057 </span><span class="lineNoCov">          0 :         wm_set-&gt;cstate_pstate.pstate_change_ns = get_wm_dram_clock_change(dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="2058"><span class="lineNum">    2058 </span><span class="lineNoCov">          0 :         wm_set-&gt;pte_meta_urgent_ns = get_wm_memory_trip(dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="2059"><span class="lineNum">    2059 </span><span class="lineNoCov">          0 :         wm_set-&gt;frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="2060"><span class="lineNum">    2060 </span><span class="lineNoCov">          0 :         wm_set-&gt;frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="2061"><span class="lineNum">    2061 </span><span class="lineNoCov">          0 :         wm_set-&gt;urgent_latency_ns = get_urgent_latency(dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="2062"><span class="lineNum">    2062 </span><span class="lineNoCov">          0 :         dml-&gt;soc.dram_clock_change_latency_us = dram_clock_change_latency_cached;</span></a>
<a name="2063"><span class="lineNum">    2063 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2064"><span class="lineNum">    2064 </span>            : </a>
<a name="2065"><span class="lineNum">    2065 </span><span class="lineNoCov">          0 : static void dcn21_calculate_wm(struct dc *dc, struct dc_state *context,</span></a>
<a name="2066"><span class="lineNum">    2066 </span>            :                         display_e2e_pipe_params_st *pipes,</a>
<a name="2067"><span class="lineNum">    2067 </span>            :                         int *out_pipe_cnt,</a>
<a name="2068"><span class="lineNum">    2068 </span>            :                         int *pipe_split_from,</a>
<a name="2069"><span class="lineNum">    2069 </span>            :                         int vlevel_req,</a>
<a name="2070"><span class="lineNum">    2070 </span>            :                         bool fast_validate)</a>
<a name="2071"><span class="lineNum">    2071 </span>            : {</a>
<a name="2072"><span class="lineNum">    2072 </span>            :         int pipe_cnt, i, pipe_idx;</a>
<a name="2073"><span class="lineNum">    2073 </span>            :         int vlevel, vlevel_max;</a>
<a name="2074"><span class="lineNum">    2074 </span>            :         struct wm_range_table_entry *table_entry;</a>
<a name="2075"><span class="lineNum">    2075 </span><span class="lineNoCov">          0 :         struct clk_bw_params *bw_params = dc-&gt;clk_mgr-&gt;bw_params;</span></a>
<a name="2076"><span class="lineNum">    2076 </span>            : </a>
<a name="2077"><span class="lineNum">    2077 </span><span class="lineNoCov">          0 :         ASSERT(bw_params);</span></a>
<a name="2078"><span class="lineNum">    2078 </span>            : </a>
<a name="2079"><span class="lineNum">    2079 </span><span class="lineNoCov">          0 :         patch_bounding_box(dc, &amp;context-&gt;bw_ctx.dml.soc);</span></a>
<a name="2080"><span class="lineNum">    2080 </span>            : </a>
<a name="2081"><span class="lineNum">    2081 </span><span class="lineNoCov">          0 :         for (i = 0, pipe_idx = 0, pipe_cnt = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="2082"><span class="lineNum">    2082 </span><span class="lineNoCov">          0 :                         if (!context-&gt;res_ctx.pipe_ctx[i].stream)</span></a>
<a name="2083"><span class="lineNum">    2083 </span><span class="lineNoCov">          0 :                                 continue;</span></a>
<a name="2084"><span class="lineNum">    2084 </span>            : </a>
<a name="2085"><span class="lineNum">    2085 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].clks_cfg.refclk_mhz = dc-&gt;res_pool-&gt;ref_clocks.dchub_ref_clock_inKhz / 1000.0;</span></a>
<a name="2086"><span class="lineNum">    2086 </span><span class="lineNoCov">          0 :                         pipes[pipe_cnt].clks_cfg.dispclk_mhz = context-&gt;bw_ctx.dml.vba.RequiredDISPCLK[vlevel_req][context-&gt;bw_ctx.dml.vba.maxMpcComb];</span></a>
<a name="2087"><span class="lineNum">    2087 </span>            : </a>
<a name="2088"><span class="lineNum">    2088 </span><span class="lineNoCov">          0 :                         if (pipe_split_from[i] &lt; 0) {</span></a>
<a name="2089"><span class="lineNum">    2089 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].clks_cfg.dppclk_mhz =</span></a>
<a name="2090"><span class="lineNum">    2090 </span><span class="lineNoCov">          0 :                                                 context-&gt;bw_ctx.dml.vba.RequiredDPPCLK[vlevel_req][context-&gt;bw_ctx.dml.vba.maxMpcComb][pipe_idx];</span></a>
<a name="2091"><span class="lineNum">    2091 </span><span class="lineNoCov">          0 :                                 if (context-&gt;bw_ctx.dml.vba.BlendingAndTiming[pipe_idx] == pipe_idx)</span></a>
<a name="2092"><span class="lineNum">    2092 </span><span class="lineNoCov">          0 :                                         pipes[pipe_cnt].pipe.dest.odm_combine =</span></a>
<a name="2093"><span class="lineNum">    2093 </span><span class="lineNoCov">          0 :                                                         context-&gt;bw_ctx.dml.vba.ODMCombineEnablePerState[vlevel_req][pipe_idx];</span></a>
<a name="2094"><span class="lineNum">    2094 </span>            :                                 else</a>
<a name="2095"><span class="lineNum">    2095 </span><span class="lineNoCov">          0 :                                         pipes[pipe_cnt].pipe.dest.odm_combine = 0;</span></a>
<a name="2096"><span class="lineNum">    2096 </span><span class="lineNoCov">          0 :                                 pipe_idx++;</span></a>
<a name="2097"><span class="lineNum">    2097 </span>            :                         } else {</a>
<a name="2098"><span class="lineNum">    2098 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].clks_cfg.dppclk_mhz =</span></a>
<a name="2099"><span class="lineNum">    2099 </span><span class="lineNoCov">          0 :                                                 context-&gt;bw_ctx.dml.vba.RequiredDPPCLK[vlevel_req][context-&gt;bw_ctx.dml.vba.maxMpcComb][pipe_split_from[i]];</span></a>
<a name="2100"><span class="lineNum">    2100 </span><span class="lineNoCov">          0 :                                 if (context-&gt;bw_ctx.dml.vba.BlendingAndTiming[pipe_split_from[i]] == pipe_split_from[i])</span></a>
<a name="2101"><span class="lineNum">    2101 </span><span class="lineNoCov">          0 :                                         pipes[pipe_cnt].pipe.dest.odm_combine =</span></a>
<a name="2102"><span class="lineNum">    2102 </span><span class="lineNoCov">          0 :                                                         context-&gt;bw_ctx.dml.vba.ODMCombineEnablePerState[vlevel_req][pipe_split_from[i]];</span></a>
<a name="2103"><span class="lineNum">    2103 </span>            :                                 else</a>
<a name="2104"><span class="lineNum">    2104 </span><span class="lineNoCov">          0 :                                         pipes[pipe_cnt].pipe.dest.odm_combine = 0;</span></a>
<a name="2105"><span class="lineNum">    2105 </span>            :                         }</a>
<a name="2106"><span class="lineNum">    2106 </span><span class="lineNoCov">          0 :                         pipe_cnt++;</span></a>
<a name="2107"><span class="lineNum">    2107 </span>            :         }</a>
<a name="2108"><span class="lineNum">    2108 </span>            : </a>
<a name="2109"><span class="lineNum">    2109 </span><span class="lineNoCov">          0 :         if (pipe_cnt != pipe_idx) {</span></a>
<a name="2110"><span class="lineNum">    2110 </span><span class="lineNoCov">          0 :                 if (dc-&gt;res_pool-&gt;funcs-&gt;populate_dml_pipes)</span></a>
<a name="2111"><span class="lineNum">    2111 </span><span class="lineNoCov">          0 :                         pipe_cnt = dc-&gt;res_pool-&gt;funcs-&gt;populate_dml_pipes(dc,</span></a>
<a name="2112"><span class="lineNum">    2112 </span>            :                                 context, pipes, fast_validate);</a>
<a name="2113"><span class="lineNum">    2113 </span>            :                 else</a>
<a name="2114"><span class="lineNum">    2114 </span><span class="lineNoCov">          0 :                         pipe_cnt = dcn21_populate_dml_pipes_from_context(dc,</span></a>
<a name="2115"><span class="lineNum">    2115 </span>            :                                 context, pipes, fast_validate);</a>
<a name="2116"><span class="lineNum">    2116 </span>            :         }</a>
<a name="2117"><span class="lineNum">    2117 </span>            : </a>
<a name="2118"><span class="lineNum">    2118 </span><span class="lineNoCov">          0 :         *out_pipe_cnt = pipe_cnt;</span></a>
<a name="2119"><span class="lineNum">    2119 </span>            : </a>
<a name="2120"><span class="lineNum">    2120 </span><span class="lineNoCov">          0 :         vlevel_max = bw_params-&gt;clk_table.num_entries - 1;</span></a>
<a name="2121"><span class="lineNum">    2121 </span>            : </a>
<a name="2122"><span class="lineNum">    2122 </span>            : </a>
<a name="2123"><span class="lineNum">    2123 </span>            :         /* WM Set D */</a>
<a name="2124"><span class="lineNum">    2124 </span><span class="lineNoCov">          0 :         table_entry = &amp;bw_params-&gt;wm_table.entries[WM_D];</span></a>
<a name="2125"><span class="lineNum">    2125 </span><span class="lineNoCov">          0 :         if (table_entry-&gt;wm_type == WM_TYPE_RETRAINING)</span></a>
<a name="2126"><span class="lineNum">    2126 </span>            :                 vlevel = 0;</a>
<a name="2127"><span class="lineNum">    2127 </span>            :         else</a>
<a name="2128"><span class="lineNum">    2128 </span><span class="lineNoCov">          0 :                 vlevel = vlevel_max;</span></a>
<a name="2129"><span class="lineNum">    2129 </span><span class="lineNoCov">          0 :         calculate_wm_set_for_vlevel(vlevel, table_entry, &amp;context-&gt;bw_ctx.bw.dcn.watermarks.d,</span></a>
<a name="2130"><span class="lineNum">    2130 </span>            :                                                 &amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt);</a>
<a name="2131"><span class="lineNum">    2131 </span>            :         /* WM Set C */</a>
<a name="2132"><span class="lineNum">    2132 </span><span class="lineNoCov">          0 :         table_entry = &amp;bw_params-&gt;wm_table.entries[WM_C];</span></a>
<a name="2133"><span class="lineNum">    2133 </span><span class="lineNoCov">          0 :         vlevel = MIN(MAX(vlevel_req, 3), vlevel_max);</span></a>
<a name="2134"><span class="lineNum">    2134 </span><span class="lineNoCov">          0 :         calculate_wm_set_for_vlevel(vlevel, table_entry, &amp;context-&gt;bw_ctx.bw.dcn.watermarks.c,</span></a>
<a name="2135"><span class="lineNum">    2135 </span>            :                                                 &amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt);</a>
<a name="2136"><span class="lineNum">    2136 </span>            :         /* WM Set B */</a>
<a name="2137"><span class="lineNum">    2137 </span><span class="lineNoCov">          0 :         table_entry = &amp;bw_params-&gt;wm_table.entries[WM_B];</span></a>
<a name="2138"><span class="lineNum">    2138 </span><span class="lineNoCov">          0 :         vlevel = MIN(MAX(vlevel_req, 2), vlevel_max);</span></a>
<a name="2139"><span class="lineNum">    2139 </span><span class="lineNoCov">          0 :         calculate_wm_set_for_vlevel(vlevel, table_entry, &amp;context-&gt;bw_ctx.bw.dcn.watermarks.b,</span></a>
<a name="2140"><span class="lineNum">    2140 </span>            :                                                 &amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt);</a>
<a name="2141"><span class="lineNum">    2141 </span>            : </a>
<a name="2142"><span class="lineNum">    2142 </span>            :         /* WM Set A */</a>
<a name="2143"><span class="lineNum">    2143 </span><span class="lineNoCov">          0 :         table_entry = &amp;bw_params-&gt;wm_table.entries[WM_A];</span></a>
<a name="2144"><span class="lineNum">    2144 </span><span class="lineNoCov">          0 :         vlevel = MIN(vlevel_req, vlevel_max);</span></a>
<a name="2145"><span class="lineNum">    2145 </span><span class="lineNoCov">          0 :         calculate_wm_set_for_vlevel(vlevel, table_entry, &amp;context-&gt;bw_ctx.bw.dcn.watermarks.a,</span></a>
<a name="2146"><span class="lineNum">    2146 </span>            :                                                 &amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt);</a>
<a name="2147"><span class="lineNum">    2147 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2148"><span class="lineNum">    2148 </span>            : </a>
<a name="2149"><span class="lineNum">    2149 </span><span class="lineNoCov">          0 : bool dcn21_validate_bandwidth_fp(struct dc *dc,</span></a>
<a name="2150"><span class="lineNum">    2150 </span>            :                                  struct dc_state *context,</a>
<a name="2151"><span class="lineNum">    2151 </span>            :                                  bool fast_validate)</a>
<a name="2152"><span class="lineNum">    2152 </span>            : {</a>
<a name="2153"><span class="lineNum">    2153 </span><span class="lineNoCov">          0 :         bool out = false;</span></a>
<a name="2154"><span class="lineNum">    2154 </span>            : </a>
<a name="2155"><span class="lineNum">    2155 </span><span class="lineNoCov">          0 :         BW_VAL_TRACE_SETUP();</span></a>
<a name="2156"><span class="lineNum">    2156 </span>            : </a>
<a name="2157"><span class="lineNum">    2157 </span><span class="lineNoCov">          0 :         int vlevel = 0;</span></a>
<a name="2158"><span class="lineNum">    2158 </span>            :         int pipe_split_from[MAX_PIPES];</a>
<a name="2159"><span class="lineNum">    2159 </span><span class="lineNoCov">          0 :         int pipe_cnt = 0;</span></a>
<a name="2160"><span class="lineNum">    2160 </span><span class="lineNoCov">          0 :         display_e2e_pipe_params_st *pipes = kzalloc(dc-&gt;res_pool-&gt;pipe_count * sizeof(display_e2e_pipe_params_st), GFP_ATOMIC);</span></a>
<a name="2161"><span class="lineNum">    2161 </span>            :         DC_LOGGER_INIT(dc-&gt;ctx-&gt;logger);</a>
<a name="2162"><span class="lineNum">    2162 </span>            : </a>
<a name="2163"><span class="lineNum">    2163 </span><span class="lineNoCov">          0 :         BW_VAL_TRACE_COUNT();</span></a>
<a name="2164"><span class="lineNum">    2164 </span>            : </a>
<a name="2165"><span class="lineNum">    2165 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="2166"><span class="lineNum">    2166 </span>            : </a>
<a name="2167"><span class="lineNum">    2167 </span>            :         /*Unsafe due to current pipe merge and split logic*/</a>
<a name="2168"><span class="lineNum">    2168 </span><span class="lineNoCov">          0 :         ASSERT(context != dc-&gt;current_state);</span></a>
<a name="2169"><span class="lineNum">    2169 </span>            : </a>
<a name="2170"><span class="lineNum">    2170 </span><span class="lineNoCov">          0 :         out = dcn21_fast_validate_bw(dc, context, pipes, &amp;pipe_cnt, pipe_split_from, &amp;vlevel, fast_validate);</span></a>
<a name="2171"><span class="lineNum">    2171 </span>            : </a>
<a name="2172"><span class="lineNum">    2172 </span><span class="lineNoCov">          0 :         if (pipe_cnt == 0)</span></a>
<a name="2173"><span class="lineNum">    2173 </span>            :                 goto validate_out;</a>
<a name="2174"><span class="lineNum">    2174 </span>            : </a>
<a name="2175"><span class="lineNum">    2175 </span><span class="lineNoCov">          0 :         if (!out)</span></a>
<a name="2176"><span class="lineNum">    2176 </span>            :                 goto validate_fail;</a>
<a name="2177"><span class="lineNum">    2177 </span>            : </a>
<a name="2178"><span class="lineNum">    2178 </span><span class="lineNoCov">          0 :         BW_VAL_TRACE_END_VOLTAGE_LEVEL();</span></a>
<a name="2179"><span class="lineNum">    2179 </span>            : </a>
<a name="2180"><span class="lineNum">    2180 </span><span class="lineNoCov">          0 :         if (fast_validate) {</span></a>
<a name="2181"><span class="lineNum">    2181 </span><span class="lineNoCov">          0 :                 BW_VAL_TRACE_SKIP(fast);</span></a>
<a name="2182"><span class="lineNum">    2182 </span>            :                 goto validate_out;</a>
<a name="2183"><span class="lineNum">    2183 </span>            :         }</a>
<a name="2184"><span class="lineNum">    2184 </span>            : </a>
<a name="2185"><span class="lineNum">    2185 </span><span class="lineNoCov">          0 :         dcn21_calculate_wm(dc, context, pipes, &amp;pipe_cnt, pipe_split_from, vlevel, fast_validate);</span></a>
<a name="2186"><span class="lineNum">    2186 </span><span class="lineNoCov">          0 :         dcn20_calculate_dlg_params(dc, context, pipes, pipe_cnt, vlevel);</span></a>
<a name="2187"><span class="lineNum">    2187 </span>            : </a>
<a name="2188"><span class="lineNum">    2188 </span><span class="lineNoCov">          0 :         BW_VAL_TRACE_END_WATERMARKS();</span></a>
<a name="2189"><span class="lineNum">    2189 </span>            : </a>
<a name="2190"><span class="lineNum">    2190 </span>            :         goto validate_out;</a>
<a name="2191"><span class="lineNum">    2191 </span>            : </a>
<a name="2192"><span class="lineNum">    2192 </span>            : validate_fail:</a>
<a name="2193"><span class="lineNum">    2193 </span><span class="lineNoCov">          0 :         DC_LOG_WARNING(&quot;Mode Validation Warning: %s failed validation.\n&quot;,</span></a>
<a name="2194"><span class="lineNum">    2194 </span>            :                         dml_get_status_message(context-&gt;bw_ctx.dml.vba.ValidationStatus[context-&gt;bw_ctx.dml.vba.soc.num_states]));</a>
<a name="2195"><span class="lineNum">    2195 </span>            : </a>
<a name="2196"><span class="lineNum">    2196 </span><span class="lineNoCov">          0 :         BW_VAL_TRACE_SKIP(fail);</span></a>
<a name="2197"><span class="lineNum">    2197 </span>            :         out = false;</a>
<a name="2198"><span class="lineNum">    2198 </span>            : </a>
<a name="2199"><span class="lineNum">    2199 </span>            : validate_out:</a>
<a name="2200"><span class="lineNum">    2200 </span><span class="lineNoCov">          0 :         kfree(pipes);</span></a>
<a name="2201"><span class="lineNum">    2201 </span>            : </a>
<a name="2202"><span class="lineNum">    2202 </span><span class="lineNoCov">          0 :         BW_VAL_TRACE_FINISH();</span></a>
<a name="2203"><span class="lineNum">    2203 </span>            : </a>
<a name="2204"><span class="lineNum">    2204 </span><span class="lineNoCov">          0 :         return out;</span></a>
<a name="2205"><span class="lineNum">    2205 </span>            : }</a>
<a name="2206"><span class="lineNum">    2206 </span>            : </a>
<a name="2207"><span class="lineNum">    2207 </span><span class="lineCov">          1 : static struct _vcs_dpi_voltage_scaling_st construct_low_pstate_lvl(struct clk_limit_table *clk_table, unsigned int high_voltage_lvl)</span></a>
<a name="2208"><span class="lineNum">    2208 </span>            : {</a>
<a name="2209"><span class="lineNum">    2209 </span>            :         struct _vcs_dpi_voltage_scaling_st low_pstate_lvl;</a>
<a name="2210"><span class="lineNum">    2210 </span>            :         int i;</a>
<a name="2211"><span class="lineNum">    2211 </span>            : </a>
<a name="2212"><span class="lineNum">    2212 </span><span class="lineCov">          1 :         low_pstate_lvl.state = 1;</span></a>
<a name="2213"><span class="lineNum">    2213 </span><span class="lineCov">          1 :         low_pstate_lvl.dcfclk_mhz = clk_table-&gt;entries[0].dcfclk_mhz;</span></a>
<a name="2214"><span class="lineNum">    2214 </span><span class="lineCov">          1 :         low_pstate_lvl.fabricclk_mhz = clk_table-&gt;entries[0].fclk_mhz;</span></a>
<a name="2215"><span class="lineNum">    2215 </span><span class="lineCov">          1 :         low_pstate_lvl.socclk_mhz = clk_table-&gt;entries[0].socclk_mhz;</span></a>
<a name="2216"><span class="lineNum">    2216 </span><span class="lineCov">          1 :         low_pstate_lvl.dram_speed_mts = clk_table-&gt;entries[0].memclk_mhz * 2;</span></a>
<a name="2217"><span class="lineNum">    2217 </span>            : </a>
<a name="2218"><span class="lineNum">    2218 </span><span class="lineCov">          1 :         low_pstate_lvl.dispclk_mhz = dcn2_1_soc.clock_limits[high_voltage_lvl].dispclk_mhz;</span></a>
<a name="2219"><span class="lineNum">    2219 </span><span class="lineCov">          1 :         low_pstate_lvl.dppclk_mhz = dcn2_1_soc.clock_limits[high_voltage_lvl].dppclk_mhz;</span></a>
<a name="2220"><span class="lineNum">    2220 </span><span class="lineCov">          1 :         low_pstate_lvl.dram_bw_per_chan_gbps = dcn2_1_soc.clock_limits[high_voltage_lvl].dram_bw_per_chan_gbps;</span></a>
<a name="2221"><span class="lineNum">    2221 </span><span class="lineCov">          1 :         low_pstate_lvl.dscclk_mhz = dcn2_1_soc.clock_limits[high_voltage_lvl].dscclk_mhz;</span></a>
<a name="2222"><span class="lineNum">    2222 </span><span class="lineCov">          1 :         low_pstate_lvl.dtbclk_mhz = dcn2_1_soc.clock_limits[high_voltage_lvl].dtbclk_mhz;</span></a>
<a name="2223"><span class="lineNum">    2223 </span><span class="lineCov">          1 :         low_pstate_lvl.phyclk_d18_mhz = dcn2_1_soc.clock_limits[high_voltage_lvl].phyclk_d18_mhz;</span></a>
<a name="2224"><span class="lineNum">    2224 </span><span class="lineCov">          1 :         low_pstate_lvl.phyclk_mhz = dcn2_1_soc.clock_limits[high_voltage_lvl].phyclk_mhz;</span></a>
<a name="2225"><span class="lineNum">    2225 </span>            : </a>
<a name="2226"><span class="lineNum">    2226 </span><span class="lineCov">          5 :         for (i = clk_table-&gt;num_entries; i &gt; 1; i--)</span></a>
<a name="2227"><span class="lineNum">    2227 </span><span class="lineCov">          4 :                 clk_table-&gt;entries[i] = clk_table-&gt;entries[i-1];</span></a>
<a name="2228"><span class="lineNum">    2228 </span><span class="lineCov">          1 :         clk_table-&gt;entries[1] = clk_table-&gt;entries[0];</span></a>
<a name="2229"><span class="lineNum">    2229 </span><span class="lineCov">          1 :         clk_table-&gt;num_entries++;</span></a>
<a name="2230"><span class="lineNum">    2230 </span>            : </a>
<a name="2231"><span class="lineNum">    2231 </span><span class="lineCov">          1 :         return low_pstate_lvl;</span></a>
<a name="2232"><span class="lineNum">    2232 </span>            : }</a>
<a name="2233"><span class="lineNum">    2233 </span>            : </a>
<a name="2234"><span class="lineNum">    2234 </span><span class="lineCov">          1 : void dcn21_update_bw_bounding_box(struct dc *dc, struct clk_bw_params *bw_params)</span></a>
<a name="2235"><span class="lineNum">    2235 </span>            : {</a>
<a name="2236"><span class="lineNum">    2236 </span><span class="lineCov">          1 :         struct dcn21_resource_pool *pool = TO_DCN21_RES_POOL(dc-&gt;res_pool);</span></a>
<a name="2237"><span class="lineNum">    2237 </span><span class="lineCov">          1 :         struct clk_limit_table *clk_table = &amp;bw_params-&gt;clk_table;</span></a>
<a name="2238"><span class="lineNum">    2238 </span><span class="lineCov">          1 :         unsigned int i, closest_clk_lvl = 0, k = 0;</span></a>
<a name="2239"><span class="lineNum">    2239 </span>            :         int j;</a>
<a name="2240"><span class="lineNum">    2240 </span>            : </a>
<a name="2241"><span class="lineNum">    2241 </span><span class="lineCov">          1 :         dc_assert_fp_enabled();</span></a>
<a name="2242"><span class="lineNum">    2242 </span>            : </a>
<a name="2243"><span class="lineNum">    2243 </span><span class="lineCov">          1 :         dcn2_1_ip.max_num_otg = pool-&gt;base.res_cap-&gt;num_timing_generator;</span></a>
<a name="2244"><span class="lineNum">    2244 </span><span class="lineCov">          1 :         dcn2_1_ip.max_num_dpp = pool-&gt;base.pipe_count;</span></a>
<a name="2245"><span class="lineNum">    2245 </span><span class="lineCov">          1 :         dcn2_1_soc.num_chans = bw_params-&gt;num_channels;</span></a>
<a name="2246"><span class="lineNum">    2246 </span>            : </a>
<a name="2247"><span class="lineNum">    2247 </span><span class="lineCov">          1 :         ASSERT(clk_table-&gt;num_entries);</span></a>
<a name="2248"><span class="lineNum">    2248 </span>            :         /* Copy dcn2_1_soc.clock_limits to clock_limits to avoid copying over null states later */</a>
<a name="2249"><span class="lineNum">    2249 </span><span class="lineCov">          1 :         memcpy(&amp;dcn2_1_soc._clock_tmp, &amp;dcn2_1_soc.clock_limits,</span></a>
<a name="2250"><span class="lineNum">    2250 </span>            :                sizeof(dcn2_1_soc.clock_limits));</a>
<a name="2251"><span class="lineNum">    2251 </span>            : </a>
<a name="2252"><span class="lineNum">    2252 </span><span class="lineCov">          6 :         for (i = 0; i &lt; clk_table-&gt;num_entries; i++) {</span></a>
<a name="2253"><span class="lineNum">    2253 </span>            :                 /* loop backwards*/</a>
<a name="2254"><span class="lineNum">    2254 </span><span class="lineCov">         38 :                 for (closest_clk_lvl = 0, j = dcn2_1_soc.num_states - 1; j &gt;= 0; j--) {</span></a>
<a name="2255"><span class="lineNum">    2255 </span><span class="lineCov">         35 :                         if ((unsigned int) dcn2_1_soc.clock_limits[j].dcfclk_mhz &lt;= clk_table-&gt;entries[i].dcfclk_mhz) {</span></a>
<a name="2256"><span class="lineNum">    2256 </span><span class="lineCov">          2 :                                 closest_clk_lvl = j;</span></a>
<a name="2257"><span class="lineNum">    2257 </span><span class="lineCov">          2 :                                 break;</span></a>
<a name="2258"><span class="lineNum">    2258 </span>            :                         }</a>
<a name="2259"><span class="lineNum">    2259 </span>            :                 }</a>
<a name="2260"><span class="lineNum">    2260 </span>            : </a>
<a name="2261"><span class="lineNum">    2261 </span>            :                 /* clk_table[1] is reserved for min DF PState.  skip here to fill in later. */</a>
<a name="2262"><span class="lineNum">    2262 </span><span class="lineCov">          5 :                 if (i == 1)</span></a>
<a name="2263"><span class="lineNum">    2263 </span><span class="lineCov">          1 :                         k++;</span></a>
<a name="2264"><span class="lineNum">    2264 </span>            : </a>
<a name="2265"><span class="lineNum">    2265 </span><span class="lineCov">          5 :                 dcn2_1_soc._clock_tmp[k].state = k;</span></a>
<a name="2266"><span class="lineNum">    2266 </span><span class="lineCov">          5 :                 dcn2_1_soc._clock_tmp[k].dcfclk_mhz = clk_table-&gt;entries[i].dcfclk_mhz;</span></a>
<a name="2267"><span class="lineNum">    2267 </span><span class="lineCov">          5 :                 dcn2_1_soc._clock_tmp[k].fabricclk_mhz = clk_table-&gt;entries[i].fclk_mhz;</span></a>
<a name="2268"><span class="lineNum">    2268 </span><span class="lineCov">          5 :                 dcn2_1_soc._clock_tmp[k].socclk_mhz = clk_table-&gt;entries[i].socclk_mhz;</span></a>
<a name="2269"><span class="lineNum">    2269 </span><span class="lineCov">          5 :                 dcn2_1_soc._clock_tmp[k].dram_speed_mts = clk_table-&gt;entries[i].memclk_mhz * 2;</span></a>
<a name="2270"><span class="lineNum">    2270 </span>            : </a>
<a name="2271"><span class="lineNum">    2271 </span><span class="lineCov">          5 :                 dcn2_1_soc._clock_tmp[k].dispclk_mhz = dcn2_1_soc.clock_limits[closest_clk_lvl].dispclk_mhz;</span></a>
<a name="2272"><span class="lineNum">    2272 </span><span class="lineCov">          5 :                 dcn2_1_soc._clock_tmp[k].dppclk_mhz = dcn2_1_soc.clock_limits[closest_clk_lvl].dppclk_mhz;</span></a>
<a name="2273"><span class="lineNum">    2273 </span><span class="lineCov">          5 :                 dcn2_1_soc._clock_tmp[k].dram_bw_per_chan_gbps = dcn2_1_soc.clock_limits[closest_clk_lvl].dram_bw_per_chan_gbps;</span></a>
<a name="2274"><span class="lineNum">    2274 </span><span class="lineCov">          5 :                 dcn2_1_soc._clock_tmp[k].dscclk_mhz = dcn2_1_soc.clock_limits[closest_clk_lvl].dscclk_mhz;</span></a>
<a name="2275"><span class="lineNum">    2275 </span><span class="lineCov">          5 :                 dcn2_1_soc._clock_tmp[k].dtbclk_mhz = dcn2_1_soc.clock_limits[closest_clk_lvl].dtbclk_mhz;</span></a>
<a name="2276"><span class="lineNum">    2276 </span><span class="lineCov">          5 :                 dcn2_1_soc._clock_tmp[k].phyclk_d18_mhz = dcn2_1_soc.clock_limits[closest_clk_lvl].phyclk_d18_mhz;</span></a>
<a name="2277"><span class="lineNum">    2277 </span><span class="lineCov">          5 :                 dcn2_1_soc._clock_tmp[k].phyclk_mhz = dcn2_1_soc.clock_limits[closest_clk_lvl].phyclk_mhz;</span></a>
<a name="2278"><span class="lineNum">    2278 </span>            : </a>
<a name="2279"><span class="lineNum">    2279 </span><span class="lineCov">          5 :                 k++;</span></a>
<a name="2280"><span class="lineNum">    2280 </span>            :         }</a>
<a name="2281"><span class="lineNum">    2281 </span>            : </a>
<a name="2282"><span class="lineNum">    2282 </span><span class="lineCov">          1 :         memcpy(&amp;dcn2_1_soc.clock_limits, &amp;dcn2_1_soc._clock_tmp,</span></a>
<a name="2283"><span class="lineNum">    2283 </span>            :                sizeof(dcn2_1_soc.clock_limits));</a>
<a name="2284"><span class="lineNum">    2284 </span>            : </a>
<a name="2285"><span class="lineNum">    2285 </span><span class="lineCov">          1 :         if (clk_table-&gt;num_entries) {</span></a>
<a name="2286"><span class="lineNum">    2286 </span><span class="lineCov">          1 :                 dcn2_1_soc.num_states = clk_table-&gt;num_entries + 1;</span></a>
<a name="2287"><span class="lineNum">    2287 </span>            :                 /* fill in min DF PState */</a>
<a name="2288"><span class="lineNum">    2288 </span><span class="lineCov">          1 :                 dcn2_1_soc.clock_limits[1] = construct_low_pstate_lvl(clk_table, closest_clk_lvl);</span></a>
<a name="2289"><span class="lineNum">    2289 </span>            :                 /* duplicate last level */</a>
<a name="2290"><span class="lineNum">    2290 </span><span class="lineCov">          1 :                 dcn2_1_soc.clock_limits[dcn2_1_soc.num_states] = dcn2_1_soc.clock_limits[dcn2_1_soc.num_states - 1];</span></a>
<a name="2291"><span class="lineNum">    2291 </span><span class="lineCov">          1 :                 dcn2_1_soc.clock_limits[dcn2_1_soc.num_states].state = dcn2_1_soc.num_states;</span></a>
<a name="2292"><span class="lineNum">    2292 </span>            :         }</a>
<a name="2293"><span class="lineNum">    2293 </span>            : </a>
<a name="2294"><span class="lineNum">    2294 </span><span class="lineCov">          1 :         dml_init_instance(&amp;dc-&gt;dml, &amp;dcn2_1_soc, &amp;dcn2_1_ip, DML_PROJECT_DCN21);</span></a>
<a name="2295"><span class="lineNum">    2295 </span><span class="lineCov">          1 : }</span></a>
<a name="2296"><span class="lineNum">    2296 </span>            : </a>
<a name="2297"><span class="lineNum">    2297 </span><span class="lineNoCov">          0 : void dcn21_clk_mgr_set_bw_params_wm_table(struct clk_bw_params *bw_params)</span></a>
<a name="2298"><span class="lineNum">    2298 </span>            : {</a>
<a name="2299"><span class="lineNum">    2299 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="2300"><span class="lineNum">    2300 </span>            : </a>
<a name="2301"><span class="lineNum">    2301 </span><span class="lineNoCov">          0 :         bw_params-&gt;wm_table.entries[WM_D].pstate_latency_us = LPDDR_MEM_RETRAIN_LATENCY;</span></a>
<a name="2302"><span class="lineNum">    2302 </span><span class="lineNoCov">          0 :         bw_params-&gt;wm_table.entries[WM_D].wm_inst = WM_D;</span></a>
<a name="2303"><span class="lineNum">    2303 </span><span class="lineNoCov">          0 :         bw_params-&gt;wm_table.entries[WM_D].wm_type = WM_TYPE_RETRAINING;</span></a>
<a name="2304"><span class="lineNum">    2304 </span><span class="lineNoCov">          0 :         bw_params-&gt;wm_table.entries[WM_D].valid = true;</span></a>
<a name="2305"><span class="lineNum">    2305 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2306"><span class="lineNum">    2306 </span>            : </a>
<a name="2307"><span class="lineNum">    2307 </span><span class="lineNoCov">          0 : void dcn201_populate_dml_writeback_from_context_fpu(struct dc *dc,</span></a>
<a name="2308"><span class="lineNum">    2308 </span>            :                                                     struct resource_context *res_ctx,</a>
<a name="2309"><span class="lineNum">    2309 </span>            :                                                     display_e2e_pipe_params_st *pipes)</a>
<a name="2310"><span class="lineNum">    2310 </span>            : {</a>
<a name="2311"><span class="lineNum">    2311 </span>            :         int pipe_cnt, i, j;</a>
<a name="2312"><span class="lineNum">    2312 </span>            :         double max_calc_writeback_dispclk;</a>
<a name="2313"><span class="lineNum">    2313 </span>            :         double writeback_dispclk;</a>
<a name="2314"><span class="lineNum">    2314 </span>            :         struct writeback_st dout_wb;</a>
<a name="2315"><span class="lineNum">    2315 </span>            : </a>
<a name="2316"><span class="lineNum">    2316 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="2317"><span class="lineNum">    2317 </span>            : </a>
<a name="2318"><span class="lineNum">    2318 </span><span class="lineNoCov">          0 :         for (i = 0, pipe_cnt = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="2319"><span class="lineNum">    2319 </span><span class="lineNoCov">          0 :                 struct dc_stream_state *stream = res_ctx-&gt;pipe_ctx[i].stream;</span></a>
<a name="2320"><span class="lineNum">    2320 </span>            : </a>
<a name="2321"><span class="lineNum">    2321 </span><span class="lineNoCov">          0 :                 if (!stream)</span></a>
<a name="2322"><span class="lineNum">    2322 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="2323"><span class="lineNum">    2323 </span><span class="lineNoCov">          0 :                 max_calc_writeback_dispclk = 0;</span></a>
<a name="2324"><span class="lineNum">    2324 </span>            : </a>
<a name="2325"><span class="lineNum">    2325 </span>            :                 /* Set writeback information */</a>
<a name="2326"><span class="lineNum">    2326 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.wb_enable = 0;</span></a>
<a name="2327"><span class="lineNum">    2327 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.num_active_wb = 0;</span></a>
<a name="2328"><span class="lineNum">    2328 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; stream-&gt;num_wb_info; j++) {</span></a>
<a name="2329"><span class="lineNum">    2329 </span><span class="lineNoCov">          0 :                         struct dc_writeback_info *wb_info = &amp;stream-&gt;writeback_info[j];</span></a>
<a name="2330"><span class="lineNum">    2330 </span>            : </a>
<a name="2331"><span class="lineNum">    2331 </span><span class="lineNoCov">          0 :                         if (wb_info-&gt;wb_enabled &amp;&amp; wb_info-&gt;writeback_source_plane &amp;&amp;</span></a>
<a name="2332"><span class="lineNum">    2332 </span><span class="lineNoCov">          0 :                                         (wb_info-&gt;writeback_source_plane == res_ctx-&gt;pipe_ctx[i].plane_state)) {</span></a>
<a name="2333"><span class="lineNum">    2333 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].dout.wb_enable = 1;</span></a>
<a name="2334"><span class="lineNum">    2334 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].dout.num_active_wb++;</span></a>
<a name="2335"><span class="lineNum">    2335 </span><span class="lineNoCov">          0 :                                 dout_wb.wb_src_height = wb_info-&gt;dwb_params.cnv_params.crop_en ?</span></a>
<a name="2336"><span class="lineNum">    2336 </span><span class="lineNoCov">          0 :                                         wb_info-&gt;dwb_params.cnv_params.crop_height :</span></a>
<a name="2337"><span class="lineNum">    2337 </span><span class="lineNoCov">          0 :                                         wb_info-&gt;dwb_params.cnv_params.src_height;</span></a>
<a name="2338"><span class="lineNum">    2338 </span><span class="lineNoCov">          0 :                                 dout_wb.wb_src_width = wb_info-&gt;dwb_params.cnv_params.crop_en ?</span></a>
<a name="2339"><span class="lineNum">    2339 </span><span class="lineNoCov">          0 :                                         wb_info-&gt;dwb_params.cnv_params.crop_width :</span></a>
<a name="2340"><span class="lineNum">    2340 </span><span class="lineNoCov">          0 :                                         wb_info-&gt;dwb_params.cnv_params.src_width;</span></a>
<a name="2341"><span class="lineNum">    2341 </span><span class="lineNoCov">          0 :                                 dout_wb.wb_dst_width = wb_info-&gt;dwb_params.dest_width;</span></a>
<a name="2342"><span class="lineNum">    2342 </span><span class="lineNoCov">          0 :                                 dout_wb.wb_dst_height = wb_info-&gt;dwb_params.dest_height;</span></a>
<a name="2343"><span class="lineNum">    2343 </span><span class="lineNoCov">          0 :                                 dout_wb.wb_htaps_luma = wb_info-&gt;dwb_params.scaler_taps.h_taps;</span></a>
<a name="2344"><span class="lineNum">    2344 </span><span class="lineNoCov">          0 :                                 dout_wb.wb_vtaps_luma = wb_info-&gt;dwb_params.scaler_taps.v_taps;</span></a>
<a name="2345"><span class="lineNum">    2345 </span><span class="lineNoCov">          0 :                                 dout_wb.wb_htaps_chroma = wb_info-&gt;dwb_params.scaler_taps.h_taps_c;</span></a>
<a name="2346"><span class="lineNum">    2346 </span><span class="lineNoCov">          0 :                                 dout_wb.wb_vtaps_chroma = wb_info-&gt;dwb_params.scaler_taps.v_taps_c;</span></a>
<a name="2347"><span class="lineNum">    2347 </span><span class="lineNoCov">          0 :                                 dout_wb.wb_hratio = wb_info-&gt;dwb_params.cnv_params.crop_en ?</span></a>
<a name="2348"><span class="lineNum">    2348 </span><span class="lineNoCov">          0 :                                         (double)wb_info-&gt;dwb_params.cnv_params.crop_width /</span></a>
<a name="2349"><span class="lineNum">    2349 </span><span class="lineNoCov">          0 :                                                 (double)wb_info-&gt;dwb_params.dest_width :</span></a>
<a name="2350"><span class="lineNum">    2350 </span><span class="lineNoCov">          0 :                                         (double)wb_info-&gt;dwb_params.cnv_params.src_width /</span></a>
<a name="2351"><span class="lineNum">    2351 </span><span class="lineNoCov">          0 :                                                 (double)wb_info-&gt;dwb_params.dest_width;</span></a>
<a name="2352"><span class="lineNum">    2352 </span><span class="lineNoCov">          0 :                                 dout_wb.wb_vratio = wb_info-&gt;dwb_params.cnv_params.crop_en ?</span></a>
<a name="2353"><span class="lineNum">    2353 </span><span class="lineNoCov">          0 :                                         (double)wb_info-&gt;dwb_params.cnv_params.crop_height /</span></a>
<a name="2354"><span class="lineNum">    2354 </span><span class="lineNoCov">          0 :                                                 (double)wb_info-&gt;dwb_params.dest_height :</span></a>
<a name="2355"><span class="lineNum">    2355 </span><span class="lineNoCov">          0 :                                         (double)wb_info-&gt;dwb_params.cnv_params.src_height /</span></a>
<a name="2356"><span class="lineNum">    2356 </span><span class="lineNoCov">          0 :                                                 (double)wb_info-&gt;dwb_params.dest_height;</span></a>
<a name="2357"><span class="lineNum">    2357 </span><span class="lineNoCov">          0 :                                 if (wb_info-&gt;dwb_params.out_format == dwb_scaler_mode_yuv420) {</span></a>
<a name="2358"><span class="lineNum">    2358 </span><span class="lineNoCov">          0 :                                         if (wb_info-&gt;dwb_params.output_depth == DWB_OUTPUT_PIXEL_DEPTH_8BPC)</span></a>
<a name="2359"><span class="lineNum">    2359 </span>            :                                                 dout_wb.wb_pixel_format = dm_420_8;</a>
<a name="2360"><span class="lineNum">    2360 </span>            :                                         else</a>
<a name="2361"><span class="lineNum">    2361 </span><span class="lineNoCov">          0 :                                                 dout_wb.wb_pixel_format = dm_420_10;</span></a>
<a name="2362"><span class="lineNum">    2362 </span>            :                                 } else</a>
<a name="2363"><span class="lineNum">    2363 </span>            :                                         dout_wb.wb_pixel_format = dm_444_32;</a>
<a name="2364"><span class="lineNum">    2364 </span>            : </a>
<a name="2365"><span class="lineNum">    2365 </span>            :                                 /* Workaround for cases where multiple writebacks are connected to same plane</a>
<a name="2366"><span class="lineNum">    2366 </span>            :                                  * In which case, need to compute worst case and set the associated writeback parameters</a>
<a name="2367"><span class="lineNum">    2367 </span>            :                                  * This workaround is necessary due to DML computation assuming only 1 set of writeback</a>
<a name="2368"><span class="lineNum">    2368 </span>            :                                  * parameters per pipe */</a>
<a name="2369"><span class="lineNum">    2369 </span><span class="lineNoCov">          0 :                                 writeback_dispclk = CalculateWriteBackDISPCLK(</span></a>
<a name="2370"><span class="lineNum">    2370 </span>            :                                                 dout_wb.wb_pixel_format,</a>
<a name="2371"><span class="lineNum">    2371 </span>            :                                                 pipes[pipe_cnt].pipe.dest.pixel_rate_mhz,</a>
<a name="2372"><span class="lineNum">    2372 </span>            :                                                 dout_wb.wb_hratio,</a>
<a name="2373"><span class="lineNum">    2373 </span>            :                                                 dout_wb.wb_vratio,</a>
<a name="2374"><span class="lineNum">    2374 </span>            :                                                 dout_wb.wb_htaps_luma,</a>
<a name="2375"><span class="lineNum">    2375 </span>            :                                                 dout_wb.wb_vtaps_luma,</a>
<a name="2376"><span class="lineNum">    2376 </span>            :                                                 dout_wb.wb_htaps_chroma,</a>
<a name="2377"><span class="lineNum">    2377 </span>            :                                                 dout_wb.wb_vtaps_chroma,</a>
<a name="2378"><span class="lineNum">    2378 </span>            :                                                 dout_wb.wb_dst_width,</a>
<a name="2379"><span class="lineNum">    2379 </span>            :                                                 pipes[pipe_cnt].pipe.dest.htotal,</a>
<a name="2380"><span class="lineNum">    2380 </span>            :                                                 2);</a>
<a name="2381"><span class="lineNum">    2381 </span>            : </a>
<a name="2382"><span class="lineNum">    2382 </span><span class="lineNoCov">          0 :                                 if (writeback_dispclk &gt; max_calc_writeback_dispclk) {</span></a>
<a name="2383"><span class="lineNum">    2383 </span><span class="lineNoCov">          0 :                                         max_calc_writeback_dispclk = writeback_dispclk;</span></a>
<a name="2384"><span class="lineNum">    2384 </span><span class="lineNoCov">          0 :                                         pipes[pipe_cnt].dout.wb = dout_wb;</span></a>
<a name="2385"><span class="lineNum">    2385 </span>            :                                 }</a>
<a name="2386"><span class="lineNum">    2386 </span>            :                         }</a>
<a name="2387"><span class="lineNum">    2387 </span>            :                 }</a>
<a name="2388"><span class="lineNum">    2388 </span>            : </a>
<a name="2389"><span class="lineNum">    2389 </span><span class="lineNoCov">          0 :                 pipe_cnt++;</span></a>
<a name="2390"><span class="lineNum">    2390 </span>            :         }</a>
<a name="2391"><span class="lineNum">    2391 </span>            : </a>
<a name="2392"><span class="lineNum">    2392 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2393"><span class="lineNum">    2393 </span>            : </a>
<a name="2394"><span class="lineNum">    2394 </span>            : #if IS_ENABLED(CONFIG_DML_KUNIT_TEST)</a>
<a name="2395"><span class="lineNum">    2395 </span>            : #include &quot;../../tests/dc/dml/dcn20/dcn20_fpu_test.c&quot;</a>
<a name="2396"><span class="lineNum">    2396 </span>            : #endif</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
