# This is a sample makefile
# Variables
CC = gcc
CFLAGS = -Wall -g
SOURCES = main.c helper.c
OBJECTS = $(SOURCES:.c=.o)

# Default target
all: $(OBJECTS)
	$(CC) $(CFLAGS) -o myprogram $(OBJECTS)

# Rule for creating object files
%.o: %.c
	$(CC) $(CFLAGS) -c $< -o $@

# Phony target to clean up object files and executable
.PHONY: clean
clean:
	rm -f myprogram $(OBJECTS)