Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec 22 13:40:56 2022
| Host         : LAPTOP-H0G83M6U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     34          
LUTAR-1    Warning           LUT drives async reset alert    8           
TIMING-18  Warning           Missing input or output delay   5           
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (85)
5. checking no_input_delay (6)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: CPU_RESETN (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[3] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: prescaler0/clk_out_i_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (85)
-------------------------------------------------
 There are 85 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.971        0.000                      0                  281        0.232        0.000                      0                  281        4.500        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.971        0.000                      0                  281        0.232        0.000                      0                  281        4.500        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 prescaler0/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler0/clk_out_i_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 4.032ns (57.379%)  route 2.995ns (42.621%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    prescaler0/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y94         FDCE                                         r  prescaler0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  prescaler0/count_reg[2]/Q
                         net (fo=1, routed)           0.454     6.147    prescaler0/count[2]
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.821 r  prescaler0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.821    prescaler0/count1_carry_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.043 f  prescaler0/count1_carry__0/O[0]
                         net (fo=2, routed)           0.485     7.528    prescaler0/count1[5]
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.299     7.827 r  prescaler0/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.827    prescaler0/count0_carry__0_i_3_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.377 r  prescaler0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.377    prescaler0/count0_carry__0_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.711 r  prescaler0/count0_carry__1/O[1]
                         net (fo=3, routed)           0.338     9.050    prescaler0/count0_carry__1_n_6
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943     9.993 f  prescaler0/count0__31_carry__0/O[3]
                         net (fo=2, routed)           0.847    10.839    prescaler0/count0__31_carry__0_n_4
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.306    11.145 r  prescaler0/clk_out_i_i_7/O
                         net (fo=1, routed)           0.705    11.851    prescaler0/clk_out_i_i_7_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.124    11.975 r  prescaler0/clk_out_i_i_4/O
                         net (fo=1, routed)           0.165    12.140    prescaler0/clk_out_i_i_4_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I2_O)        0.124    12.264 r  prescaler0/clk_out_i_i_1/O
                         net (fo=1, routed)           0.000    12.264    prescaler0/clk_out_i_i_1_n_0
    SLICE_X50Y94         FDCE                                         r  prescaler0/clk_out_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.511    14.934    prescaler0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDCE                                         r  prescaler0/clk_out_i_reg/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X50Y94         FDCE (Setup_fdce_C_D)        0.077    15.234    prescaler0/clk_out_i_reg
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -12.264    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 prescaler0/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler0/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 4.012ns (60.862%)  route 2.580ns (39.138%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    prescaler0/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y94         FDCE                                         r  prescaler0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  prescaler0/count_reg[2]/Q
                         net (fo=1, routed)           0.454     6.147    prescaler0/count[2]
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.821 r  prescaler0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.821    prescaler0/count1_carry_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  prescaler0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.935    prescaler0/count1_carry__0_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.157 f  prescaler0/count1_carry__1/O[0]
                         net (fo=2, routed)           0.485     7.642    prescaler0/count1[9]
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.299     7.941 r  prescaler0/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.941    prescaler0/count0_carry__1_i_3_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.491 r  prescaler0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.491    prescaler0/count0_carry__1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.713 f  prescaler0/count0_carry__2/O[0]
                         net (fo=3, routed)           0.497     9.210    prescaler0/count0_carry__2_n_7
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.299     9.509 r  prescaler0/count0__31_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.509    prescaler0/count0__31_carry__1_i_2_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.041 r  prescaler0/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.041    prescaler0/count0__31_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.312 r  prescaler0/count0__31_carry__2/CO[0]
                         net (fo=14, routed)          1.144    11.456    prescaler0/count0__31_carry__2_n_3
    SLICE_X49Y96         LUT3 (Prop_lut3_I1_O)        0.373    11.829 r  prescaler0/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000    11.829    prescaler0/sel0[8]
    SLICE_X49Y96         FDCE                                         r  prescaler0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.513    14.936    prescaler0/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y96         FDCE                                         r  prescaler0/count_reg[8]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y96         FDCE (Setup_fdce_C_D)        0.029    15.205    prescaler0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 prescaler0/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler0/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 4.012ns (60.701%)  route 2.597ns (39.299%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    prescaler0/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y94         FDCE                                         r  prescaler0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  prescaler0/count_reg[2]/Q
                         net (fo=1, routed)           0.454     6.147    prescaler0/count[2]
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.821 r  prescaler0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.821    prescaler0/count1_carry_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  prescaler0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.935    prescaler0/count1_carry__0_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.157 f  prescaler0/count1_carry__1/O[0]
                         net (fo=2, routed)           0.485     7.642    prescaler0/count1[9]
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.299     7.941 r  prescaler0/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.941    prescaler0/count0_carry__1_i_3_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.491 r  prescaler0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.491    prescaler0/count0_carry__1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.713 f  prescaler0/count0_carry__2/O[0]
                         net (fo=3, routed)           0.497     9.210    prescaler0/count0_carry__2_n_7
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.299     9.509 r  prescaler0/count0__31_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.509    prescaler0/count0__31_carry__1_i_2_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.041 r  prescaler0/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.041    prescaler0/count0__31_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.312 r  prescaler0/count0__31_carry__2/CO[0]
                         net (fo=14, routed)          1.161    11.473    prescaler0/count0__31_carry__2_n_3
    SLICE_X50Y95         LUT3 (Prop_lut3_I1_O)        0.373    11.846 r  prescaler0/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000    11.846    prescaler0/sel0[4]
    SLICE_X50Y95         FDCE                                         r  prescaler0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.511    14.934    prescaler0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y95         FDCE                                         r  prescaler0/count_reg[4]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X50Y95         FDCE (Setup_fdce_C_D)        0.077    15.234    prescaler0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -11.846    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 prescaler0/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler0/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.618ns  (logic 4.038ns (61.015%)  route 2.580ns (38.985%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    prescaler0/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y94         FDCE                                         r  prescaler0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  prescaler0/count_reg[2]/Q
                         net (fo=1, routed)           0.454     6.147    prescaler0/count[2]
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.821 r  prescaler0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.821    prescaler0/count1_carry_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  prescaler0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.935    prescaler0/count1_carry__0_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.157 f  prescaler0/count1_carry__1/O[0]
                         net (fo=2, routed)           0.485     7.642    prescaler0/count1[9]
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.299     7.941 r  prescaler0/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.941    prescaler0/count0_carry__1_i_3_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.491 r  prescaler0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.491    prescaler0/count0_carry__1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.713 f  prescaler0/count0_carry__2/O[0]
                         net (fo=3, routed)           0.497     9.210    prescaler0/count0_carry__2_n_7
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.299     9.509 r  prescaler0/count0__31_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.509    prescaler0/count0__31_carry__1_i_2_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.041 r  prescaler0/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.041    prescaler0/count0__31_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.312 r  prescaler0/count0__31_carry__2/CO[0]
                         net (fo=14, routed)          1.144    11.456    prescaler0/count0__31_carry__2_n_3
    SLICE_X49Y96         LUT3 (Prop_lut3_I1_O)        0.399    11.855 r  prescaler0/count[9]_i_1__0/O
                         net (fo=1, routed)           0.000    11.855    prescaler0/sel0[9]
    SLICE_X49Y96         FDCE                                         r  prescaler0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.513    14.936    prescaler0/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y96         FDCE                                         r  prescaler0/count_reg[9]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y96         FDCE (Setup_fdce_C_D)        0.075    15.251    prescaler0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 prescaler0/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler0/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 4.036ns (60.843%)  route 2.597ns (39.157%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    prescaler0/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y94         FDCE                                         r  prescaler0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  prescaler0/count_reg[2]/Q
                         net (fo=1, routed)           0.454     6.147    prescaler0/count[2]
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.821 r  prescaler0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.821    prescaler0/count1_carry_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  prescaler0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.935    prescaler0/count1_carry__0_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.157 f  prescaler0/count1_carry__1/O[0]
                         net (fo=2, routed)           0.485     7.642    prescaler0/count1[9]
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.299     7.941 r  prescaler0/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.941    prescaler0/count0_carry__1_i_3_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.491 r  prescaler0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.491    prescaler0/count0_carry__1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.713 f  prescaler0/count0_carry__2/O[0]
                         net (fo=3, routed)           0.497     9.210    prescaler0/count0_carry__2_n_7
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.299     9.509 r  prescaler0/count0__31_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.509    prescaler0/count0__31_carry__1_i_2_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.041 r  prescaler0/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.041    prescaler0/count0__31_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.312 r  prescaler0/count0__31_carry__2/CO[0]
                         net (fo=14, routed)          1.161    11.473    prescaler0/count0__31_carry__2_n_3
    SLICE_X50Y95         LUT3 (Prop_lut3_I1_O)        0.397    11.870 r  prescaler0/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000    11.870    prescaler0/sel0[5]
    SLICE_X50Y95         FDCE                                         r  prescaler0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.511    14.934    prescaler0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y95         FDCE                                         r  prescaler0/count_reg[5]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X50Y95         FDCE (Setup_fdce_C_D)        0.118    15.275    prescaler0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -11.870    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 prescaler0/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler0/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.467ns  (logic 4.012ns (62.041%)  route 2.455ns (37.959%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    prescaler0/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y94         FDCE                                         r  prescaler0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  prescaler0/count_reg[2]/Q
                         net (fo=1, routed)           0.454     6.147    prescaler0/count[2]
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.821 r  prescaler0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.821    prescaler0/count1_carry_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  prescaler0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.935    prescaler0/count1_carry__0_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.157 f  prescaler0/count1_carry__1/O[0]
                         net (fo=2, routed)           0.485     7.642    prescaler0/count1[9]
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.299     7.941 r  prescaler0/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.941    prescaler0/count0_carry__1_i_3_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.491 r  prescaler0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.491    prescaler0/count0_carry__1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.713 f  prescaler0/count0_carry__2/O[0]
                         net (fo=3, routed)           0.497     9.210    prescaler0/count0_carry__2_n_7
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.299     9.509 r  prescaler0/count0__31_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.509    prescaler0/count0__31_carry__1_i_2_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.041 r  prescaler0/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.041    prescaler0/count0__31_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.312 r  prescaler0/count0__31_carry__2/CO[0]
                         net (fo=14, routed)          1.018    11.330    prescaler0/count0__31_carry__2_n_3
    SLICE_X50Y96         LUT3 (Prop_lut3_I1_O)        0.373    11.703 r  prescaler0/count[10]_i_1/O
                         net (fo=1, routed)           0.000    11.703    prescaler0/sel0[10]
    SLICE_X50Y96         FDCE                                         r  prescaler0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.511    14.934    prescaler0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  prescaler0/count_reg[10]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X50Y96         FDCE (Setup_fdce_C_D)        0.077    15.234    prescaler0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -11.703    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 prescaler0/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler0/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 4.038ns (62.193%)  route 2.455ns (37.807%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    prescaler0/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y94         FDCE                                         r  prescaler0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  prescaler0/count_reg[2]/Q
                         net (fo=1, routed)           0.454     6.147    prescaler0/count[2]
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.821 r  prescaler0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.821    prescaler0/count1_carry_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  prescaler0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.935    prescaler0/count1_carry__0_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.157 f  prescaler0/count1_carry__1/O[0]
                         net (fo=2, routed)           0.485     7.642    prescaler0/count1[9]
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.299     7.941 r  prescaler0/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.941    prescaler0/count0_carry__1_i_3_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.491 r  prescaler0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.491    prescaler0/count0_carry__1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.713 f  prescaler0/count0_carry__2/O[0]
                         net (fo=3, routed)           0.497     9.210    prescaler0/count0_carry__2_n_7
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.299     9.509 r  prescaler0/count0__31_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.509    prescaler0/count0__31_carry__1_i_2_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.041 r  prescaler0/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.041    prescaler0/count0__31_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.312 r  prescaler0/count0__31_carry__2/CO[0]
                         net (fo=14, routed)          1.018    11.330    prescaler0/count0__31_carry__2_n_3
    SLICE_X50Y96         LUT3 (Prop_lut3_I1_O)        0.399    11.729 r  prescaler0/count[11]_i_1/O
                         net (fo=1, routed)           0.000    11.729    prescaler0/sel0[11]
    SLICE_X50Y96         FDCE                                         r  prescaler0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.511    14.934    prescaler0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  prescaler0/count_reg[11]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X50Y96         FDCE (Setup_fdce_C_D)        0.118    15.275    prescaler0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 prescaler0/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler0/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 4.012ns (62.307%)  route 2.427ns (37.693%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    prescaler0/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y94         FDCE                                         r  prescaler0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  prescaler0/count_reg[2]/Q
                         net (fo=1, routed)           0.454     6.147    prescaler0/count[2]
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.821 r  prescaler0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.821    prescaler0/count1_carry_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  prescaler0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.935    prescaler0/count1_carry__0_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.157 f  prescaler0/count1_carry__1/O[0]
                         net (fo=2, routed)           0.485     7.642    prescaler0/count1[9]
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.299     7.941 r  prescaler0/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.941    prescaler0/count0_carry__1_i_3_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.491 r  prescaler0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.491    prescaler0/count0_carry__1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.713 f  prescaler0/count0_carry__2/O[0]
                         net (fo=3, routed)           0.497     9.210    prescaler0/count0_carry__2_n_7
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.299     9.509 r  prescaler0/count0__31_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.509    prescaler0/count0__31_carry__1_i_2_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.041 r  prescaler0/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.041    prescaler0/count0__31_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.312 r  prescaler0/count0__31_carry__2/CO[0]
                         net (fo=14, routed)          0.991    11.303    prescaler0/count0__31_carry__2_n_3
    SLICE_X50Y95         LUT3 (Prop_lut3_I1_O)        0.373    11.676 r  prescaler0/count[6]_i_1__1/O
                         net (fo=1, routed)           0.000    11.676    prescaler0/sel0[6]
    SLICE_X50Y95         FDCE                                         r  prescaler0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.511    14.934    prescaler0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y95         FDCE                                         r  prescaler0/count_reg[6]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X50Y95         FDCE (Setup_fdce_C_D)        0.081    15.238    prescaler0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 prescaler0/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler0/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.467ns  (logic 4.040ns (62.470%)  route 2.427ns (37.530%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    prescaler0/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y94         FDCE                                         r  prescaler0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  prescaler0/count_reg[2]/Q
                         net (fo=1, routed)           0.454     6.147    prescaler0/count[2]
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.821 r  prescaler0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.821    prescaler0/count1_carry_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  prescaler0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.935    prescaler0/count1_carry__0_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.157 f  prescaler0/count1_carry__1/O[0]
                         net (fo=2, routed)           0.485     7.642    prescaler0/count1[9]
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.299     7.941 r  prescaler0/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.941    prescaler0/count0_carry__1_i_3_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.491 r  prescaler0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.491    prescaler0/count0_carry__1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.713 f  prescaler0/count0_carry__2/O[0]
                         net (fo=3, routed)           0.497     9.210    prescaler0/count0_carry__2_n_7
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.299     9.509 r  prescaler0/count0__31_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.509    prescaler0/count0__31_carry__1_i_2_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.041 r  prescaler0/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.041    prescaler0/count0__31_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.312 r  prescaler0/count0__31_carry__2/CO[0]
                         net (fo=14, routed)          0.991    11.303    prescaler0/count0__31_carry__2_n_3
    SLICE_X50Y95         LUT3 (Prop_lut3_I1_O)        0.401    11.704 r  prescaler0/count[7]_i_1__1/O
                         net (fo=1, routed)           0.000    11.704    prescaler0/sel0[7]
    SLICE_X50Y95         FDCE                                         r  prescaler0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.511    14.934    prescaler0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y95         FDCE                                         r  prescaler0/count_reg[7]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X50Y95         FDCE (Setup_fdce_C_D)        0.118    15.275    prescaler0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  3.572    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 prescaler0/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescaler0/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 4.012ns (63.513%)  route 2.305ns (36.487%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    prescaler0/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y94         FDCE                                         r  prescaler0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  prescaler0/count_reg[2]/Q
                         net (fo=1, routed)           0.454     6.147    prescaler0/count[2]
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.821 r  prescaler0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.821    prescaler0/count1_carry_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  prescaler0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.935    prescaler0/count1_carry__0_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.157 f  prescaler0/count1_carry__1/O[0]
                         net (fo=2, routed)           0.485     7.642    prescaler0/count1[9]
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.299     7.941 r  prescaler0/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.941    prescaler0/count0_carry__1_i_3_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.491 r  prescaler0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.491    prescaler0/count0_carry__1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.713 f  prescaler0/count0_carry__2/O[0]
                         net (fo=3, routed)           0.497     9.210    prescaler0/count0_carry__2_n_7
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.299     9.509 r  prescaler0/count0__31_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.509    prescaler0/count0__31_carry__1_i_2_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.041 r  prescaler0/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.041    prescaler0/count0__31_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.312 r  prescaler0/count0__31_carry__2/CO[0]
                         net (fo=14, routed)          0.869    11.180    prescaler0/count0__31_carry__2_n_3
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.373    11.553 r  prescaler0/count[12]_i_1/O
                         net (fo=1, routed)           0.000    11.553    prescaler0/sel0[12]
    SLICE_X50Y97         FDCE                                         r  prescaler0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.512    14.935    prescaler0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  prescaler0/count_reg[12]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X50Y97         FDCE (Setup_fdce_C_D)        0.077    15.235    prescaler0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                  3.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 antirrebote_vector0/inst_antirrebote_3/contador_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.529%)  route 0.369ns (66.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.566     1.485    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y98         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  antirrebote_vector0/inst_antirrebote_3/contador_reg[20]/Q
                         net (fo=3, routed)           0.241     1.868    antirrebote_vector0/inst_antirrebote_3/p_1_in
    SLICE_X56Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.913 r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_C_i_1__1/O
                         net (fo=2, routed)           0.127     2.040    antirrebote_vector0/inst_antirrebote_3/logic_OUT_C_i_1__1_n_0
    SLICE_X56Y101        FDPE                                         r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.830     1.995    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDPE                                         r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y101        FDPE (Hold_fdpe_C_D)         0.059     1.808    antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 antirrebote_vector0/inst_antirrebote_3/contador_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            antirrebote_vector0/inst_antirrebote_3/contador_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.484    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y95         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  antirrebote_vector0/inst_antirrebote_3/contador_reg[11]/Q
                         net (fo=1, routed)           0.108     1.734    antirrebote_vector0/inst_antirrebote_3/contador_reg_n_0_[11]
    SLICE_X57Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  antirrebote_vector0/inst_antirrebote_3/contador_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.842    antirrebote_vector0/inst_antirrebote_3/contador_reg[8]_i_1__1_n_4
    SLICE_X57Y95         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     2.000    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y95         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X57Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    antirrebote_vector0/inst_antirrebote_3/contador_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 antirrebote_vector0/inst_antirrebote_3/contador_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            antirrebote_vector0/inst_antirrebote_3/contador_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.484    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  antirrebote_vector0/inst_antirrebote_3/contador_reg[15]/Q
                         net (fo=1, routed)           0.108     1.734    antirrebote_vector0/inst_antirrebote_3/contador_reg_n_0_[15]
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  antirrebote_vector0/inst_antirrebote_3/contador_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.842    antirrebote_vector0/inst_antirrebote_3/contador_reg[12]_i_1__1_n_4
    SLICE_X57Y96         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     2.000    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[15]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X57Y96         FDRE (Hold_fdre_C_D)         0.105     1.589    antirrebote_vector0/inst_antirrebote_3/contador_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 antirrebote_vector0/inst_antirrebote_3/contador_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            antirrebote_vector0/inst_antirrebote_3/contador_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.566     1.485    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y97         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  antirrebote_vector0/inst_antirrebote_3/contador_reg[19]/Q
                         net (fo=1, routed)           0.108     1.735    antirrebote_vector0/inst_antirrebote_3/contador_reg_n_0_[19]
    SLICE_X57Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  antirrebote_vector0/inst_antirrebote_3/contador_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.843    antirrebote_vector0/inst_antirrebote_3/contador_reg[16]_i_1__1_n_4
    SLICE_X57Y97         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.836     2.001    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y97         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[19]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X57Y97         FDRE (Hold_fdre_C_D)         0.105     1.590    antirrebote_vector0/inst_antirrebote_3/contador_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 antirrebote_vector0/inst_antirrebote_3/contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            antirrebote_vector0/inst_antirrebote_3/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.484    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  antirrebote_vector0/inst_antirrebote_3/contador_reg[3]/Q
                         net (fo=1, routed)           0.108     1.734    antirrebote_vector0/inst_antirrebote_3/contador_reg_n_0_[3]
    SLICE_X57Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  antirrebote_vector0/inst_antirrebote_3/contador_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.842    antirrebote_vector0/inst_antirrebote_3/contador_reg[0]_i_2__1_n_4
    SLICE_X57Y93         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     2.000    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[3]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X57Y93         FDRE (Hold_fdre_C_D)         0.105     1.589    antirrebote_vector0/inst_antirrebote_3/contador_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 antirrebote_vector0/inst_antirrebote_3/contador_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            antirrebote_vector0/inst_antirrebote_3/contador_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.484    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  antirrebote_vector0/inst_antirrebote_3/contador_reg[7]/Q
                         net (fo=1, routed)           0.108     1.734    antirrebote_vector0/inst_antirrebote_3/contador_reg_n_0_[7]
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  antirrebote_vector0/inst_antirrebote_3/contador_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.842    antirrebote_vector0/inst_antirrebote_3/contador_reg[4]_i_1__1_n_4
    SLICE_X57Y94         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     2.000    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[7]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X57Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    antirrebote_vector0/inst_antirrebote_3/contador_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 antirrebote_vector0/inst_antirrebote_1/contador_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            antirrebote_vector0/inst_antirrebote_1/contador_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.484    antirrebote_vector0/inst_antirrebote_1/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  antirrebote_vector0/inst_antirrebote_1/contador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  antirrebote_vector0/inst_antirrebote_1/contador_reg[10]/Q
                         net (fo=1, routed)           0.114     1.763    antirrebote_vector0/inst_antirrebote_1/contador_reg_n_0_[10]
    SLICE_X56Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  antirrebote_vector0/inst_antirrebote_1/contador_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    antirrebote_vector0/inst_antirrebote_1/contador_reg[8]_i_1_n_5
    SLICE_X56Y96         FDRE                                         r  antirrebote_vector0/inst_antirrebote_1/contador_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     2.000    antirrebote_vector0/inst_antirrebote_1/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  antirrebote_vector0/inst_antirrebote_1/contador_reg[10]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X56Y96         FDRE (Hold_fdre_C_D)         0.134     1.618    antirrebote_vector0/inst_antirrebote_1/contador_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 antirrebote_vector0/inst_antirrebote_1/contador_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            antirrebote_vector0/inst_antirrebote_1/contador_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.484    antirrebote_vector0/inst_antirrebote_1/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y95         FDRE                                         r  antirrebote_vector0/inst_antirrebote_1/contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  antirrebote_vector0/inst_antirrebote_1/contador_reg[6]/Q
                         net (fo=1, routed)           0.114     1.763    antirrebote_vector0/inst_antirrebote_1/contador_reg_n_0_[6]
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  antirrebote_vector0/inst_antirrebote_1/contador_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    antirrebote_vector0/inst_antirrebote_1/contador_reg[4]_i_1_n_5
    SLICE_X56Y95         FDRE                                         r  antirrebote_vector0/inst_antirrebote_1/contador_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     2.000    antirrebote_vector0/inst_antirrebote_1/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y95         FDRE                                         r  antirrebote_vector0/inst_antirrebote_1/contador_reg[6]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X56Y95         FDRE (Hold_fdre_C_D)         0.134     1.618    antirrebote_vector0/inst_antirrebote_1/contador_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 antirrebote_vector0/inst_antirrebote_4/contador_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            antirrebote_vector0/inst_antirrebote_4/contador_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.558     1.477    antirrebote_vector0/inst_antirrebote_4/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y104        FDRE                                         r  antirrebote_vector0/inst_antirrebote_4/contador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.164     1.641 r  antirrebote_vector0/inst_antirrebote_4/contador_reg[10]/Q
                         net (fo=1, routed)           0.114     1.756    antirrebote_vector0/inst_antirrebote_4/contador_reg_n_0_[10]
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  antirrebote_vector0/inst_antirrebote_4/contador_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.866    antirrebote_vector0/inst_antirrebote_4/contador_reg[8]_i_1__2_n_5
    SLICE_X54Y104        FDRE                                         r  antirrebote_vector0/inst_antirrebote_4/contador_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.827     1.993    antirrebote_vector0/inst_antirrebote_4/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y104        FDRE                                         r  antirrebote_vector0/inst_antirrebote_4/contador_reg[10]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X54Y104        FDRE (Hold_fdre_C_D)         0.134     1.611    antirrebote_vector0/inst_antirrebote_4/contador_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 antirrebote_vector0/inst_antirrebote_4/contador_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            antirrebote_vector0/inst_antirrebote_4/contador_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.558     1.477    antirrebote_vector0/inst_antirrebote_4/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y105        FDRE                                         r  antirrebote_vector0/inst_antirrebote_4/contador_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDRE (Prop_fdre_C_Q)         0.164     1.641 r  antirrebote_vector0/inst_antirrebote_4/contador_reg[14]/Q
                         net (fo=1, routed)           0.114     1.756    antirrebote_vector0/inst_antirrebote_4/contador_reg_n_0_[14]
    SLICE_X54Y105        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  antirrebote_vector0/inst_antirrebote_4/contador_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.866    antirrebote_vector0/inst_antirrebote_4/contador_reg[12]_i_1__2_n_5
    SLICE_X54Y105        FDRE                                         r  antirrebote_vector0/inst_antirrebote_4/contador_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.827     1.993    antirrebote_vector0/inst_antirrebote_4/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y105        FDRE                                         r  antirrebote_vector0/inst_antirrebote_4/contador_reg[14]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X54Y105        FDRE (Hold_fdre_C_D)         0.134     1.611    antirrebote_vector0/inst_antirrebote_4/contador_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y94    antirrebote_vector0/inst_antirrebote_1/contador_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y96    antirrebote_vector0/inst_antirrebote_1/contador_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y96    antirrebote_vector0/inst_antirrebote_1/contador_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y97    antirrebote_vector0/inst_antirrebote_1/contador_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y97    antirrebote_vector0/inst_antirrebote_1/contador_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y97    antirrebote_vector0/inst_antirrebote_1/contador_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y97    antirrebote_vector0/inst_antirrebote_1/contador_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y98    antirrebote_vector0/inst_antirrebote_1/contador_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y98    antirrebote_vector0/inst_antirrebote_1/contador_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y94    antirrebote_vector0/inst_antirrebote_1/contador_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y94    antirrebote_vector0/inst_antirrebote_1/contador_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y96    antirrebote_vector0/inst_antirrebote_1/contador_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y96    antirrebote_vector0/inst_antirrebote_1/contador_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y96    antirrebote_vector0/inst_antirrebote_1/contador_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y96    antirrebote_vector0/inst_antirrebote_1/contador_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y97    antirrebote_vector0/inst_antirrebote_1/contador_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y97    antirrebote_vector0/inst_antirrebote_1/contador_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y97    antirrebote_vector0/inst_antirrebote_1/contador_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y97    antirrebote_vector0/inst_antirrebote_1/contador_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y94    antirrebote_vector0/inst_antirrebote_1/contador_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y94    antirrebote_vector0/inst_antirrebote_1/contador_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y96    antirrebote_vector0/inst_antirrebote_1/contador_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y96    antirrebote_vector0/inst_antirrebote_1/contador_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y96    antirrebote_vector0/inst_antirrebote_1/contador_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y96    antirrebote_vector0/inst_antirrebote_1/contador_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y97    antirrebote_vector0/inst_antirrebote_1/contador_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y97    antirrebote_vector0/inst_antirrebote_1/contador_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y97    antirrebote_vector0/inst_antirrebote_1/contador_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y97    antirrebote_vector0/inst_antirrebote_1/contador_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           108 Endpoints
Min Delay           108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cabin0/cabin_motor0/floor_i_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Salida_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.641ns  (logic 4.360ns (37.455%)  route 7.281ns (62.545%))
  Logic Levels:           3  (FDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDPE                         0.000     0.000 r  cabin0/cabin_motor0/floor_i_reg[0]/C
    SLICE_X52Y98         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  cabin0/cabin_motor0/floor_i_reg[0]/Q
                         net (fo=13, routed)          3.899     4.355    cabin0/cabin_motor0/floor_i_reg[3]_0[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.152     4.507 r  cabin0/cabin_motor0/Salida_display_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           3.382     7.889    Salida_display_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    11.641 r  Salida_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.641    Salida_display[3]
    K13                                                               r  Salida_display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cabin0/door_motor0/pos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.593ns  (logic 4.503ns (42.513%)  route 6.090ns (57.487%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDCE                         0.000     0.000 r  cabin0/door_motor0/pos_reg[2]/C
    SLICE_X51Y103        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cabin0/door_motor0/pos_reg[2]/Q
                         net (fo=9, routed)           1.161     1.580    cabin0/door_motor0/pos_reg_n_0_[2]
    SLICE_X52Y103        LUT3 (Prop_lut3_I1_O)        0.327     1.907 r  cabin0/door_motor0/LED_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           4.928     6.836    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.757    10.593 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.593    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cabin0/cabin_motor0/floor_i_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Salida_display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.426ns  (logic 4.387ns (42.076%)  route 6.039ns (57.924%))
  Logic Levels:           3  (FDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDPE                         0.000     0.000 r  cabin0/cabin_motor0/floor_i_reg[0]/C
    SLICE_X52Y98         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  cabin0/cabin_motor0/floor_i_reg[0]/Q
                         net (fo=13, routed)          3.899     4.355    cabin0/cabin_motor0/floor_i_reg[3]_0[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.152     4.507 r  cabin0/cabin_motor0/Salida_display_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.140     6.647    Salida_display_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.779    10.426 r  Salida_display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.426    Salida_display[6]
    T10                                                               r  Salida_display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cabin0/cabin_motor0/floor_i_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Salida_display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.172ns  (logic 4.135ns (40.655%)  route 6.037ns (59.345%))
  Logic Levels:           3  (FDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDPE                         0.000     0.000 r  cabin0/cabin_motor0/floor_i_reg[0]/C
    SLICE_X52Y98         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  cabin0/cabin_motor0/floor_i_reg[0]/Q
                         net (fo=13, routed)          3.899     4.355    cabin0/cabin_motor0/floor_i_reg[3]_0[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.124     4.479 r  cabin0/cabin_motor0/Salida_display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.138     6.617    Salida_display_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    10.172 r  Salida_display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.172    Salida_display[5]
    R10                                                               r  Salida_display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cabin0/door_motor0/pos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.622ns  (logic 4.270ns (44.377%)  route 5.352ns (55.623%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDCE                         0.000     0.000 r  cabin0/door_motor0/pos_reg[2]/C
    SLICE_X51Y103        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cabin0/door_motor0/pos_reg[2]/Q
                         net (fo=9, routed)           0.916     1.335    cabin0/door_motor0/pos_reg_n_0_[2]
    SLICE_X50Y103        LUT3 (Prop_lut3_I1_O)        0.299     1.634 r  cabin0/door_motor0/LED_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           4.436     6.070    LED_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         3.552     9.622 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.622    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cabin0/door_motor0/pos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.569ns  (logic 4.273ns (44.655%)  route 5.296ns (55.345%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDCE                         0.000     0.000 r  cabin0/door_motor0/pos_reg[2]/C
    SLICE_X51Y103        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cabin0/door_motor0/pos_reg[2]/Q
                         net (fo=9, routed)           0.906     1.325    cabin0/door_motor0/pos_reg_n_0_[2]
    SLICE_X50Y103        LUT3 (Prop_lut3_I1_O)        0.299     1.624 r  cabin0/door_motor0/LED_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           4.390     6.014    LED_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.555     9.569 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.569    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cabin0/cabin_motor0/floor_i_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Salida_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.455ns  (logic 4.433ns (46.881%)  route 5.022ns (53.119%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE                         0.000     0.000 r  cabin0/cabin_motor0/floor_i_reg[3]/C
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cabin0/cabin_motor0/floor_i_reg[3]/Q
                         net (fo=13, routed)          1.159     1.677    cabin0/cabin_motor0/floor_i_reg[3]_0[3]
    SLICE_X44Y99         LUT4 (Prop_lut4_I2_O)        0.152     1.829 r  cabin0/cabin_motor0/Salida_display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.864     5.692    Salida_display_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763     9.455 r  Salida_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.455    Salida_display[1]
    T11                                                               r  Salida_display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cabin0/cabin_motor0/floor_i_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Salida_display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.065ns  (logic 4.344ns (47.914%)  route 4.722ns (52.086%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE                         0.000     0.000 r  cabin0/cabin_motor0/floor_i_reg[2]/C
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cabin0/cabin_motor0/floor_i_reg[2]/Q
                         net (fo=14, routed)          2.612     3.068    cabin0/cabin_motor0/floor_i_reg[3]_0[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.152     3.220 r  cabin0/cabin_motor0/Salida_display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.110     5.330    Salida_display_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.736     9.065 r  Salida_display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.065    Salida_display[2]
    P15                                                               r  Salida_display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cabin0/door_motor0/pos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.876ns  (logic 4.468ns (50.342%)  route 4.408ns (49.658%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDCE                         0.000     0.000 r  cabin0/door_motor0/pos_reg[2]/C
    SLICE_X51Y103        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cabin0/door_motor0/pos_reg[2]/Q
                         net (fo=9, routed)           1.161     1.580    cabin0/door_motor0/pos_reg_n_0_[2]
    SLICE_X52Y103        LUT3 (Prop_lut3_I1_O)        0.327     1.907 r  cabin0/door_motor0/LED_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           3.247     5.154    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722     8.876 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.876    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cabin0/cabin_motor0/floor_i_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Salida_display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.785ns  (logic 4.073ns (46.363%)  route 4.712ns (53.637%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE                         0.000     0.000 r  cabin0/cabin_motor0/floor_i_reg[2]/C
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cabin0/cabin_motor0/floor_i_reg[2]/Q
                         net (fo=14, routed)          2.612     3.068    cabin0/cabin_motor0/floor_i_reg[3]_0[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     3.192 r  cabin0/cabin_motor0/Salida_display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.100     5.292    Salida_display_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.785 r  Salida_display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.785    Salida_display[4]
    K16                                                               r  Salida_display[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 strobe_gen0/strobers[1].timer_i/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            strobe_gen0/strobers[1].timer_i/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.494%)  route 0.138ns (42.506%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE                         0.000     0.000 r  strobe_gen0/strobers[1].timer_i/count_reg[3]/C
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  strobe_gen0/strobers[1].timer_i/count_reg[3]/Q
                         net (fo=7, routed)           0.138     0.279    strobe_gen0/strobers[1].timer_i/count_reg_n_0_[3]
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.324 r  strobe_gen0/strobers[1].timer_i/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.324    strobe_gen0/strobers[1].timer_i/count[5]_i_1__0_n_0
    SLICE_X53Y96         FDCE                                         r  strobe_gen0/strobers[1].timer_i/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 strobe_gen0/strobers[1].timer_i/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            strobe_gen0/strobers[1].timer_i/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE                         0.000     0.000 r  strobe_gen0/strobers[1].timer_i/count_reg[2]/C
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  strobe_gen0/strobers[1].timer_i/count_reg[2]/Q
                         net (fo=8, routed)           0.099     0.227    strobe_gen0/strobers[1].timer_i/count_reg_n_0_[2]
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.099     0.326 r  strobe_gen0/strobers[1].timer_i/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.326    strobe_gen0/strobers[1].timer_i/count[4]_i_1__0_n_0
    SLICE_X53Y96         FDCE                                         r  strobe_gen0/strobers[1].timer_i/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            fsm0/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.312%)  route 0.192ns (57.688%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDPE                         0.000     0.000 r  fsm0/FSM_onehot_state_reg[0]/C
    SLICE_X52Y100        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  fsm0/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.192     0.333    fsm0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X52Y100        FDCE                                         r  fsm0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 strobe_gen0/strobers[1].timer_i/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            strobe_gen0/strobers[1].timer_i/count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (54.956%)  route 0.152ns (45.044%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDCE                         0.000     0.000 r  strobe_gen0/strobers[1].timer_i/count_reg[7]/C
    SLICE_X55Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  strobe_gen0/strobers[1].timer_i/count_reg[7]/Q
                         net (fo=5, routed)           0.152     0.293    strobe_gen0/strobers[1].timer_i/count_reg_n_0_[7]
    SLICE_X54Y97         LUT6 (Prop_lut6_I1_O)        0.045     0.338 r  strobe_gen0/strobers[1].timer_i/count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.338    strobe_gen0/strobers[1].timer_i/count[9]_i_1_n_0
    SLICE_X54Y97         FDCE                                         r  strobe_gen0/strobers[1].timer_i/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 strobe_gen0/strobers[0].timer_i/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            strobe_gen0/strobers[0].timer_i/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.899%)  route 0.172ns (48.101%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDCE                         0.000     0.000 r  strobe_gen0/strobers[0].timer_i/count_reg[0]/C
    SLICE_X52Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  strobe_gen0/strobers[0].timer_i/count_reg[0]/Q
                         net (fo=10, routed)          0.172     0.313    strobe_gen0/strobers[0].timer_i/count_reg_n_0_[0]
    SLICE_X52Y102        LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  strobe_gen0/strobers[0].timer_i/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.358    strobe_gen0/strobers[0].timer_i/count[4]_i_1_n_0
    SLICE_X52Y102        FDCE                                         r  strobe_gen0/strobers[0].timer_i/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 strobe_gen0/strobers[1].timer_i/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            strobe_gen0/strobers[1].timer_i/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.474%)  route 0.175ns (48.526%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE                         0.000     0.000 r  strobe_gen0/strobers[1].timer_i/count_reg[4]/C
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  strobe_gen0/strobers[1].timer_i/count_reg[4]/Q
                         net (fo=6, routed)           0.175     0.316    strobe_gen0/strobers[1].timer_i/count_reg_n_0_[4]
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.361 r  strobe_gen0/strobers[1].timer_i/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.361    strobe_gen0/strobers[1].timer_i/count[6]_i_1__0_n_0
    SLICE_X54Y96         FDCE                                         r  strobe_gen0/strobers[1].timer_i/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 strobe_gen0/strobers[1].timer_i/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            strobe_gen0/strobers[1].timer_i/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDCE                         0.000     0.000 r  strobe_gen0/strobers[1].timer_i/count_reg[7]/C
    SLICE_X55Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  strobe_gen0/strobers[1].timer_i/count_reg[7]/Q
                         net (fo=5, routed)           0.179     0.320    strobe_gen0/strobers[1].timer_i/count_reg_n_0_[7]
    SLICE_X55Y98         LUT6 (Prop_lut6_I1_O)        0.045     0.365 r  strobe_gen0/strobers[1].timer_i/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.365    strobe_gen0/strobers[1].timer_i/count[7]_i_1__0_n_0
    SLICE_X55Y98         FDCE                                         r  strobe_gen0/strobers[1].timer_i/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 strobe_gen0/strobers[1].timer_i/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            strobe_gen0/strobers[1].timer_i/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDCE                         0.000     0.000 r  strobe_gen0/strobers[1].timer_i/count_reg[7]/C
    SLICE_X55Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  strobe_gen0/strobers[1].timer_i/count_reg[7]/Q
                         net (fo=5, routed)           0.181     0.322    strobe_gen0/strobers[1].timer_i/count_reg_n_0_[7]
    SLICE_X55Y98         LUT6 (Prop_lut6_I1_O)        0.045     0.367 r  strobe_gen0/strobers[1].timer_i/count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.367    strobe_gen0/strobers[1].timer_i/count[8]_i_1_n_0
    SLICE_X55Y98         FDCE                                         r  strobe_gen0/strobers[1].timer_i/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 strobe_gen0/strobers[1].timer_i/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            strobe_gen0/strobers[1].timer_i/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.596%)  route 0.182ns (49.404%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE                         0.000     0.000 r  strobe_gen0/strobers[1].timer_i/count_reg[0]/C
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  strobe_gen0/strobers[1].timer_i/count_reg[0]/Q
                         net (fo=10, routed)          0.182     0.323    strobe_gen0/strobers[1].timer_i/count_reg_n_0_[0]
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.045     0.368 r  strobe_gen0/strobers[1].timer_i/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.368    strobe_gen0/strobers[1].timer_i/count[1]_i_1__0_n_0
    SLICE_X53Y96         FDCE                                         r  strobe_gen0/strobers[1].timer_i/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 strobe_gen0/strobers[1].timer_i/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            strobe_gen0/strobers[1].timer_i/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.189ns (50.996%)  route 0.182ns (49.004%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE                         0.000     0.000 r  strobe_gen0/strobers[1].timer_i/count_reg[0]/C
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  strobe_gen0/strobers[1].timer_i/count_reg[0]/Q
                         net (fo=10, routed)          0.182     0.323    strobe_gen0/strobers[1].timer_i/count_reg_n_0_[0]
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.048     0.371 r  strobe_gen0/strobers[1].timer_i/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.371    strobe_gen0/strobers[1].timer_i/count[2]_i_1__0_n_0
    SLICE_X53Y96         FDCE                                         r  strobe_gen0/strobers[1].timer_i/count_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/FSM_onehot_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.916ns  (logic 1.014ns (20.625%)  route 3.902ns (79.375%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.611     5.213    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDPE                                         r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.731 r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/Q
                         net (fo=2, routed)           0.805     6.536    antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P_n_0
    SLICE_X56Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.660 r  antirrebote_vector0/inst_antirrebote_3/btn_memo[2]_i_1/O
                         net (fo=3, routed)           1.096     7.757    antirrebote_vector0/inst_antirrebote_1/D[1]
    SLICE_X53Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.881 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_8/O
                         net (fo=1, routed)           0.433     8.313    antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_8_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I3_O)        0.124     8.437 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.792     9.229    fsm0/btn_memo_reg[0]_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I1_O)        0.124     9.353 r  fsm0/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.776    10.130    fsm0/FSM_onehot_state[4]_i_1_n_0
    SLICE_X52Y100        FDPE                                         r  fsm0/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/FSM_onehot_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.916ns  (logic 1.014ns (20.625%)  route 3.902ns (79.375%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.611     5.213    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDPE                                         r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.731 r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/Q
                         net (fo=2, routed)           0.805     6.536    antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P_n_0
    SLICE_X56Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.660 r  antirrebote_vector0/inst_antirrebote_3/btn_memo[2]_i_1/O
                         net (fo=3, routed)           1.096     7.757    antirrebote_vector0/inst_antirrebote_1/D[1]
    SLICE_X53Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.881 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_8/O
                         net (fo=1, routed)           0.433     8.313    antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_8_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I3_O)        0.124     8.437 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.792     9.229    fsm0/btn_memo_reg[0]_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I1_O)        0.124     9.353 r  fsm0/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.776    10.130    fsm0/FSM_onehot_state[4]_i_1_n_0
    SLICE_X52Y100        FDCE                                         r  fsm0/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/FSM_onehot_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.916ns  (logic 1.014ns (20.625%)  route 3.902ns (79.375%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.611     5.213    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDPE                                         r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.731 r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/Q
                         net (fo=2, routed)           0.805     6.536    antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P_n_0
    SLICE_X56Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.660 r  antirrebote_vector0/inst_antirrebote_3/btn_memo[2]_i_1/O
                         net (fo=3, routed)           1.096     7.757    antirrebote_vector0/inst_antirrebote_1/D[1]
    SLICE_X53Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.881 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_8/O
                         net (fo=1, routed)           0.433     8.313    antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_8_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I3_O)        0.124     8.437 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.792     9.229    fsm0/btn_memo_reg[0]_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I1_O)        0.124     9.353 r  fsm0/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.776    10.130    fsm0/FSM_onehot_state[4]_i_1_n_0
    SLICE_X52Y100        FDCE                                         r  fsm0/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/FSM_onehot_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.916ns  (logic 1.014ns (20.625%)  route 3.902ns (79.375%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.611     5.213    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDPE                                         r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.731 r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/Q
                         net (fo=2, routed)           0.805     6.536    antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P_n_0
    SLICE_X56Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.660 r  antirrebote_vector0/inst_antirrebote_3/btn_memo[2]_i_1/O
                         net (fo=3, routed)           1.096     7.757    antirrebote_vector0/inst_antirrebote_1/D[1]
    SLICE_X53Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.881 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_8/O
                         net (fo=1, routed)           0.433     8.313    antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_8_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I3_O)        0.124     8.437 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.792     9.229    fsm0/btn_memo_reg[0]_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I1_O)        0.124     9.353 r  fsm0/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.776    10.130    fsm0/FSM_onehot_state[4]_i_1_n_0
    SLICE_X52Y100        FDCE                                         r  fsm0/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/FSM_onehot_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.781ns  (logic 1.014ns (21.210%)  route 3.767ns (78.790%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.611     5.213    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDPE                                         r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.731 r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/Q
                         net (fo=2, routed)           0.805     6.536    antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P_n_0
    SLICE_X56Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.660 r  antirrebote_vector0/inst_antirrebote_3/btn_memo[2]_i_1/O
                         net (fo=3, routed)           1.096     7.757    antirrebote_vector0/inst_antirrebote_1/D[1]
    SLICE_X53Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.881 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_8/O
                         net (fo=1, routed)           0.433     8.313    antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_8_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I3_O)        0.124     8.437 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.792     9.229    fsm0/btn_memo_reg[0]_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I1_O)        0.124     9.353 r  fsm0/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.641     9.994    fsm0/FSM_onehot_state[4]_i_1_n_0
    SLICE_X51Y99         FDCE                                         r  fsm0/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_memo_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.658ns  (logic 1.014ns (21.770%)  route 3.644ns (78.230%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.611     5.213    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDPE                                         r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.731 r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/Q
                         net (fo=2, routed)           0.805     6.536    antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P_n_0
    SLICE_X56Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.660 r  antirrebote_vector0/inst_antirrebote_3/btn_memo[2]_i_1/O
                         net (fo=3, routed)           1.096     7.757    antirrebote_vector0/inst_antirrebote_1/D[1]
    SLICE_X53Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.881 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_8/O
                         net (fo=1, routed)           0.433     8.313    antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_8_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I3_O)        0.124     8.437 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.677     9.114    fsm0/btn_memo_reg[0]_0
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.124     9.238 r  fsm0/btn_memo[3]_i_1/O
                         net (fo=4, routed)           0.633     9.871    fsm0/nxt_btn_memo
    SLICE_X53Y100        FDCE                                         r  fsm0/btn_memo_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_memo_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.658ns  (logic 1.014ns (21.770%)  route 3.644ns (78.230%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.611     5.213    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDPE                                         r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.731 r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/Q
                         net (fo=2, routed)           0.805     6.536    antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P_n_0
    SLICE_X56Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.660 r  antirrebote_vector0/inst_antirrebote_3/btn_memo[2]_i_1/O
                         net (fo=3, routed)           1.096     7.757    antirrebote_vector0/inst_antirrebote_1/D[1]
    SLICE_X53Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.881 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_8/O
                         net (fo=1, routed)           0.433     8.313    antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_8_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I3_O)        0.124     8.437 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.677     9.114    fsm0/btn_memo_reg[0]_0
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.124     9.238 r  fsm0/btn_memo[3]_i_1/O
                         net (fo=4, routed)           0.633     9.871    fsm0/nxt_btn_memo
    SLICE_X53Y100        FDCE                                         r  fsm0/btn_memo_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_memo_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.658ns  (logic 1.014ns (21.770%)  route 3.644ns (78.230%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.611     5.213    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDPE                                         r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.731 r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/Q
                         net (fo=2, routed)           0.805     6.536    antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P_n_0
    SLICE_X56Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.660 r  antirrebote_vector0/inst_antirrebote_3/btn_memo[2]_i_1/O
                         net (fo=3, routed)           1.096     7.757    antirrebote_vector0/inst_antirrebote_1/D[1]
    SLICE_X53Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.881 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_8/O
                         net (fo=1, routed)           0.433     8.313    antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_8_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I3_O)        0.124     8.437 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.677     9.114    fsm0/btn_memo_reg[0]_0
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.124     9.238 r  fsm0/btn_memo[3]_i_1/O
                         net (fo=4, routed)           0.633     9.871    fsm0/nxt_btn_memo
    SLICE_X53Y100        FDCE                                         r  fsm0/btn_memo_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_memo_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.658ns  (logic 1.014ns (21.770%)  route 3.644ns (78.230%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.611     5.213    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDPE                                         r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.731 r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/Q
                         net (fo=2, routed)           0.805     6.536    antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P_n_0
    SLICE_X56Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.660 r  antirrebote_vector0/inst_antirrebote_3/btn_memo[2]_i_1/O
                         net (fo=3, routed)           1.096     7.757    antirrebote_vector0/inst_antirrebote_1/D[1]
    SLICE_X53Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.881 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_8/O
                         net (fo=1, routed)           0.433     8.313    antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_8_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I3_O)        0.124     8.437 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.677     9.114    fsm0/btn_memo_reg[0]_0
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.124     9.238 r  fsm0/btn_memo[3]_i_1/O
                         net (fo=4, routed)           0.633     9.871    fsm0/nxt_btn_memo
    SLICE_X53Y100        FDCE                                         r  fsm0/btn_memo_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_memo_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.078ns  (logic 0.642ns (30.892%)  route 1.436ns (69.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.611     5.213    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDPE                                         r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.731 r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/Q
                         net (fo=2, routed)           0.805     6.536    antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P_n_0
    SLICE_X56Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.660 r  antirrebote_vector0/inst_antirrebote_3/btn_memo[2]_i_1/O
                         net (fo=3, routed)           0.631     7.292    fsm0/btn_memo_reg[3]_0[2]
    SLICE_X53Y100        FDCE                                         r  fsm0/btn_memo_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_memo_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.186ns (38.784%)  route 0.294ns (61.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.484    antirrebote_vector0/inst_antirrebote_1/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDPE                                         r  antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.625 r  antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_P/Q
                         net (fo=2, routed)           0.109     1.735    antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_P_n_0
    SLICE_X54Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.780 r  antirrebote_vector0/inst_antirrebote_1/btn_memo[0]_i_1/O
                         net (fo=3, routed)           0.184     1.964    fsm0/btn_memo_reg[3]_0[0]
    SLICE_X53Y100        FDCE                                         r  fsm0/btn_memo_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_memo_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.186ns (35.128%)  route 0.343ns (64.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.559     1.478    antirrebote_vector0/inst_antirrebote_4/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y101        FDCE                                         r  antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_C/Q
                         net (fo=2, routed)           0.234     1.854    antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_C_n_0
    SLICE_X55Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.899 r  antirrebote_vector0/inst_antirrebote_4/btn_memo[3]_i_2/O
                         net (fo=2, routed)           0.109     2.008    fsm0/btn_memo_reg[3]_0[3]
    SLICE_X53Y100        FDCE                                         r  fsm0/btn_memo_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_memo_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.186ns (33.873%)  route 0.363ns (66.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.559     1.478    antirrebote_vector0/inst_antirrebote_2/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/Q
                         net (fo=2, routed)           0.145     1.765    antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C_n_0
    SLICE_X55Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.810 r  antirrebote_vector0/inst_antirrebote_2/btn_memo[1]_i_1/O
                         net (fo=3, routed)           0.218     2.028    fsm0/btn_memo_reg[3]_0[1]
    SLICE_X53Y100        FDCE                                         r  fsm0/btn_memo_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_memo_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.655ns  (logic 0.186ns (28.379%)  route 0.469ns (71.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.560     1.479    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y101        FDCE                                         r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_C/Q
                         net (fo=2, routed)           0.236     1.857    antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_C_n_0
    SLICE_X56Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.902 r  antirrebote_vector0/inst_antirrebote_3/btn_memo[2]_i_1/O
                         net (fo=3, routed)           0.233     2.135    fsm0/btn_memo_reg[3]_0[2]
    SLICE_X53Y100        FDCE                                         r  fsm0/btn_memo_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_memo_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 0.276ns (26.555%)  route 0.763ns (73.445%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.559     1.478    antirrebote_vector0/inst_antirrebote_2/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/Q
                         net (fo=2, routed)           0.145     1.765    antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C_n_0
    SLICE_X55Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.810 r  antirrebote_vector0/inst_antirrebote_2/btn_memo[1]_i_1/O
                         net (fo=3, routed)           0.168     1.977    antirrebote_vector0/inst_antirrebote_1/D[0]
    SLICE_X53Y100        LUT6 (Prop_lut6_I0_O)        0.045     2.022 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.233     2.255    fsm0/btn_memo_reg[0]_0
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.045     2.300 r  fsm0/btn_memo[3]_i_1/O
                         net (fo=4, routed)           0.218     2.518    fsm0/nxt_btn_memo
    SLICE_X53Y100        FDCE                                         r  fsm0/btn_memo_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_memo_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 0.276ns (26.555%)  route 0.763ns (73.445%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.559     1.478    antirrebote_vector0/inst_antirrebote_2/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/Q
                         net (fo=2, routed)           0.145     1.765    antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C_n_0
    SLICE_X55Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.810 r  antirrebote_vector0/inst_antirrebote_2/btn_memo[1]_i_1/O
                         net (fo=3, routed)           0.168     1.977    antirrebote_vector0/inst_antirrebote_1/D[0]
    SLICE_X53Y100        LUT6 (Prop_lut6_I0_O)        0.045     2.022 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.233     2.255    fsm0/btn_memo_reg[0]_0
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.045     2.300 r  fsm0/btn_memo[3]_i_1/O
                         net (fo=4, routed)           0.218     2.518    fsm0/nxt_btn_memo
    SLICE_X53Y100        FDCE                                         r  fsm0/btn_memo_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_memo_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 0.276ns (26.555%)  route 0.763ns (73.445%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.559     1.478    antirrebote_vector0/inst_antirrebote_2/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/Q
                         net (fo=2, routed)           0.145     1.765    antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C_n_0
    SLICE_X55Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.810 r  antirrebote_vector0/inst_antirrebote_2/btn_memo[1]_i_1/O
                         net (fo=3, routed)           0.168     1.977    antirrebote_vector0/inst_antirrebote_1/D[0]
    SLICE_X53Y100        LUT6 (Prop_lut6_I0_O)        0.045     2.022 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.233     2.255    fsm0/btn_memo_reg[0]_0
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.045     2.300 r  fsm0/btn_memo[3]_i_1/O
                         net (fo=4, routed)           0.218     2.518    fsm0/nxt_btn_memo
    SLICE_X53Y100        FDCE                                         r  fsm0/btn_memo_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_memo_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 0.276ns (26.555%)  route 0.763ns (73.445%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.559     1.478    antirrebote_vector0/inst_antirrebote_2/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/Q
                         net (fo=2, routed)           0.145     1.765    antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C_n_0
    SLICE_X55Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.810 r  antirrebote_vector0/inst_antirrebote_2/btn_memo[1]_i_1/O
                         net (fo=3, routed)           0.168     1.977    antirrebote_vector0/inst_antirrebote_1/D[0]
    SLICE_X53Y100        LUT6 (Prop_lut6_I0_O)        0.045     2.022 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.233     2.255    fsm0/btn_memo_reg[0]_0
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.045     2.300 r  fsm0/btn_memo[3]_i_1/O
                         net (fo=4, routed)           0.218     2.518    fsm0/nxt_btn_memo
    SLICE_X53Y100        FDCE                                         r  fsm0/btn_memo_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/FSM_onehot_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.093ns  (logic 0.276ns (25.243%)  route 0.817ns (74.757%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.559     1.478    antirrebote_vector0/inst_antirrebote_2/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/Q
                         net (fo=2, routed)           0.145     1.765    antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C_n_0
    SLICE_X55Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.810 r  antirrebote_vector0/inst_antirrebote_2/btn_memo[1]_i_1/O
                         net (fo=3, routed)           0.168     1.977    antirrebote_vector0/inst_antirrebote_1/D[0]
    SLICE_X53Y100        LUT6 (Prop_lut6_I0_O)        0.045     2.022 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.284     2.306    fsm0/btn_memo_reg[0]_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I1_O)        0.045     2.351 r  fsm0/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.221     2.572    fsm0/FSM_onehot_state[4]_i_1_n_0
    SLICE_X51Y99         FDCE                                         r  fsm0/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/FSM_onehot_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.158ns  (logic 0.276ns (23.834%)  route 0.882ns (76.166%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.559     1.478    antirrebote_vector0/inst_antirrebote_2/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/Q
                         net (fo=2, routed)           0.145     1.765    antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C_n_0
    SLICE_X55Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.810 r  antirrebote_vector0/inst_antirrebote_2/btn_memo[1]_i_1/O
                         net (fo=3, routed)           0.168     1.977    antirrebote_vector0/inst_antirrebote_1/D[0]
    SLICE_X53Y100        LUT6 (Prop_lut6_I0_O)        0.045     2.022 r  antirrebote_vector0/inst_antirrebote_1/FSM_onehot_state[4]_i_5/O
                         net (fo=2, routed)           0.284     2.306    fsm0/btn_memo_reg[0]_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I1_O)        0.045     2.351 r  fsm0/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.285     2.636    fsm0/FSM_onehot_state[4]_i_1_n_0
    SLICE_X52Y100        FDPE                                         r  fsm0/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           209 Endpoints
Min Delay           209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            antirrebote_vector0/inst_antirrebote_3/contador_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.346ns  (logic 1.659ns (22.584%)  route 5.687ns (77.416%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=17, routed)          4.302     5.809    antirrebote_vector0/inst_antirrebote_3/CPU_RESETN_IBUF
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.152     5.961 r  antirrebote_vector0/inst_antirrebote_3/logic_prev_i_1__1/O
                         net (fo=22, routed)          1.385     7.346    antirrebote_vector0/inst_antirrebote_3/logic_prev_i_1__1_n_0
    SLICE_X57Y98         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.506     4.929    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y98         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[20]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            antirrebote_vector0/inst_antirrebote_3/contador_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.208ns  (logic 1.659ns (23.017%)  route 5.549ns (76.983%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=17, routed)          4.302     5.809    antirrebote_vector0/inst_antirrebote_3/CPU_RESETN_IBUF
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.152     5.961 r  antirrebote_vector0/inst_antirrebote_3/logic_prev_i_1__1/O
                         net (fo=22, routed)          1.246     7.208    antirrebote_vector0/inst_antirrebote_3/logic_prev_i_1__1_n_0
    SLICE_X57Y97         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.506     4.929    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y97         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[16]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            antirrebote_vector0/inst_antirrebote_3/contador_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.208ns  (logic 1.659ns (23.017%)  route 5.549ns (76.983%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=17, routed)          4.302     5.809    antirrebote_vector0/inst_antirrebote_3/CPU_RESETN_IBUF
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.152     5.961 r  antirrebote_vector0/inst_antirrebote_3/logic_prev_i_1__1/O
                         net (fo=22, routed)          1.246     7.208    antirrebote_vector0/inst_antirrebote_3/logic_prev_i_1__1_n_0
    SLICE_X57Y97         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.506     4.929    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y97         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[17]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            antirrebote_vector0/inst_antirrebote_3/contador_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.208ns  (logic 1.659ns (23.017%)  route 5.549ns (76.983%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=17, routed)          4.302     5.809    antirrebote_vector0/inst_antirrebote_3/CPU_RESETN_IBUF
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.152     5.961 r  antirrebote_vector0/inst_antirrebote_3/logic_prev_i_1__1/O
                         net (fo=22, routed)          1.246     7.208    antirrebote_vector0/inst_antirrebote_3/logic_prev_i_1__1_n_0
    SLICE_X57Y97         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.506     4.929    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y97         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[18]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            antirrebote_vector0/inst_antirrebote_3/contador_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.208ns  (logic 1.659ns (23.017%)  route 5.549ns (76.983%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=17, routed)          4.302     5.809    antirrebote_vector0/inst_antirrebote_3/CPU_RESETN_IBUF
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.152     5.961 r  antirrebote_vector0/inst_antirrebote_3/logic_prev_i_1__1/O
                         net (fo=22, routed)          1.246     7.208    antirrebote_vector0/inst_antirrebote_3/logic_prev_i_1__1_n_0
    SLICE_X57Y97         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.506     4.929    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y97         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[19]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            antirrebote_vector0/inst_antirrebote_3/contador_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.059ns  (logic 1.659ns (23.501%)  route 5.400ns (76.499%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=17, routed)          4.302     5.809    antirrebote_vector0/inst_antirrebote_3/CPU_RESETN_IBUF
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.152     5.961 r  antirrebote_vector0/inst_antirrebote_3/logic_prev_i_1__1/O
                         net (fo=22, routed)          1.098     7.059    antirrebote_vector0/inst_antirrebote_3/logic_prev_i_1__1_n_0
    SLICE_X57Y96         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.505     4.928    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[12]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            antirrebote_vector0/inst_antirrebote_3/contador_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.059ns  (logic 1.659ns (23.501%)  route 5.400ns (76.499%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=17, routed)          4.302     5.809    antirrebote_vector0/inst_antirrebote_3/CPU_RESETN_IBUF
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.152     5.961 r  antirrebote_vector0/inst_antirrebote_3/logic_prev_i_1__1/O
                         net (fo=22, routed)          1.098     7.059    antirrebote_vector0/inst_antirrebote_3/logic_prev_i_1__1_n_0
    SLICE_X57Y96         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.505     4.928    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[13]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            antirrebote_vector0/inst_antirrebote_3/contador_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.059ns  (logic 1.659ns (23.501%)  route 5.400ns (76.499%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=17, routed)          4.302     5.809    antirrebote_vector0/inst_antirrebote_3/CPU_RESETN_IBUF
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.152     5.961 r  antirrebote_vector0/inst_antirrebote_3/logic_prev_i_1__1/O
                         net (fo=22, routed)          1.098     7.059    antirrebote_vector0/inst_antirrebote_3/logic_prev_i_1__1_n_0
    SLICE_X57Y96         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.505     4.928    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[14]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            antirrebote_vector0/inst_antirrebote_3/contador_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.059ns  (logic 1.659ns (23.501%)  route 5.400ns (76.499%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=17, routed)          4.302     5.809    antirrebote_vector0/inst_antirrebote_3/CPU_RESETN_IBUF
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.152     5.961 r  antirrebote_vector0/inst_antirrebote_3/logic_prev_i_1__1/O
                         net (fo=22, routed)          1.098     7.059    antirrebote_vector0/inst_antirrebote_3/logic_prev_i_1__1_n_0
    SLICE_X57Y96         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.505     4.928    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/contador_reg[15]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            antirrebote_vector0/inst_antirrebote_1/contador_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.017ns  (logic 1.631ns (23.244%)  route 5.386ns (76.756%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=17, routed)          4.148     5.655    antirrebote_vector0/inst_antirrebote_1/CPU_RESETN_IBUF
    SLICE_X55Y99         LUT3 (Prop_lut3_I2_O)        0.124     5.779 r  antirrebote_vector0/inst_antirrebote_1/logic_prev_i_1/O
                         net (fo=22, routed)          1.238     7.017    antirrebote_vector0/inst_antirrebote_1/logic_prev_i_1_n_0
    SLICE_X56Y94         FDRE                                         r  antirrebote_vector0/inst_antirrebote_1/contador_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.505     4.928    antirrebote_vector0/inst_antirrebote_1/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y94         FDRE                                         r  antirrebote_vector0/inst_antirrebote_1/contador_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.270ns (55.010%)  route 0.221ns (44.990%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        LDCE                         0.000     0.000 r  antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_LDC/G
    SLICE_X55Y100        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_LDC/Q
                         net (fo=2, routed)           0.152     0.377    antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_LDC_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I4_O)        0.045     0.422 r  antirrebote_vector0/inst_antirrebote_4/logic_OUT_C_i_1__2/O
                         net (fo=2, routed)           0.069     0.491    antirrebote_vector0/inst_antirrebote_4/logic_OUT_C_i_1__2_n_0
    SLICE_X55Y101        FDCE                                         r  antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.828     1.994    antirrebote_vector0/inst_antirrebote_4/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y101        FDCE                                         r  antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_C/C

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.270ns (49.661%)  route 0.274ns (50.339%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        LDCE                         0.000     0.000 r  antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_LDC/G
    SLICE_X55Y100        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_LDC/Q
                         net (fo=2, routed)           0.152     0.377    antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_LDC_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I4_O)        0.045     0.422 r  antirrebote_vector0/inst_antirrebote_4/logic_OUT_C_i_1__2/O
                         net (fo=2, routed)           0.121     0.544    antirrebote_vector0/inst_antirrebote_4/logic_OUT_C_i_1__2_n_0
    SLICE_X54Y100        FDPE                                         r  antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.828     1.994    antirrebote_vector0/inst_antirrebote_4/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y100        FDPE                                         r  antirrebote_vector0/inst_antirrebote_4/logic_OUT_reg_P/C

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.289ns (42.982%)  route 0.383ns (57.018%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        LDCE                         0.000     0.000 r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_LDC/G
    SLICE_X56Y100        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_LDC/Q
                         net (fo=2, routed)           0.256     0.500    antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_LDC_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I4_O)        0.045     0.545 r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_C_i_1__1/O
                         net (fo=2, routed)           0.127     0.672    antirrebote_vector0/inst_antirrebote_3/logic_OUT_C_i_1__1_n_0
    SLICE_X56Y101        FDPE                                         r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.830     1.995    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDPE                                         r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_P/C

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.265ns (39.136%)  route 0.412ns (60.864%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        LDCE                         0.000     0.000 r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_LDC/G
    SLICE_X55Y103        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_LDC/Q
                         net (fo=2, routed)           0.284     0.504    antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_LDC_n_0
    SLICE_X55Y102        LUT6 (Prop_lut6_I4_O)        0.045     0.549 r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_C_i_1__0/O
                         net (fo=2, routed)           0.128     0.677    antirrebote_vector0/inst_antirrebote_2/logic_OUT_C_i_1__0_n_0
    SLICE_X55Y102        FDCE                                         r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.828     1.994    antirrebote_vector0/inst_antirrebote_2/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y102        FDCE                                         r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_C/C

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.223ns (32.608%)  route 0.461ns (67.392%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         LDCE                         0.000     0.000 r  antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_LDC/G
    SLICE_X54Y99         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_LDC/Q
                         net (fo=2, routed)           0.349     0.527    antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_LDC_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I4_O)        0.045     0.572 r  antirrebote_vector0/inst_antirrebote_1/logic_OUT_C_i_1/O
                         net (fo=2, routed)           0.112     0.684    antirrebote_vector0/inst_antirrebote_1/logic_OUT_C_i_1_n_0
    SLICE_X53Y99         FDPE                                         r  antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     2.000    antirrebote_vector0/inst_antirrebote_1/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y99         FDPE                                         r  antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_P/C

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.265ns (36.521%)  route 0.461ns (63.479%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        LDCE                         0.000     0.000 r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_LDC/G
    SLICE_X55Y103        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_LDC/Q
                         net (fo=2, routed)           0.284     0.504    antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_LDC_n_0
    SLICE_X55Y102        LUT6 (Prop_lut6_I4_O)        0.045     0.549 r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_C_i_1__0/O
                         net (fo=2, routed)           0.176     0.726    antirrebote_vector0/inst_antirrebote_2/logic_OUT_C_i_1__0_n_0
    SLICE_X55Y104        FDPE                                         r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.827     1.993    antirrebote_vector0/inst_antirrebote_2/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y104        FDPE                                         r  antirrebote_vector0/inst_antirrebote_2/logic_OUT_reg_P/C

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.289ns (39.446%)  route 0.444ns (60.554%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        LDCE                         0.000     0.000 r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_LDC/G
    SLICE_X56Y100        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_LDC/Q
                         net (fo=2, routed)           0.256     0.500    antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_LDC_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I4_O)        0.045     0.545 r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_C_i_1__1/O
                         net (fo=2, routed)           0.188     0.733    antirrebote_vector0/inst_antirrebote_3/logic_OUT_C_i_1__1_n_0
    SLICE_X57Y101        FDCE                                         r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.830     1.995    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y101        FDCE                                         r  antirrebote_vector0/inst_antirrebote_3/logic_OUT_reg_C/C

Slack:                    inf
  Source:                 antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.223ns (29.482%)  route 0.533ns (70.518%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         LDCE                         0.000     0.000 r  antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_LDC/G
    SLICE_X54Y99         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_LDC/Q
                         net (fo=2, routed)           0.349     0.527    antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_LDC_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I4_O)        0.045     0.572 r  antirrebote_vector0/inst_antirrebote_1/logic_OUT_C_i_1/O
                         net (fo=2, routed)           0.184     0.756    antirrebote_vector0/inst_antirrebote_1/logic_OUT_C_i_1_n_0
    SLICE_X54Y98         FDCE                                         r  antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.835     2.000    antirrebote_vector0/inst_antirrebote_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDCE                                         r  antirrebote_vector0/inst_antirrebote_1/logic_OUT_reg_C/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            antirrebote_vector0/inst_antirrebote_4/logic_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.460ns  (logic 0.254ns (17.370%)  route 1.206ns (82.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  SW_IBUF[3]_inst/O
                         net (fo=5, routed)           1.206     1.460    antirrebote_vector0/inst_antirrebote_4/SW_IBUF[0]
    SLICE_X54Y101        FDRE                                         r  antirrebote_vector0/inst_antirrebote_4/logic_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.828     1.994    antirrebote_vector0/inst_antirrebote_4/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y101        FDRE                                         r  antirrebote_vector0/inst_antirrebote_4/logic_prev_reg/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            antirrebote_vector0/inst_antirrebote_3/logic_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.497ns  (logic 0.235ns (15.727%)  route 1.261ns (84.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  SW_IBUF[2]_inst/O
                         net (fo=5, routed)           1.261     1.497    antirrebote_vector0/inst_antirrebote_3/SW_IBUF[0]
    SLICE_X57Y99         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/logic_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.836     2.001    antirrebote_vector0/inst_antirrebote_3/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  antirrebote_vector0/inst_antirrebote_3/logic_prev_reg/C





