Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu Mar 17 16:51:45 2022
| Host         : 5e51b3163f10 running 64-bit NIbuntu 16.04.7 LTS
| Command      : report_timing_summary -max_paths 10 -file TOP_CitirocRedoutFullV_timing_summary_routed.rpt -rpx TOP_CitirocRedoutFullV_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_CitirocRedoutFullV
| Device       : 7k160t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[10] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[11] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[12] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[13] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[14] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[15] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[16] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[17] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[18] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[19] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[1] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[20] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[21] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[22] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[23] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[24] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[25] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[26] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[27] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[28] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[29] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[2] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[30] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[31] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[3] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[4] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[5] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[6] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[7] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[8] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: A_TRG[9] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[10] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[11] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[12] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[13] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[14] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[15] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[16] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[17] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[18] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[19] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[1] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[20] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[21] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[22] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[23] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[24] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[25] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[26] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[27] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[28] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[29] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[2] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[30] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[31] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[3] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[4] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[5] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[6] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[7] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[8] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_TRG[9] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[10] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[11] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[12] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[13] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[14] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[15] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[16] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[17] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[18] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[19] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[1] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[20] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[21] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[22] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[23] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[24] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[25] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[26] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[27] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[28] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[29] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[2] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[30] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[31] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[3] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[4] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[5] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[6] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[7] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[8] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C_TRG[9] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[10] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[11] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[12] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[13] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[14] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[15] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[16] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[17] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[18] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[19] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[1] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[20] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[21] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[22] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[23] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[24] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[25] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[26] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[27] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[28] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[29] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[2] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[30] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[31] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[3] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[4] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[5] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[6] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[7] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[8] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D_TRG[9] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CDCE0/SPI_MASTER_CLKGEN/Inst_spi_timing_module/clock_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_enable_d_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: USBInterface/INT_RUNSTART_WR_reg[0]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: USBInterface/Inst_ft600_fifo245_core/SEC_SYS/iCAPCLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[24]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[25]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[26]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[27]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[28]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[29]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[30]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[31]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_A_WR_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[24]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[25]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[26]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[27]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[28]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[29]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[30]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[31]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_B_WR_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[24]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[25]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[26]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[27]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[28]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[29]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[30]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[31]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_C_WR_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[24]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[25]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[26]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[27]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[28]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[29]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[30]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[31]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: USBInterface/REG_TRIG_MASK_D_WR_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 312 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 194 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 106 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.067        0.000                      0               171809        0.054        0.000                      0               171767        0.264        0.000                       0                 97825  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
ADC_1_CLK_A_P                  {0.000 1.142}        2.283           438.020         
  ADC_DESER1_n_1               {0.000 6.849}        15.981          62.574          
D_LVDS_DCLK                    {0.000 3.125}        6.250           160.000         
  clk_out3_DTClockGenerator    {0.000 4.883}        9.766           102.400         
    clkfbout_fast_clock        {0.000 4.883}        9.766           102.400         
  clk_out5_DTClockGenerator    {0.000 15.625}       31.250          32.000          
  clkfbout_DTClockGenerator    {0.000 15.625}       31.250          32.000          
clk_100                        {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0           {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_0           {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0           {0.000 5.000}        10.000          100.000         
clk_ftdi                       {0.000 5.000}        10.000          100.000         
tdc_05ns_pll_IST/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_tdc_05ns_pll        {0.000 4.000}        8.000           125.000         
  clk_out2_tdc_05ns_pll        {2.000 6.000}        8.000           125.000         
  clk_out3_tdc_05ns_pll        {0.000 2.000}        4.000           250.000         
  clk_out4_tdc_05ns_pll        {0.500 2.500}        4.000           250.000         
  clk_out5_tdc_05ns_pll        {1.000 3.000}        4.000           250.000         
  clk_out6_tdc_05ns_pll        {1.500 3.500}        4.000           250.000         
  clkfbout_tdc_05ns_pll        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_1_CLK_A_P                                                                                                                                                                    1.034        0.000                       0                    66  
  ADC_DESER1_n_1                    10.285        0.000                      0                 2862        0.108        0.000                      0                 2862        6.499        0.000                       0                  1392  
D_LVDS_DCLK                                                                                                                                                                      1.625        0.000                       0                     1  
  clk_out3_DTClockGenerator                                                                                                                                                      2.883        0.000                       0                     3  
    clkfbout_fast_clock                                                                                                                                                          8.357        0.000                       0                     3  
  clk_out5_DTClockGenerator                                                                                                                                                     29.841        0.000                       0                     2  
  clkfbout_DTClockGenerator                                                                                                                                                     29.841        0.000                       0                     3  
clk_100                              5.994        0.000                      0                  337        0.125        0.000                      0                  337        3.000        0.000                       0                   156  
  clk_out1_clk_wiz_0                                                                                                                                                             0.264        0.000                       0                     3  
  clk_out3_clk_wiz_0                33.560        0.000                      0                  509        0.178        0.000                      0                  509       19.600        0.000                       0                   208  
  clkfbout_clk_wiz_0                                                                                                                                                             8.929        0.000                       0                     2  
clk_ftdi                             3.939        0.000                      0                 2124        0.108        0.000                      0                 2124        4.600        0.000                       0                  1078  
tdc_05ns_pll_IST/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_tdc_05ns_pll              0.067        0.000                      0               160653        0.054        0.000                      0               160653        3.358        0.000                       0                 94894  
  clk_out2_tdc_05ns_pll                                                                                                                                                          6.591        0.000                       0                     2  
  clk_out3_tdc_05ns_pll                                                                                                                                                          2.592        0.000                       0                     2  
  clk_out4_tdc_05ns_pll                                                                                                                                                          2.592        0.000                       0                     2  
  clk_out5_tdc_05ns_pll                                                                                                                                                          2.592        0.000                       0                     2  
  clk_out6_tdc_05ns_pll                                                                                                                                                          2.592        0.000                       0                     2  
  clkfbout_tdc_05ns_pll                                                                                                                                                          6.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_tdc_05ns_pll  ADC_DESER1_n_1               7.288        0.000                      0                    9                                                                        
clk_100                clk_out3_clk_wiz_0           5.295        0.000                      0                  284        0.208        0.000                      0                  284  
clk_out1_tdc_05ns_pll  clk_ftdi                     7.251        0.000                      0                   12                                                                        
ADC_DESER1_n_1         clk_out1_tdc_05ns_pll       14.644        0.000                      0                    9                                                                        
clk_ftdi               clk_out1_tdc_05ns_pll        9.256        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      ADC_DESER1_n_1         ADC_DESER1_n_1              14.944        0.000                      0                   38        0.302        0.000                      0                   38  
**async_default**      clk_ftdi               clk_ftdi                     7.660        0.000                      0                   58        0.176        0.000                      0                   58  
**async_default**      clk_out1_tdc_05ns_pll  clk_out1_tdc_05ns_pll        2.763        0.000                      0                 5139        0.185        0.000                      0                 5139  
**async_default**      clk_100                clk_out3_clk_wiz_0           7.025        0.000                      0                   41        0.251        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_1_CLK_A_P
  To Clock:  ADC_1_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_1_CLK_A_P
Waveform(ns):       { 0.000 1.142 }
Period(ns):         2.283
Sources:            { ADC_1_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.283       1.034      BUFIO_X1Y9     adcs/adc_interface1/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.283       1.034      BUFR_X1Y9      adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y110  adcs/adc_interface1/ADC_DESER1/pins[10].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y110  adcs/adc_interface1/ADC_DESER1/pins[10].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y109  adcs/adc_interface1/ADC_DESER1/pins[10].iserdese2_slave/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y109  adcs/adc_interface1/ADC_DESER1/pins[10].iserdese2_slave/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y120  adcs/adc_interface1/ADC_DESER1/pins[11].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y120  adcs/adc_interface1/ADC_DESER1/pins[11].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y119  adcs/adc_interface1/ADC_DESER1/pins[11].iserdese2_slave/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y119  adcs/adc_interface1/ADC_DESER1/pins[11].iserdese2_slave/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack       10.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.285ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B3/BLSlock_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 0.402ns (7.374%)  route 5.049ns (92.626%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.923ns = ( 18.904 - 15.981 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.634     3.297    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X92Y149        FDRE                                         r  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDRE (Prop_fdre_C_Q)         0.236     3.533 f  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/Q
                         net (fo=34, routed)          1.941     5.474    adcs/adc_interface1/AF_B3/sstart_bitsleep
    SLICE_X108Y122       LUT2 (Prop_lut2_I1_O)        0.123     5.597 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          1.954     7.551    adcs/adc_interface1/AF_B3/BLSlock_counter_reg[0]_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.043     7.594 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_1__10/O
                         net (fo=32, routed)          1.154     8.749    adcs/adc_interface1/AF_B3/BLSlock_counter
    SLICE_X94Y134        FDRE                                         r  adcs/adc_interface1/AF_B3/BLSlock_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.568    18.904    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X94Y134        FDRE                                         r  adcs/adc_interface1/AF_B3/BLSlock_counter_reg[3]/C
                         clock pessimism              0.343    19.247    
                         clock uncertainty           -0.035    19.212    
    SLICE_X94Y134        FDRE (Setup_fdre_C_CE)      -0.178    19.034    adcs/adc_interface1/AF_B3/BLSlock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         19.034    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                 10.285    

Slack (MET) :             10.285ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B3/BLSlock_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 0.402ns (7.374%)  route 5.049ns (92.626%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.923ns = ( 18.904 - 15.981 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.634     3.297    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X92Y149        FDRE                                         r  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDRE (Prop_fdre_C_Q)         0.236     3.533 f  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/Q
                         net (fo=34, routed)          1.941     5.474    adcs/adc_interface1/AF_B3/sstart_bitsleep
    SLICE_X108Y122       LUT2 (Prop_lut2_I1_O)        0.123     5.597 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          1.954     7.551    adcs/adc_interface1/AF_B3/BLSlock_counter_reg[0]_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.043     7.594 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_1__10/O
                         net (fo=32, routed)          1.154     8.749    adcs/adc_interface1/AF_B3/BLSlock_counter
    SLICE_X94Y134        FDRE                                         r  adcs/adc_interface1/AF_B3/BLSlock_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.568    18.904    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X94Y134        FDRE                                         r  adcs/adc_interface1/AF_B3/BLSlock_counter_reg[4]/C
                         clock pessimism              0.343    19.247    
                         clock uncertainty           -0.035    19.212    
    SLICE_X94Y134        FDRE (Setup_fdre_C_CE)      -0.178    19.034    adcs/adc_interface1/AF_B3/BLSlock_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         19.034    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                 10.285    

Slack (MET) :             10.285ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B3/BLSlock_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 0.402ns (7.374%)  route 5.049ns (92.626%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.923ns = ( 18.904 - 15.981 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.634     3.297    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X92Y149        FDRE                                         r  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDRE (Prop_fdre_C_Q)         0.236     3.533 f  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/Q
                         net (fo=34, routed)          1.941     5.474    adcs/adc_interface1/AF_B3/sstart_bitsleep
    SLICE_X108Y122       LUT2 (Prop_lut2_I1_O)        0.123     5.597 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          1.954     7.551    adcs/adc_interface1/AF_B3/BLSlock_counter_reg[0]_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.043     7.594 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_1__10/O
                         net (fo=32, routed)          1.154     8.749    adcs/adc_interface1/AF_B3/BLSlock_counter
    SLICE_X94Y134        FDRE                                         r  adcs/adc_interface1/AF_B3/BLSlock_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.568    18.904    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X94Y134        FDRE                                         r  adcs/adc_interface1/AF_B3/BLSlock_counter_reg[5]/C
                         clock pessimism              0.343    19.247    
                         clock uncertainty           -0.035    19.212    
    SLICE_X94Y134        FDRE (Setup_fdre_C_CE)      -0.178    19.034    adcs/adc_interface1/AF_B3/BLSlock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.034    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                 10.285    

Slack (MET) :             10.317ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B3/BLSlock_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.402ns (7.462%)  route 4.986ns (92.538%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 18.907 - 15.981 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.634     3.297    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X92Y149        FDRE                                         r  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDRE (Prop_fdre_C_Q)         0.236     3.533 f  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/Q
                         net (fo=34, routed)          1.941     5.474    adcs/adc_interface1/AF_B3/sstart_bitsleep
    SLICE_X108Y122       LUT2 (Prop_lut2_I1_O)        0.123     5.597 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          1.954     7.551    adcs/adc_interface1/AF_B3/BLSlock_counter_reg[0]_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.043     7.594 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_1__10/O
                         net (fo=32, routed)          1.091     8.685    adcs/adc_interface1/AF_B3/BLSlock_counter
    SLICE_X90Y135        FDRE                                         r  adcs/adc_interface1/AF_B3/BLSlock_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.571    18.907    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X90Y135        FDRE                                         r  adcs/adc_interface1/AF_B3/BLSlock_counter_reg[1]/C
                         clock pessimism              0.308    19.215    
                         clock uncertainty           -0.035    19.180    
    SLICE_X90Y135        FDRE (Setup_fdre_C_CE)      -0.178    19.002    adcs/adc_interface1/AF_B3/BLSlock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                 10.317    

Slack (MET) :             10.317ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B3/BLSlock_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.402ns (7.462%)  route 4.986ns (92.538%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 18.907 - 15.981 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.634     3.297    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X92Y149        FDRE                                         r  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDRE (Prop_fdre_C_Q)         0.236     3.533 f  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/Q
                         net (fo=34, routed)          1.941     5.474    adcs/adc_interface1/AF_B3/sstart_bitsleep
    SLICE_X108Y122       LUT2 (Prop_lut2_I1_O)        0.123     5.597 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          1.954     7.551    adcs/adc_interface1/AF_B3/BLSlock_counter_reg[0]_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.043     7.594 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_1__10/O
                         net (fo=32, routed)          1.091     8.685    adcs/adc_interface1/AF_B3/BLSlock_counter
    SLICE_X90Y135        FDRE                                         r  adcs/adc_interface1/AF_B3/BLSlock_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.571    18.907    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X90Y135        FDRE                                         r  adcs/adc_interface1/AF_B3/BLSlock_counter_reg[2]/C
                         clock pessimism              0.308    19.215    
                         clock uncertainty           -0.035    19.180    
    SLICE_X90Y135        FDRE (Setup_fdre_C_CE)      -0.178    19.002    adcs/adc_interface1/AF_B3/BLSlock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                 10.317    

Slack (MET) :             10.317ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B3/BLSlock_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.402ns (7.462%)  route 4.986ns (92.538%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 18.907 - 15.981 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.634     3.297    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X92Y149        FDRE                                         r  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDRE (Prop_fdre_C_Q)         0.236     3.533 f  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/Q
                         net (fo=34, routed)          1.941     5.474    adcs/adc_interface1/AF_B3/sstart_bitsleep
    SLICE_X108Y122       LUT2 (Prop_lut2_I1_O)        0.123     5.597 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          1.954     7.551    adcs/adc_interface1/AF_B3/BLSlock_counter_reg[0]_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.043     7.594 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_1__10/O
                         net (fo=32, routed)          1.091     8.685    adcs/adc_interface1/AF_B3/BLSlock_counter
    SLICE_X90Y135        FDRE                                         r  adcs/adc_interface1/AF_B3/BLSlock_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.571    18.907    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X90Y135        FDRE                                         r  adcs/adc_interface1/AF_B3/BLSlock_counter_reg[6]/C
                         clock pessimism              0.308    19.215    
                         clock uncertainty           -0.035    19.180    
    SLICE_X90Y135        FDRE (Setup_fdre_C_CE)      -0.178    19.002    adcs/adc_interface1/AF_B3/BLSlock_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                 10.317    

Slack (MET) :             10.317ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B3/BLSlock_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.402ns (7.462%)  route 4.986ns (92.538%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 18.907 - 15.981 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.634     3.297    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X92Y149        FDRE                                         r  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDRE (Prop_fdre_C_Q)         0.236     3.533 f  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/Q
                         net (fo=34, routed)          1.941     5.474    adcs/adc_interface1/AF_B3/sstart_bitsleep
    SLICE_X108Y122       LUT2 (Prop_lut2_I1_O)        0.123     5.597 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          1.954     7.551    adcs/adc_interface1/AF_B3/BLSlock_counter_reg[0]_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.043     7.594 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_1__10/O
                         net (fo=32, routed)          1.091     8.685    adcs/adc_interface1/AF_B3/BLSlock_counter
    SLICE_X90Y135        FDRE                                         r  adcs/adc_interface1/AF_B3/BLSlock_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.571    18.907    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X90Y135        FDRE                                         r  adcs/adc_interface1/AF_B3/BLSlock_counter_reg[7]/C
                         clock pessimism              0.308    19.215    
                         clock uncertainty           -0.035    19.180    
    SLICE_X90Y135        FDRE (Setup_fdre_C_CE)      -0.178    19.002    adcs/adc_interface1/AF_B3/BLSlock_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                 10.317    

Slack (MET) :             10.325ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B3/BLSlock_counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.402ns (7.471%)  route 4.979ns (92.529%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 18.908 - 15.981 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.634     3.297    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X92Y149        FDRE                                         r  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDRE (Prop_fdre_C_Q)         0.236     3.533 f  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/Q
                         net (fo=34, routed)          1.941     5.474    adcs/adc_interface1/AF_B3/sstart_bitsleep
    SLICE_X108Y122       LUT2 (Prop_lut2_I1_O)        0.123     5.597 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          1.954     7.551    adcs/adc_interface1/AF_B3/BLSlock_counter_reg[0]_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.043     7.594 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_1__10/O
                         net (fo=32, routed)          1.084     8.678    adcs/adc_interface1/AF_B3/BLSlock_counter
    SLICE_X90Y136        FDRE                                         r  adcs/adc_interface1/AF_B3/BLSlock_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.572    18.908    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X90Y136        FDRE                                         r  adcs/adc_interface1/AF_B3/BLSlock_counter_reg[11]/C
                         clock pessimism              0.308    19.216    
                         clock uncertainty           -0.035    19.181    
    SLICE_X90Y136        FDRE (Setup_fdre_C_CE)      -0.178    19.003    adcs/adc_interface1/AF_B3/BLSlock_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         19.003    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                 10.325    

Slack (MET) :             10.325ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B3/BLSlock_counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.402ns (7.471%)  route 4.979ns (92.529%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 18.908 - 15.981 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.634     3.297    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X92Y149        FDRE                                         r  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDRE (Prop_fdre_C_Q)         0.236     3.533 f  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/Q
                         net (fo=34, routed)          1.941     5.474    adcs/adc_interface1/AF_B3/sstart_bitsleep
    SLICE_X108Y122       LUT2 (Prop_lut2_I1_O)        0.123     5.597 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          1.954     7.551    adcs/adc_interface1/AF_B3/BLSlock_counter_reg[0]_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.043     7.594 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_1__10/O
                         net (fo=32, routed)          1.084     8.678    adcs/adc_interface1/AF_B3/BLSlock_counter
    SLICE_X90Y136        FDRE                                         r  adcs/adc_interface1/AF_B3/BLSlock_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.572    18.908    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X90Y136        FDRE                                         r  adcs/adc_interface1/AF_B3/BLSlock_counter_reg[12]/C
                         clock pessimism              0.308    19.216    
                         clock uncertainty           -0.035    19.181    
    SLICE_X90Y136        FDRE (Setup_fdre_C_CE)      -0.178    19.003    adcs/adc_interface1/AF_B3/BLSlock_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         19.003    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                 10.325    

Slack (MET) :             10.325ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B3/BLSlock_counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.402ns (7.471%)  route 4.979ns (92.529%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 18.908 - 15.981 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.634     3.297    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X92Y149        FDRE                                         r  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDRE (Prop_fdre_C_Q)         0.236     3.533 f  adcs/adc_interface1/AF_B3/sstart_bitsleep_reg/Q
                         net (fo=34, routed)          1.941     5.474    adcs/adc_interface1/AF_B3/sstart_bitsleep
    SLICE_X108Y122       LUT2 (Prop_lut2_I1_O)        0.123     5.597 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__15/O
                         net (fo=32, routed)          1.954     7.551    adcs/adc_interface1/AF_B3/BLSlock_counter_reg[0]_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.043     7.594 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_1__10/O
                         net (fo=32, routed)          1.084     8.678    adcs/adc_interface1/AF_B3/BLSlock_counter
    SLICE_X90Y136        FDRE                                         r  adcs/adc_interface1/AF_B3/BLSlock_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.572    18.908    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X90Y136        FDRE                                         r  adcs/adc_interface1/AF_B3/BLSlock_counter_reg[14]/C
                         clock pessimism              0.308    19.216    
                         clock uncertainty           -0.035    19.181    
    SLICE_X90Y136        FDRE (Setup_fdre_C_CE)      -0.178    19.003    adcs/adc_interface1/AF_B3/BLSlock_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         19.003    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                 10.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.272     1.370    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X103Y134       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y134       FDRE (Prop_fdre_C_Q)         0.100     1.470 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     1.525    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X103Y134       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.307     1.615    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X103Y134       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.245     1.370    
    SLICE_X103Y134       FDRE (Hold_fdre_C_D)         0.047     1.417    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.272     1.370    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDPE (Prop_fdpe_C_Q)         0.100     1.470 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     1.525    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X107Y136       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.308     1.616    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.246     1.370    
    SLICE_X107Y136       FDPE (Hold_fdpe_C_D)         0.047     1.417    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.273     1.371    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X103Y137       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y137       FDPE (Prop_fdpe_C_Q)         0.100     1.471 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.526    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X103Y137       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.309     1.617    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X103Y137       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.246     1.371    
    SLICE_X103Y137       FDPE (Hold_fdpe_C_D)         0.047     1.418    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.272     1.370    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X102Y136       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y136       FDRE (Prop_fdre_C_Q)         0.100     1.470 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.057     1.527    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X102Y136       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.308     1.616    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X102Y136       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.246     1.370    
    SLICE_X102Y136       FDRE (Hold_fdre_C_D)         0.047     1.417    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.300     1.398    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X100Y135       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y135       FDRE (Prop_fdre_C_Q)         0.100     1.498 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.057     1.555    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X100Y135       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.338     1.646    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X100Y135       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.248     1.398    
    SLICE_X100Y135       FDRE (Hold_fdre_C_D)         0.047     1.445    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.272     1.370    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X102Y135       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y135       FDRE (Prop_fdre_C_Q)         0.100     1.470 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     1.526    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X102Y135       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.308     1.616    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X102Y135       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.246     1.370    
    SLICE_X102Y135       FDRE (Hold_fdre_C_D)         0.044     1.414    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.300     1.398    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X100Y135       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y135       FDRE (Prop_fdre_C_Q)         0.100     1.498 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     1.554    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X100Y135       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.338     1.646    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X100Y135       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.248     1.398    
    SLICE_X100Y135       FDRE (Hold_fdre_C_D)         0.044     1.442    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.272     1.370    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X102Y135       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y135       FDRE (Prop_fdre_C_Q)         0.100     1.470 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.060     1.530    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X102Y135       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.308     1.616    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X102Y135       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.246     1.370    
    SLICE_X102Y135       FDRE (Hold_fdre_C_D)         0.047     1.417    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.272     1.370    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X102Y134       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y134       FDRE (Prop_fdre_C_Q)         0.100     1.470 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.060     1.530    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X102Y134       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.307     1.615    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X102Y134       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.245     1.370    
    SLICE_X102Y134       FDRE (Hold_fdre_C_D)         0.047     1.417    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.272     1.370    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X102Y136       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y136       FDRE (Prop_fdre_C_Q)         0.100     1.470 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.060     1.530    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X102Y136       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.308     1.616    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X102Y136       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.246     1.370    
    SLICE_X102Y136       FDRE (Hold_fdre_C_D)         0.047     1.417    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1
Waveform(ns):       { 0.000 6.849 }
Period(ns):         15.981
Sources:            { adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y110   adcs/adc_interface1/ADC_DESER1/pins[10].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y120   adcs/adc_interface1/ADC_DESER1/pins[11].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y116   adcs/adc_interface1/ADC_DESER1/pins[12].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y144   adcs/adc_interface1/ADC_DESER1/pins[13].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y140   adcs/adc_interface1/ADC_DESER1/pins[14].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y148   adcs/adc_interface1/ADC_DESER1/pins[15].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y118   adcs/adc_interface1/ADC_DESER1/pins[16].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y122   adcs/adc_interface1/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y112   adcs/adc_interface1/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y128   adcs/adc_interface1/ADC_DESER1/pins[3].idelaye2_bus/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X102Y135  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X102Y135  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X102Y147  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X102Y147  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X102Y147  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X102Y147  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X103Y149  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         9.132       8.732      SLICE_X103Y133  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X109Y108  adcs/adc_interface1/ADDESR[4].ADC_A_4_reg[4]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X109Y108  adcs/adc_interface1/ADDESR[5].ADC_A_4_reg[5]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X102Y136  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X100Y135  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X100Y135  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X100Y135  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X102Y136  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X100Y135  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X100Y135  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X100Y135  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
High Pulse Width  Slow    FDPE/C      n/a            0.350         6.849       6.499      SLICE_X107Y136  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Slow    FDPE/C      n/a            0.350         6.849       6.499      SLICE_X107Y136  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  D_LVDS_DCLK
  To Clock:  D_LVDS_DCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         D_LVDS_DCLK
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { D_LVDS_DCLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         6.250       5.179      MMCME2_ADV_X1Y1  dcm_top/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y1  dcm_top/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y1  dcm_top/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y1  dcm_top/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y1  dcm_top/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y1  dcm_top/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_DTClockGenerator
  To Clock:  clk_out3_DTClockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.883ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_DTClockGenerator
Waveform(ns):       { 0.000 4.883 }
Period(ns):         9.766
Sources:            { dcm_top/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         9.766       8.357      BUFGCTRL_X0Y11   dcm_top/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.071         9.766       8.695      MMCME2_ADV_X0Y3  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         9.766       8.695      MMCME2_ADV_X1Y1  dcm_top/inst/mmcm_adv_inst/CLKOUT2
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       9.766       90.234     MMCME2_ADV_X0Y3  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       9.766       203.594    MMCME2_ADV_X1Y1  dcm_top/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.883       2.883      MMCME2_ADV_X0Y3  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.883       2.883      MMCME2_ADV_X0Y3  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.883       2.883      MMCME2_ADV_X0Y3  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.883       2.883      MMCME2_ADV_X0Y3  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_fast_clock
  To Clock:  clkfbout_fast_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_fast_clock
Waveform(ns):       { 0.000 4.883 }
Period(ns):         9.766
Sources:            { FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         9.766       8.357      BUFGCTRL_X0Y18   FASTCLOCKGEN/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         9.766       8.695      MMCME2_ADV_X0Y3  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         9.766       8.695      MMCME2_ADV_X0Y3  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.766       90.234     MMCME2_ADV_X0Y3  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.766       203.594    MMCME2_ADV_X0Y3  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_DTClockGenerator
  To Clock:  clk_out5_DTClockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       29.841ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_DTClockGenerator
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { dcm_top/inst/mmcm_adv_inst/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         31.250      29.841     BUFGCTRL_X0Y0    dcm_top/inst/clkout5_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071         31.250      30.179     MMCME2_ADV_X1Y1  dcm_top/inst/mmcm_adv_inst/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       31.250      182.110    MMCME2_ADV_X1Y1  dcm_top/inst/mmcm_adv_inst/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DTClockGenerator
  To Clock:  clkfbout_DTClockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       29.841ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DTClockGenerator
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { dcm_top/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         31.250      29.841     BUFGCTRL_X0Y10   dcm_top/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         31.250      30.179     MMCME2_ADV_X1Y1  dcm_top/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         31.250      30.179     MMCME2_ADV_X1Y1  dcm_top/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       31.250      68.750     MMCME2_ADV_X1Y1  dcm_top/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       31.250      182.110    MMCME2_ADV_X1Y1  dcm_top/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        5.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.395ns (10.604%)  route 3.330ns (89.396%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 13.575 - 10.000 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.266     3.946    CDCE0/clk_in1
    SLICE_X93Y185        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y185        FDRE (Prop_fdre_C_Q)         0.223     4.169 r  CDCE0/FSM_onehot_cfg_state_machine_reg[6]/Q
                         net (fo=5, routed)           0.542     4.710    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[6]
    SLICE_X93Y182        LUT6 (Prop_lut6_I1_O)        0.043     4.753 r  CDCE0/FSM_onehot_cfg_state_machine[19]_i_3/O
                         net (fo=8, routed)           0.862     5.615    CDCE0/FSM_onehot_cfg_state_machine[19]_i_3_n_0
    SLICE_X95Y189        LUT4 (Prop_lut4_I1_O)        0.043     5.658 r  CDCE0/FSM_onehot_cfg_state_machine[21]_i_2/O
                         net (fo=3, routed)           0.308     5.966    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[16]
    SLICE_X95Y188        LUT6 (Prop_lut6_I2_O)        0.043     6.009 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_4/O
                         net (fo=2, routed)           0.607     6.616    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_4_n_0
    SLICE_X98Y187        LUT6 (Prop_lut6_I2_O)        0.043     6.659 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          1.012     7.671    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X97Y184        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.128    13.575    CDCE0/clk_in1
    SLICE_X97Y184        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[10]/C
                         clock pessimism              0.325    13.901    
                         clock uncertainty           -0.035    13.865    
    SLICE_X97Y184        FDRE (Setup_fdre_C_CE)      -0.201    13.664    CDCE0/FSM_onehot_cfg_state_machine_reg[10]
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.395ns (10.604%)  route 3.330ns (89.396%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 13.575 - 10.000 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.266     3.946    CDCE0/clk_in1
    SLICE_X93Y185        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y185        FDRE (Prop_fdre_C_Q)         0.223     4.169 r  CDCE0/FSM_onehot_cfg_state_machine_reg[6]/Q
                         net (fo=5, routed)           0.542     4.710    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[6]
    SLICE_X93Y182        LUT6 (Prop_lut6_I1_O)        0.043     4.753 r  CDCE0/FSM_onehot_cfg_state_machine[19]_i_3/O
                         net (fo=8, routed)           0.862     5.615    CDCE0/FSM_onehot_cfg_state_machine[19]_i_3_n_0
    SLICE_X95Y189        LUT4 (Prop_lut4_I1_O)        0.043     5.658 r  CDCE0/FSM_onehot_cfg_state_machine[21]_i_2/O
                         net (fo=3, routed)           0.308     5.966    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[16]
    SLICE_X95Y188        LUT6 (Prop_lut6_I2_O)        0.043     6.009 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_4/O
                         net (fo=2, routed)           0.607     6.616    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_4_n_0
    SLICE_X98Y187        LUT6 (Prop_lut6_I2_O)        0.043     6.659 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          1.012     7.671    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X97Y184        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.128    13.575    CDCE0/clk_in1
    SLICE_X97Y184        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[11]/C
                         clock pessimism              0.325    13.901    
                         clock uncertainty           -0.035    13.865    
    SLICE_X97Y184        FDRE (Setup_fdre_C_CE)      -0.201    13.664    CDCE0/FSM_onehot_cfg_state_machine_reg[11]
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.395ns (10.604%)  route 3.330ns (89.396%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 13.575 - 10.000 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.266     3.946    CDCE0/clk_in1
    SLICE_X93Y185        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y185        FDRE (Prop_fdre_C_Q)         0.223     4.169 r  CDCE0/FSM_onehot_cfg_state_machine_reg[6]/Q
                         net (fo=5, routed)           0.542     4.710    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[6]
    SLICE_X93Y182        LUT6 (Prop_lut6_I1_O)        0.043     4.753 r  CDCE0/FSM_onehot_cfg_state_machine[19]_i_3/O
                         net (fo=8, routed)           0.862     5.615    CDCE0/FSM_onehot_cfg_state_machine[19]_i_3_n_0
    SLICE_X95Y189        LUT4 (Prop_lut4_I1_O)        0.043     5.658 r  CDCE0/FSM_onehot_cfg_state_machine[21]_i_2/O
                         net (fo=3, routed)           0.308     5.966    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[16]
    SLICE_X95Y188        LUT6 (Prop_lut6_I2_O)        0.043     6.009 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_4/O
                         net (fo=2, routed)           0.607     6.616    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_4_n_0
    SLICE_X98Y187        LUT6 (Prop_lut6_I2_O)        0.043     6.659 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          1.012     7.671    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X97Y184        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.128    13.575    CDCE0/clk_in1
    SLICE_X97Y184        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
                         clock pessimism              0.325    13.901    
                         clock uncertainty           -0.035    13.865    
    SLICE_X97Y184        FDRE (Setup_fdre_C_CE)      -0.201    13.664    CDCE0/FSM_onehot_cfg_state_machine_reg[5]
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.395ns (10.809%)  route 3.259ns (89.191%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 13.573 - 10.000 ) 
    Source Clock Delay      (SCD):    3.945ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.265     3.945    CDCE0/clk_in1
    SLICE_X97Y184        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y184        FDRE (Prop_fdre_C_Q)         0.223     4.168 r  CDCE0/FSM_onehot_cfg_state_machine_reg[10]/Q
                         net (fo=3, routed)           0.551     4.719    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[10]
    SLICE_X93Y182        LUT6 (Prop_lut6_I0_O)        0.043     4.762 r  CDCE0/FSM_onehot_cfg_state_machine[19]_i_3/O
                         net (fo=8, routed)           0.862     5.623    CDCE0/FSM_onehot_cfg_state_machine[19]_i_3_n_0
    SLICE_X95Y189        LUT4 (Prop_lut4_I1_O)        0.043     5.666 r  CDCE0/FSM_onehot_cfg_state_machine[21]_i_2/O
                         net (fo=3, routed)           0.308     5.974    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[16]
    SLICE_X95Y188        LUT6 (Prop_lut6_I2_O)        0.043     6.017 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_4/O
                         net (fo=2, routed)           0.607     6.624    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_4_n_0
    SLICE_X98Y187        LUT6 (Prop_lut6_I2_O)        0.043     6.667 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.932     7.599    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X93Y182        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.126    13.573    CDCE0/clk_in1
    SLICE_X93Y182        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
                         clock pessimism              0.325    13.899    
                         clock uncertainty           -0.035    13.863    
    SLICE_X93Y182        FDRE (Setup_fdre_C_CE)      -0.201    13.662    CDCE0/FSM_onehot_cfg_state_machine_reg[3]
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.395ns (10.809%)  route 3.259ns (89.191%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 13.573 - 10.000 ) 
    Source Clock Delay      (SCD):    3.945ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.265     3.945    CDCE0/clk_in1
    SLICE_X97Y184        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y184        FDRE (Prop_fdre_C_Q)         0.223     4.168 r  CDCE0/FSM_onehot_cfg_state_machine_reg[10]/Q
                         net (fo=3, routed)           0.551     4.719    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[10]
    SLICE_X93Y182        LUT6 (Prop_lut6_I0_O)        0.043     4.762 r  CDCE0/FSM_onehot_cfg_state_machine[19]_i_3/O
                         net (fo=8, routed)           0.862     5.623    CDCE0/FSM_onehot_cfg_state_machine[19]_i_3_n_0
    SLICE_X95Y189        LUT4 (Prop_lut4_I1_O)        0.043     5.666 r  CDCE0/FSM_onehot_cfg_state_machine[21]_i_2/O
                         net (fo=3, routed)           0.308     5.974    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[16]
    SLICE_X95Y188        LUT6 (Prop_lut6_I2_O)        0.043     6.017 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_4/O
                         net (fo=2, routed)           0.607     6.624    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_4_n_0
    SLICE_X98Y187        LUT6 (Prop_lut6_I2_O)        0.043     6.667 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.932     7.599    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X93Y182        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.126    13.573    CDCE0/clk_in1
    SLICE_X93Y182        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[4]/C
                         clock pessimism              0.325    13.899    
                         clock uncertainty           -0.035    13.863    
    SLICE_X93Y182        FDRE (Setup_fdre_C_CE)      -0.201    13.662    CDCE0/FSM_onehot_cfg_state_machine_reg[4]
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.395ns (11.366%)  route 3.080ns (88.634%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 13.576 - 10.000 ) 
    Source Clock Delay      (SCD):    3.945ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.265     3.945    CDCE0/clk_in1
    SLICE_X97Y184        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y184        FDRE (Prop_fdre_C_Q)         0.223     4.168 r  CDCE0/FSM_onehot_cfg_state_machine_reg[10]/Q
                         net (fo=3, routed)           0.551     4.719    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[10]
    SLICE_X93Y182        LUT6 (Prop_lut6_I0_O)        0.043     4.762 r  CDCE0/FSM_onehot_cfg_state_machine[19]_i_3/O
                         net (fo=8, routed)           0.862     5.623    CDCE0/FSM_onehot_cfg_state_machine[19]_i_3_n_0
    SLICE_X95Y189        LUT4 (Prop_lut4_I1_O)        0.043     5.666 r  CDCE0/FSM_onehot_cfg_state_machine[21]_i_2/O
                         net (fo=3, routed)           0.308     5.974    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[16]
    SLICE_X95Y188        LUT6 (Prop_lut6_I2_O)        0.043     6.017 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_4/O
                         net (fo=2, routed)           0.607     6.624    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_4_n_0
    SLICE_X98Y187        LUT6 (Prop_lut6_I2_O)        0.043     6.667 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.753     7.420    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X93Y185        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.129    13.576    CDCE0/clk_in1
    SLICE_X93Y185        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[6]/C
                         clock pessimism              0.325    13.902    
                         clock uncertainty           -0.035    13.866    
    SLICE_X93Y185        FDRE (Setup_fdre_C_CE)      -0.201    13.665    CDCE0/FSM_onehot_cfg_state_machine_reg[6]
  -------------------------------------------------------------------
                         required time                         13.665    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.395ns (11.366%)  route 3.080ns (88.634%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 13.576 - 10.000 ) 
    Source Clock Delay      (SCD):    3.945ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.265     3.945    CDCE0/clk_in1
    SLICE_X97Y184        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y184        FDRE (Prop_fdre_C_Q)         0.223     4.168 r  CDCE0/FSM_onehot_cfg_state_machine_reg[10]/Q
                         net (fo=3, routed)           0.551     4.719    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[10]
    SLICE_X93Y182        LUT6 (Prop_lut6_I0_O)        0.043     4.762 r  CDCE0/FSM_onehot_cfg_state_machine[19]_i_3/O
                         net (fo=8, routed)           0.862     5.623    CDCE0/FSM_onehot_cfg_state_machine[19]_i_3_n_0
    SLICE_X95Y189        LUT4 (Prop_lut4_I1_O)        0.043     5.666 r  CDCE0/FSM_onehot_cfg_state_machine[21]_i_2/O
                         net (fo=3, routed)           0.308     5.974    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[16]
    SLICE_X95Y188        LUT6 (Prop_lut6_I2_O)        0.043     6.017 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_4/O
                         net (fo=2, routed)           0.607     6.624    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_4_n_0
    SLICE_X98Y187        LUT6 (Prop_lut6_I2_O)        0.043     6.667 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.753     7.420    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X93Y185        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.129    13.576    CDCE0/clk_in1
    SLICE_X93Y185        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[7]/C
                         clock pessimism              0.325    13.902    
                         clock uncertainty           -0.035    13.866    
    SLICE_X93Y185        FDRE (Setup_fdre_C_CE)      -0.201    13.665    CDCE0/FSM_onehot_cfg_state_machine_reg[7]
  -------------------------------------------------------------------
                         required time                         13.665    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.395ns (11.366%)  route 3.080ns (88.634%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 13.576 - 10.000 ) 
    Source Clock Delay      (SCD):    3.945ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.265     3.945    CDCE0/clk_in1
    SLICE_X97Y184        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y184        FDRE (Prop_fdre_C_Q)         0.223     4.168 r  CDCE0/FSM_onehot_cfg_state_machine_reg[10]/Q
                         net (fo=3, routed)           0.551     4.719    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[10]
    SLICE_X93Y182        LUT6 (Prop_lut6_I0_O)        0.043     4.762 r  CDCE0/FSM_onehot_cfg_state_machine[19]_i_3/O
                         net (fo=8, routed)           0.862     5.623    CDCE0/FSM_onehot_cfg_state_machine[19]_i_3_n_0
    SLICE_X95Y189        LUT4 (Prop_lut4_I1_O)        0.043     5.666 r  CDCE0/FSM_onehot_cfg_state_machine[21]_i_2/O
                         net (fo=3, routed)           0.308     5.974    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[16]
    SLICE_X95Y188        LUT6 (Prop_lut6_I2_O)        0.043     6.017 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_4/O
                         net (fo=2, routed)           0.607     6.624    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_4_n_0
    SLICE_X98Y187        LUT6 (Prop_lut6_I2_O)        0.043     6.667 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.753     7.420    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X93Y185        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.129    13.576    CDCE0/clk_in1
    SLICE_X93Y185        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
                         clock pessimism              0.325    13.902    
                         clock uncertainty           -0.035    13.866    
    SLICE_X93Y185        FDRE (Setup_fdre_C_CE)      -0.201    13.665    CDCE0/FSM_onehot_cfg_state_machine_reg[9]
  -------------------------------------------------------------------
                         required time                         13.665    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/phy_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.530ns (15.344%)  route 2.924ns (84.656%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 13.573 - 10.000 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.271     3.951    CDCE0/clk_in1
    SLICE_X98Y190        FDRE                                         r  CDCE0/contatore_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y190        FDRE (Prop_fdre_C_Q)         0.259     4.210 r  CDCE0/contatore_reg[16]/Q
                         net (fo=4, routed)           0.637     4.847    CDCE0/contatore_reg_n_0_[16]
    SLICE_X99Y189        LUT4 (Prop_lut4_I0_O)        0.049     4.896 f  CDCE0/phy_data[31]_i_4/O
                         net (fo=4, routed)           0.467     5.363    CDCE0/phy_data[31]_i_4_n_0
    SLICE_X99Y190        LUT5 (Prop_lut5_I4_O)        0.136     5.499 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_11/O
                         net (fo=1, routed)           0.434     5.933    CDCE0/FSM_onehot_cfg_state_machine[24]_i_11_n_0
    SLICE_X99Y189        LUT5 (Prop_lut5_I3_O)        0.043     5.976 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=35, routed)          0.601     6.577    CDCE0/FSM_onehot_cfg_state_machine[24]_i_5_n_0
    SLICE_X98Y186        LUT5 (Prop_lut5_I4_O)        0.043     6.620 r  CDCE0/phy_data[31]_i_1/O
                         net (fo=28, routed)          0.785     7.405    CDCE0/phy_start
    SLICE_X99Y182        FDRE                                         r  CDCE0/phy_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.126    13.573    CDCE0/clk_in1
    SLICE_X99Y182        FDRE                                         r  CDCE0/phy_data_reg[20]/C
                         clock pessimism              0.346    13.920    
                         clock uncertainty           -0.035    13.884    
    SLICE_X99Y182        FDRE (Setup_fdre_C_CE)      -0.201    13.683    CDCE0/phy_data_reg[20]
  -------------------------------------------------------------------
                         required time                         13.683    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/phy_data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.530ns (15.344%)  route 2.924ns (84.656%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 13.573 - 10.000 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.271     3.951    CDCE0/clk_in1
    SLICE_X98Y190        FDRE                                         r  CDCE0/contatore_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y190        FDRE (Prop_fdre_C_Q)         0.259     4.210 r  CDCE0/contatore_reg[16]/Q
                         net (fo=4, routed)           0.637     4.847    CDCE0/contatore_reg_n_0_[16]
    SLICE_X99Y189        LUT4 (Prop_lut4_I0_O)        0.049     4.896 f  CDCE0/phy_data[31]_i_4/O
                         net (fo=4, routed)           0.467     5.363    CDCE0/phy_data[31]_i_4_n_0
    SLICE_X99Y190        LUT5 (Prop_lut5_I4_O)        0.136     5.499 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_11/O
                         net (fo=1, routed)           0.434     5.933    CDCE0/FSM_onehot_cfg_state_machine[24]_i_11_n_0
    SLICE_X99Y189        LUT5 (Prop_lut5_I3_O)        0.043     5.976 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=35, routed)          0.601     6.577    CDCE0/FSM_onehot_cfg_state_machine[24]_i_5_n_0
    SLICE_X98Y186        LUT5 (Prop_lut5_I4_O)        0.043     6.620 r  CDCE0/phy_data[31]_i_1/O
                         net (fo=28, routed)          0.785     7.405    CDCE0/phy_start
    SLICE_X99Y182        FDRE                                         r  CDCE0/phy_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.126    13.573    CDCE0/clk_in1
    SLICE_X99Y182        FDRE                                         r  CDCE0/phy_data_reg[24]/C
                         clock pessimism              0.346    13.920    
                         clock uncertainty           -0.035    13.884    
    SLICE_X99Y182        FDRE (Setup_fdre_C_CE)      -0.201    13.683    CDCE0/phy_data_reg[24]
  -------------------------------------------------------------------
                         required time                         13.683    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                  6.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.843%)  route 0.097ns (49.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.561     1.623    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/phy_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.100     1.723 r  CDCE0/phy_data_reg[18]/Q
                         net (fo=1, routed)           0.097     1.820    CDCE0/SPI_MASTER_CLKGEN/D[14]
    SLICE_X98Y184        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.764     2.064    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X98Y184        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[18]/C
                         clock pessimism             -0.427     1.636    
    SLICE_X98Y184        FDRE (Hold_fdre_C_D)         0.059     1.695    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.926%)  route 0.100ns (50.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.560     1.622    CDCE0/clk_in1
    SLICE_X99Y182        FDRE                                         r  CDCE0/phy_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y182        FDRE (Prop_fdre_C_Q)         0.100     1.722 r  CDCE0/phy_data_reg[25]/Q
                         net (fo=1, routed)           0.100     1.822    CDCE0/SPI_MASTER_CLKGEN/D[20]
    SLICE_X98Y184        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.764     2.064    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X98Y184        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[25]/C
                         clock pessimism             -0.427     1.636    
    SLICE_X98Y184        FDRE (Hold_fdre_C_D)         0.059     1.695    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.860%)  route 0.105ns (51.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.561     1.623    CDCE0/clk_in1
    SLICE_X99Y183        FDRE                                         r  CDCE0/phy_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y183        FDRE (Prop_fdre_C_Q)         0.100     1.723 r  CDCE0/phy_data_reg[31]/Q
                         net (fo=1, routed)           0.105     1.828    CDCE0/SPI_MASTER_CLKGEN/D[26]
    SLICE_X100Y184       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.764     2.064    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X100Y184       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[31]/C
                         clock pessimism             -0.410     1.653    
    SLICE_X100Y184       FDRE (Hold_fdre_C_D)         0.044     1.697    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/phy_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.577%)  route 0.107ns (45.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.562     1.624    CDCE0/clk_in1
    SLICE_X97Y184        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y184        FDRE (Prop_fdre_C_Q)         0.100     1.724 r  CDCE0/FSM_onehot_cfg_state_machine_reg[11]/Q
                         net (fo=13, routed)          0.107     1.831    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[11]
    SLICE_X98Y185        LUT4 (Prop_lut4_I3_O)        0.028     1.859 r  CDCE0/phy_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    CDCE0/phy_data[0]_i_1_n_0
    SLICE_X98Y185        FDRE                                         r  CDCE0/phy_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.765     2.065    CDCE0/clk_in1
    SLICE_X98Y185        FDRE                                         r  CDCE0/phy_data_reg[0]/C
                         clock pessimism             -0.427     1.637    
    SLICE_X98Y185        FDRE (Hold_fdre_C_D)         0.087     1.724    CDCE0/phy_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.996%)  route 0.104ns (51.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.562     1.624    CDCE0/clk_in1
    SLICE_X99Y186        FDSE                                         r  CDCE0/phy_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y186        FDSE (Prop_fdse_C_Q)         0.100     1.724 r  CDCE0/phy_data_reg[10]/Q
                         net (fo=1, routed)           0.104     1.828    CDCE0/SPI_MASTER_CLKGEN/D[10]
    SLICE_X100Y186       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.765     2.065    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X100Y186       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[10]/C
                         clock pessimism             -0.410     1.654    
    SLICE_X100Y186       FDRE (Hold_fdre_C_D)         0.032     1.686    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.766%)  route 0.124ns (49.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.626    CDCE0/clk_in1
    SLICE_X95Y189        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y189        FDRE (Prop_fdre_C_Q)         0.100     1.726 r  CDCE0/FSM_onehot_cfg_state_machine_reg[14]/Q
                         net (fo=7, routed)           0.124     1.850    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[14]
    SLICE_X94Y189        LUT6 (Prop_lut6_I1_O)        0.028     1.878 r  CDCE0/FSM_onehot_cfg_state_machine[15]_i_1/O
                         net (fo=1, routed)           0.000     1.878    CDCE0/FSM_onehot_cfg_state_machine[15]_i_1_n_0
    SLICE_X94Y189        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.768     2.068    CDCE0/clk_in1
    SLICE_X94Y189        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[15]/C
                         clock pessimism             -0.430     1.637    
    SLICE_X94Y189        FDRE (Hold_fdre_C_D)         0.087     1.724    CDCE0/FSM_onehot_cfg_state_machine_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.146ns (56.965%)  route 0.110ns (43.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.626    CDCE0/clk_in1
    SLICE_X94Y189        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y189        FDRE (Prop_fdre_C_Q)         0.118     1.744 r  CDCE0/FSM_onehot_cfg_state_machine_reg[18]/Q
                         net (fo=3, routed)           0.110     1.854    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[18]
    SLICE_X94Y188        LUT6 (Prop_lut6_I1_O)        0.028     1.882 r  CDCE0/FSM_onehot_cfg_state_machine[19]_i_1/O
                         net (fo=1, routed)           0.000     1.882    CDCE0/FSM_onehot_cfg_state_machine[19]_i_1_n_0
    SLICE_X94Y188        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.768     2.068    CDCE0/clk_in1
    SLICE_X94Y188        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[19]/C
                         clock pessimism             -0.427     1.640    
    SLICE_X94Y188        FDRE (Hold_fdre_C_D)         0.087     1.727    CDCE0/FSM_onehot_cfg_state_machine_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.366%)  route 0.126ns (49.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.626    CDCE0/clk_in1
    SLICE_X95Y189        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y189        FDRE (Prop_fdre_C_Q)         0.100     1.726 f  CDCE0/FSM_onehot_cfg_state_machine_reg[14]/Q
                         net (fo=7, routed)           0.126     1.852    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[14]
    SLICE_X94Y189        LUT6 (Prop_lut6_I4_O)        0.028     1.880 r  CDCE0/FSM_onehot_cfg_state_machine[17]_i_1/O
                         net (fo=1, routed)           0.000     1.880    CDCE0/FSM_onehot_cfg_state_machine[17]_i_1_n_0
    SLICE_X94Y189        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.768     2.068    CDCE0/clk_in1
    SLICE_X94Y189        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[17]/C
                         clock pessimism             -0.430     1.637    
    SLICE_X94Y189        FDRE (Hold_fdre_C_D)         0.087     1.724    CDCE0/FSM_onehot_cfg_state_machine_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/phy_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.654%)  route 0.102ns (44.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.562     1.624    CDCE0/clk_in1
    SLICE_X93Y185        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y185        FDRE (Prop_fdre_C_Q)         0.100     1.724 r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/Q
                         net (fo=9, routed)           0.102     1.826    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[9]
    SLICE_X95Y186        LUT4 (Prop_lut4_I1_O)        0.028     1.854 r  CDCE0/phy_data[17]_i_1/O
                         net (fo=1, routed)           0.000     1.854    CDCE0/phy_data[17]_i_1_n_0
    SLICE_X95Y186        FDRE                                         r  CDCE0/phy_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.765     2.065    CDCE0/clk_in1
    SLICE_X95Y186        FDRE                                         r  CDCE0/phy_data_reg[17]/C
                         clock pessimism             -0.427     1.637    
    SLICE_X95Y186        FDRE (Hold_fdre_C_D)         0.060     1.697    CDCE0/phy_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/phy_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.146ns (63.516%)  route 0.084ns (36.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.626    CDCE0/clk_in1
    SLICE_X94Y188        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y188        FDRE (Prop_fdre_C_Q)         0.118     1.744 r  CDCE0/FSM_onehot_cfg_state_machine_reg[21]/Q
                         net (fo=16, routed)          0.084     1.828    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[21]
    SLICE_X95Y188        LUT6 (Prop_lut6_I5_O)        0.028     1.856 r  CDCE0/phy_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    CDCE0/phy_data[1]_i_1_n_0
    SLICE_X95Y188        FDRE                                         r  CDCE0/phy_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.768     2.068    CDCE0/clk_in1
    SLICE_X95Y188        FDRE                                         r  CDCE0/phy_data_reg[1]/C
                         clock pessimism             -0.430     1.637    
    SLICE_X95Y188        FDRE (Hold_fdre_C_D)         0.060     1.697    CDCE0/phy_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         10.000      8.592      BUFGCTRL_X0Y4    clk_100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y4  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X101Y186   CDCE0/SPI_MASTER_CLKGEN/Inst_spi_timing_module/contatore_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X98Y184    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[26]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X98Y184    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[27]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X98Y184    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[28]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X98Y184    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[29]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X100Y184   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[30]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X100Y184   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[31]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X100Y184   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y4  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y4  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y4  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X100Y189   CDCE0/phy_start_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X101Y186   CDCE0/SPI_MASTER_CLKGEN/Inst_spi_timing_module/contatore_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X98Y184    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[26]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X98Y184    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[27]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X98Y184    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[28]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X98Y184    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[29]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X100Y184   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[30]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X100Y184   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[31]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y4  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y4  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X99Y181    CDCE0/CK_CONFIG_DONE_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X95Y187    CDCE0/FSM_onehot_cfg_state_machine_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X97Y184    CDCE0/FSM_onehot_cfg_state_machine_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X97Y184    CDCE0/FSM_onehot_cfg_state_machine_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X95Y189    CDCE0/FSM_onehot_cfg_state_machine_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X94Y189    CDCE0/FSM_onehot_cfg_state_machine_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X93Y188    CDCE0/FSM_onehot_cfg_state_machine_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X94Y189    CDCE0/FSM_onehot_cfg_state_machine_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y16   adcs/dcm_ref/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y4  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y4  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.560ns  (required time - arrival time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.395ns (6.516%)  route 5.667ns (93.484%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns = ( 46.641 - 40.000 ) 
    Source Clock Delay      (SCD):    7.346ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.262     7.346    adcs/dcm_ref_n_2
    SLICE_X87Y186        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y186        FDRE (Prop_fdre_C_Q)         0.223     7.569 f  adcs/aaprog.WATCH_DOG_reg[30]/Q
                         net (fo=3, routed)           0.487     8.056    adcs/aaprog.WATCH_DOG_reg_n_0_[30]
    SLICE_X86Y186        LUT4 (Prop_lut4_I2_O)        0.043     8.099 f  adcs/aaprog.WATCH_DOG[31]_i_20/O
                         net (fo=1, routed)           0.328     8.427    adcs/aaprog.WATCH_DOG[31]_i_20_n_0
    SLICE_X86Y185        LUT5 (Prop_lut5_I4_O)        0.043     8.470 f  adcs/aaprog.WATCH_DOG[31]_i_14/O
                         net (fo=1, routed)           0.612     9.082    adcs/aaprog.WATCH_DOG[31]_i_14_n_0
    SLICE_X86Y182        LUT4 (Prop_lut4_I3_O)        0.043     9.125 r  adcs/aaprog.WATCH_DOG[31]_i_4/O
                         net (fo=35, routed)          1.414    10.539    adcs/aaprog.WATCH_DOG[31]_i_4_n_0
    SLICE_X92Y174        LUT6 (Prop_lut6_I2_O)        0.043    10.582 r  adcs/aaprog.WATCH_DOG[31]_i_1/O
                         net (fo=32, routed)          2.826    13.407    adcs/aaprog.WATCH_DOG[31]_i_1_n_0
    SLICE_X87Y186        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.124    46.641    adcs/dcm_ref_n_2
    SLICE_X87Y186        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[29]/C
                         clock pessimism              0.704    47.346    
                         clock uncertainty           -0.074    47.271    
    SLICE_X87Y186        FDRE (Setup_fdre_C_R)       -0.304    46.967    adcs/aaprog.WATCH_DOG_reg[29]
  -------------------------------------------------------------------
                         required time                         46.967    
                         arrival time                         -13.407    
  -------------------------------------------------------------------
                         slack                                 33.560    

Slack (MET) :             33.560ns  (required time - arrival time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.395ns (6.516%)  route 5.667ns (93.484%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns = ( 46.641 - 40.000 ) 
    Source Clock Delay      (SCD):    7.346ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.262     7.346    adcs/dcm_ref_n_2
    SLICE_X87Y186        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y186        FDRE (Prop_fdre_C_Q)         0.223     7.569 f  adcs/aaprog.WATCH_DOG_reg[30]/Q
                         net (fo=3, routed)           0.487     8.056    adcs/aaprog.WATCH_DOG_reg_n_0_[30]
    SLICE_X86Y186        LUT4 (Prop_lut4_I2_O)        0.043     8.099 f  adcs/aaprog.WATCH_DOG[31]_i_20/O
                         net (fo=1, routed)           0.328     8.427    adcs/aaprog.WATCH_DOG[31]_i_20_n_0
    SLICE_X86Y185        LUT5 (Prop_lut5_I4_O)        0.043     8.470 f  adcs/aaprog.WATCH_DOG[31]_i_14/O
                         net (fo=1, routed)           0.612     9.082    adcs/aaprog.WATCH_DOG[31]_i_14_n_0
    SLICE_X86Y182        LUT4 (Prop_lut4_I3_O)        0.043     9.125 r  adcs/aaprog.WATCH_DOG[31]_i_4/O
                         net (fo=35, routed)          1.414    10.539    adcs/aaprog.WATCH_DOG[31]_i_4_n_0
    SLICE_X92Y174        LUT6 (Prop_lut6_I2_O)        0.043    10.582 r  adcs/aaprog.WATCH_DOG[31]_i_1/O
                         net (fo=32, routed)          2.826    13.407    adcs/aaprog.WATCH_DOG[31]_i_1_n_0
    SLICE_X87Y186        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.124    46.641    adcs/dcm_ref_n_2
    SLICE_X87Y186        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[30]/C
                         clock pessimism              0.704    47.346    
                         clock uncertainty           -0.074    47.271    
    SLICE_X87Y186        FDRE (Setup_fdre_C_R)       -0.304    46.967    adcs/aaprog.WATCH_DOG_reg[30]
  -------------------------------------------------------------------
                         required time                         46.967    
                         arrival time                         -13.407    
  -------------------------------------------------------------------
                         slack                                 33.560    

Slack (MET) :             33.560ns  (required time - arrival time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.395ns (6.516%)  route 5.667ns (93.484%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns = ( 46.641 - 40.000 ) 
    Source Clock Delay      (SCD):    7.346ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.262     7.346    adcs/dcm_ref_n_2
    SLICE_X87Y186        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y186        FDRE (Prop_fdre_C_Q)         0.223     7.569 f  adcs/aaprog.WATCH_DOG_reg[30]/Q
                         net (fo=3, routed)           0.487     8.056    adcs/aaprog.WATCH_DOG_reg_n_0_[30]
    SLICE_X86Y186        LUT4 (Prop_lut4_I2_O)        0.043     8.099 f  adcs/aaprog.WATCH_DOG[31]_i_20/O
                         net (fo=1, routed)           0.328     8.427    adcs/aaprog.WATCH_DOG[31]_i_20_n_0
    SLICE_X86Y185        LUT5 (Prop_lut5_I4_O)        0.043     8.470 f  adcs/aaprog.WATCH_DOG[31]_i_14/O
                         net (fo=1, routed)           0.612     9.082    adcs/aaprog.WATCH_DOG[31]_i_14_n_0
    SLICE_X86Y182        LUT4 (Prop_lut4_I3_O)        0.043     9.125 r  adcs/aaprog.WATCH_DOG[31]_i_4/O
                         net (fo=35, routed)          1.414    10.539    adcs/aaprog.WATCH_DOG[31]_i_4_n_0
    SLICE_X92Y174        LUT6 (Prop_lut6_I2_O)        0.043    10.582 r  adcs/aaprog.WATCH_DOG[31]_i_1/O
                         net (fo=32, routed)          2.826    13.407    adcs/aaprog.WATCH_DOG[31]_i_1_n_0
    SLICE_X87Y186        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.124    46.641    adcs/dcm_ref_n_2
    SLICE_X87Y186        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[31]/C
                         clock pessimism              0.704    47.346    
                         clock uncertainty           -0.074    47.271    
    SLICE_X87Y186        FDRE (Setup_fdre_C_R)       -0.304    46.967    adcs/aaprog.WATCH_DOG_reg[31]
  -------------------------------------------------------------------
                         required time                         46.967    
                         arrival time                         -13.407    
  -------------------------------------------------------------------
                         slack                                 33.560    

Slack (MET) :             33.620ns  (required time - arrival time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.395ns (6.609%)  route 5.581ns (93.391%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.640ns = ( 46.640 - 40.000 ) 
    Source Clock Delay      (SCD):    7.346ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.262     7.346    adcs/dcm_ref_n_2
    SLICE_X87Y186        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y186        FDRE (Prop_fdre_C_Q)         0.223     7.569 f  adcs/aaprog.WATCH_DOG_reg[30]/Q
                         net (fo=3, routed)           0.487     8.056    adcs/aaprog.WATCH_DOG_reg_n_0_[30]
    SLICE_X86Y186        LUT4 (Prop_lut4_I2_O)        0.043     8.099 f  adcs/aaprog.WATCH_DOG[31]_i_20/O
                         net (fo=1, routed)           0.328     8.427    adcs/aaprog.WATCH_DOG[31]_i_20_n_0
    SLICE_X86Y185        LUT5 (Prop_lut5_I4_O)        0.043     8.470 f  adcs/aaprog.WATCH_DOG[31]_i_14/O
                         net (fo=1, routed)           0.612     9.082    adcs/aaprog.WATCH_DOG[31]_i_14_n_0
    SLICE_X86Y182        LUT4 (Prop_lut4_I3_O)        0.043     9.125 r  adcs/aaprog.WATCH_DOG[31]_i_4/O
                         net (fo=35, routed)          1.414    10.539    adcs/aaprog.WATCH_DOG[31]_i_4_n_0
    SLICE_X92Y174        LUT6 (Prop_lut6_I2_O)        0.043    10.582 r  adcs/aaprog.WATCH_DOG[31]_i_1/O
                         net (fo=32, routed)          2.740    13.322    adcs/aaprog.WATCH_DOG[31]_i_1_n_0
    SLICE_X87Y185        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.123    46.640    adcs/dcm_ref_n_2
    SLICE_X87Y185        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[25]/C
                         clock pessimism              0.680    47.321    
                         clock uncertainty           -0.074    47.246    
    SLICE_X87Y185        FDRE (Setup_fdre_C_R)       -0.304    46.942    adcs/aaprog.WATCH_DOG_reg[25]
  -------------------------------------------------------------------
                         required time                         46.942    
                         arrival time                         -13.322    
  -------------------------------------------------------------------
                         slack                                 33.620    

Slack (MET) :             33.620ns  (required time - arrival time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.395ns (6.609%)  route 5.581ns (93.391%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.640ns = ( 46.640 - 40.000 ) 
    Source Clock Delay      (SCD):    7.346ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.262     7.346    adcs/dcm_ref_n_2
    SLICE_X87Y186        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y186        FDRE (Prop_fdre_C_Q)         0.223     7.569 f  adcs/aaprog.WATCH_DOG_reg[30]/Q
                         net (fo=3, routed)           0.487     8.056    adcs/aaprog.WATCH_DOG_reg_n_0_[30]
    SLICE_X86Y186        LUT4 (Prop_lut4_I2_O)        0.043     8.099 f  adcs/aaprog.WATCH_DOG[31]_i_20/O
                         net (fo=1, routed)           0.328     8.427    adcs/aaprog.WATCH_DOG[31]_i_20_n_0
    SLICE_X86Y185        LUT5 (Prop_lut5_I4_O)        0.043     8.470 f  adcs/aaprog.WATCH_DOG[31]_i_14/O
                         net (fo=1, routed)           0.612     9.082    adcs/aaprog.WATCH_DOG[31]_i_14_n_0
    SLICE_X86Y182        LUT4 (Prop_lut4_I3_O)        0.043     9.125 r  adcs/aaprog.WATCH_DOG[31]_i_4/O
                         net (fo=35, routed)          1.414    10.539    adcs/aaprog.WATCH_DOG[31]_i_4_n_0
    SLICE_X92Y174        LUT6 (Prop_lut6_I2_O)        0.043    10.582 r  adcs/aaprog.WATCH_DOG[31]_i_1/O
                         net (fo=32, routed)          2.740    13.322    adcs/aaprog.WATCH_DOG[31]_i_1_n_0
    SLICE_X87Y185        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.123    46.640    adcs/dcm_ref_n_2
    SLICE_X87Y185        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[26]/C
                         clock pessimism              0.680    47.321    
                         clock uncertainty           -0.074    47.246    
    SLICE_X87Y185        FDRE (Setup_fdre_C_R)       -0.304    46.942    adcs/aaprog.WATCH_DOG_reg[26]
  -------------------------------------------------------------------
                         required time                         46.942    
                         arrival time                         -13.322    
  -------------------------------------------------------------------
                         slack                                 33.620    

Slack (MET) :             33.620ns  (required time - arrival time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.395ns (6.609%)  route 5.581ns (93.391%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.640ns = ( 46.640 - 40.000 ) 
    Source Clock Delay      (SCD):    7.346ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.262     7.346    adcs/dcm_ref_n_2
    SLICE_X87Y186        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y186        FDRE (Prop_fdre_C_Q)         0.223     7.569 f  adcs/aaprog.WATCH_DOG_reg[30]/Q
                         net (fo=3, routed)           0.487     8.056    adcs/aaprog.WATCH_DOG_reg_n_0_[30]
    SLICE_X86Y186        LUT4 (Prop_lut4_I2_O)        0.043     8.099 f  adcs/aaprog.WATCH_DOG[31]_i_20/O
                         net (fo=1, routed)           0.328     8.427    adcs/aaprog.WATCH_DOG[31]_i_20_n_0
    SLICE_X86Y185        LUT5 (Prop_lut5_I4_O)        0.043     8.470 f  adcs/aaprog.WATCH_DOG[31]_i_14/O
                         net (fo=1, routed)           0.612     9.082    adcs/aaprog.WATCH_DOG[31]_i_14_n_0
    SLICE_X86Y182        LUT4 (Prop_lut4_I3_O)        0.043     9.125 r  adcs/aaprog.WATCH_DOG[31]_i_4/O
                         net (fo=35, routed)          1.414    10.539    adcs/aaprog.WATCH_DOG[31]_i_4_n_0
    SLICE_X92Y174        LUT6 (Prop_lut6_I2_O)        0.043    10.582 r  adcs/aaprog.WATCH_DOG[31]_i_1/O
                         net (fo=32, routed)          2.740    13.322    adcs/aaprog.WATCH_DOG[31]_i_1_n_0
    SLICE_X87Y185        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.123    46.640    adcs/dcm_ref_n_2
    SLICE_X87Y185        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[27]/C
                         clock pessimism              0.680    47.321    
                         clock uncertainty           -0.074    47.246    
    SLICE_X87Y185        FDRE (Setup_fdre_C_R)       -0.304    46.942    adcs/aaprog.WATCH_DOG_reg[27]
  -------------------------------------------------------------------
                         required time                         46.942    
                         arrival time                         -13.322    
  -------------------------------------------------------------------
                         slack                                 33.620    

Slack (MET) :             33.620ns  (required time - arrival time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.395ns (6.609%)  route 5.581ns (93.391%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.640ns = ( 46.640 - 40.000 ) 
    Source Clock Delay      (SCD):    7.346ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.262     7.346    adcs/dcm_ref_n_2
    SLICE_X87Y186        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y186        FDRE (Prop_fdre_C_Q)         0.223     7.569 f  adcs/aaprog.WATCH_DOG_reg[30]/Q
                         net (fo=3, routed)           0.487     8.056    adcs/aaprog.WATCH_DOG_reg_n_0_[30]
    SLICE_X86Y186        LUT4 (Prop_lut4_I2_O)        0.043     8.099 f  adcs/aaprog.WATCH_DOG[31]_i_20/O
                         net (fo=1, routed)           0.328     8.427    adcs/aaprog.WATCH_DOG[31]_i_20_n_0
    SLICE_X86Y185        LUT5 (Prop_lut5_I4_O)        0.043     8.470 f  adcs/aaprog.WATCH_DOG[31]_i_14/O
                         net (fo=1, routed)           0.612     9.082    adcs/aaprog.WATCH_DOG[31]_i_14_n_0
    SLICE_X86Y182        LUT4 (Prop_lut4_I3_O)        0.043     9.125 r  adcs/aaprog.WATCH_DOG[31]_i_4/O
                         net (fo=35, routed)          1.414    10.539    adcs/aaprog.WATCH_DOG[31]_i_4_n_0
    SLICE_X92Y174        LUT6 (Prop_lut6_I2_O)        0.043    10.582 r  adcs/aaprog.WATCH_DOG[31]_i_1/O
                         net (fo=32, routed)          2.740    13.322    adcs/aaprog.WATCH_DOG[31]_i_1_n_0
    SLICE_X87Y185        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.123    46.640    adcs/dcm_ref_n_2
    SLICE_X87Y185        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[28]/C
                         clock pessimism              0.680    47.321    
                         clock uncertainty           -0.074    47.246    
    SLICE_X87Y185        FDRE (Setup_fdre_C_R)       -0.304    46.942    adcs/aaprog.WATCH_DOG_reg[28]
  -------------------------------------------------------------------
                         required time                         46.942    
                         arrival time                         -13.322    
  -------------------------------------------------------------------
                         slack                                 33.620    

Slack (MET) :             33.709ns  (required time - arrival time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.395ns (6.710%)  route 5.492ns (93.290%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 46.639 - 40.000 ) 
    Source Clock Delay      (SCD):    7.346ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.262     7.346    adcs/dcm_ref_n_2
    SLICE_X87Y186        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y186        FDRE (Prop_fdre_C_Q)         0.223     7.569 f  adcs/aaprog.WATCH_DOG_reg[30]/Q
                         net (fo=3, routed)           0.487     8.056    adcs/aaprog.WATCH_DOG_reg_n_0_[30]
    SLICE_X86Y186        LUT4 (Prop_lut4_I2_O)        0.043     8.099 f  adcs/aaprog.WATCH_DOG[31]_i_20/O
                         net (fo=1, routed)           0.328     8.427    adcs/aaprog.WATCH_DOG[31]_i_20_n_0
    SLICE_X86Y185        LUT5 (Prop_lut5_I4_O)        0.043     8.470 f  adcs/aaprog.WATCH_DOG[31]_i_14/O
                         net (fo=1, routed)           0.612     9.082    adcs/aaprog.WATCH_DOG[31]_i_14_n_0
    SLICE_X86Y182        LUT4 (Prop_lut4_I3_O)        0.043     9.125 r  adcs/aaprog.WATCH_DOG[31]_i_4/O
                         net (fo=35, routed)          1.414    10.539    adcs/aaprog.WATCH_DOG[31]_i_4_n_0
    SLICE_X92Y174        LUT6 (Prop_lut6_I2_O)        0.043    10.582 r  adcs/aaprog.WATCH_DOG[31]_i_1/O
                         net (fo=32, routed)          2.651    13.233    adcs/aaprog.WATCH_DOG[31]_i_1_n_0
    SLICE_X87Y184        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.122    46.639    adcs/dcm_ref_n_2
    SLICE_X87Y184        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[21]/C
                         clock pessimism              0.680    47.320    
                         clock uncertainty           -0.074    47.245    
    SLICE_X87Y184        FDSE (Setup_fdse_C_S)       -0.304    46.941    adcs/aaprog.WATCH_DOG_reg[21]
  -------------------------------------------------------------------
                         required time                         46.941    
                         arrival time                         -13.233    
  -------------------------------------------------------------------
                         slack                                 33.709    

Slack (MET) :             33.709ns  (required time - arrival time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.395ns (6.710%)  route 5.492ns (93.290%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 46.639 - 40.000 ) 
    Source Clock Delay      (SCD):    7.346ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.262     7.346    adcs/dcm_ref_n_2
    SLICE_X87Y186        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y186        FDRE (Prop_fdre_C_Q)         0.223     7.569 f  adcs/aaprog.WATCH_DOG_reg[30]/Q
                         net (fo=3, routed)           0.487     8.056    adcs/aaprog.WATCH_DOG_reg_n_0_[30]
    SLICE_X86Y186        LUT4 (Prop_lut4_I2_O)        0.043     8.099 f  adcs/aaprog.WATCH_DOG[31]_i_20/O
                         net (fo=1, routed)           0.328     8.427    adcs/aaprog.WATCH_DOG[31]_i_20_n_0
    SLICE_X86Y185        LUT5 (Prop_lut5_I4_O)        0.043     8.470 f  adcs/aaprog.WATCH_DOG[31]_i_14/O
                         net (fo=1, routed)           0.612     9.082    adcs/aaprog.WATCH_DOG[31]_i_14_n_0
    SLICE_X86Y182        LUT4 (Prop_lut4_I3_O)        0.043     9.125 r  adcs/aaprog.WATCH_DOG[31]_i_4/O
                         net (fo=35, routed)          1.414    10.539    adcs/aaprog.WATCH_DOG[31]_i_4_n_0
    SLICE_X92Y174        LUT6 (Prop_lut6_I2_O)        0.043    10.582 r  adcs/aaprog.WATCH_DOG[31]_i_1/O
                         net (fo=32, routed)          2.651    13.233    adcs/aaprog.WATCH_DOG[31]_i_1_n_0
    SLICE_X87Y184        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.122    46.639    adcs/dcm_ref_n_2
    SLICE_X87Y184        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[22]/C
                         clock pessimism              0.680    47.320    
                         clock uncertainty           -0.074    47.245    
    SLICE_X87Y184        FDSE (Setup_fdse_C_S)       -0.304    46.941    adcs/aaprog.WATCH_DOG_reg[22]
  -------------------------------------------------------------------
                         required time                         46.941    
                         arrival time                         -13.233    
  -------------------------------------------------------------------
                         slack                                 33.709    

Slack (MET) :             33.709ns  (required time - arrival time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.395ns (6.710%)  route 5.492ns (93.290%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 46.639 - 40.000 ) 
    Source Clock Delay      (SCD):    7.346ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.262     7.346    adcs/dcm_ref_n_2
    SLICE_X87Y186        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y186        FDRE (Prop_fdre_C_Q)         0.223     7.569 f  adcs/aaprog.WATCH_DOG_reg[30]/Q
                         net (fo=3, routed)           0.487     8.056    adcs/aaprog.WATCH_DOG_reg_n_0_[30]
    SLICE_X86Y186        LUT4 (Prop_lut4_I2_O)        0.043     8.099 f  adcs/aaprog.WATCH_DOG[31]_i_20/O
                         net (fo=1, routed)           0.328     8.427    adcs/aaprog.WATCH_DOG[31]_i_20_n_0
    SLICE_X86Y185        LUT5 (Prop_lut5_I4_O)        0.043     8.470 f  adcs/aaprog.WATCH_DOG[31]_i_14/O
                         net (fo=1, routed)           0.612     9.082    adcs/aaprog.WATCH_DOG[31]_i_14_n_0
    SLICE_X86Y182        LUT4 (Prop_lut4_I3_O)        0.043     9.125 r  adcs/aaprog.WATCH_DOG[31]_i_4/O
                         net (fo=35, routed)          1.414    10.539    adcs/aaprog.WATCH_DOG[31]_i_4_n_0
    SLICE_X92Y174        LUT6 (Prop_lut6_I2_O)        0.043    10.582 r  adcs/aaprog.WATCH_DOG[31]_i_1/O
                         net (fo=32, routed)          2.651    13.233    adcs/aaprog.WATCH_DOG[31]_i_1_n_0
    SLICE_X87Y184        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.122    46.639    adcs/dcm_ref_n_2
    SLICE_X87Y184        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[23]/C
                         clock pessimism              0.680    47.320    
                         clock uncertainty           -0.074    47.245    
    SLICE_X87Y184        FDRE (Setup_fdre_C_R)       -0.304    46.941    adcs/aaprog.WATCH_DOG_reg[23]
  -------------------------------------------------------------------
                         required time                         46.941    
                         arrival time                         -13.233    
  -------------------------------------------------------------------
                         slack                                 33.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 adcs/aaprog.reset_sm_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.157ns (62.550%)  route 0.094ns (37.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.856ns
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.732ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.660     1.722    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.772 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.530    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.556 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.554     3.110    adcs/dcm_ref_n_2
    SLICE_X95Y178        FDRE                                         r  adcs/aaprog.reset_sm_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y178        FDRE (Prop_fdre_C_Q)         0.091     3.201 r  adcs/aaprog.reset_sm_d_reg[1]/Q
                         net (fo=1, routed)           0.094     3.295    adcs/reset_sm_d[1]
    SLICE_X95Y179        LUT6 (Prop_lut6_I2_O)        0.066     3.361 r  adcs/aaprog.reset_sm[1]_i_1/O
                         net (fo=1, routed)           0.000     3.361    adcs/aaprog.reset_sm[1]_i_1_n_0
    SLICE_X95Y179        FDCE                                         r  adcs/aaprog.reset_sm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.894     2.194    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.247 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.822     3.069    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.099 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.757     3.856    adcs/dcm_ref_n_2
    SLICE_X95Y179        FDCE                                         r  adcs/aaprog.reset_sm_reg[1]/C
                         clock pessimism             -0.732     3.123    
    SLICE_X95Y179        FDCE (Hold_fdce_C_D)         0.060     3.183    adcs/aaprog.reset_sm_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.361    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.190ns (74.682%)  route 0.064ns (25.318%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.856ns
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.660     1.722    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.772 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.530    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.556 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.555     3.111    adcs/dcm_ref_n_2
    SLICE_X87Y182        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y182        FDSE (Prop_fdse_C_Q)         0.100     3.211 r  adcs/aaprog.WATCH_DOG_reg[13]/Q
                         net (fo=3, routed)           0.064     3.276    adcs/aaprog.WATCH_DOG_reg_n_0_[13]
    SLICE_X87Y182        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     3.366 r  adcs/aaprog.WATCH_DOG_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.366    adcs/aaprog.WATCH_DOG_reg[15]_i_1_n_6
    SLICE_X87Y182        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.894     2.194    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.247 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.822     3.069    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.099 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.757     3.856    adcs/dcm_ref_n_2
    SLICE_X87Y182        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[14]/C
                         clock pessimism             -0.744     3.111    
    SLICE_X87Y182        FDSE (Hold_fdse_C_D)         0.071     3.182    adcs/aaprog.WATCH_DOG_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.182    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.190ns (74.682%)  route 0.064ns (25.318%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.858ns
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.660     1.722    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.772 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.530    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.556 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.557     3.113    adcs/dcm_ref_n_2
    SLICE_X87Y184        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y184        FDSE (Prop_fdse_C_Q)         0.100     3.213 r  adcs/aaprog.WATCH_DOG_reg[21]/Q
                         net (fo=3, routed)           0.064     3.278    adcs/aaprog.WATCH_DOG_reg_n_0_[21]
    SLICE_X87Y184        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     3.368 r  adcs/aaprog.WATCH_DOG_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.368    adcs/aaprog.WATCH_DOG_reg[23]_i_1_n_6
    SLICE_X87Y184        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.894     2.194    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.247 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.822     3.069    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.099 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.759     3.858    adcs/dcm_ref_n_2
    SLICE_X87Y184        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[22]/C
                         clock pessimism             -0.744     3.113    
    SLICE_X87Y184        FDSE (Hold_fdse_C_D)         0.071     3.184    adcs/aaprog.WATCH_DOG_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.368    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.190ns (74.682%)  route 0.064ns (25.318%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.859ns
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.745ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.660     1.722    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.772 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.530    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.556 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.557     3.113    adcs/dcm_ref_n_2
    SLICE_X87Y186        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y186        FDRE (Prop_fdre_C_Q)         0.100     3.213 r  adcs/aaprog.WATCH_DOG_reg[29]/Q
                         net (fo=3, routed)           0.064     3.278    adcs/aaprog.WATCH_DOG_reg_n_0_[29]
    SLICE_X87Y186        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     3.368 r  adcs/aaprog.WATCH_DOG_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     3.368    adcs/aaprog.WATCH_DOG_reg[31]_i_3_n_6
    SLICE_X87Y186        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.894     2.194    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.247 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.822     3.069    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.099 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.760     3.859    adcs/dcm_ref_n_2
    SLICE_X87Y186        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[30]/C
                         clock pessimism             -0.745     3.113    
    SLICE_X87Y186        FDRE (Hold_fdre_C_D)         0.071     3.184    adcs/aaprog.WATCH_DOG_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.368    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 adcs/aaprog.delay_end_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.212ns (76.697%)  route 0.064ns (23.303%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.857ns
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.660     1.722    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.772 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.530    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.556 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.556     3.112    adcs/dcm_ref_n_2
    SLICE_X90Y180        FDRE                                         r  adcs/aaprog.delay_end_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y180        FDRE (Prop_fdre_C_Q)         0.118     3.230 r  adcs/aaprog.delay_end_reg[25]/Q
                         net (fo=3, routed)           0.064     3.295    adcs/aaprog.delay_end_reg_n_0_[25]
    SLICE_X90Y180        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     3.389 r  adcs/aaprog.delay_end_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.389    adcs/aaprog.delay_end_reg[28]_i_1_n_6
    SLICE_X90Y180        FDRE                                         r  adcs/aaprog.delay_end_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.894     2.194    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.247 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.822     3.069    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.099 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.758     3.857    adcs/dcm_ref_n_2
    SLICE_X90Y180        FDRE                                         r  adcs/aaprog.delay_end_reg[26]/C
                         clock pessimism             -0.744     3.112    
    SLICE_X90Y180        FDRE (Hold_fdre_C_D)         0.092     3.204    adcs/aaprog.delay_end_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.389    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.198ns (75.454%)  route 0.064ns (24.546%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.857ns
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.660     1.722    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.772 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.530    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.556 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.556     3.112    adcs/dcm_ref_n_2
    SLICE_X87Y183        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y183        FDSE (Prop_fdse_C_Q)         0.100     3.212 r  adcs/aaprog.WATCH_DOG_reg[19]/Q
                         net (fo=3, routed)           0.064     3.277    adcs/aaprog.WATCH_DOG_reg_n_0_[19]
    SLICE_X87Y183        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     3.375 r  adcs/aaprog.WATCH_DOG_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.375    adcs/aaprog.WATCH_DOG_reg[17]_i_1_n_4
    SLICE_X87Y183        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.894     2.194    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.247 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.822     3.069    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.099 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.758     3.857    adcs/dcm_ref_n_2
    SLICE_X87Y183        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[20]/C
                         clock pessimism             -0.744     3.112    
    SLICE_X87Y183        FDSE (Hold_fdse_C_D)         0.071     3.183    adcs/aaprog.WATCH_DOG_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.198ns (75.454%)  route 0.064ns (24.546%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.859ns
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.745ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.660     1.722    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.772 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.530    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.556 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.557     3.113    adcs/dcm_ref_n_2
    SLICE_X87Y185        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y185        FDRE (Prop_fdre_C_Q)         0.100     3.213 r  adcs/aaprog.WATCH_DOG_reg[27]/Q
                         net (fo=3, routed)           0.064     3.278    adcs/aaprog.WATCH_DOG_reg_n_0_[27]
    SLICE_X87Y185        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     3.376 r  adcs/aaprog.WATCH_DOG_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.376    adcs/aaprog.WATCH_DOG_reg[28]_i_1_n_4
    SLICE_X87Y185        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.894     2.194    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.247 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.822     3.069    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.099 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.760     3.859    adcs/dcm_ref_n_2
    SLICE_X87Y185        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[28]/C
                         clock pessimism             -0.745     3.113    
    SLICE_X87Y185        FDRE (Hold_fdre_C_D)         0.071     3.184    adcs/aaprog.WATCH_DOG_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.376    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 adcs/aaprog.delay_end_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.212ns (74.645%)  route 0.072ns (25.355%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.855ns
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.660     1.722    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.772 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.530    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.556 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.554     3.110    adcs/dcm_ref_n_2
    SLICE_X90Y178        FDRE                                         r  adcs/aaprog.delay_end_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y178        FDRE (Prop_fdre_C_Q)         0.118     3.228 r  adcs/aaprog.delay_end_reg[17]/Q
                         net (fo=3, routed)           0.072     3.300    adcs/aaprog.delay_end_reg_n_0_[17]
    SLICE_X90Y178        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     3.394 r  adcs/aaprog.delay_end_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.394    adcs/aaprog.delay_end_reg[20]_i_1_n_6
    SLICE_X90Y178        FDRE                                         r  adcs/aaprog.delay_end_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.894     2.194    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.247 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.822     3.069    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.099 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.756     3.855    adcs/dcm_ref_n_2
    SLICE_X90Y178        FDRE                                         r  adcs/aaprog.delay_end_reg[18]/C
                         clock pessimism             -0.744     3.110    
    SLICE_X90Y178        FDRE (Hold_fdre_C_D)         0.092     3.202    adcs/aaprog.delay_end_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           3.394    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 adcs/aaprog.delay_end_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.212ns (74.645%)  route 0.072ns (25.355%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.856ns
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.660     1.722    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.772 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.530    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.556 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.555     3.111    adcs/dcm_ref_n_2
    SLICE_X90Y179        FDRE                                         r  adcs/aaprog.delay_end_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y179        FDRE (Prop_fdre_C_Q)         0.118     3.229 r  adcs/aaprog.delay_end_reg[21]/Q
                         net (fo=3, routed)           0.072     3.301    adcs/aaprog.delay_end_reg_n_0_[21]
    SLICE_X90Y179        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     3.395 r  adcs/aaprog.delay_end_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.395    adcs/aaprog.delay_end_reg[24]_i_1_n_6
    SLICE_X90Y179        FDRE                                         r  adcs/aaprog.delay_end_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.894     2.194    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.247 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.822     3.069    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.099 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.757     3.856    adcs/dcm_ref_n_2
    SLICE_X90Y179        FDRE                                         r  adcs/aaprog.delay_end_reg[22]/C
                         clock pessimism             -0.744     3.111    
    SLICE_X90Y179        FDRE (Hold_fdre_C_D)         0.092     3.203    adcs/aaprog.delay_end_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.203    
                         arrival time                           3.395    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 adcs/aaprog.delay_end_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.212ns (74.645%)  route 0.072ns (25.355%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.858ns
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.660     1.722    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.772 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.530    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.556 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.557     3.113    adcs/dcm_ref_n_2
    SLICE_X90Y181        FDRE                                         r  adcs/aaprog.delay_end_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y181        FDRE (Prop_fdre_C_Q)         0.118     3.231 r  adcs/aaprog.delay_end_reg[29]/Q
                         net (fo=3, routed)           0.072     3.303    adcs/aaprog.delay_end_reg_n_0_[29]
    SLICE_X90Y181        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     3.397 r  adcs/aaprog.delay_end_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     3.397    adcs/aaprog.delay_end_reg[31]_i_2_n_6
    SLICE_X90Y181        FDRE                                         r  adcs/aaprog.delay_end_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.894     2.194    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.247 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.822     3.069    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.099 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.759     3.858    adcs/dcm_ref_n_2
    SLICE_X90Y181        FDRE                                         r  adcs/aaprog.delay_end_reg[30]/C
                         clock pessimism             -0.744     3.113    
    SLICE_X90Y181        FDRE (Hold_fdre_C_D)         0.092     3.205    adcs/aaprog.delay_end_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.205    
                         arrival time                           3.397    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y17   adcs/dcm_ref/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X0Y4  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X85Y176    adcs/aaprog.SMADC_CS_CTRL_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.750         40.000      39.250     SLICE_X87Y175    adcs/aaprog.SMADC_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X85Y176    adcs/aaprog.SMADCwordwrite_reg[17]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X86Y175    adcs/aaprog.SMADCwordwrite_reg[18]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X85Y176    adcs/aaprog.SMADCwordwrite_reg[22]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X85Y175    adcs/aaprog.SMADCwordwrite_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X85Y175    adcs/aaprog.SMADCwordwrite_reg[7]/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X86Y176    adcs/aaprog.SMdelay_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y4  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X87Y175    adcs/aaprog.SMADC_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X86Y175    adcs/aaprog.SMADCwordwrite_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X85Y175    adcs/aaprog.SMADCwordwrite_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X85Y175    adcs/aaprog.SMADCwordwrite_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X87Y180    adcs/aaprog.WATCH_DOG_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X95Y178    adcs/aaprog.reset_sm_d_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X95Y178    adcs/aaprog.reset_sm_d_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X85Y176    adcs/aaprog.SMADC_CS_CTRL_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X87Y175    adcs/aaprog.SMADC_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X85Y176    adcs/aaprog.SMADCwordwrite_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X87Y177    adcs/aaprog.SMADC_1_CLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X85Y176    adcs/aaprog.SMADC_CS_CTRL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X84Y176    adcs/aaprog.SMADC_CS_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X90Y173    adcs/aaprog.SMADC_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X90Y173    adcs/aaprog.SMADC_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X85Y177    adcs/aaprog.SMADCnew_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X85Y176    adcs/aaprog.SMADCwordwrite_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X85Y176    adcs/aaprog.SMADCwordwrite_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X85Y176    adcs/aaprog.SMADCwordwrite_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X85Y176    adcs/aaprog.SMADCwordwrite_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y4  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y4  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y4  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y4  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_ftdi
  To Clock:  clk_ftdi

Setup :            0  Failing Endpoints,  Worst Slack        3.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 0.352ns (6.054%)  route 5.462ns (93.946%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns = ( 14.142 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.627     4.642    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X95Y6          FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y6          FDRE (Prop_fdre_C_Q)         0.223     4.865 f  USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/Q
                         net (fo=70, routed)          3.138     8.003    USBInterface/Inst_ft600_fifo245_core/state_interface[3]
    SLICE_X107Y43        LUT5 (Prop_lut5_I0_O)        0.043     8.046 f  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_10/O
                         net (fo=64, routed)          1.878     9.924    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_10_n_0
    SLICE_X105Y68        LUT5 (Prop_lut5_I0_O)        0.043     9.967 r  USBInterface/Inst_ft600_fifo245_core/int_addr[29]_i_5/O
                         net (fo=1, routed)           0.447    10.413    USBInterface/Inst_ft600_fifo245_core/int_addr[29]_i_5_n_0
    SLICE_X106Y68        LUT6 (Prop_lut6_I3_O)        0.043    10.456 r  USBInterface/Inst_ft600_fifo245_core/int_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    10.456    USBInterface/Inst_ft600_fifo245_core/int_addr[29]_i_1_n_0
    SLICE_X106Y68        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.367    14.142    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y68        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[29]/C
                         clock pessimism              0.255    14.397    
                         clock uncertainty           -0.035    14.362    
    SLICE_X106Y68        FDRE (Setup_fdre_C_D)        0.033    14.395    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -10.456    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             3.944ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 0.352ns (6.060%)  route 5.457ns (93.940%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 14.141 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.627     4.642    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X95Y6          FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y6          FDRE (Prop_fdre_C_Q)         0.223     4.865 r  USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/Q
                         net (fo=70, routed)          3.138     8.003    USBInterface/Inst_ft600_fifo245_core/state_interface[3]
    SLICE_X107Y43        LUT5 (Prop_lut5_I0_O)        0.043     8.046 r  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_10/O
                         net (fo=64, routed)          1.861     9.907    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_10_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I0_O)        0.043     9.950 r  USBInterface/Inst_ft600_fifo245_core/int_addr[25]_i_6/O
                         net (fo=1, routed)           0.458    10.408    USBInterface/Inst_ft600_fifo245_core/int_addr[25]_i_6_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I4_O)        0.043    10.451 r  USBInterface/Inst_ft600_fifo245_core/int_addr[25]_i_1/O
                         net (fo=1, routed)           0.000    10.451    USBInterface/Inst_ft600_fifo245_core/int_addr[25]_i_1_n_0
    SLICE_X107Y70        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.366    14.141    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X107Y70        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[25]/C
                         clock pessimism              0.255    14.396    
                         clock uncertainty           -0.035    14.361    
    SLICE_X107Y70        FDRE (Setup_fdre_C_D)        0.034    14.395    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                  3.944    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 0.352ns (6.064%)  route 5.453ns (93.936%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.143ns = ( 14.143 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.627     4.642    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X95Y6          FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y6          FDRE (Prop_fdre_C_Q)         0.223     4.865 f  USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/Q
                         net (fo=70, routed)          3.138     8.003    USBInterface/Inst_ft600_fifo245_core/state_interface[3]
    SLICE_X107Y43        LUT5 (Prop_lut5_I0_O)        0.043     8.046 f  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_10/O
                         net (fo=64, routed)          1.777     9.822    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_10_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I0_O)        0.043     9.865 r  USBInterface/Inst_ft600_fifo245_core/int_addr[19]_i_5/O
                         net (fo=1, routed)           0.539    10.404    USBInterface/Inst_ft600_fifo245_core/int_addr[19]_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I3_O)        0.043    10.447 r  USBInterface/Inst_ft600_fifo245_core/int_addr[19]_i_1/O
                         net (fo=1, routed)           0.000    10.447    USBInterface/Inst_ft600_fifo245_core/int_addr[19]_i_1_n_0
    SLICE_X107Y67        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.368    14.143    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X107Y67        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[19]/C
                         clock pessimism              0.255    14.398    
                         clock uncertainty           -0.035    14.363    
    SLICE_X107Y67        FDRE (Setup_fdre_C_D)        0.034    14.397    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.965ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        5.820ns  (logic 0.352ns (6.049%)  route 5.468ns (93.951%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns = ( 14.142 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.627     4.642    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X95Y6          FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y6          FDRE (Prop_fdre_C_Q)         0.223     4.865 f  USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/Q
                         net (fo=70, routed)          3.138     8.003    USBInterface/Inst_ft600_fifo245_core/state_interface[3]
    SLICE_X107Y43        LUT5 (Prop_lut5_I0_O)        0.043     8.046 f  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_10/O
                         net (fo=64, routed)          1.885     9.930    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_10_n_0
    SLICE_X107Y69        LUT5 (Prop_lut5_I0_O)        0.043     9.973 r  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_5/O
                         net (fo=1, routed)           0.445    10.419    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_5_n_0
    SLICE_X108Y69        LUT6 (Prop_lut6_I3_O)        0.043    10.462 r  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_1/O
                         net (fo=1, routed)           0.000    10.462    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_1_n_0
    SLICE_X108Y69        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.367    14.142    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X108Y69        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[31]/C
                         clock pessimism              0.255    14.397    
                         clock uncertainty           -0.035    14.362    
    SLICE_X108Y69        FDRE (Setup_fdre_C_D)        0.065    14.427    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                  3.965    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/use_alter_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 0.395ns (6.799%)  route 5.415ns (93.201%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.616     4.631    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X87Y15         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/use_alter_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y15         FDRE (Prop_fdre_C_Q)         0.223     4.854 f  USBInterface/Inst_ft600_fifo245_core/use_alter_data_reg[1]/Q
                         net (fo=34, routed)          1.653     6.507    USBInterface/Inst_ft600_fifo245_core/use_alter_data[1]
    SLICE_X83Y32         LUT3 (Prop_lut3_I0_O)        0.043     6.550 r  USBInterface/Inst_ft600_fifo245_core/req_read_data_inferred_i_1/O
                         net (fo=5, routed)           1.999     8.549    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en
    SLICE_X49Y65         LUT6 (Prop_lut6_I4_O)        0.043     8.592 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_4/O
                         net (fo=1, routed)           0.234     8.827    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_4_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.043     8.870 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.313     9.183    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I0_O)        0.043     9.226 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           1.215    10.441    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/dest_out_bin_ff_reg[4]
    SLICE_X57Y35         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.426    14.201    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X57Y35         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.330    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X57Y35         FDPE (Setup_fdpe_C_D)       -0.010    14.486    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.047ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 0.352ns (6.169%)  route 5.354ns (93.831%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns = ( 14.142 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.627     4.642    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X95Y6          FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y6          FDRE (Prop_fdre_C_Q)         0.223     4.865 f  USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/Q
                         net (fo=70, routed)          3.138     8.003    USBInterface/Inst_ft600_fifo245_core/state_interface[3]
    SLICE_X107Y43        LUT5 (Prop_lut5_I0_O)        0.043     8.046 f  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_10/O
                         net (fo=64, routed)          1.978    10.023    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_10_n_0
    SLICE_X102Y66        LUT5 (Prop_lut5_I0_O)        0.043    10.066 r  USBInterface/Inst_ft600_fifo245_core/int_addr[13]_i_5/O
                         net (fo=1, routed)           0.239    10.305    USBInterface/Inst_ft600_fifo245_core/int_addr[13]_i_5_n_0
    SLICE_X102Y66        LUT6 (Prop_lut6_I3_O)        0.043    10.348 r  USBInterface/Inst_ft600_fifo245_core/int_addr[13]_i_1/O
                         net (fo=1, routed)           0.000    10.348    USBInterface/Inst_ft600_fifo245_core/int_addr[13]_i_1_n_0
    SLICE_X102Y66        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.367    14.142    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X102Y66        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[13]/C
                         clock pessimism              0.255    14.397    
                         clock uncertainty           -0.035    14.362    
    SLICE_X102Y66        FDRE (Setup_fdre_C_D)        0.034    14.396    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  4.047    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 0.352ns (6.152%)  route 5.370ns (93.848%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns = ( 14.142 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.627     4.642    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X95Y6          FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y6          FDRE (Prop_fdre_C_Q)         0.223     4.865 r  USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/Q
                         net (fo=70, routed)          3.138     8.003    USBInterface/Inst_ft600_fifo245_core/state_interface[3]
    SLICE_X107Y43        LUT5 (Prop_lut5_I0_O)        0.043     8.046 r  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_10/O
                         net (fo=64, routed)          1.768     9.813    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_10_n_0
    SLICE_X108Y68        LUT5 (Prop_lut5_I0_O)        0.043     9.856 r  USBInterface/Inst_ft600_fifo245_core/int_addr[18]_i_6/O
                         net (fo=1, routed)           0.465    10.321    USBInterface/Inst_ft600_fifo245_core/int_addr[18]_i_6_n_0
    SLICE_X108Y68        LUT6 (Prop_lut6_I4_O)        0.043    10.364 r  USBInterface/Inst_ft600_fifo245_core/int_addr[18]_i_1/O
                         net (fo=1, routed)           0.000    10.364    USBInterface/Inst_ft600_fifo245_core/int_addr[18]_i_1_n_0
    SLICE_X108Y68        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.367    14.142    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X108Y68        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[18]/C
                         clock pessimism              0.255    14.397    
                         clock uncertainty           -0.035    14.362    
    SLICE_X108Y68        FDRE (Setup_fdre_C_D)        0.064    14.426    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 0.352ns (6.277%)  route 5.256ns (93.723%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.143ns = ( 14.143 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.627     4.642    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X95Y6          FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y6          FDRE (Prop_fdre_C_Q)         0.223     4.865 f  USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/Q
                         net (fo=70, routed)          3.138     8.003    USBInterface/Inst_ft600_fifo245_core/state_interface[3]
    SLICE_X107Y43        LUT5 (Prop_lut5_I0_O)        0.043     8.046 f  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_10/O
                         net (fo=64, routed)          1.662     9.708    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_10_n_0
    SLICE_X106Y67        LUT5 (Prop_lut5_I0_O)        0.043     9.751 r  USBInterface/Inst_ft600_fifo245_core/int_addr[27]_i_5/O
                         net (fo=1, routed)           0.456    10.207    USBInterface/Inst_ft600_fifo245_core/int_addr[27]_i_5_n_0
    SLICE_X106Y67        LUT6 (Prop_lut6_I3_O)        0.043    10.250 r  USBInterface/Inst_ft600_fifo245_core/int_addr[27]_i_1/O
                         net (fo=1, routed)           0.000    10.250    USBInterface/Inst_ft600_fifo245_core/int_addr[27]_i_1_n_0
    SLICE_X106Y67        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.368    14.143    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y67        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[27]/C
                         clock pessimism              0.255    14.398    
                         clock uncertainty           -0.035    14.363    
    SLICE_X106Y67        FDRE (Setup_fdre_C_D)        0.034    14.397    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 0.352ns (6.285%)  route 5.248ns (93.715%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 14.140 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.627     4.642    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X95Y6          FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y6          FDRE (Prop_fdre_C_Q)         0.223     4.865 f  USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/Q
                         net (fo=70, routed)          3.138     8.003    USBInterface/Inst_ft600_fifo245_core/state_interface[3]
    SLICE_X107Y43        LUT5 (Prop_lut5_I0_O)        0.043     8.046 f  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_10/O
                         net (fo=64, routed)          1.879     9.925    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_10_n_0
    SLICE_X103Y68        LUT5 (Prop_lut5_I0_O)        0.043     9.968 r  USBInterface/Inst_ft600_fifo245_core/int_addr[14]_i_5/O
                         net (fo=1, routed)           0.232    10.200    USBInterface/Inst_ft600_fifo245_core/int_addr[14]_i_5_n_0
    SLICE_X103Y68        LUT6 (Prop_lut6_I3_O)        0.043    10.243 r  USBInterface/Inst_ft600_fifo245_core/int_addr[14]_i_1/O
                         net (fo=1, routed)           0.000    10.243    USBInterface/Inst_ft600_fifo245_core/int_addr[14]_i_1_n_0
    SLICE_X103Y68        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.365    14.140    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X103Y68        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[14]/C
                         clock pessimism              0.255    14.395    
                         clock uncertainty           -0.035    14.360    
    SLICE_X103Y68        FDRE (Setup_fdre_C_D)        0.034    14.394    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.454ns (8.253%)  route 5.047ns (91.747%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns = ( 14.142 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.627     4.642    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X95Y6          FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y6          FDRE (Prop_fdre_C_Q)         0.223     4.865 f  USBInterface/Inst_ft600_fifo245_core/state_interface_reg[3]/Q
                         net (fo=70, routed)          3.140     8.005    USBInterface/Inst_ft600_fifo245_core/state_interface[3]
    SLICE_X107Y43        LUT6 (Prop_lut6_I4_O)        0.043     8.048 r  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_9/O
                         net (fo=32, routed)          1.205     9.252    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_9_n_0
    SLICE_X103Y66        LUT2 (Prop_lut2_I0_O)        0.053     9.305 r  USBInterface/Inst_ft600_fifo245_core/int_addr[20]_i_4/O
                         net (fo=1, routed)           0.703    10.009    USBInterface/Inst_ft600_fifo245_core/int_addr[20]_i_4_n_0
    SLICE_X103Y66        LUT6 (Prop_lut6_I2_O)        0.135    10.144 r  USBInterface/Inst_ft600_fifo245_core/int_addr[20]_i_1/O
                         net (fo=1, routed)           0.000    10.144    USBInterface/Inst_ft600_fifo245_core/int_addr[20]_i_1_n_0
    SLICE_X103Y66        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.367    14.142    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X103Y66        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[20]/C
                         clock pessimism              0.255    14.397    
                         clock uncertainty           -0.035    14.362    
    SLICE_X103Y66        FDRE (Setup_fdre_C_D)        0.034    14.396    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  4.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.593     1.839    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y74         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.100     1.939 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     1.994    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X29Y74         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.809     2.294    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y74         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.455     1.839    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.047     1.886    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.596     1.842    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y66         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.100     1.942 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     1.997    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X47Y66         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.813     2.298    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y66         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.456     1.842    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.047     1.889    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.596     1.842    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y66         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.100     1.942 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     1.997    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X47Y66         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.813     2.298    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y66         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.456     1.842    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.047     1.889    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.595     1.841    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y77         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y77         FDRE (Prop_fdre_C_Q)         0.100     1.941 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.996    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X25Y77         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.812     2.297    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y77         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.456     1.841    
    SLICE_X25Y77         FDRE (Hold_fdre_C_D)         0.047     1.888    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.595     1.841    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y77         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y77         FDRE (Prop_fdre_C_Q)         0.100     1.941 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     1.996    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X25Y77         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.812     2.297    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y77         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.456     1.841    
    SLICE_X25Y77         FDRE (Hold_fdre_C_D)         0.047     1.888    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.596     1.842    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y66         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.100     1.942 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.997    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X47Y66         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.813     2.298    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y66         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.456     1.842    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.044     1.886    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.595     1.841    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y77         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y77         FDRE (Prop_fdre_C_Q)         0.100     1.941 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     1.996    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X25Y77         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.812     2.297    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y77         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.456     1.841    
    SLICE_X25Y77         FDRE (Hold_fdre_C_D)         0.044     1.885    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.597     1.843    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y79         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y79         FDRE (Prop_fdre_C_Q)         0.100     1.943 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.999    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X24Y79         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.814     2.299    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y79         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.456     1.843    
    SLICE_X24Y79         FDRE (Hold_fdre_C_D)         0.044     1.887    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.645     1.891    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X56Y44         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDPE (Prop_fdpe_C_Q)         0.100     1.991 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     2.047    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[0]
    SLICE_X56Y44         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.884     2.369    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X56Y44         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.478     1.891    
    SLICE_X56Y44         FDPE (Hold_fdpe_C_D)         0.044     1.935    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.597     1.843    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y79         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y79         FDRE (Prop_fdre_C_Q)         0.100     1.943 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.060     2.003    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X24Y79         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.814     2.299    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y79         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.456     1.843    
    SLICE_X24Y79         FDRE (Hold_fdre_C_D)         0.047     1.890    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ftdi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FTDI_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y21   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X3Y35   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y2  FTDI_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X25Y77   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X25Y77   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X25Y77   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X24Y79   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X24Y79   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X29Y74   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X41Y66   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X48Y65   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X49Y65   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X49Y65   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X57Y52   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X25Y77   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X25Y77   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X25Y77   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X29Y74   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X29Y74   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X29Y74   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X24Y79   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X24Y79   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X29Y74   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X24Y79   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X24Y79   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X29Y74   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X44Y66   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X29Y74   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X29Y74   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X29Y74   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  tdc_05ns_pll_IST/inst/clk_in1
  To Clock:  tdc_05ns_pll_IST/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tdc_05ns_pll_IST/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { tdc_05ns_pll_IST/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tdc_05ns_pll
  To Clock:  clk_out1_tdc_05ns_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 U422/GEN_EDGE[0].PORT_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U277/U45/U3/IF_rising.b_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_tdc_05ns_pll rise@8.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 0.223ns (2.870%)  route 7.548ns (97.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.156ns = ( 5.844 - 8.000 ) 
    Source Clock Delay      (SCD):    -3.029ns
    Clock Pessimism Removal (CPR):    -0.765ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.157     1.157    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -6.459 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -4.345    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.252 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.223    -3.029    U422/clk_out1
    SLICE_X36Y189        FDCE                                         r  U422/GEN_EDGE[0].PORT_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDCE (Prop_fdce_C_Q)         0.223    -2.806 r  U422/GEN_EDGE[0].PORT_OUT_reg[0]/Q
                         net (fo=4227, routed)        7.548     4.742    U277/U45/U3/U422_out
    SLICE_X4Y242         FDRE                                         r  U277/U45/U3/IF_rising.b_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      8.000     8.000 r  
    AC9                  IBUFDS                       0.000     8.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.051     9.051    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     2.452 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     4.443    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.526 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.318     5.844    U277/U45/U3/clk_out1
    SLICE_X4Y242         FDRE                                         r  U277/U45/U3/IF_rising.b_reg[24]/C
                         clock pessimism             -0.765     5.079    
                         clock uncertainty           -0.069     5.010    
    SLICE_X4Y242         FDRE (Setup_fdre_C_CE)      -0.201     4.809    U277/U45/U3/IF_rising.b_reg[24]
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 U422/GEN_EDGE[0].PORT_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U277/U46/U3/IF_rising.b_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_tdc_05ns_pll rise@8.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 0.223ns (2.870%)  route 7.548ns (97.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.156ns = ( 5.844 - 8.000 ) 
    Source Clock Delay      (SCD):    -3.029ns
    Clock Pessimism Removal (CPR):    -0.765ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.157     1.157    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -6.459 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -4.345    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.252 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.223    -3.029    U422/clk_out1
    SLICE_X36Y189        FDCE                                         r  U422/GEN_EDGE[0].PORT_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDCE (Prop_fdce_C_Q)         0.223    -2.806 r  U422/GEN_EDGE[0].PORT_OUT_reg[0]/Q
                         net (fo=4227, routed)        7.548     4.742    U277/U46/U3/U422_out
    SLICE_X4Y242         FDRE                                         r  U277/U46/U3/IF_rising.b_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      8.000     8.000 r  
    AC9                  IBUFDS                       0.000     8.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.051     9.051    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     2.452 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     4.443    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.526 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.318     5.844    U277/U46/U3/clk_out1
    SLICE_X4Y242         FDRE                                         r  U277/U46/U3/IF_rising.b_reg[24]/C
                         clock pessimism             -0.765     5.079    
                         clock uncertainty           -0.069     5.010    
    SLICE_X4Y242         FDRE (Setup_fdre_C_CE)      -0.201     4.809    U277/U46/U3/IF_rising.b_reg[24]
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 U422/GEN_EDGE[0].PORT_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U277/U47/U3/IF_rising.b_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_tdc_05ns_pll rise@8.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 0.223ns (2.870%)  route 7.548ns (97.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.156ns = ( 5.844 - 8.000 ) 
    Source Clock Delay      (SCD):    -3.029ns
    Clock Pessimism Removal (CPR):    -0.765ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.157     1.157    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -6.459 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -4.345    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.252 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.223    -3.029    U422/clk_out1
    SLICE_X36Y189        FDCE                                         r  U422/GEN_EDGE[0].PORT_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDCE (Prop_fdce_C_Q)         0.223    -2.806 r  U422/GEN_EDGE[0].PORT_OUT_reg[0]/Q
                         net (fo=4227, routed)        7.548     4.742    U277/U47/U3/U422_out
    SLICE_X4Y242         FDRE                                         r  U277/U47/U3/IF_rising.b_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      8.000     8.000 r  
    AC9                  IBUFDS                       0.000     8.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.051     9.051    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     2.452 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     4.443    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.526 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.318     5.844    U277/U47/U3/clk_out1
    SLICE_X4Y242         FDRE                                         r  U277/U47/U3/IF_rising.b_reg[24]/C
                         clock pessimism             -0.765     5.079    
                         clock uncertainty           -0.069     5.010    
    SLICE_X4Y242         FDRE (Setup_fdre_C_CE)      -0.201     4.809    U277/U47/U3/IF_rising.b_reg[24]
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 U422/GEN_EDGE[0].PORT_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U277/U47/U3/IF_rising.b_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_tdc_05ns_pll rise@8.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 0.223ns (2.870%)  route 7.548ns (97.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.156ns = ( 5.844 - 8.000 ) 
    Source Clock Delay      (SCD):    -3.029ns
    Clock Pessimism Removal (CPR):    -0.765ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.157     1.157    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -6.459 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -4.345    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.252 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.223    -3.029    U422/clk_out1
    SLICE_X36Y189        FDCE                                         r  U422/GEN_EDGE[0].PORT_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDCE (Prop_fdce_C_Q)         0.223    -2.806 r  U422/GEN_EDGE[0].PORT_OUT_reg[0]/Q
                         net (fo=4227, routed)        7.548     4.742    U277/U47/U3/U422_out
    SLICE_X4Y242         FDRE                                         r  U277/U47/U3/IF_rising.b_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      8.000     8.000 r  
    AC9                  IBUFDS                       0.000     8.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.051     9.051    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     2.452 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     4.443    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.526 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.318     5.844    U277/U47/U3/clk_out1
    SLICE_X4Y242         FDRE                                         r  U277/U47/U3/IF_rising.b_reg[30]/C
                         clock pessimism             -0.765     5.079    
                         clock uncertainty           -0.069     5.010    
    SLICE_X4Y242         FDRE (Setup_fdre_C_CE)      -0.201     4.809    U277/U47/U3/IF_rising.b_reg[30]
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 U422/GEN_EDGE[0].PORT_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U277/U50/U3/IF_rising.b_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_tdc_05ns_pll rise@8.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 0.223ns (2.870%)  route 7.548ns (97.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.156ns = ( 5.844 - 8.000 ) 
    Source Clock Delay      (SCD):    -3.029ns
    Clock Pessimism Removal (CPR):    -0.765ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.157     1.157    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -6.459 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -4.345    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.252 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.223    -3.029    U422/clk_out1
    SLICE_X36Y189        FDCE                                         r  U422/GEN_EDGE[0].PORT_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDCE (Prop_fdce_C_Q)         0.223    -2.806 r  U422/GEN_EDGE[0].PORT_OUT_reg[0]/Q
                         net (fo=4227, routed)        7.548     4.742    U277/U50/U3/U422_out
    SLICE_X4Y242         FDRE                                         r  U277/U50/U3/IF_rising.b_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      8.000     8.000 r  
    AC9                  IBUFDS                       0.000     8.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.051     9.051    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     2.452 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     4.443    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.526 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.318     5.844    U277/U50/U3/clk_out1
    SLICE_X4Y242         FDRE                                         r  U277/U50/U3/IF_rising.b_reg[28]/C
                         clock pessimism             -0.765     5.079    
                         clock uncertainty           -0.069     5.010    
    SLICE_X4Y242         FDRE (Setup_fdre_C_CE)      -0.201     4.809    U277/U50/U3/IF_rising.b_reg[28]
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 U422/GEN_EDGE[0].PORT_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U277/U55/U3/IF_rising.b_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_tdc_05ns_pll rise@8.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 0.223ns (2.870%)  route 7.548ns (97.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.156ns = ( 5.844 - 8.000 ) 
    Source Clock Delay      (SCD):    -3.029ns
    Clock Pessimism Removal (CPR):    -0.765ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.157     1.157    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -6.459 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -4.345    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.252 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.223    -3.029    U422/clk_out1
    SLICE_X36Y189        FDCE                                         r  U422/GEN_EDGE[0].PORT_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDCE (Prop_fdce_C_Q)         0.223    -2.806 r  U422/GEN_EDGE[0].PORT_OUT_reg[0]/Q
                         net (fo=4227, routed)        7.548     4.742    U277/U55/U3/U422_out
    SLICE_X4Y242         FDRE                                         r  U277/U55/U3/IF_rising.b_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      8.000     8.000 r  
    AC9                  IBUFDS                       0.000     8.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.051     9.051    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     2.452 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     4.443    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.526 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.318     5.844    U277/U55/U3/clk_out1
    SLICE_X4Y242         FDRE                                         r  U277/U55/U3/IF_rising.b_reg[26]/C
                         clock pessimism             -0.765     5.079    
                         clock uncertainty           -0.069     5.010    
    SLICE_X4Y242         FDRE (Setup_fdre_C_CE)      -0.201     4.809    U277/U55/U3/IF_rising.b_reg[26]
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 U422/GEN_EDGE[0].PORT_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U277/U58/U3/IF_rising.b_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_tdc_05ns_pll rise@8.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 0.223ns (2.870%)  route 7.548ns (97.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.156ns = ( 5.844 - 8.000 ) 
    Source Clock Delay      (SCD):    -3.029ns
    Clock Pessimism Removal (CPR):    -0.765ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.157     1.157    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -6.459 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -4.345    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.252 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.223    -3.029    U422/clk_out1
    SLICE_X36Y189        FDCE                                         r  U422/GEN_EDGE[0].PORT_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDCE (Prop_fdce_C_Q)         0.223    -2.806 r  U422/GEN_EDGE[0].PORT_OUT_reg[0]/Q
                         net (fo=4227, routed)        7.548     4.742    U277/U58/U3/U422_out
    SLICE_X4Y242         FDRE                                         r  U277/U58/U3/IF_rising.b_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      8.000     8.000 r  
    AC9                  IBUFDS                       0.000     8.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.051     9.051    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     2.452 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     4.443    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.526 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.318     5.844    U277/U58/U3/clk_out1
    SLICE_X4Y242         FDRE                                         r  U277/U58/U3/IF_rising.b_reg[28]/C
                         clock pessimism             -0.765     5.079    
                         clock uncertainty           -0.069     5.010    
    SLICE_X4Y242         FDRE (Setup_fdre_C_CE)      -0.201     4.809    U277/U58/U3/IF_rising.b_reg[28]
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 U422/GEN_EDGE[0].PORT_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U277/U47/U3/IF_rising.b_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_tdc_05ns_pll rise@8.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 0.223ns (2.892%)  route 7.488ns (97.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.209ns = ( 5.791 - 8.000 ) 
    Source Clock Delay      (SCD):    -3.029ns
    Clock Pessimism Removal (CPR):    -0.765ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.157     1.157    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -6.459 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -4.345    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.252 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.223    -3.029    U422/clk_out1
    SLICE_X36Y189        FDCE                                         r  U422/GEN_EDGE[0].PORT_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDCE (Prop_fdce_C_Q)         0.223    -2.806 r  U422/GEN_EDGE[0].PORT_OUT_reg[0]/Q
                         net (fo=4227, routed)        7.488     4.682    U277/U47/U3/U422_out
    SLICE_X9Y241         FDRE                                         r  U277/U47/U3/IF_rising.b_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      8.000     8.000 r  
    AC9                  IBUFDS                       0.000     8.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.051     9.051    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     2.452 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     4.443    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.526 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.265     5.791    U277/U47/U3/clk_out1
    SLICE_X9Y241         FDRE                                         r  U277/U47/U3/IF_rising.b_reg[31]/C
                         clock pessimism             -0.765     5.026    
                         clock uncertainty           -0.069     4.957    
    SLICE_X9Y241         FDRE (Setup_fdre_C_CE)      -0.201     4.756    U277/U47/U3/IF_rising.b_reg[31]
  -------------------------------------------------------------------
                         required time                          4.756    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 U422/GEN_EDGE[0].PORT_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U277/U51/U3/IF_rising.b_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_tdc_05ns_pll rise@8.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        7.736ns  (logic 0.223ns (2.883%)  route 7.513ns (97.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.207ns = ( 5.793 - 8.000 ) 
    Source Clock Delay      (SCD):    -3.029ns
    Clock Pessimism Removal (CPR):    -0.765ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.157     1.157    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -6.459 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -4.345    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.252 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.223    -3.029    U422/clk_out1
    SLICE_X36Y189        FDCE                                         r  U422/GEN_EDGE[0].PORT_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDCE (Prop_fdce_C_Q)         0.223    -2.806 r  U422/GEN_EDGE[0].PORT_OUT_reg[0]/Q
                         net (fo=4227, routed)        7.513     4.707    U277/U51/U3/U422_out
    SLICE_X8Y246         FDRE                                         r  U277/U51/U3/IF_rising.b_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      8.000     8.000 r  
    AC9                  IBUFDS                       0.000     8.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.051     9.051    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     2.452 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     4.443    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.526 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.267     5.793    U277/U51/U3/clk_out1
    SLICE_X8Y246         FDRE                                         r  U277/U51/U3/IF_rising.b_reg[30]/C
                         clock pessimism             -0.765     5.028    
                         clock uncertainty           -0.069     4.959    
    SLICE_X8Y246         FDRE (Setup_fdre_C_CE)      -0.178     4.781    U277/U51/U3/IF_rising.b_reg[30]
  -------------------------------------------------------------------
                         required time                          4.781    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 U422/GEN_EDGE[0].PORT_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U277/U57/U3/IF_rising.b_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_tdc_05ns_pll rise@8.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        7.736ns  (logic 0.223ns (2.883%)  route 7.513ns (97.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.207ns = ( 5.793 - 8.000 ) 
    Source Clock Delay      (SCD):    -3.029ns
    Clock Pessimism Removal (CPR):    -0.765ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.157     1.157    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -6.459 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -4.345    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.252 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.223    -3.029    U422/clk_out1
    SLICE_X36Y189        FDCE                                         r  U422/GEN_EDGE[0].PORT_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDCE (Prop_fdce_C_Q)         0.223    -2.806 r  U422/GEN_EDGE[0].PORT_OUT_reg[0]/Q
                         net (fo=4227, routed)        7.513     4.707    U277/U57/U3/U422_out
    SLICE_X8Y246         FDRE                                         r  U277/U57/U3/IF_rising.b_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      8.000     8.000 r  
    AC9                  IBUFDS                       0.000     8.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.051     9.051    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     2.452 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     4.443    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.526 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.267     5.793    U277/U57/U3/clk_out1
    SLICE_X8Y246         FDRE                                         r  U277/U57/U3/IF_rising.b_reg[30]/C
                         clock pessimism             -0.765     5.028    
                         clock uncertainty           -0.069     4.959    
    SLICE_X8Y246         FDRE (Setup_fdre_C_CE)      -0.178     4.781    U277/U57/U3/IF_rising.b_reg[30]
  -------------------------------------------------------------------
                         required time                          4.781    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  0.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 USBInterface/REG_CitirocCfg2_REG_CFG26_WR_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U251/ASIC_BITSTREAM_CFG_reg[855]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tdc_05ns_pll rise@0.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.169%)  route 0.137ns (57.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.968ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.563     0.563    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.431 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.500    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.474 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.656    -0.818    USBInterface/clk_out1
    SLICE_X41Y49         FDRE                                         r  USBInterface/REG_CitirocCfg2_REG_CFG26_WR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.718 r  USBInterface/REG_CitirocCfg2_REG_CFG26_WR_reg[23]/Q
                         net (fo=1, routed)           0.137    -0.581    U251/REG_CitirocCfg2_REG_CFG26_WR[23]
    SLICE_X41Y50         FDSE                                         r  U251/ASIC_BITSTREAM_CFG_reg[855]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.623     0.623    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.817 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.821    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.791 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.823    -0.968    U251/clk_out1
    SLICE_X41Y50         FDSE                                         r  U251/ASIC_BITSTREAM_CFG_reg[855]/C
                         clock pessimism              0.289    -0.679    
    SLICE_X41Y50         FDSE (Hold_fdse_C_D)         0.044    -0.635    U251/ASIC_BITSTREAM_CFG_reg[855]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U611/CPS_GENERATE[15].RUNTIME_COUNTERS_reg[15][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U611/CPS_GENERATE[15].STATIC_COUNTERS_reg[15][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tdc_05ns_pll rise@0.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.118ns (38.310%)  route 0.190ns (61.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    -0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.563     0.563    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.431 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.500    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.474 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.561    -0.913    U611/clk_out1
    SLICE_X78Y150        FDRE                                         r  U611/CPS_GENERATE[15].RUNTIME_COUNTERS_reg[15][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y150        FDRE (Prop_fdre_C_Q)         0.118    -0.795 r  U611/CPS_GENERATE[15].RUNTIME_COUNTERS_reg[15][14]/Q
                         net (fo=2, routed)           0.190    -0.605    U611/CPS_GENERATE[15].RUNTIME_COUNTERS_reg[15]_16[14]
    SLICE_X79Y149        FDRE                                         r  U611/CPS_GENERATE[15].STATIC_COUNTERS_reg[15][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.623     0.623    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.817 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.821    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.791 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.775    -1.016    U611/clk_out1
    SLICE_X79Y149        FDRE                                         r  U611/CPS_GENERATE[15].STATIC_COUNTERS_reg[15][14]/C
                         clock pessimism              0.317    -0.699    
    SLICE_X79Y149        FDRE (Hold_fdre_C_D)         0.038    -0.661    U611/CPS_GENERATE[15].STATIC_COUNTERS_reg[15][14]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U617/CPS_GENERATE[26].TOTAL_COUNTERS_reg[26][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U617/CPS_GENERATE[26].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst/src_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tdc_05ns_pll rise@0.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.134%)  route 0.156ns (60.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    -0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.563     0.563    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.431 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.500    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.474 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.685    -0.789    U617/clk_out1
    SLICE_X89Y49         FDRE                                         r  U617/CPS_GENERATE[26].TOTAL_COUNTERS_reg[26][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.689 r  U617/CPS_GENERATE[26].TOTAL_COUNTERS_reg[26][29]/Q
                         net (fo=1, routed)           0.156    -0.533    U617/CPS_GENERATE[26].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst/src_in
    SLICE_X88Y50         FDRE                                         r  U617/CPS_GENERATE[26].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst/src_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.623     0.623    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.817 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.821    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.791 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.852    -0.939    U617/CPS_GENERATE[26].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst/src_clk
    SLICE_X88Y50         FDRE                                         r  U617/CPS_GENERATE[26].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst/src_ff_reg/C
                         clock pessimism              0.289    -0.650    
    SLICE_X88Y50         FDRE (Hold_fdre_C_D)         0.059    -0.591    U617/CPS_GENERATE[26].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst/src_ff_reg
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 U452/ANALOG_READOUT.BUFFER_DATA_HG_reg[12][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U452/ANALOG_READOUT.P_ENERGY_12_HG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tdc_05ns_pll rise@0.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.079%)  route 0.108ns (51.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.020ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.563     0.563    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.431 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.500    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.474 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.647    -0.827    U452/clk_out1
    SLICE_X96Y200        FDRE                                         r  U452/ANALOG_READOUT.BUFFER_DATA_HG_reg[12][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.727 r  U452/ANALOG_READOUT.BUFFER_DATA_HG_reg[12][0]/Q
                         net (fo=1, routed)           0.108    -0.619    U452/ANALOG_READOUT.BUFFER_DATA_HG_reg[12]__0[0]
    SLICE_X97Y199        FDRE                                         r  U452/ANALOG_READOUT.P_ENERGY_12_HG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.623     0.623    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.817 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.821    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.791 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.771    -1.020    U452/clk_out1
    SLICE_X97Y199        FDRE                                         r  U452/ANALOG_READOUT.P_ENERGY_12_HG_reg[0]/C
                         clock pessimism              0.309    -0.711    
    SLICE_X97Y199        FDRE (Hold_fdre_C_D)         0.032    -0.679    U452/ANALOG_READOUT.P_ENERGY_12_HG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 U611/CPS_GENERATE[6].STATIC_COUNTERS_reg[6][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U611/CPS_GENERATE[6].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst/src_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tdc_05ns_pll rise@0.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.107ns (40.866%)  route 0.155ns (59.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.020ns
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    -0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.563     0.563    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.431 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.500    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.474 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.581    -0.893    U611/clk_out1
    SLICE_X90Y149        FDRE                                         r  U611/CPS_GENERATE[6].STATIC_COUNTERS_reg[6][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y149        FDRE (Prop_fdre_C_Q)         0.107    -0.786 r  U611/CPS_GENERATE[6].STATIC_COUNTERS_reg[6][29]/Q
                         net (fo=1, routed)           0.155    -0.631    U611/CPS_GENERATE[6].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst/src_in
    SLICE_X90Y150        FDRE                                         r  U611/CPS_GENERATE[6].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst/src_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.623     0.623    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.817 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.821    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.791 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.771    -1.020    U611/CPS_GENERATE[6].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst/src_clk
    SLICE_X90Y150        FDRE                                         r  U611/CPS_GENERATE[6].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst/src_ff_reg/C
                         clock pessimism              0.317    -0.703    
    SLICE_X90Y150        FDRE (Hold_fdre_C_D)         0.006    -0.697    U611/CPS_GENERATE[6].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst/src_ff_reg
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 U460/ANALOG_READOUT.filterMem_LG_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U460/ANALOG_READOUT.filterMem_LG_reg[7][7]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tdc_05ns_pll rise@0.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.118ns (50.679%)  route 0.115ns (49.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.026ns
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    -0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.563     0.563    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.431 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.500    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.474 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.562    -0.912    U460/clk_out1
    SLICE_X94Y164        FDRE                                         r  U460/ANALOG_READOUT.filterMem_LG_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y164        FDRE (Prop_fdre_C_Q)         0.118    -0.794 r  U460/ANALOG_READOUT.filterMem_LG_reg[0][7]/Q
                         net (fo=3, routed)           0.115    -0.679    U460/ANALOG_READOUT.filterMem_LG_reg[0]__0[7]
    SLICE_X94Y163        SRL16E                                       r  U460/ANALOG_READOUT.filterMem_LG_reg[7][7]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.623     0.623    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.817 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.821    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.791 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.765    -1.026    U460/clk_out1
    SLICE_X94Y163        SRL16E                                       r  U460/ANALOG_READOUT.filterMem_LG_reg[7][7]_srl7/CLK
                         clock pessimism              0.127    -0.899    
    SLICE_X94Y163        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.745    U460/ANALOG_READOUT.filterMem_LG_reg[7][7]_srl7
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 U280/U43/U3/IF_rising.b_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U447/lIN_108_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tdc_05ns_pll rise@0.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.107ns (43.654%)  route 0.138ns (56.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.052ns
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    -0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.563     0.563    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.431 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.500    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.474 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.550    -0.924    U280/U43/U3/clk_out1
    SLICE_X46Y148        FDRE                                         r  U280/U43/U3/IF_rising.b_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y148        FDRE (Prop_fdre_C_Q)         0.107    -0.817 r  U280/U43/U3/IF_rising.b_reg[21]/Q
                         net (fo=1, routed)           0.138    -0.679    U447/IF_rising.b_reg[31]_105[21]
    SLICE_X45Y150        FDRE                                         r  U447/lIN_108_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.623     0.623    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.817 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.821    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.791 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.739    -1.052    U447/clk_out1
    SLICE_X45Y150        FDRE                                         r  U447/lIN_108_reg[21]/C
                         clock pessimism              0.317    -0.735    
    SLICE_X45Y150        FDRE (Hold_fdre_C_D)        -0.011    -0.746    U447/lIN_108_reg[21]
  -------------------------------------------------------------------
                         required time                          0.746    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 U152/TimeCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U152/TimeCounter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tdc_05ns_pll rise@0.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.310ns (67.905%)  route 0.147ns (32.095%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.949ns
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    -0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.563     0.563    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.431 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.500    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.474 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.538    -0.936    U152/clk_out1
    SLICE_X40Y198        FDCE                                         r  U152/TimeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y198        FDCE (Prop_fdce_C_Q)         0.118    -0.818 r  U152/TimeCounter_reg[0]/Q
                         net (fo=3, routed)           0.146    -0.672    U152/TimeCounter_reg[0]
    SLICE_X40Y198        LUT2 (Prop_lut2_I0_O)        0.027    -0.645 r  U152/TimeCounter[0]_i_2__6/O
                         net (fo=1, routed)           0.000    -0.645    U152/TimeCounter[0]_i_2__6_n_0
    SLICE_X40Y198        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.097    -0.548 r  U152/TimeCounter_reg[0]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    -0.548    U152/TimeCounter_reg[0]_i_1__6_n_0
    SLICE_X40Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.521 r  U152/TimeCounter_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    -0.520    U152/TimeCounter_reg[4]_i_1__6_n_0
    SLICE_X40Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.479 r  U152/TimeCounter_reg[8]_i_1__6/O[0]
                         net (fo=1, routed)           0.000    -0.479    U152/TimeCounter_reg[8]_i_1__6_n_7
    SLICE_X40Y200        FDCE                                         r  U152/TimeCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.623     0.623    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.817 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.821    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.791 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.842    -0.949    U152/clk_out1
    SLICE_X40Y200        FDCE                                         r  U152/TimeCounter_reg[8]/C
                         clock pessimism              0.309    -0.640    
    SLICE_X40Y200        FDCE (Hold_fdce_C_D)         0.092    -0.548    U152/TimeCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 U452/ANALOG_READOUT.BUFFER_DATA_LG_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U452/ANALOG_READOUT.P_ENERGY_0_LG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tdc_05ns_pll rise@0.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.118ns (51.820%)  route 0.110ns (48.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.023ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    -0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.563     0.563    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.431 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.500    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.474 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.643    -0.831    U452/clk_out1
    SLICE_X82Y200        FDRE                                         r  U452/ANALOG_READOUT.BUFFER_DATA_LG_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y200        FDRE (Prop_fdre_C_Q)         0.118    -0.713 r  U452/ANALOG_READOUT.BUFFER_DATA_LG_reg[0][6]/Q
                         net (fo=1, routed)           0.110    -0.603    U452/ANALOG_READOUT.BUFFER_DATA_LG_reg[0]__0[6]
    SLICE_X85Y199        FDRE                                         r  U452/ANALOG_READOUT.P_ENERGY_0_LG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.623     0.623    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.817 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.821    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.791 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.768    -1.023    U452/clk_out1
    SLICE_X85Y199        FDRE                                         r  U452/ANALOG_READOUT.P_ENERGY_0_LG_reg[6]/C
                         clock pessimism              0.309    -0.714    
    SLICE_X85Y199        FDRE (Hold_fdre_C_D)         0.038    -0.676    U452/ANALOG_READOUT.P_ENERGY_0_LG_reg[6]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 U460/ANALOG_READOUT.filterMem_HG_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U460/ANALOG_READOUT.filterMem_HG_reg[7][7]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tdc_05ns_pll rise@0.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.752%)  route 0.140ns (58.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.026ns
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    -0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.563     0.563    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.431 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.500    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.474 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.562    -0.912    U460/clk_out1
    SLICE_X99Y163        FDRE                                         r  U460/ANALOG_READOUT.filterMem_HG_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y163        FDRE (Prop_fdre_C_Q)         0.100    -0.812 r  U460/ANALOG_READOUT.filterMem_HG_reg[0][7]/Q
                         net (fo=3, routed)           0.140    -0.672    U460/ANALOG_READOUT.filterMem_HG_reg[0]__0[7]
    SLICE_X98Y163        SRL16E                                       r  U460/ANALOG_READOUT.filterMem_HG_reg[7][7]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.623     0.623    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.817 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.821    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.791 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.765    -1.026    U460/clk_out1
    SLICE_X98Y163        SRL16E                                       r  U460/ANALOG_READOUT.filterMem_HG_reg[7][7]_srl7/CLK
                         clock pessimism              0.125    -0.901    
    SLICE_X98Y163        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.747    U460/ANALOG_READOUT.filterMem_HG_reg[7][7]_srl7
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_tdc_05ns_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X3Y50     U85/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y98     U192/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y12     U447/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y12     U447/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X5Y14     U469/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_24/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X5Y14     U469/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_24/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y14     U447/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y14     U447/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y18     U469/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_25/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y18     U469/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_25/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X82Y2      U469/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X82Y2      U469/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X98Y171    U464/ANALOG_READOUT.filterMem_HG_reg[7][0]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X98Y173    U464/ANALOG_READOUT.filterMem_HG_reg[7][10]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X98Y173    U464/ANALOG_READOUT.filterMem_HG_reg[7][10]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X98Y173    U464/ANALOG_READOUT.filterMem_HG_reg[7][11]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X98Y173    U464/ANALOG_READOUT.filterMem_HG_reg[7][11]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X98Y173    U464/ANALOG_READOUT.filterMem_HG_reg[7][12]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X98Y173    U464/ANALOG_READOUT.filterMem_HG_reg[7][12]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X98Y173    U464/ANALOG_READOUT.filterMem_HG_reg[7][13]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X82Y2      U469/arbiter.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X98Y181    U464/ANALOG_READOUT.filterMem_LG_reg[7][10]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X98Y181    U464/ANALOG_READOUT.filterMem_LG_reg[7][11]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X98Y181    U464/ANALOG_READOUT.filterMem_LG_reg[7][12]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X98Y181    U464/ANALOG_READOUT.filterMem_LG_reg[7][13]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X98Y181    U464/ANALOG_READOUT.filterMem_LG_reg[7][8]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X98Y181    U464/ANALOG_READOUT.filterMem_LG_reg[7][9]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y1      U447/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X94Y181    U452/ANALOG_READOUT.filterMem_HG_reg[7][0]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X94Y181    U452/ANALOG_READOUT.filterMem_HG_reg[7][1]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_tdc_05ns_pll
  To Clock:  clk_out2_tdc_05ns_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_tdc_05ns_pll
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y5    tdc_05ns_pll_IST/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_tdc_05ns_pll
  To Clock:  clk_out3_tdc_05ns_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_tdc_05ns_pll
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y6    tdc_05ns_pll_IST/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         4.000       2.929      MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_tdc_05ns_pll
  To Clock:  clk_out4_tdc_05ns_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_tdc_05ns_pll
Waveform(ns):       { 0.500 2.500 }
Period(ns):         4.000
Sources:            { tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y7    tdc_05ns_pll_IST/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         4.000       2.929      MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_tdc_05ns_pll
  To Clock:  clk_out5_tdc_05ns_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_tdc_05ns_pll
Waveform(ns):       { 1.000 3.000 }
Period(ns):         4.000
Sources:            { tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y8    tdc_05ns_pll_IST/inst/clkout5_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071         4.000       2.929      MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_tdc_05ns_pll
  To Clock:  clk_out6_tdc_05ns_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out6_tdc_05ns_pll
Waveform(ns):       { 1.500 3.500 }
Period(ns):         4.000
Sources:            { tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y9    tdc_05ns_pll_IST/inst/clkout6_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071         4.000       2.929      MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tdc_05ns_pll
  To Clock:  clkfbout_tdc_05ns_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tdc_05ns_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         8.000       6.591      BUFGCTRL_X0Y12   tdc_05ns_pll_IST/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tdc_05ns_pll
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack        7.288ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.623ns  (logic 0.204ns (32.757%)  route 0.419ns (67.243%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y135                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X101Y135       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.419     0.623    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X102Y134       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X102Y134       FDRE (Setup_fdre_C_D)       -0.089     7.911    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  7.288    

Slack (MET) :             7.326ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.664ns  (logic 0.223ns (33.587%)  route 0.441ns (66.413%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y132                                     0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X97Y132        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.441     0.664    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X102Y135       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X102Y135       FDRE (Setup_fdre_C_D)       -0.010     7.990    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  7.326    

Slack (MET) :             7.342ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.567ns  (logic 0.204ns (35.951%)  route 0.363ns (64.049%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y135                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X101Y135       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.363     0.567    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X100Y135       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X100Y135       FDRE (Setup_fdre_C_D)       -0.091     7.909    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  7.342    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.675ns  (logic 0.223ns (33.055%)  route 0.452ns (66.945%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y128                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X102Y128       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.452     0.675    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X104Y130       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X104Y130       FDRE (Setup_fdre_C_D)        0.022     8.022    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.631ns  (logic 0.223ns (35.366%)  route 0.408ns (64.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y135                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X101Y135       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.408     0.631    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X102Y136       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X102Y136       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.392ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.600ns  (logic 0.223ns (37.167%)  route 0.377ns (62.833%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y135                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X101Y135       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.377     0.600    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X102Y135       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X102Y135       FDRE (Setup_fdre_C_D)       -0.008     7.992    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.992    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  7.392    

Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.597ns  (logic 0.223ns (37.353%)  route 0.374ns (62.647%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y135                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X101Y135       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.374     0.597    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X100Y135       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X100Y135       FDRE (Setup_fdre_C_D)       -0.010     7.990    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  7.393    

Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.490%)  route 0.313ns (60.510%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y135                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X101Y135       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.313     0.517    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X103Y134       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X103Y134       FDRE (Setup_fdre_C_D)       -0.090     7.910    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  7.393    

Slack (MET) :             7.441ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.550ns  (logic 0.223ns (40.526%)  route 0.327ns (59.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y135                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X101Y135       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.327     0.550    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X100Y135       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X100Y135       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  7.441    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.201ns  (logic 0.266ns (3.694%)  route 6.935ns (96.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.640ns = ( 46.640 - 40.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 33.942 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.262    33.942    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.223    34.165 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.598    38.762    adcs/CK_CONFIG_DONE
    SLICE_X84Y177        LUT5 (Prop_lut5_I0_O)        0.043    38.805 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.337    41.143    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X82Y186        FDRE                                         r  adcs/aaprog.idx_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.123    46.640    adcs/dcm_ref_n_2
    SLICE_X82Y186        FDRE                                         r  adcs/aaprog.idx_reg[29]/C
                         clock pessimism              0.232    46.873    
                         clock uncertainty           -0.154    46.719    
    SLICE_X82Y186        FDRE (Setup_fdre_C_R)       -0.281    46.438    adcs/aaprog.idx_reg[29]
  -------------------------------------------------------------------
                         required time                         46.438    
                         arrival time                         -41.143    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.201ns  (logic 0.266ns (3.694%)  route 6.935ns (96.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.640ns = ( 46.640 - 40.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 33.942 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.262    33.942    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.223    34.165 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.598    38.762    adcs/CK_CONFIG_DONE
    SLICE_X84Y177        LUT5 (Prop_lut5_I0_O)        0.043    38.805 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.337    41.143    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X82Y186        FDRE                                         r  adcs/aaprog.idx_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.123    46.640    adcs/dcm_ref_n_2
    SLICE_X82Y186        FDRE                                         r  adcs/aaprog.idx_reg[30]/C
                         clock pessimism              0.232    46.873    
                         clock uncertainty           -0.154    46.719    
    SLICE_X82Y186        FDRE (Setup_fdre_C_R)       -0.281    46.438    adcs/aaprog.idx_reg[30]
  -------------------------------------------------------------------
                         required time                         46.438    
                         arrival time                         -41.143    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.201ns  (logic 0.266ns (3.694%)  route 6.935ns (96.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.640ns = ( 46.640 - 40.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 33.942 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.262    33.942    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.223    34.165 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.598    38.762    adcs/CK_CONFIG_DONE
    SLICE_X84Y177        LUT5 (Prop_lut5_I0_O)        0.043    38.805 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.337    41.143    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X82Y186        FDRE                                         r  adcs/aaprog.idx_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.123    46.640    adcs/dcm_ref_n_2
    SLICE_X82Y186        FDRE                                         r  adcs/aaprog.idx_reg[31]/C
                         clock pessimism              0.232    46.873    
                         clock uncertainty           -0.154    46.719    
    SLICE_X82Y186        FDRE (Setup_fdre_C_R)       -0.281    46.438    adcs/aaprog.idx_reg[31]
  -------------------------------------------------------------------
                         required time                         46.438    
                         arrival time                         -41.143    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.023ns  (logic 0.266ns (3.788%)  route 6.757ns (96.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 46.639 - 40.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 33.942 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.262    33.942    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.223    34.165 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.598    38.762    adcs/CK_CONFIG_DONE
    SLICE_X84Y177        LUT5 (Prop_lut5_I0_O)        0.043    38.805 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.159    40.964    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X82Y185        FDRE                                         r  adcs/aaprog.idx_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.122    46.639    adcs/dcm_ref_n_2
    SLICE_X82Y185        FDRE                                         r  adcs/aaprog.idx_reg[25]/C
                         clock pessimism              0.232    46.872    
                         clock uncertainty           -0.154    46.718    
    SLICE_X82Y185        FDRE (Setup_fdre_C_R)       -0.281    46.437    adcs/aaprog.idx_reg[25]
  -------------------------------------------------------------------
                         required time                         46.437    
                         arrival time                         -40.964    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.023ns  (logic 0.266ns (3.788%)  route 6.757ns (96.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 46.639 - 40.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 33.942 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.262    33.942    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.223    34.165 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.598    38.762    adcs/CK_CONFIG_DONE
    SLICE_X84Y177        LUT5 (Prop_lut5_I0_O)        0.043    38.805 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.159    40.964    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X82Y185        FDRE                                         r  adcs/aaprog.idx_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.122    46.639    adcs/dcm_ref_n_2
    SLICE_X82Y185        FDRE                                         r  adcs/aaprog.idx_reg[26]/C
                         clock pessimism              0.232    46.872    
                         clock uncertainty           -0.154    46.718    
    SLICE_X82Y185        FDRE (Setup_fdre_C_R)       -0.281    46.437    adcs/aaprog.idx_reg[26]
  -------------------------------------------------------------------
                         required time                         46.437    
                         arrival time                         -40.964    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.023ns  (logic 0.266ns (3.788%)  route 6.757ns (96.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 46.639 - 40.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 33.942 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.262    33.942    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.223    34.165 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.598    38.762    adcs/CK_CONFIG_DONE
    SLICE_X84Y177        LUT5 (Prop_lut5_I0_O)        0.043    38.805 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.159    40.964    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X82Y185        FDRE                                         r  adcs/aaprog.idx_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.122    46.639    adcs/dcm_ref_n_2
    SLICE_X82Y185        FDRE                                         r  adcs/aaprog.idx_reg[27]/C
                         clock pessimism              0.232    46.872    
                         clock uncertainty           -0.154    46.718    
    SLICE_X82Y185        FDRE (Setup_fdre_C_R)       -0.281    46.437    adcs/aaprog.idx_reg[27]
  -------------------------------------------------------------------
                         required time                         46.437    
                         arrival time                         -40.964    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        7.023ns  (logic 0.266ns (3.788%)  route 6.757ns (96.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 46.639 - 40.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 33.942 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.262    33.942    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.223    34.165 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.598    38.762    adcs/CK_CONFIG_DONE
    SLICE_X84Y177        LUT5 (Prop_lut5_I0_O)        0.043    38.805 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.159    40.964    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X82Y185        FDRE                                         r  adcs/aaprog.idx_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.122    46.639    adcs/dcm_ref_n_2
    SLICE_X82Y185        FDRE                                         r  adcs/aaprog.idx_reg[28]/C
                         clock pessimism              0.232    46.872    
                         clock uncertainty           -0.154    46.718    
    SLICE_X82Y185        FDRE (Setup_fdre_C_R)       -0.281    46.437    adcs/aaprog.idx_reg[28]
  -------------------------------------------------------------------
                         required time                         46.437    
                         arrival time                         -40.964    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.935ns  (logic 0.266ns (3.836%)  route 6.669ns (96.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.636ns = ( 46.636 - 40.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 33.942 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.262    33.942    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.223    34.165 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.598    38.762    adcs/CK_CONFIG_DONE
    SLICE_X84Y177        LUT5 (Prop_lut5_I0_O)        0.043    38.805 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.071    40.877    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X82Y182        FDRE                                         r  adcs/aaprog.idx_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.119    46.636    adcs/dcm_ref_n_2
    SLICE_X82Y182        FDRE                                         r  adcs/aaprog.idx_reg[13]/C
                         clock pessimism              0.232    46.869    
                         clock uncertainty           -0.154    46.715    
    SLICE_X82Y182        FDRE (Setup_fdre_C_R)       -0.281    46.434    adcs/aaprog.idx_reg[13]
  -------------------------------------------------------------------
                         required time                         46.434    
                         arrival time                         -40.877    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.935ns  (logic 0.266ns (3.836%)  route 6.669ns (96.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.636ns = ( 46.636 - 40.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 33.942 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.262    33.942    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.223    34.165 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.598    38.762    adcs/CK_CONFIG_DONE
    SLICE_X84Y177        LUT5 (Prop_lut5_I0_O)        0.043    38.805 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.071    40.877    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X82Y182        FDRE                                         r  adcs/aaprog.idx_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.119    46.636    adcs/dcm_ref_n_2
    SLICE_X82Y182        FDRE                                         r  adcs/aaprog.idx_reg[14]/C
                         clock pessimism              0.232    46.869    
                         clock uncertainty           -0.154    46.715    
    SLICE_X82Y182        FDRE (Setup_fdre_C_R)       -0.281    46.434    adcs/aaprog.idx_reg[14]
  -------------------------------------------------------------------
                         required time                         46.434    
                         arrival time                         -40.877    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.935ns  (logic 0.266ns (3.836%)  route 6.669ns (96.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.636ns = ( 46.636 - 40.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 33.942 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.262    33.942    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.223    34.165 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.598    38.762    adcs/CK_CONFIG_DONE
    SLICE_X84Y177        LUT5 (Prop_lut5_I0_O)        0.043    38.805 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          2.071    40.877    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X82Y182        FDRE                                         r  adcs/aaprog.idx_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.119    46.636    adcs/dcm_ref_n_2
    SLICE_X82Y182        FDRE                                         r  adcs/aaprog.idx_reg[15]/C
                         clock pessimism              0.232    46.869    
                         clock uncertainty           -0.154    46.715    
    SLICE_X82Y182        FDRE (Setup_fdre_C_R)       -0.281    46.434    adcs/aaprog.idx_reg[15]
  -------------------------------------------------------------------
                         required time                         46.434    
                         arrival time                         -40.877    
  -------------------------------------------------------------------
                         slack                                  5.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADC_1_MOSI_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.214ns (5.463%)  route 3.703ns (94.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.332ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.125     3.572    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.178     3.750 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.746     6.496    adcs/CK_CONFIG_DONE
    SLICE_X84Y177        LUT4 (Prop_lut4_I0_O)        0.036     6.532 r  adcs/aaprog.SMADC_1_MOSI_i_1/O
                         net (fo=33, routed)          0.957     7.489    adcs/SMADC_1_MOSI0
    SLICE_X84Y175        FDRE                                         r  adcs/aaprog.SMADC_1_MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.248     7.332    adcs/dcm_ref_n_2
    SLICE_X84Y175        FDRE                                         r  adcs/aaprog.SMADC_1_MOSI_reg/C
                         clock pessimism             -0.232     7.099    
                         clock uncertainty            0.154     7.253    
    SLICE_X84Y175        FDRE (Hold_fdre_C_CE)        0.028     7.281    adcs/aaprog.SMADC_1_MOSI_reg
  -------------------------------------------------------------------
                         required time                         -7.281    
                         arrival time                           7.489    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADCnew_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.214ns (5.223%)  route 3.884ns (94.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.335ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.125     3.572    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.178     3.750 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.884     7.634    adcs/CK_CONFIG_DONE
    SLICE_X85Y177        LUT6 (Prop_lut6_I0_O)        0.036     7.670 r  adcs/aaprog.SMADCnew[3]_i_1/O
                         net (fo=1, routed)           0.000     7.670    adcs/aaprog.SMADCnew[3]_i_1_n_0
    SLICE_X85Y177        FDRE                                         r  adcs/aaprog.SMADCnew_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.251     7.335    adcs/dcm_ref_n_2
    SLICE_X85Y177        FDRE                                         r  adcs/aaprog.SMADCnew_reg[3]/C
                         clock pessimism             -0.232     7.102    
                         clock uncertainty            0.154     7.256    
    SLICE_X85Y177        FDRE (Hold_fdre_C_D)         0.153     7.409    adcs/aaprog.SMADCnew_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.409    
                         arrival time                           7.670    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_d_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.214ns (5.321%)  route 3.808ns (94.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.340ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.125     3.572    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.178     3.750 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.109     5.859    adcs/CK_CONFIG_DONE
    SLICE_X95Y178        LUT5 (Prop_lut5_I0_O)        0.036     5.895 r  adcs/aaprog.reset_sm_d[3]_i_1/O
                         net (fo=4, routed)           1.699     7.594    adcs/reset_sm_d0
    SLICE_X95Y178        FDRE                                         r  adcs/aaprog.reset_sm_d_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.256     7.340    adcs/dcm_ref_n_2
    SLICE_X95Y178        FDRE                                         r  adcs/aaprog.reset_sm_d_reg[0]/C
                         clock pessimism             -0.232     7.107    
                         clock uncertainty            0.154     7.261    
    SLICE_X95Y178        FDRE (Hold_fdre_C_CE)        0.028     7.289    adcs/aaprog.reset_sm_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.289    
                         arrival time                           7.594    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_d_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.214ns (5.321%)  route 3.808ns (94.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.340ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.125     3.572    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.178     3.750 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.109     5.859    adcs/CK_CONFIG_DONE
    SLICE_X95Y178        LUT5 (Prop_lut5_I0_O)        0.036     5.895 r  adcs/aaprog.reset_sm_d[3]_i_1/O
                         net (fo=4, routed)           1.699     7.594    adcs/reset_sm_d0
    SLICE_X95Y178        FDRE                                         r  adcs/aaprog.reset_sm_d_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.256     7.340    adcs/dcm_ref_n_2
    SLICE_X95Y178        FDRE                                         r  adcs/aaprog.reset_sm_d_reg[1]/C
                         clock pessimism             -0.232     7.107    
                         clock uncertainty            0.154     7.261    
    SLICE_X95Y178        FDRE (Hold_fdre_C_CE)        0.028     7.289    adcs/aaprog.reset_sm_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.289    
                         arrival time                           7.594    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_d_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.214ns (5.321%)  route 3.808ns (94.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.340ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.125     3.572    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.178     3.750 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.109     5.859    adcs/CK_CONFIG_DONE
    SLICE_X95Y178        LUT5 (Prop_lut5_I0_O)        0.036     5.895 r  adcs/aaprog.reset_sm_d[3]_i_1/O
                         net (fo=4, routed)           1.699     7.594    adcs/reset_sm_d0
    SLICE_X95Y178        FDRE                                         r  adcs/aaprog.reset_sm_d_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.256     7.340    adcs/dcm_ref_n_2
    SLICE_X95Y178        FDRE                                         r  adcs/aaprog.reset_sm_d_reg[2]/C
                         clock pessimism             -0.232     7.107    
                         clock uncertainty            0.154     7.261    
    SLICE_X95Y178        FDRE (Hold_fdre_C_CE)        0.028     7.289    adcs/aaprog.reset_sm_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.289    
                         arrival time                           7.594    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_d_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.214ns (5.321%)  route 3.808ns (94.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.340ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.125     3.572    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.178     3.750 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.109     5.859    adcs/CK_CONFIG_DONE
    SLICE_X95Y178        LUT5 (Prop_lut5_I0_O)        0.036     5.895 r  adcs/aaprog.reset_sm_d[3]_i_1/O
                         net (fo=4, routed)           1.699     7.594    adcs/reset_sm_d0
    SLICE_X95Y178        FDRE                                         r  adcs/aaprog.reset_sm_d_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.256     7.340    adcs/dcm_ref_n_2
    SLICE_X95Y178        FDRE                                         r  adcs/aaprog.reset_sm_d_reg[3]/C
                         clock pessimism             -0.232     7.107    
                         clock uncertainty            0.154     7.261    
    SLICE_X95Y178        FDRE (Hold_fdre_C_CE)        0.028     7.289    adcs/aaprog.reset_sm_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.289    
                         arrival time                           7.594    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADC_1_CLK_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.214ns (5.319%)  route 3.810ns (94.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.335ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.125     3.572    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.178     3.750 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.480     6.230    adcs/CK_CONFIG_DONE
    SLICE_X87Y177        LUT5 (Prop_lut5_I0_O)        0.036     6.266 r  adcs/aaprog.SMADC_1_CLK_i_1/O
                         net (fo=1, routed)           1.330     7.596    adcs/SMADC_1_CLK0
    SLICE_X87Y177        FDRE                                         r  adcs/aaprog.SMADC_1_CLK_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.251     7.335    adcs/dcm_ref_n_2
    SLICE_X87Y177        FDRE                                         r  adcs/aaprog.SMADC_1_CLK_reg/C
                         clock pessimism             -0.232     7.102    
                         clock uncertainty            0.154     7.256    
    SLICE_X87Y177        FDRE (Hold_fdre_C_CE)        0.028     7.284    adcs/aaprog.SMADC_1_CLK_reg
  -------------------------------------------------------------------
                         required time                         -7.284    
                         arrival time                           7.596    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.sbitlock1_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.178ns (4.383%)  route 3.883ns (95.617%))
  Logic Levels:           0  
  Clock Path Skew:        3.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.346ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.125     3.572    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.178     3.750 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.883     7.633    adcs/CK_CONFIG_DONE
    SLICE_X94Y166        FDRE                                         r  adcs/aaprog.sbitlock1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.262     7.346    adcs/dcm_ref_n_2
    SLICE_X94Y166        FDRE                                         r  adcs/aaprog.sbitlock1_reg/C
                         clock pessimism             -0.232     7.113    
                         clock uncertainty            0.154     7.267    
    SLICE_X94Y166        FDRE (Hold_fdre_C_CE)        0.040     7.307    adcs/aaprog.sbitlock1_reg
  -------------------------------------------------------------------
                         required time                         -7.307    
                         arrival time                           7.633    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.214ns (5.199%)  route 3.902ns (94.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.336ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.125     3.572    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.178     3.750 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.670     6.420    adcs/CK_CONFIG_DONE
    SLICE_X85Y176        LUT6 (Prop_lut6_I0_O)        0.036     6.456 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           1.232     7.688    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X85Y178        FDSE                                         r  adcs/aaprog.SMdelay_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.252     7.336    adcs/dcm_ref_n_2
    SLICE_X85Y178        FDSE                                         r  adcs/aaprog.SMdelay_reg[10]/C
                         clock pessimism             -0.232     7.103    
                         clock uncertainty            0.154     7.257    
    SLICE_X85Y178        FDSE (Hold_fdse_C_S)         0.026     7.283    adcs/aaprog.SMdelay_reg[10]
  -------------------------------------------------------------------
                         required time                         -7.283    
                         arrival time                           7.688    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.214ns (5.199%)  route 3.902ns (94.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.336ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.125     3.572    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.178     3.750 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.670     6.420    adcs/CK_CONFIG_DONE
    SLICE_X85Y176        LUT6 (Prop_lut6_I0_O)        0.036     6.456 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           1.232     7.688    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X85Y178        FDSE                                         r  adcs/aaprog.SMdelay_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.252     7.336    adcs/dcm_ref_n_2
    SLICE_X85Y178        FDSE                                         r  adcs/aaprog.SMdelay_reg[11]/C
                         clock pessimism             -0.232     7.103    
                         clock uncertainty            0.154     7.257    
    SLICE_X85Y178        FDSE (Hold_fdse_C_S)         0.026     7.283    adcs/aaprog.SMdelay_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.283    
                         arrival time                           7.688    
  -------------------------------------------------------------------
                         slack                                  0.405    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tdc_05ns_pll
  To Clock:  clk_ftdi

Setup :            0  Failing Endpoints,  Worst Slack        7.251ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.251ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.658ns  (logic 0.204ns (31.010%)  route 0.454ns (68.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.454     0.658    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X29Y74         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X29Y74         FDRE (Setup_fdre_C_D)       -0.091     7.909    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  7.251    

Slack (MET) :             7.326ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.585ns  (logic 0.204ns (34.855%)  route 0.381ns (65.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y78                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X25Y78         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.381     0.585    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X24Y79         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X24Y79         FDRE (Setup_fdre_C_D)       -0.089     7.911    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  7.326    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.575ns  (logic 0.204ns (35.494%)  route 0.371ns (64.506%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.371     0.575    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X47Y66         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)       -0.090     7.910    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.342ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.576ns  (logic 0.204ns (35.390%)  route 0.372ns (64.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.372     0.576    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X44Y66         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y66         FDRE (Setup_fdre_C_D)       -0.082     7.918    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.918    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  7.342    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.619ns  (logic 0.223ns (36.053%)  route 0.396ns (63.947%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.396     0.619    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X47Y66         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)       -0.009     7.991    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.538ns  (logic 0.236ns (43.858%)  route 0.302ns (56.142%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.302     0.538    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X44Y66         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y66         FDRE (Setup_fdre_C_D)       -0.058     7.942    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.481ns  (logic 0.204ns (42.437%)  route 0.277ns (57.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y78                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X25Y78         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.277     0.481    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X25Y77         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X25Y77         FDRE (Setup_fdre_C_D)       -0.093     7.907    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.546ns  (logic 0.223ns (40.820%)  route 0.323ns (59.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y78                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X25Y78         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.323     0.546    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X25Y77         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X25Y77         FDRE (Setup_fdre_C_D)       -0.009     7.991    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  7.445    

Slack (MET) :             7.485ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.505ns  (logic 0.223ns (44.136%)  route 0.282ns (55.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X25Y80         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.282     0.505    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X24Y79         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X24Y79         FDRE (Setup_fdre_C_D)       -0.010     7.990    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  7.485    

Slack (MET) :             7.492ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.530ns  (logic 0.259ns (48.830%)  route 0.271ns (51.170%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.271     0.530    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X44Y66         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y66         FDRE (Setup_fdre_C_D)        0.022     8.022    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  7.492    





---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  clk_out1_tdc_05ns_pll

Setup :            0  Failing Endpoints,  Worst Slack       14.644ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.644ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        1.330ns  (logic 0.223ns (16.772%)  route 1.107ns (83.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y147                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X102Y147       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           1.107     1.330    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X100Y164       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X100Y164       FDRE (Setup_fdre_C_D)       -0.007    15.974    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         15.974    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                 14.644    

Slack (MET) :             14.814ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        1.076ns  (logic 0.204ns (18.967%)  route 0.872ns (81.033%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y147                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X102Y147       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.872     1.076    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X100Y163       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X100Y163       FDRE (Setup_fdre_C_D)       -0.091    15.890    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.890    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                 14.814    

Slack (MET) :             14.865ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        1.025ns  (logic 0.204ns (19.899%)  route 0.821ns (80.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y147                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X102Y147       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.821     1.025    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X100Y163       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X100Y163       FDRE (Setup_fdre_C_D)       -0.091    15.890    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.890    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                 14.865    

Slack (MET) :             14.917ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        1.055ns  (logic 0.223ns (21.145%)  route 0.832ns (78.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y147                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X102Y147       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.832     1.055    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X101Y163       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X101Y163       FDRE (Setup_fdre_C_D)       -0.009    15.972    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.972    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 14.917    

Slack (MET) :             14.991ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.899ns  (logic 0.204ns (22.687%)  route 0.695ns (77.313%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y147                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X102Y147       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.695     0.899    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X101Y162       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X101Y162       FDRE (Setup_fdre_C_D)       -0.091    15.890    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.890    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                 14.991    

Slack (MET) :             15.025ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.947ns  (logic 0.223ns (23.538%)  route 0.724ns (76.462%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y147                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X102Y147       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.724     0.947    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X99Y164        FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X99Y164        FDRE (Setup_fdre_C_D)       -0.009    15.972    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.972    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                 15.025    

Slack (MET) :             15.033ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.855ns  (logic 0.204ns (23.866%)  route 0.651ns (76.134%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y149                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X103Y149       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.651     0.855    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X101Y162       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X101Y162       FDRE (Setup_fdre_C_D)       -0.093    15.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         15.888    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                 15.033    

Slack (MET) :             15.040ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.852ns  (logic 0.204ns (23.935%)  route 0.648ns (76.065%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y147                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X102Y147       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.648     0.852    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X100Y161       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X100Y161       FDRE (Setup_fdre_C_D)       -0.089    15.892    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.892    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                 15.040    

Slack (MET) :             15.066ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.905ns  (logic 0.223ns (24.647%)  route 0.682ns (75.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y147                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X102Y147       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.682     0.905    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X100Y161       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X100Y161       FDRE (Setup_fdre_C_D)       -0.010    15.971    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         15.971    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 15.066    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ftdi
  To Clock:  clk_out1_tdc_05ns_pll

Setup :            0  Failing Endpoints,  Worst Slack        9.256ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.256ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.687ns  (logic 0.204ns (29.704%)  route 0.483ns (70.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.483     0.687    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X40Y66         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y66         FDRE (Setup_fdre_C_D)       -0.057     9.943    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.943    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  9.256    

Slack (MET) :             9.272ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.636ns  (logic 0.204ns (32.066%)  route 0.432ns (67.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.432     0.636    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X39Y66         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)       -0.092     9.908    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.636    
  -------------------------------------------------------------------
                         slack                                  9.272    

Slack (MET) :             9.290ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.701ns  (logic 0.223ns (31.813%)  route 0.478ns (68.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.478     0.701    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X39Y66         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)       -0.009     9.991    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                  9.290    

Slack (MET) :             9.307ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.604ns  (logic 0.204ns (33.799%)  route 0.400ns (66.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.400     0.604    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X28Y74         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.089     9.911    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  9.307    

Slack (MET) :             9.346ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.677ns  (logic 0.223ns (32.954%)  route 0.454ns (67.046%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.454     0.677    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X40Y65         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)        0.023    10.023    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  9.346    

Slack (MET) :             9.348ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.673ns  (logic 0.223ns (33.132%)  route 0.450ns (66.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.450     0.673    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X38Y66         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y66         FDRE (Setup_fdre_C_D)        0.021    10.021    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                  9.348    

Slack (MET) :             9.354ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.556ns  (logic 0.204ns (36.678%)  route 0.352ns (63.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.352     0.556    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X43Y66         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y66         FDRE (Setup_fdre_C_D)       -0.090     9.910    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  9.354    

Slack (MET) :             9.394ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.597ns  (logic 0.223ns (37.370%)  route 0.374ns (62.630%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.374     0.597    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X28Y74         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.009     9.991    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  9.394    

Slack (MET) :             9.431ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.478ns  (logic 0.204ns (42.716%)  route 0.274ns (57.284%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.274     0.478    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X25Y74         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y74         FDRE (Setup_fdre_C_D)       -0.091     9.909    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  9.431    

Slack (MET) :             9.477ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_tdc_05ns_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.514ns  (logic 0.223ns (43.385%)  route 0.291ns (56.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.291     0.514    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X25Y74         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y74         FDRE (Setup_fdre_C_D)       -0.009     9.991    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  9.477    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack       14.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.944ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.204ns (29.974%)  route 0.477ns (70.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 18.853 - 15.981 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.577     3.240    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X103Y137       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y137       FDPE (Prop_fdpe_C_Q)         0.204     3.444 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.477     3.921    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y134       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.517    18.853    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y134       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.308    19.161    
                         clock uncertainty           -0.035    19.126    
    SLICE_X107Y134       FDPE (Recov_fdpe_C_PRE)     -0.261    18.865    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         18.865    
                         arrival time                          -3.921    
  -------------------------------------------------------------------
                         slack                                 14.944    

Slack (MET) :             14.955ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.223ns (30.945%)  route 0.498ns (69.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 18.853 - 15.981 ) 
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.575     3.238    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDPE (Prop_fdpe_C_Q)         0.223     3.461 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.498     3.959    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y133       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.517    18.853    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y133       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.308    19.161    
                         clock uncertainty           -0.035    19.126    
    SLICE_X103Y133       FDCE (Recov_fdce_C_CLR)     -0.212    18.914    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         18.914    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                 14.955    

Slack (MET) :             14.955ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.223ns (30.945%)  route 0.498ns (69.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 18.853 - 15.981 ) 
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.575     3.238    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDPE (Prop_fdpe_C_Q)         0.223     3.461 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.498     3.959    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y133       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.517    18.853    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y133       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.308    19.161    
                         clock uncertainty           -0.035    19.126    
    SLICE_X103Y133       FDCE (Recov_fdce_C_CLR)     -0.212    18.914    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         18.914    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                 14.955    

Slack (MET) :             14.955ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.223ns (30.945%)  route 0.498ns (69.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 18.853 - 15.981 ) 
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.575     3.238    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDPE (Prop_fdpe_C_Q)         0.223     3.461 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.498     3.959    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y133       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.517    18.853    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y133       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.308    19.161    
                         clock uncertainty           -0.035    19.126    
    SLICE_X103Y133       FDCE (Recov_fdce_C_CLR)     -0.212    18.914    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         18.914    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                 14.955    

Slack (MET) :             14.955ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.223ns (30.945%)  route 0.498ns (69.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 18.853 - 15.981 ) 
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.575     3.238    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDPE (Prop_fdpe_C_Q)         0.223     3.461 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.498     3.959    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y133       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.517    18.853    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y133       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.308    19.161    
                         clock uncertainty           -0.035    19.126    
    SLICE_X103Y133       FDCE (Recov_fdce_C_CLR)     -0.212    18.914    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         18.914    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                 14.955    

Slack (MET) :             14.955ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.223ns (30.945%)  route 0.498ns (69.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 18.853 - 15.981 ) 
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.575     3.238    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDPE (Prop_fdpe_C_Q)         0.223     3.461 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.498     3.959    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y133       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.517    18.853    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y133       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism              0.308    19.161    
                         clock uncertainty           -0.035    19.126    
    SLICE_X103Y133       FDCE (Recov_fdce_C_CLR)     -0.212    18.914    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         18.914    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                 14.955    

Slack (MET) :             14.968ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.223ns (31.639%)  route 0.482ns (68.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 18.850 - 15.981 ) 
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.575     3.238    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDPE (Prop_fdpe_C_Q)         0.223     3.461 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.482     3.943    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y129       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.514    18.850    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y129       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.308    19.158    
                         clock uncertainty           -0.035    19.123    
    SLICE_X102Y129       FDCE (Recov_fdce_C_CLR)     -0.212    18.911    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         18.911    
                         arrival time                          -3.943    
  -------------------------------------------------------------------
                         slack                                 14.968    

Slack (MET) :             15.005ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.204ns (34.717%)  route 0.384ns (65.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 18.855 - 15.981 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.577     3.240    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X103Y137       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y137       FDPE (Prop_fdpe_C_Q)         0.204     3.444 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.384     3.828    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y136       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.519    18.855    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.308    19.163    
                         clock uncertainty           -0.035    19.128    
    SLICE_X107Y136       FDCE (Recov_fdce_C_CLR)     -0.295    18.833    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         18.833    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                 15.005    

Slack (MET) :             15.005ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.204ns (34.717%)  route 0.384ns (65.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 18.855 - 15.981 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.577     3.240    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X103Y137       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y137       FDPE (Prop_fdpe_C_Q)         0.204     3.444 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.384     3.828    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y136       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.519    18.855    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.308    19.163    
                         clock uncertainty           -0.035    19.128    
    SLICE_X107Y136       FDCE (Recov_fdce_C_CLR)     -0.295    18.833    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         18.833    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                 15.005    

Slack (MET) :             15.005ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.204ns (34.717%)  route 0.384ns (65.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 18.855 - 15.981 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.577     3.240    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X103Y137       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y137       FDPE (Prop_fdpe_C_Q)         0.204     3.444 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.384     3.828    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y136       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.519    18.855    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.308    19.163    
                         clock uncertainty           -0.035    19.128    
    SLICE_X107Y136       FDCE (Recov_fdce_C_CLR)     -0.295    18.833    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         18.833    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                 15.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.548%)  route 0.166ns (62.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.272     1.370    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDPE (Prop_fdpe_C_Q)         0.100     1.470 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.166     1.636    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y132       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.305     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y132       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X103Y132       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.548%)  route 0.166ns (62.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.272     1.370    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDPE (Prop_fdpe_C_Q)         0.100     1.470 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.166     1.636    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y132       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.305     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y132       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X103Y132       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.548%)  route 0.166ns (62.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.272     1.370    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDPE (Prop_fdpe_C_Q)         0.100     1.470 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.166     1.636    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y132       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.305     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y132       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X103Y132       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.548%)  route 0.166ns (62.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.272     1.370    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDPE (Prop_fdpe_C_Q)         0.100     1.470 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.166     1.636    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y132       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.305     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X103Y132       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X103Y132       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.254%)  route 0.168ns (62.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.272     1.370    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDPE (Prop_fdpe_C_Q)         0.100     1.470 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.168     1.639    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y132       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.305     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y132       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X102Y132       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.254%)  route 0.168ns (62.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.272     1.370    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDPE (Prop_fdpe_C_Q)         0.100     1.470 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.168     1.639    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y132       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.305     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y132       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X102Y132       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.254%)  route 0.168ns (62.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.272     1.370    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDPE (Prop_fdpe_C_Q)         0.100     1.470 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.168     1.639    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y132       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.305     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y132       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X102Y132       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.254%)  route 0.168ns (62.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.272     1.370    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDPE (Prop_fdpe_C_Q)         0.100     1.470 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.168     1.639    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y132       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.305     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y132       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X102Y132       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.254%)  route 0.168ns (62.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.272     1.370    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDPE (Prop_fdpe_C_Q)         0.100     1.470 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.168     1.639    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y132       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.305     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y132       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X102Y132       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.254%)  route 0.168ns (62.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.272     1.370    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y136       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y136       FDPE (Prop_fdpe_C_Q)         0.100     1.470 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.168     1.639    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X102Y132       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1392, routed)        0.305     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y132       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X102Y132       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.304    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ftdi
  To Clock:  clk_ftdi

Setup :            0  Failing Endpoints,  Worst Slack        7.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.259ns (14.356%)  route 1.545ns (85.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 14.041 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.569     4.584    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y46         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDPE (Prop_fdpe_C_Q)         0.259     4.843 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.545     6.388    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X41Y67         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.266    14.041    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X41Y67         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[1]/C
                         clock pessimism              0.255    14.296    
                         clock uncertainty           -0.035    14.261    
    SLICE_X41Y67         FDCE (Recov_fdce_C_CLR)     -0.212    14.049    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[1]
  -------------------------------------------------------------------
                         required time                         14.049    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  7.660    

Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.259ns (14.356%)  route 1.545ns (85.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 14.041 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.569     4.584    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y46         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDPE (Prop_fdpe_C_Q)         0.259     4.843 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.545     6.388    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X41Y67         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.266    14.041    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X41Y67         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/C
                         clock pessimism              0.255    14.296    
                         clock uncertainty           -0.035    14.261    
    SLICE_X41Y67         FDCE (Recov_fdce_C_CLR)     -0.212    14.049    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]
  -------------------------------------------------------------------
                         required time                         14.049    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  7.660    

Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.259ns (14.356%)  route 1.545ns (85.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 14.041 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.569     4.584    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y46         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDPE (Prop_fdpe_C_Q)         0.259     4.843 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.545     6.388    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X41Y67         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.266    14.041    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X41Y67         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/C
                         clock pessimism              0.255    14.296    
                         clock uncertainty           -0.035    14.261    
    SLICE_X41Y67         FDCE (Recov_fdce_C_CLR)     -0.212    14.049    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]
  -------------------------------------------------------------------
                         required time                         14.049    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  7.660    

Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.259ns (14.356%)  route 1.545ns (85.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 14.041 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.569     4.584    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y46         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDPE (Prop_fdpe_C_Q)         0.259     4.843 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.545     6.388    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X41Y67         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.266    14.041    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X41Y67         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/C
                         clock pessimism              0.255    14.296    
                         clock uncertainty           -0.035    14.261    
    SLICE_X41Y67         FDCE (Recov_fdce_C_CLR)     -0.212    14.049    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]
  -------------------------------------------------------------------
                         required time                         14.049    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  7.660    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.259ns (15.060%)  route 1.461ns (84.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 14.040 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.569     4.584    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y46         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDPE (Prop_fdpe_C_Q)         0.259     4.843 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.461     6.304    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X41Y68         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.265    14.040    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X41Y68         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/C
                         clock pessimism              0.255    14.295    
                         clock uncertainty           -0.035    14.260    
    SLICE_X41Y68         FDCE (Recov_fdce_C_CLR)     -0.212    14.048    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         14.048    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.259ns (15.060%)  route 1.461ns (84.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 14.040 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.569     4.584    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y46         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDPE (Prop_fdpe_C_Q)         0.259     4.843 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.461     6.304    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X41Y68         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.265    14.040    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X41Y68         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/C
                         clock pessimism              0.255    14.295    
                         clock uncertainty           -0.035    14.260    
    SLICE_X41Y68         FDCE (Recov_fdce_C_CLR)     -0.212    14.048    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         14.048    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             7.866ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.259ns (15.967%)  route 1.363ns (84.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.569     4.584    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y46         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDPE (Prop_fdpe_C_Q)         0.259     4.843 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.363     6.206    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y68         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.264    14.039    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y68         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.255    14.294    
                         clock uncertainty           -0.035    14.259    
    SLICE_X42Y68         FDCE (Recov_fdce_C_CLR)     -0.187    14.072    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.072    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  7.866    

Slack (MET) :             7.866ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.259ns (15.967%)  route 1.363ns (84.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.569     4.584    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y46         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDPE (Prop_fdpe_C_Q)         0.259     4.843 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.363     6.206    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y68         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.264    14.039    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y68         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.255    14.294    
                         clock uncertainty           -0.035    14.259    
    SLICE_X42Y68         FDCE (Recov_fdce_C_CLR)     -0.187    14.072    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.072    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  7.866    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.259ns (15.967%)  route 1.363ns (84.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.569     4.584    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y46         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDPE (Prop_fdpe_C_Q)         0.259     4.843 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.363     6.206    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y68         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.264    14.039    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y68         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.255    14.294    
                         clock uncertainty           -0.035    14.259    
    SLICE_X42Y68         FDCE (Recov_fdce_C_CLR)     -0.154    14.105    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.259ns (15.967%)  route 1.363ns (84.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.569     4.584    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y46         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDPE (Prop_fdpe_C_Q)         0.259     4.843 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.363     6.206    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y68         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.264    14.039    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y68         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.255    14.294    
                         clock uncertainty           -0.035    14.259    
    SLICE_X42Y68         FDCE (Recov_fdce_C_CLR)     -0.154    14.105    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  7.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.629%)  route 0.188ns (67.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.645     1.891    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y44         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDPE (Prop_fdpe_C_Q)         0.091     1.982 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.188     2.170    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X54Y46         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.884     2.369    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y46         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.287     2.082    
    SLICE_X54Y46         FDCE (Remov_fdce_C_CLR)     -0.088     1.994    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.629%)  route 0.188ns (67.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.645     1.891    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y44         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDPE (Prop_fdpe_C_Q)         0.091     1.982 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.188     2.170    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X54Y46         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.884     2.369    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y46         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.287     2.082    
    SLICE_X54Y46         FDCE (Remov_fdce_C_CLR)     -0.088     1.994    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.629%)  route 0.188ns (67.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.645     1.891    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y44         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDPE (Prop_fdpe_C_Q)         0.091     1.982 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.188     2.170    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X54Y46         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.884     2.369    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y46         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.287     2.082    
    SLICE_X54Y46         FDCE (Remov_fdce_C_CLR)     -0.088     1.994    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.629%)  route 0.188ns (67.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.645     1.891    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y44         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDPE (Prop_fdpe_C_Q)         0.091     1.982 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.188     2.170    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X54Y46         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.884     2.369    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y46         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.287     2.082    
    SLICE_X54Y46         FDCE (Remov_fdce_C_CLR)     -0.088     1.994    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.629%)  route 0.188ns (67.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.645     1.891    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y44         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDPE (Prop_fdpe_C_Q)         0.091     1.982 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.188     2.170    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X54Y46         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.884     2.369    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y46         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.287     2.082    
    SLICE_X54Y46         FDPE (Remov_fdpe_C_PRE)     -0.090     1.992    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.629%)  route 0.188ns (67.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.645     1.891    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y44         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDPE (Prop_fdpe_C_Q)         0.091     1.982 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.188     2.170    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X54Y46         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.884     2.369    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y46         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.287     2.082    
    SLICE_X54Y46         FDPE (Remov_fdpe_C_PRE)     -0.090     1.992    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.629%)  route 0.188ns (67.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.645     1.891    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y44         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDPE (Prop_fdpe_C_Q)         0.091     1.982 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.188     2.170    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X54Y46         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.884     2.369    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y46         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.287     2.082    
    SLICE_X54Y46         FDPE (Remov_fdpe_C_PRE)     -0.090     1.992    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.629%)  route 0.188ns (67.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.645     1.891    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y44         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDPE (Prop_fdpe_C_Q)         0.091     1.982 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.188     2.170    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X54Y46         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.884     2.369    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y46         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.287     2.082    
    SLICE_X54Y46         FDPE (Remov_fdpe_C_PRE)     -0.090     1.992    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.100ns (20.481%)  route 0.388ns (79.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.594     1.840    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y52         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDPE (Prop_fdpe_C_Q)         0.100     1.940 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.388     2.328    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X57Y35         FDPE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.879     2.364    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X57Y35         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.267     2.097    
    SLICE_X57Y35         FDPE (Remov_fdpe_C_PRE)     -0.072     2.025    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.100ns (20.481%)  route 0.388ns (79.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.594     1.840    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y52         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDPE (Prop_fdpe_C_Q)         0.100     1.940 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.388     2.328    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/AR[0]
    SLICE_X57Y35         FDPE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.879     2.364    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
    SLICE_X57Y35         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/C
                         clock pessimism             -0.267     2.097    
    SLICE_X57Y35         FDPE (Remov_fdpe_C_PRE)     -0.072     2.025    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.303    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_tdc_05ns_pll
  To Clock:  clk_out1_tdc_05ns_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 USBInterface/INT_RUNSTART_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U200/U1/COUNTER_REGISTER_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_tdc_05ns_pll rise@8.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.330ns (6.717%)  route 4.583ns (93.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.397ns = ( 5.603 - 8.000 ) 
    Source Clock Delay      (SCD):    -3.039ns
    Clock Pessimism Removal (CPR):    -0.685ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.157     1.157    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -6.459 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -4.345    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.252 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.213    -3.039    USBInterface/clk_out1
    SLICE_X52Y161        FDRE                                         r  USBInterface/INT_RUNSTART_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y161        FDRE (Prop_fdre_C_Q)         0.204    -2.835 f  USBInterface/INT_RUNSTART_WR_reg[0]/Q
                         net (fo=16, routed)          2.013    -0.822    USBInterface/U186_int
    SLICE_X71Y186        LUT2 (Prop_lut2_I0_O)        0.126    -0.696 f  USBInterface/ANALOG_READOUT.ValidationCounter[0]_i_1__2/O
                         net (fo=262, routed)         2.570     1.874    U200/U1/U669_OUT
    SLICE_X47Y182        FDCE                                         f  U200/U1/COUNTER_REGISTER_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      8.000     8.000 r  
    AC9                  IBUFDS                       0.000     8.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.051     9.051    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     2.452 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     4.443    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.526 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.077     5.603    U200/U1/clk_out1
    SLICE_X47Y182        FDCE                                         r  U200/U1/COUNTER_REGISTER_reg[1]/C
                         clock pessimism             -0.685     4.918    
                         clock uncertainty           -0.069     4.849    
    SLICE_X47Y182        FDCE (Recov_fdce_C_CLR)     -0.212     4.637    U200/U1/COUNTER_REGISTER_reg[1]
  -------------------------------------------------------------------
                         required time                          4.637    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 USBInterface/INT_RUNSTART_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U200/U1/COUNTER_REGISTER_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_tdc_05ns_pll rise@8.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.330ns (6.717%)  route 4.583ns (93.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.397ns = ( 5.603 - 8.000 ) 
    Source Clock Delay      (SCD):    -3.039ns
    Clock Pessimism Removal (CPR):    -0.685ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.157     1.157    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -6.459 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -4.345    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.252 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.213    -3.039    USBInterface/clk_out1
    SLICE_X52Y161        FDRE                                         r  USBInterface/INT_RUNSTART_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y161        FDRE (Prop_fdre_C_Q)         0.204    -2.835 f  USBInterface/INT_RUNSTART_WR_reg[0]/Q
                         net (fo=16, routed)          2.013    -0.822    USBInterface/U186_int
    SLICE_X71Y186        LUT2 (Prop_lut2_I0_O)        0.126    -0.696 f  USBInterface/ANALOG_READOUT.ValidationCounter[0]_i_1__2/O
                         net (fo=262, routed)         2.570     1.874    U200/U1/U669_OUT
    SLICE_X47Y182        FDCE                                         f  U200/U1/COUNTER_REGISTER_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      8.000     8.000 r  
    AC9                  IBUFDS                       0.000     8.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.051     9.051    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     2.452 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     4.443    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.526 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.077     5.603    U200/U1/clk_out1
    SLICE_X47Y182        FDCE                                         r  U200/U1/COUNTER_REGISTER_reg[2]/C
                         clock pessimism             -0.685     4.918    
                         clock uncertainty           -0.069     4.849    
    SLICE_X47Y182        FDCE (Recov_fdce_C_CLR)     -0.212     4.637    U200/U1/COUNTER_REGISTER_reg[2]
  -------------------------------------------------------------------
                         required time                          4.637    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 USBInterface/INT_RUNSTART_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U200/U1/COUNTER_REGISTER_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_tdc_05ns_pll rise@8.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.330ns (6.717%)  route 4.583ns (93.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.397ns = ( 5.603 - 8.000 ) 
    Source Clock Delay      (SCD):    -3.039ns
    Clock Pessimism Removal (CPR):    -0.685ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.157     1.157    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -6.459 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -4.345    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.252 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.213    -3.039    USBInterface/clk_out1
    SLICE_X52Y161        FDRE                                         r  USBInterface/INT_RUNSTART_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y161        FDRE (Prop_fdre_C_Q)         0.204    -2.835 f  USBInterface/INT_RUNSTART_WR_reg[0]/Q
                         net (fo=16, routed)          2.013    -0.822    USBInterface/U186_int
    SLICE_X71Y186        LUT2 (Prop_lut2_I0_O)        0.126    -0.696 f  USBInterface/ANALOG_READOUT.ValidationCounter[0]_i_1__2/O
                         net (fo=262, routed)         2.570     1.874    U200/U1/U669_OUT
    SLICE_X47Y182        FDCE                                         f  U200/U1/COUNTER_REGISTER_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      8.000     8.000 r  
    AC9                  IBUFDS                       0.000     8.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.051     9.051    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     2.452 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     4.443    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.526 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.077     5.603    U200/U1/clk_out1
    SLICE_X47Y182        FDCE                                         r  U200/U1/COUNTER_REGISTER_reg[3]/C
                         clock pessimism             -0.685     4.918    
                         clock uncertainty           -0.069     4.849    
    SLICE_X47Y182        FDCE (Recov_fdce_C_CLR)     -0.212     4.637    U200/U1/COUNTER_REGISTER_reg[3]
  -------------------------------------------------------------------
                         required time                          4.637    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 USBInterface/INT_RUNSTART_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U200/U1/COUNTER_REGISTER_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_tdc_05ns_pll rise@8.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.330ns (6.717%)  route 4.583ns (93.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.397ns = ( 5.603 - 8.000 ) 
    Source Clock Delay      (SCD):    -3.039ns
    Clock Pessimism Removal (CPR):    -0.685ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.157     1.157    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -6.459 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -4.345    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.252 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.213    -3.039    USBInterface/clk_out1
    SLICE_X52Y161        FDRE                                         r  USBInterface/INT_RUNSTART_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y161        FDRE (Prop_fdre_C_Q)         0.204    -2.835 f  USBInterface/INT_RUNSTART_WR_reg[0]/Q
                         net (fo=16, routed)          2.013    -0.822    USBInterface/U186_int
    SLICE_X71Y186        LUT2 (Prop_lut2_I0_O)        0.126    -0.696 f  USBInterface/ANALOG_READOUT.ValidationCounter[0]_i_1__2/O
                         net (fo=262, routed)         2.570     1.874    U200/U1/U669_OUT
    SLICE_X47Y182        FDCE                                         f  U200/U1/COUNTER_REGISTER_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      8.000     8.000 r  
    AC9                  IBUFDS                       0.000     8.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.051     9.051    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     2.452 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     4.443    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.526 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.077     5.603    U200/U1/clk_out1
    SLICE_X47Y182        FDCE                                         r  U200/U1/COUNTER_REGISTER_reg[4]/C
                         clock pessimism             -0.685     4.918    
                         clock uncertainty           -0.069     4.849    
    SLICE_X47Y182        FDCE (Recov_fdce_C_CLR)     -0.212     4.637    U200/U1/COUNTER_REGISTER_reg[4]
  -------------------------------------------------------------------
                         required time                          4.637    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 USBInterface/INT_RUNSTART_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U197/U1/COUNTER_REGISTER_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_tdc_05ns_pll rise@8.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 0.330ns (6.743%)  route 4.564ns (93.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.406ns = ( 5.594 - 8.000 ) 
    Source Clock Delay      (SCD):    -3.039ns
    Clock Pessimism Removal (CPR):    -0.685ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.157     1.157    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -6.459 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -4.345    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.252 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.213    -3.039    USBInterface/clk_out1
    SLICE_X52Y161        FDRE                                         r  USBInterface/INT_RUNSTART_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y161        FDRE (Prop_fdre_C_Q)         0.204    -2.835 f  USBInterface/INT_RUNSTART_WR_reg[0]/Q
                         net (fo=16, routed)          2.013    -0.822    USBInterface/U186_int
    SLICE_X71Y186        LUT2 (Prop_lut2_I0_O)        0.126    -0.696 f  USBInterface/ANALOG_READOUT.ValidationCounter[0]_i_1__2/O
                         net (fo=262, routed)         2.551     1.855    U197/U1/U669_OUT
    SLICE_X48Y177        FDCE                                         f  U197/U1/COUNTER_REGISTER_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      8.000     8.000 r  
    AC9                  IBUFDS                       0.000     8.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.051     9.051    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     2.452 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     4.443    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.526 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.068     5.594    U197/U1/clk_out1
    SLICE_X48Y177        FDCE                                         r  U197/U1/COUNTER_REGISTER_reg[1]/C
                         clock pessimism             -0.685     4.909    
                         clock uncertainty           -0.069     4.840    
    SLICE_X48Y177        FDCE (Recov_fdce_C_CLR)     -0.212     4.628    U197/U1/COUNTER_REGISTER_reg[1]
  -------------------------------------------------------------------
                         required time                          4.628    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 USBInterface/INT_RUNSTART_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U197/U1/COUNTER_REGISTER_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_tdc_05ns_pll rise@8.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 0.330ns (6.743%)  route 4.564ns (93.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.406ns = ( 5.594 - 8.000 ) 
    Source Clock Delay      (SCD):    -3.039ns
    Clock Pessimism Removal (CPR):    -0.685ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.157     1.157    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -6.459 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -4.345    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.252 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.213    -3.039    USBInterface/clk_out1
    SLICE_X52Y161        FDRE                                         r  USBInterface/INT_RUNSTART_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y161        FDRE (Prop_fdre_C_Q)         0.204    -2.835 f  USBInterface/INT_RUNSTART_WR_reg[0]/Q
                         net (fo=16, routed)          2.013    -0.822    USBInterface/U186_int
    SLICE_X71Y186        LUT2 (Prop_lut2_I0_O)        0.126    -0.696 f  USBInterface/ANALOG_READOUT.ValidationCounter[0]_i_1__2/O
                         net (fo=262, routed)         2.551     1.855    U197/U1/U669_OUT
    SLICE_X48Y177        FDCE                                         f  U197/U1/COUNTER_REGISTER_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      8.000     8.000 r  
    AC9                  IBUFDS                       0.000     8.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.051     9.051    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     2.452 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     4.443    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.526 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.068     5.594    U197/U1/clk_out1
    SLICE_X48Y177        FDCE                                         r  U197/U1/COUNTER_REGISTER_reg[2]/C
                         clock pessimism             -0.685     4.909    
                         clock uncertainty           -0.069     4.840    
    SLICE_X48Y177        FDCE (Recov_fdce_C_CLR)     -0.212     4.628    U197/U1/COUNTER_REGISTER_reg[2]
  -------------------------------------------------------------------
                         required time                          4.628    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 USBInterface/INT_RUNSTART_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U197/U1/COUNTER_REGISTER_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_tdc_05ns_pll rise@8.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 0.330ns (6.743%)  route 4.564ns (93.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.406ns = ( 5.594 - 8.000 ) 
    Source Clock Delay      (SCD):    -3.039ns
    Clock Pessimism Removal (CPR):    -0.685ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.157     1.157    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -6.459 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -4.345    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.252 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.213    -3.039    USBInterface/clk_out1
    SLICE_X52Y161        FDRE                                         r  USBInterface/INT_RUNSTART_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y161        FDRE (Prop_fdre_C_Q)         0.204    -2.835 f  USBInterface/INT_RUNSTART_WR_reg[0]/Q
                         net (fo=16, routed)          2.013    -0.822    USBInterface/U186_int
    SLICE_X71Y186        LUT2 (Prop_lut2_I0_O)        0.126    -0.696 f  USBInterface/ANALOG_READOUT.ValidationCounter[0]_i_1__2/O
                         net (fo=262, routed)         2.551     1.855    U197/U1/U669_OUT
    SLICE_X48Y177        FDCE                                         f  U197/U1/COUNTER_REGISTER_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      8.000     8.000 r  
    AC9                  IBUFDS                       0.000     8.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.051     9.051    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     2.452 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     4.443    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.526 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.068     5.594    U197/U1/clk_out1
    SLICE_X48Y177        FDCE                                         r  U197/U1/COUNTER_REGISTER_reg[3]/C
                         clock pessimism             -0.685     4.909    
                         clock uncertainty           -0.069     4.840    
    SLICE_X48Y177        FDCE (Recov_fdce_C_CLR)     -0.212     4.628    U197/U1/COUNTER_REGISTER_reg[3]
  -------------------------------------------------------------------
                         required time                          4.628    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 USBInterface/INT_RUNSTART_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U197/U1/COUNTER_REGISTER_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_tdc_05ns_pll rise@8.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 0.330ns (6.743%)  route 4.564ns (93.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.406ns = ( 5.594 - 8.000 ) 
    Source Clock Delay      (SCD):    -3.039ns
    Clock Pessimism Removal (CPR):    -0.685ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.157     1.157    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -6.459 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -4.345    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.252 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.213    -3.039    USBInterface/clk_out1
    SLICE_X52Y161        FDRE                                         r  USBInterface/INT_RUNSTART_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y161        FDRE (Prop_fdre_C_Q)         0.204    -2.835 f  USBInterface/INT_RUNSTART_WR_reg[0]/Q
                         net (fo=16, routed)          2.013    -0.822    USBInterface/U186_int
    SLICE_X71Y186        LUT2 (Prop_lut2_I0_O)        0.126    -0.696 f  USBInterface/ANALOG_READOUT.ValidationCounter[0]_i_1__2/O
                         net (fo=262, routed)         2.551     1.855    U197/U1/U669_OUT
    SLICE_X48Y177        FDCE                                         f  U197/U1/COUNTER_REGISTER_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      8.000     8.000 r  
    AC9                  IBUFDS                       0.000     8.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.051     9.051    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     2.452 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     4.443    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.526 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.068     5.594    U197/U1/clk_out1
    SLICE_X48Y177        FDCE                                         r  U197/U1/COUNTER_REGISTER_reg[4]/C
                         clock pessimism             -0.685     4.909    
                         clock uncertainty           -0.069     4.840    
    SLICE_X48Y177        FDCE (Recov_fdce_C_CLR)     -0.212     4.628    U197/U1/COUNTER_REGISTER_reg[4]
  -------------------------------------------------------------------
                         required time                          4.628    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 USBInterface/INT_RUNSTART_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U197/U1/COUNTER_REGISTER_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_tdc_05ns_pll rise@8.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.330ns (6.788%)  route 4.532ns (93.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.399ns = ( 5.601 - 8.000 ) 
    Source Clock Delay      (SCD):    -3.039ns
    Clock Pessimism Removal (CPR):    -0.685ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.157     1.157    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -6.459 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -4.345    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.252 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.213    -3.039    USBInterface/clk_out1
    SLICE_X52Y161        FDRE                                         r  USBInterface/INT_RUNSTART_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y161        FDRE (Prop_fdre_C_Q)         0.204    -2.835 f  USBInterface/INT_RUNSTART_WR_reg[0]/Q
                         net (fo=16, routed)          2.013    -0.822    USBInterface/U186_int
    SLICE_X71Y186        LUT2 (Prop_lut2_I0_O)        0.126    -0.696 f  USBInterface/ANALOG_READOUT.ValidationCounter[0]_i_1__2/O
                         net (fo=262, routed)         2.519     1.823    U197/U1/U669_OUT
    SLICE_X48Y184        FDCE                                         f  U197/U1/COUNTER_REGISTER_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      8.000     8.000 r  
    AC9                  IBUFDS                       0.000     8.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.051     9.051    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     2.452 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     4.443    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.526 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.075     5.601    U197/U1/clk_out1
    SLICE_X48Y184        FDCE                                         r  U197/U1/COUNTER_REGISTER_reg[29]/C
                         clock pessimism             -0.685     4.916    
                         clock uncertainty           -0.069     4.847    
    SLICE_X48Y184        FDCE (Recov_fdce_C_CLR)     -0.212     4.635    U197/U1/COUNTER_REGISTER_reg[29]
  -------------------------------------------------------------------
                         required time                          4.635    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 USBInterface/INT_RUNSTART_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U197/U1/COUNTER_REGISTER_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_tdc_05ns_pll rise@8.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.330ns (6.788%)  route 4.532ns (93.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.399ns = ( 5.601 - 8.000 ) 
    Source Clock Delay      (SCD):    -3.039ns
    Clock Pessimism Removal (CPR):    -0.685ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.157     1.157    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -6.459 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -4.345    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.252 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.213    -3.039    USBInterface/clk_out1
    SLICE_X52Y161        FDRE                                         r  USBInterface/INT_RUNSTART_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y161        FDRE (Prop_fdre_C_Q)         0.204    -2.835 f  USBInterface/INT_RUNSTART_WR_reg[0]/Q
                         net (fo=16, routed)          2.013    -0.822    USBInterface/U186_int
    SLICE_X71Y186        LUT2 (Prop_lut2_I0_O)        0.126    -0.696 f  USBInterface/ANALOG_READOUT.ValidationCounter[0]_i_1__2/O
                         net (fo=262, routed)         2.519     1.823    U197/U1/U669_OUT
    SLICE_X48Y184        FDCE                                         f  U197/U1/COUNTER_REGISTER_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      8.000     8.000 r  
    AC9                  IBUFDS                       0.000     8.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           1.051     9.051    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     2.452 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     4.443    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.526 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       1.075     5.601    U197/U1/clk_out1
    SLICE_X48Y184        FDCE                                         r  U197/U1/COUNTER_REGISTER_reg[30]/C
                         clock pessimism             -0.685     4.916    
                         clock uncertainty           -0.069     4.847    
    SLICE_X48Y184        FDCE (Recov_fdce_C_CLR)     -0.212     4.635    U197/U1/COUNTER_REGISTER_reg[30]
  -------------------------------------------------------------------
                         required time                          4.635    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  2.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U280/U39/U7/IF_rising.b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U280/U39/U1/COUNTER_REGISTER_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tdc_05ns_pll rise@0.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.118ns (33.743%)  route 0.232ns (66.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.040ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    -0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.563     0.563    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.431 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.500    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.474 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.536    -0.938    U280/U39/U7/clk_out1
    SLICE_X40Y158        FDRE                                         r  U280/U39/U7/IF_rising.b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y158        FDRE (Prop_fdre_C_Q)         0.118    -0.820 f  U280/U39/U7/IF_rising.b_reg[0]/Q
                         net (fo=34, routed)          0.232    -0.588    U280/U39/U1/b
    SLICE_X38Y149        FDCE                                         f  U280/U39/U1/COUNTER_REGISTER_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.623     0.623    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.817 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.821    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.791 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.751    -1.040    U280/U39/U1/clk_out1
    SLICE_X38Y149        FDCE                                         r  U280/U39/U1/COUNTER_REGISTER_reg[28]/C
                         clock pessimism              0.317    -0.723    
    SLICE_X38Y149        FDCE (Remov_fdce_C_CLR)     -0.050    -0.773    U280/U39/U1/COUNTER_REGISTER_reg[28]
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U280/U39/U7/IF_rising.b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U280/U39/U1/COUNTER_REGISTER_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tdc_05ns_pll rise@0.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.118ns (33.743%)  route 0.232ns (66.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.040ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    -0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.563     0.563    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.431 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.500    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.474 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.536    -0.938    U280/U39/U7/clk_out1
    SLICE_X40Y158        FDRE                                         r  U280/U39/U7/IF_rising.b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y158        FDRE (Prop_fdre_C_Q)         0.118    -0.820 f  U280/U39/U7/IF_rising.b_reg[0]/Q
                         net (fo=34, routed)          0.232    -0.588    U280/U39/U1/b
    SLICE_X38Y149        FDCE                                         f  U280/U39/U1/COUNTER_REGISTER_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.623     0.623    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.817 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.821    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.791 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.751    -1.040    U280/U39/U1/clk_out1
    SLICE_X38Y149        FDCE                                         r  U280/U39/U1/COUNTER_REGISTER_reg[29]/C
                         clock pessimism              0.317    -0.723    
    SLICE_X38Y149        FDCE (Remov_fdce_C_CLR)     -0.050    -0.773    U280/U39/U1/COUNTER_REGISTER_reg[29]
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U280/U39/U7/IF_rising.b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U280/U39/U1/COUNTER_REGISTER_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tdc_05ns_pll rise@0.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.118ns (33.743%)  route 0.232ns (66.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.040ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    -0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.563     0.563    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.431 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.500    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.474 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.536    -0.938    U280/U39/U7/clk_out1
    SLICE_X40Y158        FDRE                                         r  U280/U39/U7/IF_rising.b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y158        FDRE (Prop_fdre_C_Q)         0.118    -0.820 f  U280/U39/U7/IF_rising.b_reg[0]/Q
                         net (fo=34, routed)          0.232    -0.588    U280/U39/U1/b
    SLICE_X38Y149        FDCE                                         f  U280/U39/U1/COUNTER_REGISTER_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.623     0.623    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.817 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.821    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.791 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.751    -1.040    U280/U39/U1/clk_out1
    SLICE_X38Y149        FDCE                                         r  U280/U39/U1/COUNTER_REGISTER_reg[30]/C
                         clock pessimism              0.317    -0.723    
    SLICE_X38Y149        FDCE (Remov_fdce_C_CLR)     -0.050    -0.773    U280/U39/U1/COUNTER_REGISTER_reg[30]
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U280/U39/U7/IF_rising.b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U280/U39/U1/COUNTER_REGISTER_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tdc_05ns_pll rise@0.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.118ns (33.743%)  route 0.232ns (66.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.040ns
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    -0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.563     0.563    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.431 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.500    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.474 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.536    -0.938    U280/U39/U7/clk_out1
    SLICE_X40Y158        FDRE                                         r  U280/U39/U7/IF_rising.b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y158        FDRE (Prop_fdre_C_Q)         0.118    -0.820 f  U280/U39/U7/IF_rising.b_reg[0]/Q
                         net (fo=34, routed)          0.232    -0.588    U280/U39/U1/b
    SLICE_X38Y149        FDCE                                         f  U280/U39/U1/COUNTER_REGISTER_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.623     0.623    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.817 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.821    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.791 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.751    -1.040    U280/U39/U1/clk_out1
    SLICE_X38Y149        FDCE                                         r  U280/U39/U1/COUNTER_REGISTER_reg[31]/C
                         clock pessimism              0.317    -0.723    
    SLICE_X38Y149        FDCE (Remov_fdce_C_CLR)     -0.050    -0.773    U280/U39/U1/COUNTER_REGISTER_reg[31]
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U278/U41/U7/IF_rising.b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U278/U41/U1/iSIGIN_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tdc_05ns_pll rise@0.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.100ns (30.002%)  route 0.233ns (69.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.977ns
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    -0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.563     0.563    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.431 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.500    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.474 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.599    -0.875    U278/U41/U7/clk_out1
    SLICE_X1Y154         FDRE                                         r  U278/U41/U7/IF_rising.b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDRE (Prop_fdre_C_Q)         0.100    -0.775 f  U278/U41/U7/IF_rising.b_reg[0]/Q
                         net (fo=34, routed)          0.233    -0.542    U278/U41/U1/b
    SLICE_X3Y149         FDCE                                         f  U278/U41/U1/iSIGIN_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.623     0.623    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.817 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.821    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.791 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.814    -0.977    U278/U41/U1/clk_out1
    SLICE_X3Y149         FDCE                                         r  U278/U41/U1/iSIGIN_reg[0]/C
                         clock pessimism              0.317    -0.660    
    SLICE_X3Y149         FDCE (Remov_fdce_C_CLR)     -0.069    -0.729    U278/U41/U1/iSIGIN_reg[0]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U278/U41/U7/IF_rising.b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U278/U41/U1/oSIGIN_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tdc_05ns_pll rise@0.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.100ns (30.002%)  route 0.233ns (69.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.977ns
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    -0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.563     0.563    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.431 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.500    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.474 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.599    -0.875    U278/U41/U7/clk_out1
    SLICE_X1Y154         FDRE                                         r  U278/U41/U7/IF_rising.b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDRE (Prop_fdre_C_Q)         0.100    -0.775 f  U278/U41/U7/IF_rising.b_reg[0]/Q
                         net (fo=34, routed)          0.233    -0.542    U278/U41/U1/b
    SLICE_X3Y149         FDCE                                         f  U278/U41/U1/oSIGIN_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.623     0.623    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.817 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.821    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.791 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.814    -0.977    U278/U41/U1/clk_out1
    SLICE_X3Y149         FDCE                                         r  U278/U41/U1/oSIGIN_reg[0]/C
                         clock pessimism              0.317    -0.660    
    SLICE_X3Y149         FDCE (Remov_fdce_C_CLR)     -0.069    -0.729    U278/U41/U1/oSIGIN_reg[0]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U280/U42/U7/IF_rising.b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U280/U42/U1/COUNTER_REGISTER_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tdc_05ns_pll rise@0.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.934%)  route 0.104ns (51.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.052ns
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.563     0.563    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.431 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.500    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.474 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.542    -0.932    U280/U42/U7/clk_out1
    SLICE_X47Y131        FDRE                                         r  U280/U42/U7/IF_rising.b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.100    -0.832 f  U280/U42/U7/IF_rising.b_reg[0]/Q
                         net (fo=34, routed)          0.104    -0.728    U280/U42/U1/b
    SLICE_X46Y132        FDCE                                         f  U280/U42/U1/COUNTER_REGISTER_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.623     0.623    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.817 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.821    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.791 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.739    -1.052    U280/U42/U1/clk_out1
    SLICE_X46Y132        FDCE                                         r  U280/U42/U1/COUNTER_REGISTER_reg[12]/C
                         clock pessimism              0.133    -0.919    
    SLICE_X46Y132        FDCE (Remov_fdce_C_CLR)     -0.050    -0.969    U280/U42/U1/COUNTER_REGISTER_reg[12]
  -------------------------------------------------------------------
                         required time                          0.969    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U280/U42/U7/IF_rising.b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U280/U42/U1/COUNTER_REGISTER_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tdc_05ns_pll rise@0.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.934%)  route 0.104ns (51.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.052ns
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.563     0.563    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.431 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.500    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.474 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.542    -0.932    U280/U42/U7/clk_out1
    SLICE_X47Y131        FDRE                                         r  U280/U42/U7/IF_rising.b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.100    -0.832 f  U280/U42/U7/IF_rising.b_reg[0]/Q
                         net (fo=34, routed)          0.104    -0.728    U280/U42/U1/b
    SLICE_X46Y132        FDCE                                         f  U280/U42/U1/COUNTER_REGISTER_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.623     0.623    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.817 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.821    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.791 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.739    -1.052    U280/U42/U1/clk_out1
    SLICE_X46Y132        FDCE                                         r  U280/U42/U1/COUNTER_REGISTER_reg[13]/C
                         clock pessimism              0.133    -0.919    
    SLICE_X46Y132        FDCE (Remov_fdce_C_CLR)     -0.050    -0.969    U280/U42/U1/COUNTER_REGISTER_reg[13]
  -------------------------------------------------------------------
                         required time                          0.969    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U280/U42/U7/IF_rising.b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U280/U42/U1/COUNTER_REGISTER_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tdc_05ns_pll rise@0.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.934%)  route 0.104ns (51.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.052ns
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.563     0.563    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.431 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.500    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.474 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.542    -0.932    U280/U42/U7/clk_out1
    SLICE_X47Y131        FDRE                                         r  U280/U42/U7/IF_rising.b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.100    -0.832 f  U280/U42/U7/IF_rising.b_reg[0]/Q
                         net (fo=34, routed)          0.104    -0.728    U280/U42/U1/b
    SLICE_X46Y132        FDCE                                         f  U280/U42/U1/COUNTER_REGISTER_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.623     0.623    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.817 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.821    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.791 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.739    -1.052    U280/U42/U1/clk_out1
    SLICE_X46Y132        FDCE                                         r  U280/U42/U1/COUNTER_REGISTER_reg[14]/C
                         clock pessimism              0.133    -0.919    
    SLICE_X46Y132        FDCE (Remov_fdce_C_CLR)     -0.050    -0.969    U280/U42/U1/COUNTER_REGISTER_reg[14]
  -------------------------------------------------------------------
                         required time                          0.969    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U280/U42/U7/IF_rising.b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U280/U42/U1/COUNTER_REGISTER_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_tdc_05ns_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tdc_05ns_pll rise@0.000ns - clk_out1_tdc_05ns_pll rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.934%)  route 0.104ns (51.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.052ns
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.563     0.563    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.431 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.500    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.474 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.542    -0.932    U280/U42/U7/clk_out1
    SLICE_X47Y131        FDRE                                         r  U280/U42/U7/IF_rising.b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.100    -0.832 f  U280/U42/U7/IF_rising.b_reg[0]/Q
                         net (fo=34, routed)          0.104    -0.728    U280/U42/U1/b
    SLICE_X46Y132        FDCE                                         f  U280/U42/U1/COUNTER_REGISTER_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tdc_05ns_pll rise edge)
                                                      0.000     0.000 r  
    AC9                  IBUFDS                       0.000     0.000 r  D_CLK_LVDS/O
                         net (fo=2, routed)           0.623     0.623    tdc_05ns_pll_IST/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.817 r  tdc_05ns_pll_IST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.821    tdc_05ns_pll_IST/inst/clk_out1_tdc_05ns_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.791 r  tdc_05ns_pll_IST/inst/clkout1_buf/O
                         net (fo=94900, routed)       0.739    -1.052    U280/U42/U1/clk_out1
    SLICE_X46Y132        FDCE                                         r  U280/U42/U1/COUNTER_REGISTER_reg[15]/C
                         clock pessimism              0.133    -0.919    
    SLICE_X46Y132        FDCE (Remov_fdce_C_CLR)     -0.050    -0.969    U280/U42/U1/COUNTER_REGISTER_reg[15]
  -------------------------------------------------------------------
                         required time                          0.969    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  0.241    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.start_delay_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.534ns  (logic 0.266ns (4.807%)  route 5.268ns (95.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 46.634 - 40.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 33.942 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.262    33.942    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.223    34.165 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.446    36.611    CDCE0/CK_CONFIG_DONE
    SLICE_X87Y177        LUT1 (Prop_lut1_I0_O)        0.043    36.654 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          2.822    39.475    adcs/ADCreset
    SLICE_X96Y175        FDCE                                         f  adcs/aaprog.start_delay_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.117    46.634    adcs/dcm_ref_n_2
    SLICE_X96Y175        FDCE                                         r  adcs/aaprog.start_delay_reg/C
                         clock pessimism              0.232    46.867    
                         clock uncertainty           -0.154    46.713    
    SLICE_X96Y175        FDCE (Recov_fdce_C_CLR)     -0.212    46.501    adcs/aaprog.start_delay_reg
  -------------------------------------------------------------------
                         required time                         46.501    
                         arrival time                         -39.475    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.199ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.365ns  (logic 0.266ns (4.958%)  route 5.099ns (95.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 46.639 - 40.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 33.942 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.262    33.942    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.223    34.165 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.446    36.611    CDCE0/CK_CONFIG_DONE
    SLICE_X87Y177        LUT1 (Prop_lut1_I0_O)        0.043    36.654 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          2.653    39.306    adcs/ADCreset
    SLICE_X95Y179        FDCE                                         f  adcs/aaprog.reset_sm_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.122    46.639    adcs/dcm_ref_n_2
    SLICE_X95Y179        FDCE                                         r  adcs/aaprog.reset_sm_reg[0]/C
                         clock pessimism              0.232    46.872    
                         clock uncertainty           -0.154    46.718    
    SLICE_X95Y179        FDCE (Recov_fdce_C_CLR)     -0.212    46.506    adcs/aaprog.reset_sm_reg[0]
  -------------------------------------------------------------------
                         required time                         46.506    
                         arrival time                         -39.306    
  -------------------------------------------------------------------
                         slack                                  7.199    

Slack (MET) :             7.199ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.365ns  (logic 0.266ns (4.958%)  route 5.099ns (95.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 46.639 - 40.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 33.942 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.262    33.942    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.223    34.165 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.446    36.611    CDCE0/CK_CONFIG_DONE
    SLICE_X87Y177        LUT1 (Prop_lut1_I0_O)        0.043    36.654 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          2.653    39.306    adcs/ADCreset
    SLICE_X95Y179        FDCE                                         f  adcs/aaprog.reset_sm_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.122    46.639    adcs/dcm_ref_n_2
    SLICE_X95Y179        FDCE                                         r  adcs/aaprog.reset_sm_reg[1]/C
                         clock pessimism              0.232    46.872    
                         clock uncertainty           -0.154    46.718    
    SLICE_X95Y179        FDCE (Recov_fdce_C_CLR)     -0.212    46.506    adcs/aaprog.reset_sm_reg[1]
  -------------------------------------------------------------------
                         required time                         46.506    
                         arrival time                         -39.306    
  -------------------------------------------------------------------
                         slack                                  7.199    

Slack (MET) :             7.199ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.365ns  (logic 0.266ns (4.958%)  route 5.099ns (95.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 46.639 - 40.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 33.942 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.262    33.942    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.223    34.165 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.446    36.611    CDCE0/CK_CONFIG_DONE
    SLICE_X87Y177        LUT1 (Prop_lut1_I0_O)        0.043    36.654 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          2.653    39.306    adcs/ADCreset
    SLICE_X95Y179        FDCE                                         f  adcs/aaprog.reset_sm_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.122    46.639    adcs/dcm_ref_n_2
    SLICE_X95Y179        FDCE                                         r  adcs/aaprog.reset_sm_reg[2]/C
                         clock pessimism              0.232    46.872    
                         clock uncertainty           -0.154    46.718    
    SLICE_X95Y179        FDCE (Recov_fdce_C_CLR)     -0.212    46.506    adcs/aaprog.reset_sm_reg[2]
  -------------------------------------------------------------------
                         required time                         46.506    
                         arrival time                         -39.306    
  -------------------------------------------------------------------
                         slack                                  7.199    

Slack (MET) :             7.199ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.365ns  (logic 0.266ns (4.958%)  route 5.099ns (95.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 46.639 - 40.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 33.942 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.262    33.942    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.223    34.165 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.446    36.611    CDCE0/CK_CONFIG_DONE
    SLICE_X87Y177        LUT1 (Prop_lut1_I0_O)        0.043    36.654 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          2.653    39.306    adcs/ADCreset
    SLICE_X95Y179        FDCE                                         f  adcs/aaprog.reset_sm_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.122    46.639    adcs/dcm_ref_n_2
    SLICE_X95Y179        FDCE                                         r  adcs/aaprog.reset_sm_reg[3]/C
                         clock pessimism              0.232    46.872    
                         clock uncertainty           -0.154    46.718    
    SLICE_X95Y179        FDCE (Recov_fdce_C_CLR)     -0.212    46.506    adcs/aaprog.reset_sm_reg[3]
  -------------------------------------------------------------------
                         required time                         46.506    
                         arrival time                         -39.306    
  -------------------------------------------------------------------
                         slack                                  7.199    

Slack (MET) :             7.447ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.175ns  (logic 0.266ns (5.140%)  route 4.909ns (94.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 46.639 - 40.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 33.942 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.262    33.942    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.223    34.165 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.446    36.611    CDCE0/CK_CONFIG_DONE
    SLICE_X87Y177        LUT1 (Prop_lut1_I0_O)        0.043    36.654 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          2.463    39.116    adcs/ADCreset
    SLICE_X88Y180        FDCE                                         f  adcs/aaprog.SMID_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.122    46.639    adcs/dcm_ref_n_2
    SLICE_X88Y180        FDCE                                         r  adcs/aaprog.SMID_reg[28]/C
                         clock pessimism              0.232    46.872    
                         clock uncertainty           -0.154    46.718    
    SLICE_X88Y180        FDCE (Recov_fdce_C_CLR)     -0.154    46.564    adcs/aaprog.SMID_reg[28]
  -------------------------------------------------------------------
                         required time                         46.564    
                         arrival time                         -39.116    
  -------------------------------------------------------------------
                         slack                                  7.447    

Slack (MET) :             7.447ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.175ns  (logic 0.266ns (5.140%)  route 4.909ns (94.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 46.639 - 40.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 33.942 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.262    33.942    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.223    34.165 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.446    36.611    CDCE0/CK_CONFIG_DONE
    SLICE_X87Y177        LUT1 (Prop_lut1_I0_O)        0.043    36.654 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          2.463    39.116    adcs/ADCreset
    SLICE_X88Y180        FDCE                                         f  adcs/aaprog.SMID_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.122    46.639    adcs/dcm_ref_n_2
    SLICE_X88Y180        FDCE                                         r  adcs/aaprog.SMID_reg[29]/C
                         clock pessimism              0.232    46.872    
                         clock uncertainty           -0.154    46.718    
    SLICE_X88Y180        FDCE (Recov_fdce_C_CLR)     -0.154    46.564    adcs/aaprog.SMID_reg[29]
  -------------------------------------------------------------------
                         required time                         46.564    
                         arrival time                         -39.116    
  -------------------------------------------------------------------
                         slack                                  7.447    

Slack (MET) :             7.447ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.175ns  (logic 0.266ns (5.140%)  route 4.909ns (94.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 46.639 - 40.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 33.942 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.262    33.942    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.223    34.165 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.446    36.611    CDCE0/CK_CONFIG_DONE
    SLICE_X87Y177        LUT1 (Prop_lut1_I0_O)        0.043    36.654 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          2.463    39.116    adcs/ADCreset
    SLICE_X88Y180        FDCE                                         f  adcs/aaprog.SMID_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.122    46.639    adcs/dcm_ref_n_2
    SLICE_X88Y180        FDCE                                         r  adcs/aaprog.SMID_reg[30]/C
                         clock pessimism              0.232    46.872    
                         clock uncertainty           -0.154    46.718    
    SLICE_X88Y180        FDCE (Recov_fdce_C_CLR)     -0.154    46.564    adcs/aaprog.SMID_reg[30]
  -------------------------------------------------------------------
                         required time                         46.564    
                         arrival time                         -39.116    
  -------------------------------------------------------------------
                         slack                                  7.447    

Slack (MET) :             7.447ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.175ns  (logic 0.266ns (5.140%)  route 4.909ns (94.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 46.639 - 40.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 33.942 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.262    33.942    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.223    34.165 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.446    36.611    CDCE0/CK_CONFIG_DONE
    SLICE_X87Y177        LUT1 (Prop_lut1_I0_O)        0.043    36.654 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          2.463    39.116    adcs/ADCreset
    SLICE_X88Y180        FDCE                                         f  adcs/aaprog.SMID_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.122    46.639    adcs/dcm_ref_n_2
    SLICE_X88Y180        FDCE                                         r  adcs/aaprog.SMID_reg[31]/C
                         clock pessimism              0.232    46.872    
                         clock uncertainty           -0.154    46.718    
    SLICE_X88Y180        FDCE (Recov_fdce_C_CLR)     -0.154    46.564    adcs/aaprog.SMID_reg[31]
  -------------------------------------------------------------------
                         required time                         46.564    
                         arrival time                         -39.116    
  -------------------------------------------------------------------
                         slack                                  7.447    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.089ns  (logic 0.266ns (5.227%)  route 4.823ns (94.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.638ns = ( 46.638 - 40.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 33.942 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.262    33.942    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.223    34.165 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.446    36.611    CDCE0/CK_CONFIG_DONE
    SLICE_X87Y177        LUT1 (Prop_lut1_I0_O)        0.043    36.654 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          2.378    39.031    adcs/ADCreset
    SLICE_X88Y179        FDCE                                         f  adcs/aaprog.SMID_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.364    43.811    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.884 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.550    45.434    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    45.517 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.121    46.638    adcs/dcm_ref_n_2
    SLICE_X88Y179        FDCE                                         r  adcs/aaprog.SMID_reg[24]/C
                         clock pessimism              0.232    46.871    
                         clock uncertainty           -0.154    46.717    
    SLICE_X88Y179        FDCE (Recov_fdce_C_CLR)     -0.154    46.563    adcs/aaprog.SMID_reg[24]
  -------------------------------------------------------------------
                         required time                         46.563    
                         arrival time                         -39.031    
  -------------------------------------------------------------------
                         slack                                  7.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADC_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.214ns (5.643%)  route 3.578ns (94.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.332ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.125     3.572    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.178     3.750 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.063     5.813    CDCE0/CK_CONFIG_DONE
    SLICE_X87Y177        LUT1 (Prop_lut1_I0_O)        0.036     5.849 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.515     7.364    adcs/ADCreset
    SLICE_X87Y175        FDCE                                         f  adcs/aaprog.SMADC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.248     7.332    adcs/dcm_ref_n_2
    SLICE_X87Y175        FDCE                                         r  adcs/aaprog.SMADC_reg[2]/C
                         clock pessimism             -0.232     7.099    
                         clock uncertainty            0.154     7.253    
    SLICE_X87Y175        FDCE (Remov_fdce_C_CLR)     -0.140     7.113    adcs/aaprog.SMADC_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.113    
                         arrival time                           7.364    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADC_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.214ns (5.643%)  route 3.578ns (94.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.332ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.125     3.572    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.178     3.750 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.063     5.813    CDCE0/CK_CONFIG_DONE
    SLICE_X87Y177        LUT1 (Prop_lut1_I0_O)        0.036     5.849 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.515     7.364    adcs/ADCreset
    SLICE_X87Y175        FDCE                                         f  adcs/aaprog.SMADC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.248     7.332    adcs/dcm_ref_n_2
    SLICE_X87Y175        FDCE                                         r  adcs/aaprog.SMADC_reg[3]/C
                         clock pessimism             -0.232     7.099    
                         clock uncertainty            0.154     7.253    
    SLICE_X87Y175        FDCE (Remov_fdce_C_CLR)     -0.140     7.113    adcs/aaprog.SMADC_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.113    
                         arrival time                           7.364    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[10]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.214ns (5.361%)  route 3.778ns (94.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.335ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.125     3.572    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.178     3.750 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.063     5.813    CDCE0/CK_CONFIG_DONE
    SLICE_X87Y177        LUT1 (Prop_lut1_I0_O)        0.036     5.849 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.715     7.564    adcs/ADCreset
    SLICE_X88Y175        FDCE                                         f  adcs/aaprog.SMID_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.251     7.335    adcs/dcm_ref_n_2
    SLICE_X88Y175        FDCE                                         r  adcs/aaprog.SMID_reg[10]/C
                         clock pessimism             -0.232     7.102    
                         clock uncertainty            0.154     7.256    
    SLICE_X88Y175        FDCE (Remov_fdce_C_CLR)     -0.106     7.150    adcs/aaprog.SMID_reg[10]
  -------------------------------------------------------------------
                         required time                         -7.150    
                         arrival time                           7.564    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[11]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.214ns (5.361%)  route 3.778ns (94.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.335ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.125     3.572    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.178     3.750 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.063     5.813    CDCE0/CK_CONFIG_DONE
    SLICE_X87Y177        LUT1 (Prop_lut1_I0_O)        0.036     5.849 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.715     7.564    adcs/ADCreset
    SLICE_X88Y175        FDCE                                         f  adcs/aaprog.SMID_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.251     7.335    adcs/dcm_ref_n_2
    SLICE_X88Y175        FDCE                                         r  adcs/aaprog.SMID_reg[11]/C
                         clock pessimism             -0.232     7.102    
                         clock uncertainty            0.154     7.256    
    SLICE_X88Y175        FDCE (Remov_fdce_C_CLR)     -0.106     7.150    adcs/aaprog.SMID_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.150    
                         arrival time                           7.564    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[8]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.214ns (5.361%)  route 3.778ns (94.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.335ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.125     3.572    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.178     3.750 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.063     5.813    CDCE0/CK_CONFIG_DONE
    SLICE_X87Y177        LUT1 (Prop_lut1_I0_O)        0.036     5.849 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.715     7.564    adcs/ADCreset
    SLICE_X88Y175        FDCE                                         f  adcs/aaprog.SMID_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.251     7.335    adcs/dcm_ref_n_2
    SLICE_X88Y175        FDCE                                         r  adcs/aaprog.SMID_reg[8]/C
                         clock pessimism             -0.232     7.102    
                         clock uncertainty            0.154     7.256    
    SLICE_X88Y175        FDCE (Remov_fdce_C_CLR)     -0.106     7.150    adcs/aaprog.SMID_reg[8]
  -------------------------------------------------------------------
                         required time                         -7.150    
                         arrival time                           7.564    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[9]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.214ns (5.361%)  route 3.778ns (94.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.335ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.125     3.572    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.178     3.750 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.063     5.813    CDCE0/CK_CONFIG_DONE
    SLICE_X87Y177        LUT1 (Prop_lut1_I0_O)        0.036     5.849 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.715     7.564    adcs/ADCreset
    SLICE_X88Y175        FDCE                                         f  adcs/aaprog.SMID_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.251     7.335    adcs/dcm_ref_n_2
    SLICE_X88Y175        FDCE                                         r  adcs/aaprog.SMID_reg[9]/C
                         clock pessimism             -0.232     7.102    
                         clock uncertainty            0.154     7.256    
    SLICE_X88Y175        FDCE (Remov_fdce_C_CLR)     -0.106     7.150    adcs/aaprog.SMID_reg[9]
  -------------------------------------------------------------------
                         required time                         -7.150    
                         arrival time                           7.564    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[12]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.214ns (5.263%)  route 3.852ns (94.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.336ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.125     3.572    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.178     3.750 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.063     5.813    CDCE0/CK_CONFIG_DONE
    SLICE_X87Y177        LUT1 (Prop_lut1_I0_O)        0.036     5.849 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.789     7.638    adcs/ADCreset
    SLICE_X88Y176        FDCE                                         f  adcs/aaprog.SMID_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.252     7.336    adcs/dcm_ref_n_2
    SLICE_X88Y176        FDCE                                         r  adcs/aaprog.SMID_reg[12]/C
                         clock pessimism             -0.232     7.103    
                         clock uncertainty            0.154     7.257    
    SLICE_X88Y176        FDCE (Remov_fdce_C_CLR)     -0.106     7.151    adcs/aaprog.SMID_reg[12]
  -------------------------------------------------------------------
                         required time                         -7.151    
                         arrival time                           7.638    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[13]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.214ns (5.263%)  route 3.852ns (94.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.336ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.125     3.572    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.178     3.750 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.063     5.813    CDCE0/CK_CONFIG_DONE
    SLICE_X87Y177        LUT1 (Prop_lut1_I0_O)        0.036     5.849 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.789     7.638    adcs/ADCreset
    SLICE_X88Y176        FDCE                                         f  adcs/aaprog.SMID_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.252     7.336    adcs/dcm_ref_n_2
    SLICE_X88Y176        FDCE                                         r  adcs/aaprog.SMID_reg[13]/C
                         clock pessimism             -0.232     7.103    
                         clock uncertainty            0.154     7.257    
    SLICE_X88Y176        FDCE (Remov_fdce_C_CLR)     -0.106     7.151    adcs/aaprog.SMID_reg[13]
  -------------------------------------------------------------------
                         required time                         -7.151    
                         arrival time                           7.638    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[14]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.214ns (5.263%)  route 3.852ns (94.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.336ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.125     3.572    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.178     3.750 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.063     5.813    CDCE0/CK_CONFIG_DONE
    SLICE_X87Y177        LUT1 (Prop_lut1_I0_O)        0.036     5.849 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.789     7.638    adcs/ADCreset
    SLICE_X88Y176        FDCE                                         f  adcs/aaprog.SMID_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.252     7.336    adcs/dcm_ref_n_2
    SLICE_X88Y176        FDCE                                         r  adcs/aaprog.SMID_reg[14]/C
                         clock pessimism             -0.232     7.103    
                         clock uncertainty            0.154     7.257    
    SLICE_X88Y176        FDCE (Remov_fdce_C_CLR)     -0.106     7.151    adcs/aaprog.SMID_reg[14]
  -------------------------------------------------------------------
                         required time                         -7.151    
                         arrival time                           7.638    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[15]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.214ns (5.263%)  route 3.852ns (94.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.336ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.125     3.572    CDCE0/clk_in1
    SLICE_X99Y181        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y181        FDRE (Prop_fdre_C_Q)         0.178     3.750 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.063     5.813    CDCE0/CK_CONFIG_DONE
    SLICE_X87Y177        LUT1 (Prop_lut1_I0_O)        0.036     5.849 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.789     7.638    adcs/ADCreset
    SLICE_X88Y176        FDCE                                         f  adcs/aaprog.SMID_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     4.235    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.312 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.679     5.991    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     6.084 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.252     7.336    adcs/dcm_ref_n_2
    SLICE_X88Y176        FDCE                                         r  adcs/aaprog.SMID_reg[15]/C
                         clock pessimism             -0.232     7.103    
                         clock uncertainty            0.154     7.257    
    SLICE_X88Y176        FDCE (Remov_fdce_C_CLR)     -0.106     7.151    adcs/aaprog.SMID_reg[15]
  -------------------------------------------------------------------
                         required time                         -7.151    
                         arrival time                           7.638    
  -------------------------------------------------------------------
                         slack                                  0.487    





