TimeQuest Timing Analyzer report for TRISCA
Sat Dec 05 14:18:01 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Control:inst4|7474:inst1|9'
 12. Slow Model Setup: 'Clock'
 13. Slow Model Setup: '74175reg:inst3|74175:2|13'
 14. Slow Model Hold: 'Clock'
 15. Slow Model Hold: '74175reg:inst3|74175:2|13'
 16. Slow Model Hold: 'Control:inst4|7474:inst1|9'
 17. Slow Model Recovery: 'Control:inst4|7474:inst1|9'
 18. Slow Model Removal: 'Control:inst4|7474:inst1|9'
 19. Slow Model Minimum Pulse Width: 'Clock'
 20. Slow Model Minimum Pulse Width: 'Control:inst4|7474:inst1|9'
 21. Slow Model Minimum Pulse Width: '74175reg:inst3|74175:2|13'
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'Control:inst4|7474:inst1|9'
 30. Fast Model Setup: 'Clock'
 31. Fast Model Setup: '74175reg:inst3|74175:2|13'
 32. Fast Model Hold: 'Clock'
 33. Fast Model Hold: '74175reg:inst3|74175:2|13'
 34. Fast Model Hold: 'Control:inst4|7474:inst1|9'
 35. Fast Model Recovery: 'Control:inst4|7474:inst1|9'
 36. Fast Model Removal: 'Control:inst4|7474:inst1|9'
 37. Fast Model Minimum Pulse Width: 'Clock'
 38. Fast Model Minimum Pulse Width: 'Control:inst4|7474:inst1|9'
 39. Fast Model Minimum Pulse Width: '74175reg:inst3|74175:2|13'
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; TRISCA                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                 ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; Clock Name                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                        ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; 74175reg:inst3|74175:2|13  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { 74175reg:inst3|74175:2|13 }  ;
; Clock                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock }                      ;
; Control:inst4|7474:inst1|9 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Control:inst4|7474:inst1|9 } ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                            ;
+-------------+-----------------+----------------------------+-------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                 ; Note                                                  ;
+-------------+-----------------+----------------------------+-------------------------------------------------------+
; 280.58 MHz  ; 195.01 MHz      ; Clock                      ; limit due to high minimum pulse width violation (tch) ;
; 657.89 MHz  ; 450.05 MHz      ; Control:inst4|7474:inst1|9 ; limit due to high minimum pulse width violation (tch) ;
; 1072.96 MHz ; 221.53 MHz      ; 74175reg:inst3|74175:2|13  ; limit due to hold check                               ;
+-------------+-----------------+----------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------+
; Slow Model Setup Summary                            ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; Control:inst4|7474:inst1|9 ; -6.078 ; -21.358       ;
; Clock                      ; -2.564 ; -18.706       ;
; 74175reg:inst3|74175:2|13  ; -1.996 ; -2.379        ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow Model Hold Summary                             ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; Clock                      ; -2.598 ; -3.615        ;
; 74175reg:inst3|74175:2|13  ; -2.257 ; -2.944        ;
; Control:inst4|7474:inst1|9 ; 0.445  ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow Model Recovery Summary                        ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; Control:inst4|7474:inst1|9 ; 0.789 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------+
; Slow Model Removal Summary                          ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; Control:inst4|7474:inst1|9 ; -4.354 ; -31.656       ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow Model Minimum Pulse Width Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; Clock                      ; -2.064 ; -71.183       ;
; Control:inst4|7474:inst1|9 ; -0.611 ; -14.664       ;
; 74175reg:inst3|74175:2|13  ; 0.500  ; 0.000         ;
+----------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Control:inst4|7474:inst1|9'                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                             ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -6.078 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6] ; 74175reg:inst3|74175:2|15           ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; -5.294     ; 1.822      ;
; -5.870 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5] ; 74175reg:inst3|74175:2|14           ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; -5.294     ; 1.614      ;
; -5.841 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7] ; 74175reg:inst3|74175:2|16           ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; -5.294     ; 1.585      ;
; -2.102 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4] ; 74175reg:inst3|74175:2|13           ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; -1.516     ; 1.624      ;
; -0.520 ; ACC:inst2|Counter:inst5|Count[0]                                                         ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 1.558      ;
; -0.278 ; TRISCPC:inst|Counter:inst1|Count[0]                                                      ; TRISCPC:inst|Counter:inst1|Count[2] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 1.316      ;
; -0.278 ; TRISCPC:inst|Counter:inst1|Count[0]                                                      ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 1.316      ;
; -0.236 ; ACC:inst2|Counter:inst5|Count[0]                                                         ; ACC:inst2|Counter:inst5|Count[2]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 1.274      ;
; -0.235 ; TRISCPC:inst|Counter:inst1|Count[1]                                                      ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 1.273      ;
; -0.222 ; ACC:inst2|Counter:inst5|Count[2]                                                         ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 1.260      ;
; -0.155 ; TRISCPC:inst|Counter:inst1|Count[0]                                                      ; TRISCPC:inst|Counter:inst1|Count[1] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 1.193      ;
; 0.113  ; ACC:inst2|Counter:inst5|Count[0]                                                         ; ACC:inst2|Counter:inst5|Count[1]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.925      ;
; 0.113  ; TRISCPC:inst|Counter:inst1|Count[1]                                                      ; TRISCPC:inst|Counter:inst1|Count[2] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.925      ;
; 0.122  ; ACC:inst2|Counter:inst5|Count[1]                                                         ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.916      ;
; 0.123  ; TRISCPC:inst|Counter:inst1|Count[2]                                                      ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.915      ;
; 0.123  ; ACC:inst2|Counter:inst5|Count[1]                                                         ; ACC:inst2|Counter:inst5|Count[2]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.915      ;
; 0.307  ; ACC:inst2|Counter:inst5|Count[0]                                                         ; ACC:inst2|Counter:inst5|Count[0]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; TRISCPC:inst|Counter:inst1|Count[0]                                                      ; TRISCPC:inst|Counter:inst1|Count[0] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; ACC:inst2|Counter:inst5|Count[3]                                                         ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; TRISCPC:inst|Counter:inst1|Count[2]                                                      ; TRISCPC:inst|Counter:inst1|Count[2] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; TRISCPC:inst|Counter:inst1|Count[3]                                                      ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; ACC:inst2|Counter:inst5|Count[2]                                                         ; ACC:inst2|Counter:inst5|Count[2]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; TRISCPC:inst|Counter:inst1|Count[1]                                                      ; TRISCPC:inst|Counter:inst1|Count[1] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; ACC:inst2|Counter:inst5|Count[1]                                                         ; ACC:inst2|Counter:inst5|Count[1]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.731      ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -2.564 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7]                          ; Clock                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7]                          ; Clock                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7]                          ; Clock                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7]                          ; Clock                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6]                          ; Clock                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6]                          ; Clock                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6]                          ; Clock                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6]                          ; Clock                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5]                          ; Clock                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5]                          ; Clock                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5]                          ; Clock                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5]                          ; Clock                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4]                          ; Clock                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4]                          ; Clock                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4]                          ; Clock                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4]                          ; Clock                      ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.076 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg0  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock                      ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg1  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock                      ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg2  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock                      ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg3  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock                      ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -0.060 ; Control:inst4|7474:inst|10                                                                                        ; Control:inst4|7474:inst|9                                                                                         ; Clock                      ; Clock       ; 1.000        ; 0.000      ; 1.098      ;
; -0.055 ; Control:inst4|7474:inst|10                                                                                        ; Control:inst4|7474:inst1|9                                                                                        ; Clock                      ; Clock       ; 1.000        ; 0.000      ; 1.093      ;
; -0.031 ; Control:inst4|7474:inst|9                                                                                         ; Control:inst4|7474:inst|10                                                                                        ; Clock                      ; Clock       ; 1.000        ; 0.000      ; 1.069      ;
; 0.739  ; TRISCPC:inst|Counter:inst1|Count[0]                                                                               ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ; Control:inst4|7474:inst1|9 ; Clock       ; 1.000        ; 1.538      ; 1.759      ;
; 1.024  ; TRISCPC:inst|Counter:inst1|Count[3]                                                                               ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ; Control:inst4|7474:inst1|9 ; Clock       ; 1.000        ; 1.538      ; 1.474      ;
; 1.046  ; TRISCPC:inst|Counter:inst1|Count[1]                                                                               ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ; Control:inst4|7474:inst1|9 ; Clock       ; 1.000        ; 1.538      ; 1.452      ;
; 1.048  ; TRISCPC:inst|Counter:inst1|Count[2]                                                                               ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ; Control:inst4|7474:inst1|9 ; Clock       ; 1.000        ; 1.538      ; 1.450      ;
; 2.850  ; Control:inst4|7474:inst1|9                                                                                        ; Control:inst4|7474:inst|9                                                                                         ; Control:inst4|7474:inst1|9 ; Clock       ; 0.500        ; 3.559      ; 1.524      ;
; 3.350  ; Control:inst4|7474:inst1|9                                                                                        ; Control:inst4|7474:inst|9                                                                                         ; Control:inst4|7474:inst1|9 ; Clock       ; 1.000        ; 3.559      ; 1.524      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: '74175reg:inst3|74175:2|13'                                                                                                                       ;
+--------+---------------------------+------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                      ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -1.996 ; 74175reg:inst3|74175:2|15 ; Control:inst4|ID:inst10|S[5] ; Control:inst4|7474:inst1|9 ; 74175reg:inst3|74175:2|13 ; 1.000        ; -0.194     ; 1.649      ;
; -1.795 ; 74175reg:inst3|74175:2|14 ; Control:inst4|ID:inst10|S[5] ; Control:inst4|7474:inst1|9 ; 74175reg:inst3|74175:2|13 ; 1.000        ; -0.194     ; 1.448      ;
; -0.383 ; 74175reg:inst3|74175:2|15 ; Control:inst4|ID:inst10|S[4] ; Control:inst4|7474:inst1|9 ; 74175reg:inst3|74175:2|13 ; 1.000        ; 1.366      ; 1.597      ;
; -0.230 ; 74175reg:inst3|74175:2|16 ; Control:inst4|ID:inst10|S[4] ; Control:inst4|7474:inst1|9 ; 74175reg:inst3|74175:2|13 ; 1.000        ; 1.366      ; 1.444      ;
; 0.034  ; 74175reg:inst3|74175:2|13 ; Control:inst4|ID:inst10|S[5] ; 74175reg:inst3|74175:2|13  ; 74175reg:inst3|74175:2|13 ; 0.500        ; 1.709      ; 1.299      ;
; 0.534  ; 74175reg:inst3|74175:2|13 ; Control:inst4|ID:inst10|S[5] ; 74175reg:inst3|74175:2|13  ; 74175reg:inst3|74175:2|13 ; 1.000        ; 1.709      ; 1.299      ;
; 1.605  ; 74175reg:inst3|74175:2|13 ; Control:inst4|ID:inst10|S[4] ; 74175reg:inst3|74175:2|13  ; 74175reg:inst3|74175:2|13 ; 0.500        ; 3.269      ; 1.289      ;
; 2.105  ; 74175reg:inst3|74175:2|13 ; Control:inst4|ID:inst10|S[4] ; 74175reg:inst3|74175:2|13  ; 74175reg:inst3|74175:2|13 ; 1.000        ; 3.269      ; 1.289      ;
+--------+---------------------------+------------------------------+----------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -2.598 ; Control:inst4|7474:inst1|9                                                                                        ; Control:inst4|7474:inst|9                                                                                         ; Control:inst4|7474:inst1|9 ; Clock       ; 0.000        ; 3.559      ; 1.524      ;
; -2.098 ; Control:inst4|7474:inst1|9                                                                                        ; Control:inst4|7474:inst|9                                                                                         ; Control:inst4|7474:inst1|9 ; Clock       ; -0.500       ; 3.559      ; 1.524      ;
; -0.338 ; TRISCPC:inst|Counter:inst1|Count[2]                                                                               ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ; Control:inst4|7474:inst1|9 ; Clock       ; 0.000        ; 1.538      ; 1.450      ;
; -0.336 ; TRISCPC:inst|Counter:inst1|Count[1]                                                                               ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ; Control:inst4|7474:inst1|9 ; Clock       ; 0.000        ; 1.538      ; 1.452      ;
; -0.314 ; TRISCPC:inst|Counter:inst1|Count[3]                                                                               ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ; Control:inst4|7474:inst1|9 ; Clock       ; 0.000        ; 1.538      ; 1.474      ;
; -0.029 ; TRISCPC:inst|Counter:inst1|Count[0]                                                                               ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ; Control:inst4|7474:inst1|9 ; Clock       ; 0.000        ; 1.538      ; 1.759      ;
; 0.783  ; Control:inst4|7474:inst|9                                                                                         ; Control:inst4|7474:inst|10                                                                                        ; Clock                      ; Clock       ; 0.000        ; 0.000      ; 1.069      ;
; 0.807  ; Control:inst4|7474:inst|10                                                                                        ; Control:inst4|7474:inst1|9                                                                                        ; Clock                      ; Clock       ; 0.000        ; 0.000      ; 1.093      ;
; 0.812  ; Control:inst4|7474:inst|10                                                                                        ; Control:inst4|7474:inst|9                                                                                         ; Clock                      ; Clock       ; 0.000        ; 0.000      ; 1.098      ;
; 2.786  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg0  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock                      ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg1  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock                      ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg2  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock                      ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg3  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock                      ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 3.274  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7]                          ; Clock                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7]                          ; Clock                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7]                          ; Clock                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7]                          ; Clock                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6]                          ; Clock                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6]                          ; Clock                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6]                          ; Clock                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6]                          ; Clock                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5]                          ; Clock                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5]                          ; Clock                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5]                          ; Clock                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5]                          ; Clock                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4]                          ; Clock                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4]                          ; Clock                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4]                          ; Clock                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4]                          ; Clock                      ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: '74175reg:inst3|74175:2|13'                                                                                                                        ;
+--------+---------------------------+------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                      ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -2.257 ; 74175reg:inst3|74175:2|13 ; Control:inst4|ID:inst10|S[4] ; 74175reg:inst3|74175:2|13  ; 74175reg:inst3|74175:2|13 ; 0.000        ; 3.269      ; 1.289      ;
; -1.757 ; 74175reg:inst3|74175:2|13 ; Control:inst4|ID:inst10|S[4] ; 74175reg:inst3|74175:2|13  ; 74175reg:inst3|74175:2|13 ; -0.500       ; 3.269      ; 1.289      ;
; -0.687 ; 74175reg:inst3|74175:2|13 ; Control:inst4|ID:inst10|S[5] ; 74175reg:inst3|74175:2|13  ; 74175reg:inst3|74175:2|13 ; 0.000        ; 1.709      ; 1.299      ;
; -0.187 ; 74175reg:inst3|74175:2|13 ; Control:inst4|ID:inst10|S[5] ; 74175reg:inst3|74175:2|13  ; 74175reg:inst3|74175:2|13 ; -0.500       ; 1.709      ; 1.299      ;
; 0.078  ; 74175reg:inst3|74175:2|16 ; Control:inst4|ID:inst10|S[4] ; Control:inst4|7474:inst1|9 ; 74175reg:inst3|74175:2|13 ; 0.000        ; 1.366      ; 1.444      ;
; 0.231  ; 74175reg:inst3|74175:2|15 ; Control:inst4|ID:inst10|S[4] ; Control:inst4|7474:inst1|9 ; 74175reg:inst3|74175:2|13 ; 0.000        ; 1.366      ; 1.597      ;
; 1.642  ; 74175reg:inst3|74175:2|14 ; Control:inst4|ID:inst10|S[5] ; Control:inst4|7474:inst1|9 ; 74175reg:inst3|74175:2|13 ; 0.000        ; -0.194     ; 1.448      ;
; 1.843  ; 74175reg:inst3|74175:2|15 ; Control:inst4|ID:inst10|S[5] ; Control:inst4|7474:inst1|9 ; 74175reg:inst3|74175:2|13 ; 0.000        ; -0.194     ; 1.649      ;
+--------+---------------------------+------------------------------+----------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Control:inst4|7474:inst1|9'                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                             ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.445 ; ACC:inst2|Counter:inst5|Count[0]                                                         ; ACC:inst2|Counter:inst5|Count[0]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ACC:inst2|Counter:inst5|Count[1]                                                         ; ACC:inst2|Counter:inst5|Count[1]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ACC:inst2|Counter:inst5|Count[2]                                                         ; ACC:inst2|Counter:inst5|Count[2]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ACC:inst2|Counter:inst5|Count[3]                                                         ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; TRISCPC:inst|Counter:inst1|Count[0]                                                      ; TRISCPC:inst|Counter:inst1|Count[0] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; TRISCPC:inst|Counter:inst1|Count[1]                                                      ; TRISCPC:inst|Counter:inst1|Count[1] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; TRISCPC:inst|Counter:inst1|Count[2]                                                      ; TRISCPC:inst|Counter:inst1|Count[2] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; TRISCPC:inst|Counter:inst1|Count[3]                                                      ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.731      ;
; 0.629 ; ACC:inst2|Counter:inst5|Count[1]                                                         ; ACC:inst2|Counter:inst5|Count[2]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; TRISCPC:inst|Counter:inst1|Count[2]                                                      ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; ACC:inst2|Counter:inst5|Count[1]                                                         ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.916      ;
; 0.639 ; ACC:inst2|Counter:inst5|Count[0]                                                         ; ACC:inst2|Counter:inst5|Count[1]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.925      ;
; 0.639 ; TRISCPC:inst|Counter:inst1|Count[1]                                                      ; TRISCPC:inst|Counter:inst1|Count[2] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.925      ;
; 0.907 ; TRISCPC:inst|Counter:inst1|Count[0]                                                      ; TRISCPC:inst|Counter:inst1|Count[1] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 1.193      ;
; 0.974 ; ACC:inst2|Counter:inst5|Count[2]                                                         ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 1.260      ;
; 0.987 ; TRISCPC:inst|Counter:inst1|Count[1]                                                      ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 1.273      ;
; 0.988 ; ACC:inst2|Counter:inst5|Count[0]                                                         ; ACC:inst2|Counter:inst5|Count[2]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 1.274      ;
; 1.030 ; TRISCPC:inst|Counter:inst1|Count[0]                                                      ; TRISCPC:inst|Counter:inst1|Count[2] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 1.316      ;
; 1.030 ; TRISCPC:inst|Counter:inst1|Count[0]                                                      ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 1.316      ;
; 1.272 ; ACC:inst2|Counter:inst5|Count[0]                                                         ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 1.558      ;
; 2.854 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4] ; 74175reg:inst3|74175:2|13           ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; -1.516     ; 1.624      ;
; 6.593 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7] ; 74175reg:inst3|74175:2|16           ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; -5.294     ; 1.585      ;
; 6.622 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5] ; 74175reg:inst3|74175:2|14           ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; -5.294     ; 1.614      ;
; 6.830 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6] ; 74175reg:inst3|74175:2|15           ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; -5.294     ; 1.822      ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'Control:inst4|7474:inst1|9'                                                                                                                             ;
+-------+------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                             ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.789 ; Control:inst4|7474:inst|9    ; TRISCPC:inst|Counter:inst1|Count[0] ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 2.123      ; 2.372      ;
; 0.789 ; Control:inst4|7474:inst|9    ; TRISCPC:inst|Counter:inst1|Count[1] ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 2.123      ; 2.372      ;
; 0.789 ; Control:inst4|7474:inst|9    ; TRISCPC:inst|Counter:inst1|Count[2] ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 2.123      ; 2.372      ;
; 0.789 ; Control:inst4|7474:inst|9    ; TRISCPC:inst|Counter:inst1|Count[3] ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 2.123      ; 2.372      ;
; 0.815 ; Control:inst4|7474:inst|10   ; TRISCPC:inst|Counter:inst1|Count[0] ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 2.123      ; 2.346      ;
; 0.815 ; Control:inst4|7474:inst|10   ; TRISCPC:inst|Counter:inst1|Count[1] ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 2.123      ; 2.346      ;
; 0.815 ; Control:inst4|7474:inst|10   ; TRISCPC:inst|Counter:inst1|Count[2] ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 2.123      ; 2.346      ;
; 0.815 ; Control:inst4|7474:inst|10   ; TRISCPC:inst|Counter:inst1|Count[3] ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 2.123      ; 2.346      ;
; 1.668 ; Control:inst4|7474:inst|9    ; ACC:inst2|Counter:inst5|Count[0]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 2.798      ; 2.168      ;
; 1.668 ; Control:inst4|7474:inst|9    ; ACC:inst2|Counter:inst5|Count[1]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 2.798      ; 2.168      ;
; 1.668 ; Control:inst4|7474:inst|9    ; ACC:inst2|Counter:inst5|Count[2]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 2.798      ; 2.168      ;
; 1.668 ; Control:inst4|7474:inst|9    ; ACC:inst2|Counter:inst5|Count[3]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 2.798      ; 2.168      ;
; 1.670 ; Control:inst4|ID:inst10|S[4] ; ACC:inst2|Counter:inst5|Count[0]    ; 74175reg:inst3|74175:2|13  ; Control:inst4|7474:inst1|9 ; 1.000        ; 3.088      ; 2.456      ;
; 1.670 ; Control:inst4|ID:inst10|S[4] ; ACC:inst2|Counter:inst5|Count[1]    ; 74175reg:inst3|74175:2|13  ; Control:inst4|7474:inst1|9 ; 1.000        ; 3.088      ; 2.456      ;
; 1.670 ; Control:inst4|ID:inst10|S[4] ; ACC:inst2|Counter:inst5|Count[2]    ; 74175reg:inst3|74175:2|13  ; Control:inst4|7474:inst1|9 ; 1.000        ; 3.088      ; 2.456      ;
; 1.670 ; Control:inst4|ID:inst10|S[4] ; ACC:inst2|Counter:inst5|Count[3]    ; 74175reg:inst3|74175:2|13  ; Control:inst4|7474:inst1|9 ; 1.000        ; 3.088      ; 2.456      ;
; 1.702 ; Control:inst4|7474:inst|10   ; ACC:inst2|Counter:inst5|Count[0]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 2.798      ; 2.134      ;
; 1.702 ; Control:inst4|7474:inst|10   ; ACC:inst2|Counter:inst5|Count[1]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 2.798      ; 2.134      ;
; 1.702 ; Control:inst4|7474:inst|10   ; ACC:inst2|Counter:inst5|Count[2]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 2.798      ; 2.134      ;
; 1.702 ; Control:inst4|7474:inst|10   ; ACC:inst2|Counter:inst5|Count[3]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 2.798      ; 2.134      ;
; 3.812 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[0] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.500        ; 5.682      ; 2.685      ;
; 3.812 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[1] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.500        ; 5.682      ; 2.685      ;
; 3.812 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[2] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.500        ; 5.682      ; 2.685      ;
; 3.812 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.500        ; 5.682      ; 2.685      ;
; 4.312 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[0] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 5.682      ; 2.685      ;
; 4.312 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[1] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 5.682      ; 2.685      ;
; 4.312 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[2] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 5.682      ; 2.685      ;
; 4.312 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 5.682      ; 2.685      ;
; 4.606 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[0]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.500        ; 6.357      ; 2.566      ;
; 4.606 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[1]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.500        ; 6.357      ; 2.566      ;
; 4.606 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[2]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.500        ; 6.357      ; 2.566      ;
; 4.606 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.500        ; 6.357      ; 2.566      ;
; 5.106 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[0]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 6.357      ; 2.566      ;
; 5.106 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[1]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 6.357      ; 2.566      ;
; 5.106 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[2]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 6.357      ; 2.566      ;
; 5.106 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 6.357      ; 2.566      ;
+-------+------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'Control:inst4|7474:inst1|9'                                                                                                                               ;
+--------+------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                             ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -4.354 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[0]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 6.357      ; 2.566      ;
; -4.354 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[1]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 6.357      ; 2.566      ;
; -4.354 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[2]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 6.357      ; 2.566      ;
; -4.354 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 6.357      ; 2.566      ;
; -3.854 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[0]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; -0.500       ; 6.357      ; 2.566      ;
; -3.854 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[1]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; -0.500       ; 6.357      ; 2.566      ;
; -3.854 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[2]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; -0.500       ; 6.357      ; 2.566      ;
; -3.854 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; -0.500       ; 6.357      ; 2.566      ;
; -3.560 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[0] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 5.682      ; 2.685      ;
; -3.560 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[1] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 5.682      ; 2.685      ;
; -3.560 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[2] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 5.682      ; 2.685      ;
; -3.560 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 5.682      ; 2.685      ;
; -3.060 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[0] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; -0.500       ; 5.682      ; 2.685      ;
; -3.060 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[1] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; -0.500       ; 5.682      ; 2.685      ;
; -3.060 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[2] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; -0.500       ; 5.682      ; 2.685      ;
; -3.060 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; -0.500       ; 5.682      ; 2.685      ;
; -0.950 ; Control:inst4|7474:inst|10   ; ACC:inst2|Counter:inst5|Count[0]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 2.798      ; 2.134      ;
; -0.950 ; Control:inst4|7474:inst|10   ; ACC:inst2|Counter:inst5|Count[1]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 2.798      ; 2.134      ;
; -0.950 ; Control:inst4|7474:inst|10   ; ACC:inst2|Counter:inst5|Count[2]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 2.798      ; 2.134      ;
; -0.950 ; Control:inst4|7474:inst|10   ; ACC:inst2|Counter:inst5|Count[3]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 2.798      ; 2.134      ;
; -0.918 ; Control:inst4|ID:inst10|S[4] ; ACC:inst2|Counter:inst5|Count[0]    ; 74175reg:inst3|74175:2|13  ; Control:inst4|7474:inst1|9 ; 0.000        ; 3.088      ; 2.456      ;
; -0.918 ; Control:inst4|ID:inst10|S[4] ; ACC:inst2|Counter:inst5|Count[1]    ; 74175reg:inst3|74175:2|13  ; Control:inst4|7474:inst1|9 ; 0.000        ; 3.088      ; 2.456      ;
; -0.918 ; Control:inst4|ID:inst10|S[4] ; ACC:inst2|Counter:inst5|Count[2]    ; 74175reg:inst3|74175:2|13  ; Control:inst4|7474:inst1|9 ; 0.000        ; 3.088      ; 2.456      ;
; -0.918 ; Control:inst4|ID:inst10|S[4] ; ACC:inst2|Counter:inst5|Count[3]    ; 74175reg:inst3|74175:2|13  ; Control:inst4|7474:inst1|9 ; 0.000        ; 3.088      ; 2.456      ;
; -0.916 ; Control:inst4|7474:inst|9    ; ACC:inst2|Counter:inst5|Count[0]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 2.798      ; 2.168      ;
; -0.916 ; Control:inst4|7474:inst|9    ; ACC:inst2|Counter:inst5|Count[1]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 2.798      ; 2.168      ;
; -0.916 ; Control:inst4|7474:inst|9    ; ACC:inst2|Counter:inst5|Count[2]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 2.798      ; 2.168      ;
; -0.916 ; Control:inst4|7474:inst|9    ; ACC:inst2|Counter:inst5|Count[3]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 2.798      ; 2.168      ;
; -0.063 ; Control:inst4|7474:inst|10   ; TRISCPC:inst|Counter:inst1|Count[0] ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 2.123      ; 2.346      ;
; -0.063 ; Control:inst4|7474:inst|10   ; TRISCPC:inst|Counter:inst1|Count[1] ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 2.123      ; 2.346      ;
; -0.063 ; Control:inst4|7474:inst|10   ; TRISCPC:inst|Counter:inst1|Count[2] ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 2.123      ; 2.346      ;
; -0.063 ; Control:inst4|7474:inst|10   ; TRISCPC:inst|Counter:inst1|Count[3] ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 2.123      ; 2.346      ;
; -0.037 ; Control:inst4|7474:inst|9    ; TRISCPC:inst|Counter:inst1|Count[0] ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 2.123      ; 2.372      ;
; -0.037 ; Control:inst4|7474:inst|9    ; TRISCPC:inst|Counter:inst1|Count[1] ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 2.123      ; 2.372      ;
; -0.037 ; Control:inst4|7474:inst|9    ; TRISCPC:inst|Counter:inst1|Count[2] ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 2.123      ; 2.372      ;
; -0.037 ; Control:inst4|7474:inst|9    ; TRISCPC:inst|Counter:inst1|Count[3] ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 2.123      ; 2.372      ;
+--------+------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; Control:inst4|7474:inst1|9                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; Control:inst4|7474:inst1|9                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; Control:inst4|7474:inst|10                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; Control:inst4|7474:inst|10                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; Control:inst4|7474:inst|9                                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; Control:inst4|7474:inst|9                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst4|inst1|9|clk                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst4|inst1|9|clk                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst4|inst|10|clk                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst4|inst|10|clk                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst4|inst|9|clk                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst4|inst|9|clk                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst5|altsyncram_component|auto_generated|ram_block1a4|clk0                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst5|altsyncram_component|auto_generated|ram_block1a4|clk0                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst6|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst6|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst6|datab                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst6|datab                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst6~clkctrl|inclk[0]                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst6~clkctrl|inclk[0]                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst6~clkctrl|outclk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst6~clkctrl|outclk                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Control:inst4|7474:inst1|9'                                                                              ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; 74175reg:inst3|74175:2|13           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; 74175reg:inst3|74175:2|13           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; 74175reg:inst3|74175:2|14           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; 74175reg:inst3|74175:2|14           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; 74175reg:inst3|74175:2|15           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; 74175reg:inst3|74175:2|15           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; 74175reg:inst3|74175:2|16           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; 74175reg:inst3|74175:2|16           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; ACC:inst2|Counter:inst5|Count[0]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; ACC:inst2|Counter:inst5|Count[0]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; ACC:inst2|Counter:inst5|Count[1]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; ACC:inst2|Counter:inst5|Count[1]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; ACC:inst2|Counter:inst5|Count[2]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; ACC:inst2|Counter:inst5|Count[2]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; ACC:inst2|Counter:inst5|Count[3]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; ACC:inst2|Counter:inst5|Count[3]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; TRISCPC:inst|Counter:inst1|Count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; TRISCPC:inst|Counter:inst1|Count[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; TRISCPC:inst|Counter:inst1|Count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; TRISCPC:inst|Counter:inst1|Count[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; TRISCPC:inst|Counter:inst1|Count[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; TRISCPC:inst|Counter:inst1|Count[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; TRISCPC:inst|Counter:inst1|Count[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; TRISCPC:inst|Counter:inst1|Count[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst2|inst5|Count[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst2|inst5|Count[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst2|inst5|Count[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst2|inst5|Count[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst2|inst5|Count[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst2|inst5|Count[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst2|inst5|Count[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst2|inst5|Count[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst3|2|13|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst3|2|13|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst3|2|14|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst3|2|14|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst3|2|15|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst3|2|15|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst3|2|16|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst3|2|16|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst15|combout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst15|combout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst15|datab                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst15|datab                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst15~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst15~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst15~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst15~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst18|combout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst18|combout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst18|datac                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst18|datac                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst18~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst18~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst18~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst18~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst1|9|regout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst1|9|regout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst|inst1|Count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst|inst1|Count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst|inst1|Count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst|inst1|Count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst|inst1|Count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst|inst1|Count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst|inst1|Count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst|inst1|Count[3]|clk             ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: '74175reg:inst3|74175:2|13'                                                                      ;
+-------+--------------+----------------+------------------+---------------------------+------------+------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                       ;
+-------+--------------+----------------+------------------+---------------------------+------------+------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; 74175reg:inst3|74175:2|13 ; Rise       ; Control:inst4|ID:inst10|S[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; 74175reg:inst3|74175:2|13 ; Rise       ; Control:inst4|ID:inst10|S[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; 74175reg:inst3|74175:2|13 ; Rise       ; Control:inst4|ID:inst10|S[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; 74175reg:inst3|74175:2|13 ; Rise       ; Control:inst4|ID:inst10|S[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; 74175reg:inst3|74175:2|13 ; Rise       ; inst3|2|13|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; 74175reg:inst3|74175:2|13 ; Rise       ; inst3|2|13|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; 74175reg:inst3|74175:2|13 ; Rise       ; inst4|inst10|Mux11~0|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; 74175reg:inst3|74175:2|13 ; Rise       ; inst4|inst10|Mux11~0|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; 74175reg:inst3|74175:2|13 ; Rise       ; inst4|inst10|Mux11~0|datab   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; 74175reg:inst3|74175:2|13 ; Rise       ; inst4|inst10|Mux11~0|datab   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; 74175reg:inst3|74175:2|13 ; Rise       ; inst4|inst10|S[4]|datab      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; 74175reg:inst3|74175:2|13 ; Rise       ; inst4|inst10|S[4]|datab      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; 74175reg:inst3|74175:2|13 ; Rise       ; inst4|inst10|S[5]|datab      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; 74175reg:inst3|74175:2|13 ; Rise       ; inst4|inst10|S[5]|datab      ;
+-------+--------------+----------------+------------------+---------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; Sig8      ; 74175reg:inst3|74175:2|13  ; 11.301 ; 11.301 ; Rise       ; 74175reg:inst3|74175:2|13  ;
; Sig9      ; 74175reg:inst3|74175:2|13  ; 8.012  ; 8.012  ; Rise       ; 74175reg:inst3|74175:2|13  ;
; HX1A      ; Clock                      ; 14.448 ; 14.448 ; Rise       ; Clock                      ;
; HX1B      ; Clock                      ; 14.352 ; 14.352 ; Rise       ; Clock                      ;
; HX1C      ; Clock                      ; 13.974 ; 13.974 ; Rise       ; Clock                      ;
; HX1D      ; Clock                      ; 15.185 ; 15.185 ; Rise       ; Clock                      ;
; HX1E      ; Clock                      ; 14.623 ; 14.623 ; Rise       ; Clock                      ;
; HX1F      ; Clock                      ; 14.417 ; 14.417 ; Rise       ; Clock                      ;
; HX1G      ; Clock                      ; 14.386 ; 14.386 ; Rise       ; Clock                      ;
; Sig0      ; Clock                      ; 10.355 ; 10.355 ; Rise       ; Clock                      ;
; Sig2      ; Clock                      ; 11.379 ; 11.379 ; Rise       ; Clock                      ;
; Sig3      ; Clock                      ; 12.547 ; 12.547 ; Rise       ; Clock                      ;
; Sig4      ; Clock                      ; 13.469 ; 13.469 ; Rise       ; Clock                      ;
; Sig7      ; Clock                      ; 11.525 ; 11.525 ; Rise       ; Clock                      ;
; Sig8      ; Clock                      ; 11.303 ; 11.303 ; Rise       ; Clock                      ;
; Sig9      ; Clock                      ; 12.525 ; 12.525 ; Rise       ; Clock                      ;
; Sig42     ; Clock                      ; 13.087 ; 13.087 ; Rise       ; Clock                      ;
; HX0A      ; Control:inst4|7474:inst1|9 ; 12.317 ; 12.317 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0B      ; Control:inst4|7474:inst1|9 ; 12.341 ; 12.341 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0C      ; Control:inst4|7474:inst1|9 ; 12.724 ; 12.724 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0D      ; Control:inst4|7474:inst1|9 ; 12.736 ; 12.736 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0E      ; Control:inst4|7474:inst1|9 ; 12.693 ; 12.693 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0F      ; Control:inst4|7474:inst1|9 ; 12.918 ; 12.918 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0G      ; Control:inst4|7474:inst1|9 ; 12.406 ; 12.406 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2A      ; Control:inst4|7474:inst1|9 ; 13.811 ; 13.811 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2B      ; Control:inst4|7474:inst1|9 ; 14.134 ; 14.134 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2C      ; Control:inst4|7474:inst1|9 ; 14.095 ; 14.095 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2D      ; Control:inst4|7474:inst1|9 ; 13.959 ; 13.959 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2E      ; Control:inst4|7474:inst1|9 ; 13.950 ; 13.950 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2F      ; Control:inst4|7474:inst1|9 ; 13.612 ; 13.612 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2G      ; Control:inst4|7474:inst1|9 ; 13.961 ; 13.961 ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig0      ; Control:inst4|7474:inst1|9 ;        ; 6.832  ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig2      ; Control:inst4|7474:inst1|9 ; 7.515  ;        ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig3      ; Control:inst4|7474:inst1|9 ;        ; 6.720  ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig4      ; Control:inst4|7474:inst1|9 ;        ; 6.807  ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig7      ; Control:inst4|7474:inst1|9 ; 7.661  ;        ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig8      ; Control:inst4|7474:inst1|9 ; 7.865  ;        ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig9      ; Control:inst4|7474:inst1|9 ; 8.621  ;        ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig42     ; Control:inst4|7474:inst1|9 ; 6.946  ;        ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig0      ; Control:inst4|7474:inst1|9 ; 6.832  ;        ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig2      ; Control:inst4|7474:inst1|9 ;        ; 7.515  ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig3      ; Control:inst4|7474:inst1|9 ; 6.720  ;        ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig4      ; Control:inst4|7474:inst1|9 ; 6.807  ;        ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig7      ; Control:inst4|7474:inst1|9 ;        ; 7.661  ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig8      ; Control:inst4|7474:inst1|9 ;        ; 7.865  ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig9      ; Control:inst4|7474:inst1|9 ;        ; 8.621  ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig42     ; Control:inst4|7474:inst1|9 ;        ; 6.946  ; Fall       ; Control:inst4|7474:inst1|9 ;
+-----------+----------------------------+--------+--------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; Sig8      ; 74175reg:inst3|74175:2|13  ; 11.301 ; 11.301 ; Rise       ; 74175reg:inst3|74175:2|13  ;
; Sig9      ; 74175reg:inst3|74175:2|13  ; 8.012  ; 8.012  ; Rise       ; 74175reg:inst3|74175:2|13  ;
; HX1A      ; Clock                      ; 14.018 ; 14.018 ; Rise       ; Clock                      ;
; HX1B      ; Clock                      ; 13.951 ; 13.951 ; Rise       ; Clock                      ;
; HX1C      ; Clock                      ; 13.605 ; 13.605 ; Rise       ; Clock                      ;
; HX1D      ; Clock                      ; 13.769 ; 13.769 ; Rise       ; Clock                      ;
; HX1E      ; Clock                      ; 13.953 ; 13.953 ; Rise       ; Clock                      ;
; HX1F      ; Clock                      ; 14.023 ; 14.023 ; Rise       ; Clock                      ;
; HX1G      ; Clock                      ; 13.978 ; 13.978 ; Rise       ; Clock                      ;
; Sig0      ; Clock                      ; 10.329 ; 10.329 ; Rise       ; Clock                      ;
; Sig2      ; Clock                      ; 11.237 ; 11.237 ; Rise       ; Clock                      ;
; Sig3      ; Clock                      ; 9.848  ; 9.848  ; Rise       ; Clock                      ;
; Sig4      ; Clock                      ; 13.030 ; 13.030 ; Rise       ; Clock                      ;
; Sig7      ; Clock                      ; 11.383 ; 11.383 ; Rise       ; Clock                      ;
; Sig8      ; Clock                      ; 11.269 ; 11.269 ; Rise       ; Clock                      ;
; Sig9      ; Clock                      ; 12.441 ; 12.441 ; Rise       ; Clock                      ;
; Sig42     ; Clock                      ; 12.997 ; 12.997 ; Rise       ; Clock                      ;
; HX0A      ; Control:inst4|7474:inst1|9 ; 12.197 ; 12.197 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0B      ; Control:inst4|7474:inst1|9 ; 12.220 ; 12.220 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0C      ; Control:inst4|7474:inst1|9 ; 12.599 ; 12.599 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0D      ; Control:inst4|7474:inst1|9 ; 12.612 ; 12.612 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0E      ; Control:inst4|7474:inst1|9 ; 12.571 ; 12.571 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0F      ; Control:inst4|7474:inst1|9 ; 12.796 ; 12.796 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0G      ; Control:inst4|7474:inst1|9 ; 12.284 ; 12.284 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2A      ; Control:inst4|7474:inst1|9 ; 13.155 ; 13.155 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2B      ; Control:inst4|7474:inst1|9 ; 13.464 ; 13.464 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2C      ; Control:inst4|7474:inst1|9 ; 13.466 ; 13.466 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2D      ; Control:inst4|7474:inst1|9 ; 13.296 ; 13.296 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2E      ; Control:inst4|7474:inst1|9 ; 13.274 ; 13.274 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2F      ; Control:inst4|7474:inst1|9 ; 12.938 ; 12.938 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2G      ; Control:inst4|7474:inst1|9 ; 13.296 ; 13.296 ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig0      ; Control:inst4|7474:inst1|9 ;        ; 6.832  ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig2      ; Control:inst4|7474:inst1|9 ; 7.515  ;        ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig3      ; Control:inst4|7474:inst1|9 ;        ; 6.720  ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig4      ; Control:inst4|7474:inst1|9 ;        ; 6.807  ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig7      ; Control:inst4|7474:inst1|9 ; 7.661  ;        ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig8      ; Control:inst4|7474:inst1|9 ; 7.865  ;        ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig9      ; Control:inst4|7474:inst1|9 ; 8.621  ;        ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig42     ; Control:inst4|7474:inst1|9 ; 6.946  ;        ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig0      ; Control:inst4|7474:inst1|9 ; 6.832  ;        ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig2      ; Control:inst4|7474:inst1|9 ;        ; 7.515  ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig3      ; Control:inst4|7474:inst1|9 ; 6.720  ;        ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig4      ; Control:inst4|7474:inst1|9 ; 6.807  ;        ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig7      ; Control:inst4|7474:inst1|9 ;        ; 7.661  ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig8      ; Control:inst4|7474:inst1|9 ;        ; 7.865  ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig9      ; Control:inst4|7474:inst1|9 ;        ; 8.621  ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig42     ; Control:inst4|7474:inst1|9 ;        ; 6.946  ; Fall       ; Control:inst4|7474:inst1|9 ;
+-----------+----------------------------+--------+--------+------------+----------------------------+


+-----------------------------------------------------+
; Fast Model Setup Summary                            ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; Control:inst4|7474:inst1|9 ; -2.548 ; -8.004        ;
; Clock                      ; -1.460 ; -9.756        ;
; 74175reg:inst3|74175:2|13  ; -0.263 ; -0.263        ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast Model Hold Summary                             ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; Clock                      ; -1.384 ; -2.704        ;
; 74175reg:inst3|74175:2|13  ; -0.848 ; -1.083        ;
; Control:inst4|7474:inst1|9 ; 0.215  ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Fast Model Recovery Summary                        ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; Control:inst4|7474:inst1|9 ; 1.071 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------+
; Fast Model Removal Summary                          ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; Control:inst4|7474:inst1|9 ; -2.250 ; -16.600       ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast Model Minimum Pulse Width Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; Clock                      ; -2.000 ; -68.222       ;
; Control:inst4|7474:inst1|9 ; -0.500 ; -12.000       ;
; 74175reg:inst3|74175:2|13  ; 0.500  ; 0.000         ;
+----------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Control:inst4|7474:inst1|9'                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                             ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -2.548 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6] ; 74175reg:inst3|74175:2|15           ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; -2.811     ; 0.769      ;
; -2.488 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5] ; 74175reg:inst3|74175:2|14           ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; -2.811     ; 0.709      ;
; -2.470 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7] ; 74175reg:inst3|74175:2|16           ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; -2.811     ; 0.691      ;
; -0.498 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4] ; 74175reg:inst3|74175:2|13           ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; -0.819     ; 0.711      ;
; 0.413  ; ACC:inst2|Counter:inst5|Count[0]                                                         ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.619      ;
; 0.503  ; TRISCPC:inst|Counter:inst1|Count[0]                                                      ; TRISCPC:inst|Counter:inst1|Count[2] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.529      ;
; 0.504  ; TRISCPC:inst|Counter:inst1|Count[0]                                                      ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.528      ;
; 0.514  ; ACC:inst2|Counter:inst5|Count[0]                                                         ; ACC:inst2|Counter:inst5|Count[2]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.518      ;
; 0.514  ; TRISCPC:inst|Counter:inst1|Count[1]                                                      ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.518      ;
; 0.520  ; ACC:inst2|Counter:inst5|Count[2]                                                         ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.512      ;
; 0.530  ; TRISCPC:inst|Counter:inst1|Count[0]                                                      ; TRISCPC:inst|Counter:inst1|Count[1] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.502      ;
; 0.633  ; ACC:inst2|Counter:inst5|Count[0]                                                         ; ACC:inst2|Counter:inst5|Count[1]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.399      ;
; 0.633  ; TRISCPC:inst|Counter:inst1|Count[1]                                                      ; TRISCPC:inst|Counter:inst1|Count[2] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.399      ;
; 0.637  ; ACC:inst2|Counter:inst5|Count[1]                                                         ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.395      ;
; 0.637  ; ACC:inst2|Counter:inst5|Count[1]                                                         ; ACC:inst2|Counter:inst5|Count[2]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.395      ;
; 0.638  ; TRISCPC:inst|Counter:inst1|Count[2]                                                      ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.394      ;
; 0.665  ; ACC:inst2|Counter:inst5|Count[0]                                                         ; ACC:inst2|Counter:inst5|Count[0]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; TRISCPC:inst|Counter:inst1|Count[0]                                                      ; TRISCPC:inst|Counter:inst1|Count[0] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; ACC:inst2|Counter:inst5|Count[3]                                                         ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; TRISCPC:inst|Counter:inst1|Count[2]                                                      ; TRISCPC:inst|Counter:inst1|Count[2] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; TRISCPC:inst|Counter:inst1|Count[3]                                                      ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; ACC:inst2|Counter:inst5|Count[2]                                                         ; ACC:inst2|Counter:inst5|Count[2]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; TRISCPC:inst|Counter:inst1|Count[1]                                                      ; TRISCPC:inst|Counter:inst1|Count[1] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; ACC:inst2|Counter:inst5|Count[1]                                                         ; ACC:inst2|Counter:inst5|Count[1]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -1.460 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg0  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock                      ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg1  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock                      ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg2  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock                      ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg3  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock                      ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -0.979 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7]                          ; Clock                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7]                          ; Clock                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7]                          ; Clock                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7]                          ; Clock                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6]                          ; Clock                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6]                          ; Clock                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6]                          ; Clock                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6]                          ; Clock                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5]                          ; Clock                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5]                          ; Clock                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5]                          ; Clock                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5]                          ; Clock                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4]                          ; Clock                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4]                          ; Clock                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4]                          ; Clock                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4]                          ; Clock                      ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; 0.530  ; Control:inst4|7474:inst|10                                                                                        ; Control:inst4|7474:inst1|9                                                                                        ; Clock                      ; Clock       ; 1.000        ; 0.000      ; 0.502      ;
; 0.548  ; Control:inst4|7474:inst|9                                                                                         ; Control:inst4|7474:inst|10                                                                                        ; Clock                      ; Clock       ; 1.000        ; 0.000      ; 0.484      ;
; 0.565  ; Control:inst4|7474:inst|10                                                                                        ; Control:inst4|7474:inst|9                                                                                         ; Clock                      ; Clock       ; 1.000        ; 0.000      ; 0.467      ;
; 1.107  ; TRISCPC:inst|Counter:inst1|Count[0]                                                                               ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ; Control:inst4|7474:inst1|9 ; Clock       ; 1.000        ; 0.836      ; 0.728      ;
; 1.207  ; TRISCPC:inst|Counter:inst1|Count[3]                                                                               ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ; Control:inst4|7474:inst1|9 ; Clock       ; 1.000        ; 0.836      ; 0.628      ;
; 1.224  ; TRISCPC:inst|Counter:inst1|Count[1]                                                                               ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ; Control:inst4|7474:inst1|9 ; Clock       ; 1.000        ; 0.836      ; 0.611      ;
; 1.226  ; TRISCPC:inst|Counter:inst1|Count[2]                                                                               ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ; Control:inst4|7474:inst1|9 ; Clock       ; 1.000        ; 0.836      ; 0.609      ;
; 1.764  ; Control:inst4|7474:inst1|9                                                                                        ; Control:inst4|7474:inst|9                                                                                         ; Control:inst4|7474:inst1|9 ; Clock       ; 0.500        ; 1.718      ; 0.627      ;
; 2.264  ; Control:inst4|7474:inst1|9                                                                                        ; Control:inst4|7474:inst|9                                                                                         ; Control:inst4|7474:inst1|9 ; Clock       ; 1.000        ; 1.718      ; 0.627      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: '74175reg:inst3|74175:2|13'                                                                                                                       ;
+--------+---------------------------+------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                      ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -0.263 ; 74175reg:inst3|74175:2|15 ; Control:inst4|ID:inst10|S[5] ; Control:inst4|7474:inst1|9 ; 74175reg:inst3|74175:2|13 ; 1.000        ; -0.217     ; 0.652      ;
; -0.214 ; 74175reg:inst3|74175:2|14 ; Control:inst4|ID:inst10|S[5] ; Control:inst4|7474:inst1|9 ; 74175reg:inst3|74175:2|13 ; 1.000        ; -0.217     ; 0.603      ;
; 0.341  ; 74175reg:inst3|74175:2|13 ; Control:inst4|ID:inst10|S[5] ; 74175reg:inst3|74175:2|13  ; 74175reg:inst3|74175:2|13 ; 0.500        ; 0.620      ; 0.526      ;
; 0.355  ; 74175reg:inst3|74175:2|15 ; Control:inst4|ID:inst10|S[4] ; Control:inst4|7474:inst1|9 ; 74175reg:inst3|74175:2|13 ; 1.000        ; 0.392      ; 0.643      ;
; 0.424  ; 74175reg:inst3|74175:2|16 ; Control:inst4|ID:inst10|S[4] ; Control:inst4|7474:inst1|9 ; 74175reg:inst3|74175:2|13 ; 1.000        ; 0.392      ; 0.574      ;
; 0.841  ; 74175reg:inst3|74175:2|13 ; Control:inst4|ID:inst10|S[5] ; 74175reg:inst3|74175:2|13  ; 74175reg:inst3|74175:2|13 ; 1.000        ; 0.620      ; 0.526      ;
; 0.954  ; 74175reg:inst3|74175:2|13 ; Control:inst4|ID:inst10|S[4] ; 74175reg:inst3|74175:2|13  ; 74175reg:inst3|74175:2|13 ; 0.500        ; 1.229      ; 0.522      ;
; 1.454  ; 74175reg:inst3|74175:2|13 ; Control:inst4|ID:inst10|S[4] ; 74175reg:inst3|74175:2|13  ; 74175reg:inst3|74175:2|13 ; 1.000        ; 1.229      ; 0.522      ;
+--------+---------------------------+------------------------------+----------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -1.384 ; Control:inst4|7474:inst1|9                                                                                        ; Control:inst4|7474:inst|9                                                                                         ; Control:inst4|7474:inst1|9 ; Clock       ; 0.000        ; 1.718      ; 0.627      ;
; -0.884 ; Control:inst4|7474:inst1|9                                                                                        ; Control:inst4|7474:inst|9                                                                                         ; Control:inst4|7474:inst1|9 ; Clock       ; -0.500       ; 1.718      ; 0.627      ;
; -0.365 ; TRISCPC:inst|Counter:inst1|Count[2]                                                                               ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ; Control:inst4|7474:inst1|9 ; Clock       ; 0.000        ; 0.836      ; 0.609      ;
; -0.363 ; TRISCPC:inst|Counter:inst1|Count[1]                                                                               ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ; Control:inst4|7474:inst1|9 ; Clock       ; 0.000        ; 0.836      ; 0.611      ;
; -0.346 ; TRISCPC:inst|Counter:inst1|Count[3]                                                                               ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ; Control:inst4|7474:inst1|9 ; Clock       ; 0.000        ; 0.836      ; 0.628      ;
; -0.246 ; TRISCPC:inst|Counter:inst1|Count[0]                                                                               ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ; Control:inst4|7474:inst1|9 ; Clock       ; 0.000        ; 0.836      ; 0.728      ;
; 0.315  ; Control:inst4|7474:inst|10                                                                                        ; Control:inst4|7474:inst|9                                                                                         ; Clock                      ; Clock       ; 0.000        ; 0.000      ; 0.467      ;
; 0.332  ; Control:inst4|7474:inst|9                                                                                         ; Control:inst4|7474:inst|10                                                                                        ; Clock                      ; Clock       ; 0.000        ; 0.000      ; 0.484      ;
; 0.350  ; Control:inst4|7474:inst|10                                                                                        ; Control:inst4|7474:inst1|9                                                                                        ; Clock                      ; Clock       ; 0.000        ; 0.000      ; 0.502      ;
; 1.840  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7]                          ; Clock                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7]                          ; Clock                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7]                          ; Clock                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7]                          ; Clock                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6]                          ; Clock                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6]                          ; Clock                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6]                          ; Clock                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6]                          ; Clock                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5]                          ; Clock                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5]                          ; Clock                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5]                          ; Clock                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5]                          ; Clock                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4]                          ; Clock                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4]                          ; Clock                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4]                          ; Clock                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4]                          ; Clock                      ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 2.321  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg0  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock                      ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg1  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock                      ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg2  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock                      ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg3  ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock                      ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: '74175reg:inst3|74175:2|13'                                                                                                                        ;
+--------+---------------------------+------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                      ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -0.848 ; 74175reg:inst3|74175:2|13 ; Control:inst4|ID:inst10|S[4] ; 74175reg:inst3|74175:2|13  ; 74175reg:inst3|74175:2|13 ; 0.000        ; 1.229      ; 0.522      ;
; -0.348 ; 74175reg:inst3|74175:2|13 ; Control:inst4|ID:inst10|S[4] ; 74175reg:inst3|74175:2|13  ; 74175reg:inst3|74175:2|13 ; -0.500       ; 1.229      ; 0.522      ;
; -0.235 ; 74175reg:inst3|74175:2|13 ; Control:inst4|ID:inst10|S[5] ; 74175reg:inst3|74175:2|13  ; 74175reg:inst3|74175:2|13 ; 0.000        ; 0.620      ; 0.526      ;
; 0.182  ; 74175reg:inst3|74175:2|16 ; Control:inst4|ID:inst10|S[4] ; Control:inst4|7474:inst1|9 ; 74175reg:inst3|74175:2|13 ; 0.000        ; 0.392      ; 0.574      ;
; 0.251  ; 74175reg:inst3|74175:2|15 ; Control:inst4|ID:inst10|S[4] ; Control:inst4|7474:inst1|9 ; 74175reg:inst3|74175:2|13 ; 0.000        ; 0.392      ; 0.643      ;
; 0.265  ; 74175reg:inst3|74175:2|13 ; Control:inst4|ID:inst10|S[5] ; 74175reg:inst3|74175:2|13  ; 74175reg:inst3|74175:2|13 ; -0.500       ; 0.620      ; 0.526      ;
; 0.820  ; 74175reg:inst3|74175:2|14 ; Control:inst4|ID:inst10|S[5] ; Control:inst4|7474:inst1|9 ; 74175reg:inst3|74175:2|13 ; 0.000        ; -0.217     ; 0.603      ;
; 0.869  ; 74175reg:inst3|74175:2|15 ; Control:inst4|ID:inst10|S[5] ; Control:inst4|7474:inst1|9 ; 74175reg:inst3|74175:2|13 ; 0.000        ; -0.217     ; 0.652      ;
+--------+---------------------------+------------------------------+----------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Control:inst4|7474:inst1|9'                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                             ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.215 ; ACC:inst2|Counter:inst5|Count[0]                                                         ; ACC:inst2|Counter:inst5|Count[0]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ACC:inst2|Counter:inst5|Count[1]                                                         ; ACC:inst2|Counter:inst5|Count[1]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ACC:inst2|Counter:inst5|Count[2]                                                         ; ACC:inst2|Counter:inst5|Count[2]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ACC:inst2|Counter:inst5|Count[3]                                                         ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TRISCPC:inst|Counter:inst1|Count[0]                                                      ; TRISCPC:inst|Counter:inst1|Count[0] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TRISCPC:inst|Counter:inst1|Count[1]                                                      ; TRISCPC:inst|Counter:inst1|Count[1] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TRISCPC:inst|Counter:inst1|Count[2]                                                      ; TRISCPC:inst|Counter:inst1|Count[2] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TRISCPC:inst|Counter:inst1|Count[3]                                                      ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.367      ;
; 0.242 ; TRISCPC:inst|Counter:inst1|Count[2]                                                      ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; ACC:inst2|Counter:inst5|Count[1]                                                         ; ACC:inst2|Counter:inst5|Count[2]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ACC:inst2|Counter:inst5|Count[1]                                                         ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.395      ;
; 0.247 ; ACC:inst2|Counter:inst5|Count[0]                                                         ; ACC:inst2|Counter:inst5|Count[1]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; TRISCPC:inst|Counter:inst1|Count[1]                                                      ; TRISCPC:inst|Counter:inst1|Count[2] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.399      ;
; 0.350 ; TRISCPC:inst|Counter:inst1|Count[0]                                                      ; TRISCPC:inst|Counter:inst1|Count[1] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.502      ;
; 0.360 ; ACC:inst2|Counter:inst5|Count[2]                                                         ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.512      ;
; 0.366 ; ACC:inst2|Counter:inst5|Count[0]                                                         ; ACC:inst2|Counter:inst5|Count[2]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; TRISCPC:inst|Counter:inst1|Count[1]                                                      ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.518      ;
; 0.376 ; TRISCPC:inst|Counter:inst1|Count[0]                                                      ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; TRISCPC:inst|Counter:inst1|Count[0]                                                      ; TRISCPC:inst|Counter:inst1|Count[2] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.529      ;
; 0.467 ; ACC:inst2|Counter:inst5|Count[0]                                                         ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 0.000      ; 0.619      ;
; 1.378 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4] ; 74175reg:inst3|74175:2|13           ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; -0.819     ; 0.711      ;
; 3.350 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7] ; 74175reg:inst3|74175:2|16           ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; -2.811     ; 0.691      ;
; 3.368 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5] ; 74175reg:inst3|74175:2|14           ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; -2.811     ; 0.709      ;
; 3.428 ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6] ; 74175reg:inst3|74175:2|15           ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; -2.811     ; 0.769      ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'Control:inst4|7474:inst1|9'                                                                                                                             ;
+-------+------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                             ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 1.071 ; Control:inst4|7474:inst|9    ; TRISCPC:inst|Counter:inst1|Count[0] ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 1.112      ; 1.073      ;
; 1.071 ; Control:inst4|7474:inst|9    ; TRISCPC:inst|Counter:inst1|Count[1] ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 1.112      ; 1.073      ;
; 1.071 ; Control:inst4|7474:inst|9    ; TRISCPC:inst|Counter:inst1|Count[2] ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 1.112      ; 1.073      ;
; 1.071 ; Control:inst4|7474:inst|9    ; TRISCPC:inst|Counter:inst1|Count[3] ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 1.112      ; 1.073      ;
; 1.085 ; Control:inst4|7474:inst|10   ; TRISCPC:inst|Counter:inst1|Count[0] ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 1.112      ; 1.059      ;
; 1.085 ; Control:inst4|7474:inst|10   ; TRISCPC:inst|Counter:inst1|Count[1] ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 1.112      ; 1.059      ;
; 1.085 ; Control:inst4|7474:inst|10   ; TRISCPC:inst|Counter:inst1|Count[2] ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 1.112      ; 1.059      ;
; 1.085 ; Control:inst4|7474:inst|10   ; TRISCPC:inst|Counter:inst1|Count[3] ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 1.112      ; 1.059      ;
; 1.419 ; Control:inst4|7474:inst|9    ; ACC:inst2|Counter:inst5|Count[0]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 1.393      ; 1.006      ;
; 1.419 ; Control:inst4|7474:inst|9    ; ACC:inst2|Counter:inst5|Count[1]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 1.393      ; 1.006      ;
; 1.419 ; Control:inst4|7474:inst|9    ; ACC:inst2|Counter:inst5|Count[2]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 1.393      ; 1.006      ;
; 1.419 ; Control:inst4|7474:inst|9    ; ACC:inst2|Counter:inst5|Count[3]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 1.393      ; 1.006      ;
; 1.443 ; Control:inst4|7474:inst|10   ; ACC:inst2|Counter:inst5|Count[0]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 1.393      ; 0.982      ;
; 1.443 ; Control:inst4|7474:inst|10   ; ACC:inst2|Counter:inst5|Count[1]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 1.393      ; 0.982      ;
; 1.443 ; Control:inst4|7474:inst|10   ; ACC:inst2|Counter:inst5|Count[2]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 1.393      ; 0.982      ;
; 1.443 ; Control:inst4|7474:inst|10   ; ACC:inst2|Counter:inst5|Count[3]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 1.000        ; 1.393      ; 0.982      ;
; 1.888 ; Control:inst4|ID:inst10|S[4] ; ACC:inst2|Counter:inst5|Count[0]    ; 74175reg:inst3|74175:2|13  ; Control:inst4|7474:inst1|9 ; 1.000        ; 1.882      ; 1.026      ;
; 1.888 ; Control:inst4|ID:inst10|S[4] ; ACC:inst2|Counter:inst5|Count[1]    ; 74175reg:inst3|74175:2|13  ; Control:inst4|7474:inst1|9 ; 1.000        ; 1.882      ; 1.026      ;
; 1.888 ; Control:inst4|ID:inst10|S[4] ; ACC:inst2|Counter:inst5|Count[2]    ; 74175reg:inst3|74175:2|13  ; Control:inst4|7474:inst1|9 ; 1.000        ; 1.882      ; 1.026      ;
; 1.888 ; Control:inst4|ID:inst10|S[4] ; ACC:inst2|Counter:inst5|Count[3]    ; 74175reg:inst3|74175:2|13  ; Control:inst4|7474:inst1|9 ; 1.000        ; 1.882      ; 1.026      ;
; 2.280 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[0] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.500        ; 2.830      ; 1.223      ;
; 2.280 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[1] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.500        ; 2.830      ; 1.223      ;
; 2.280 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[2] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.500        ; 2.830      ; 1.223      ;
; 2.280 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.500        ; 2.830      ; 1.223      ;
; 2.630 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[0]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.500        ; 3.111      ; 1.154      ;
; 2.630 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[1]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.500        ; 3.111      ; 1.154      ;
; 2.630 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[2]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.500        ; 3.111      ; 1.154      ;
; 2.630 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.500        ; 3.111      ; 1.154      ;
; 2.780 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[0] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 2.830      ; 1.223      ;
; 2.780 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[1] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 2.830      ; 1.223      ;
; 2.780 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[2] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 2.830      ; 1.223      ;
; 2.780 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 2.830      ; 1.223      ;
; 3.130 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[0]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 3.111      ; 1.154      ;
; 3.130 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[1]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 3.111      ; 1.154      ;
; 3.130 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[2]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 3.111      ; 1.154      ;
; 3.130 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 1.000        ; 3.111      ; 1.154      ;
+-------+------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'Control:inst4|7474:inst1|9'                                                                                                                               ;
+--------+------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                             ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -2.250 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[0]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 3.111      ; 1.154      ;
; -2.250 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[1]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 3.111      ; 1.154      ;
; -2.250 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[2]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 3.111      ; 1.154      ;
; -2.250 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 3.111      ; 1.154      ;
; -1.900 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[0] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 2.830      ; 1.223      ;
; -1.900 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[1] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 2.830      ; 1.223      ;
; -1.900 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[2] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 2.830      ; 1.223      ;
; -1.900 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 0.000        ; 2.830      ; 1.223      ;
; -1.750 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[0]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; -0.500       ; 3.111      ; 1.154      ;
; -1.750 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[1]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; -0.500       ; 3.111      ; 1.154      ;
; -1.750 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[2]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; -0.500       ; 3.111      ; 1.154      ;
; -1.750 ; Control:inst4|7474:inst1|9   ; ACC:inst2|Counter:inst5|Count[3]    ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; -0.500       ; 3.111      ; 1.154      ;
; -1.400 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[0] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; -0.500       ; 2.830      ; 1.223      ;
; -1.400 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[1] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; -0.500       ; 2.830      ; 1.223      ;
; -1.400 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[2] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; -0.500       ; 2.830      ; 1.223      ;
; -1.400 ; Control:inst4|7474:inst1|9   ; TRISCPC:inst|Counter:inst1|Count[3] ; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; -0.500       ; 2.830      ; 1.223      ;
; -1.008 ; Control:inst4|ID:inst10|S[4] ; ACC:inst2|Counter:inst5|Count[0]    ; 74175reg:inst3|74175:2|13  ; Control:inst4|7474:inst1|9 ; 0.000        ; 1.882      ; 1.026      ;
; -1.008 ; Control:inst4|ID:inst10|S[4] ; ACC:inst2|Counter:inst5|Count[1]    ; 74175reg:inst3|74175:2|13  ; Control:inst4|7474:inst1|9 ; 0.000        ; 1.882      ; 1.026      ;
; -1.008 ; Control:inst4|ID:inst10|S[4] ; ACC:inst2|Counter:inst5|Count[2]    ; 74175reg:inst3|74175:2|13  ; Control:inst4|7474:inst1|9 ; 0.000        ; 1.882      ; 1.026      ;
; -1.008 ; Control:inst4|ID:inst10|S[4] ; ACC:inst2|Counter:inst5|Count[3]    ; 74175reg:inst3|74175:2|13  ; Control:inst4|7474:inst1|9 ; 0.000        ; 1.882      ; 1.026      ;
; -0.563 ; Control:inst4|7474:inst|10   ; ACC:inst2|Counter:inst5|Count[0]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 1.393      ; 0.982      ;
; -0.563 ; Control:inst4|7474:inst|10   ; ACC:inst2|Counter:inst5|Count[1]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 1.393      ; 0.982      ;
; -0.563 ; Control:inst4|7474:inst|10   ; ACC:inst2|Counter:inst5|Count[2]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 1.393      ; 0.982      ;
; -0.563 ; Control:inst4|7474:inst|10   ; ACC:inst2|Counter:inst5|Count[3]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 1.393      ; 0.982      ;
; -0.539 ; Control:inst4|7474:inst|9    ; ACC:inst2|Counter:inst5|Count[0]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 1.393      ; 1.006      ;
; -0.539 ; Control:inst4|7474:inst|9    ; ACC:inst2|Counter:inst5|Count[1]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 1.393      ; 1.006      ;
; -0.539 ; Control:inst4|7474:inst|9    ; ACC:inst2|Counter:inst5|Count[2]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 1.393      ; 1.006      ;
; -0.539 ; Control:inst4|7474:inst|9    ; ACC:inst2|Counter:inst5|Count[3]    ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 1.393      ; 1.006      ;
; -0.205 ; Control:inst4|7474:inst|10   ; TRISCPC:inst|Counter:inst1|Count[0] ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 1.112      ; 1.059      ;
; -0.205 ; Control:inst4|7474:inst|10   ; TRISCPC:inst|Counter:inst1|Count[1] ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 1.112      ; 1.059      ;
; -0.205 ; Control:inst4|7474:inst|10   ; TRISCPC:inst|Counter:inst1|Count[2] ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 1.112      ; 1.059      ;
; -0.205 ; Control:inst4|7474:inst|10   ; TRISCPC:inst|Counter:inst1|Count[3] ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 1.112      ; 1.059      ;
; -0.191 ; Control:inst4|7474:inst|9    ; TRISCPC:inst|Counter:inst1|Count[0] ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 1.112      ; 1.073      ;
; -0.191 ; Control:inst4|7474:inst|9    ; TRISCPC:inst|Counter:inst1|Count[1] ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 1.112      ; 1.073      ;
; -0.191 ; Control:inst4|7474:inst|9    ; TRISCPC:inst|Counter:inst1|Count[2] ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 1.112      ; 1.073      ;
; -0.191 ; Control:inst4|7474:inst|9    ; TRISCPC:inst|Counter:inst1|Count[3] ; Clock                      ; Control:inst4|7474:inst1|9 ; 0.000        ; 1.112      ; 1.073      ;
+--------+------------------------------+-------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; Control:inst4|7474:inst1|9                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; Control:inst4|7474:inst1|9                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; Control:inst4|7474:inst|10                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; Control:inst4|7474:inst|10                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; Control:inst4|7474:inst|9                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; Control:inst4|7474:inst|9                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst4|inst1|9|clk                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst4|inst1|9|clk                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst4|inst|10|clk                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst4|inst|10|clk                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst4|inst|9|clk                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst4|inst|9|clk                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst5|altsyncram_component|auto_generated|ram_block1a4|clk0                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst5|altsyncram_component|auto_generated|ram_block1a4|clk0                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst6|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst6|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst6|datab                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst6|datab                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst6~clkctrl|inclk[0]                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst6~clkctrl|inclk[0]                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst6~clkctrl|outclk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst6~clkctrl|outclk                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Control:inst4|7474:inst1|9'                                                                              ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; 74175reg:inst3|74175:2|13           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; 74175reg:inst3|74175:2|13           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; 74175reg:inst3|74175:2|14           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; 74175reg:inst3|74175:2|14           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; 74175reg:inst3|74175:2|15           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; 74175reg:inst3|74175:2|15           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; 74175reg:inst3|74175:2|16           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; 74175reg:inst3|74175:2|16           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; ACC:inst2|Counter:inst5|Count[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; ACC:inst2|Counter:inst5|Count[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; ACC:inst2|Counter:inst5|Count[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; ACC:inst2|Counter:inst5|Count[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; ACC:inst2|Counter:inst5|Count[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; ACC:inst2|Counter:inst5|Count[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; ACC:inst2|Counter:inst5|Count[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; ACC:inst2|Counter:inst5|Count[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; TRISCPC:inst|Counter:inst1|Count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; TRISCPC:inst|Counter:inst1|Count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; TRISCPC:inst|Counter:inst1|Count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; TRISCPC:inst|Counter:inst1|Count[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; TRISCPC:inst|Counter:inst1|Count[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; TRISCPC:inst|Counter:inst1|Count[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; TRISCPC:inst|Counter:inst1|Count[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; TRISCPC:inst|Counter:inst1|Count[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst2|inst5|Count[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst2|inst5|Count[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst2|inst5|Count[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst2|inst5|Count[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst2|inst5|Count[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst2|inst5|Count[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst2|inst5|Count[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst2|inst5|Count[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst3|2|13|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst3|2|13|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst3|2|14|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst3|2|14|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst3|2|15|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst3|2|15|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst3|2|16|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst3|2|16|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst15|combout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst15|combout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst15|datab                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst15|datab                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst15~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst15~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst15~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst15~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst18|combout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst18|combout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst18|datac                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst18|datac                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst18~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst18~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst18~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst18~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst1|9|regout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst4|inst1|9|regout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst|inst1|Count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst|inst1|Count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst|inst1|Count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst|inst1|Count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst|inst1|Count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst|inst1|Count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Control:inst4|7474:inst1|9 ; Rise       ; inst|inst1|Count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Control:inst4|7474:inst1|9 ; Rise       ; inst|inst1|Count[3]|clk             ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: '74175reg:inst3|74175:2|13'                                                                      ;
+-------+--------------+----------------+------------------+---------------------------+------------+------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                       ;
+-------+--------------+----------------+------------------+---------------------------+------------+------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; 74175reg:inst3|74175:2|13 ; Rise       ; Control:inst4|ID:inst10|S[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; 74175reg:inst3|74175:2|13 ; Rise       ; Control:inst4|ID:inst10|S[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; 74175reg:inst3|74175:2|13 ; Rise       ; Control:inst4|ID:inst10|S[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; 74175reg:inst3|74175:2|13 ; Rise       ; Control:inst4|ID:inst10|S[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; 74175reg:inst3|74175:2|13 ; Rise       ; inst3|2|13|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; 74175reg:inst3|74175:2|13 ; Rise       ; inst3|2|13|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; 74175reg:inst3|74175:2|13 ; Rise       ; inst4|inst10|Mux11~0|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; 74175reg:inst3|74175:2|13 ; Rise       ; inst4|inst10|Mux11~0|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; 74175reg:inst3|74175:2|13 ; Rise       ; inst4|inst10|Mux11~0|datab   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; 74175reg:inst3|74175:2|13 ; Rise       ; inst4|inst10|Mux11~0|datab   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; 74175reg:inst3|74175:2|13 ; Rise       ; inst4|inst10|S[4]|datab      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; 74175reg:inst3|74175:2|13 ; Rise       ; inst4|inst10|S[4]|datab      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; 74175reg:inst3|74175:2|13 ; Rise       ; inst4|inst10|S[5]|datab      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; 74175reg:inst3|74175:2|13 ; Rise       ; inst4|inst10|S[5]|datab      ;
+-------+--------------+----------------+------------------+---------------------------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Sig8      ; 74175reg:inst3|74175:2|13  ; 4.721 ; 4.721 ; Rise       ; 74175reg:inst3|74175:2|13  ;
; Sig9      ; 74175reg:inst3|74175:2|13  ; 3.431 ; 3.431 ; Rise       ; 74175reg:inst3|74175:2|13  ;
; HX1A      ; Clock                      ; 6.820 ; 6.820 ; Rise       ; Clock                      ;
; HX1B      ; Clock                      ; 6.758 ; 6.758 ; Rise       ; Clock                      ;
; HX1C      ; Clock                      ; 6.657 ; 6.657 ; Rise       ; Clock                      ;
; HX1D      ; Clock                      ; 7.146 ; 7.146 ; Rise       ; Clock                      ;
; HX1E      ; Clock                      ; 6.956 ; 6.956 ; Rise       ; Clock                      ;
; HX1F      ; Clock                      ; 6.817 ; 6.817 ; Rise       ; Clock                      ;
; HX1G      ; Clock                      ; 6.790 ; 6.790 ; Rise       ; Clock                      ;
; Sig0      ; Clock                      ; 4.747 ; 4.747 ; Rise       ; Clock                      ;
; Sig2      ; Clock                      ; 5.154 ; 5.154 ; Rise       ; Clock                      ;
; Sig3      ; Clock                      ; 5.621 ; 5.621 ; Rise       ; Clock                      ;
; Sig4      ; Clock                      ; 6.027 ; 6.027 ; Rise       ; Clock                      ;
; Sig7      ; Clock                      ; 5.255 ; 5.255 ; Rise       ; Clock                      ;
; Sig8      ; Clock                      ; 5.190 ; 5.190 ; Rise       ; Clock                      ;
; Sig9      ; Clock                      ; 5.675 ; 5.675 ; Rise       ; Clock                      ;
; Sig42     ; Clock                      ; 5.924 ; 5.924 ; Rise       ; Clock                      ;
; HX0A      ; Control:inst4|7474:inst1|9 ; 5.729 ; 5.729 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0B      ; Control:inst4|7474:inst1|9 ; 5.753 ; 5.753 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0C      ; Control:inst4|7474:inst1|9 ; 5.946 ; 5.946 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0D      ; Control:inst4|7474:inst1|9 ; 5.915 ; 5.915 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0E      ; Control:inst4|7474:inst1|9 ; 5.900 ; 5.900 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0F      ; Control:inst4|7474:inst1|9 ; 6.041 ; 6.041 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0G      ; Control:inst4|7474:inst1|9 ; 5.827 ; 5.827 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2A      ; Control:inst4|7474:inst1|9 ; 6.467 ; 6.467 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2B      ; Control:inst4|7474:inst1|9 ; 6.670 ; 6.670 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2C      ; Control:inst4|7474:inst1|9 ; 6.662 ; 6.662 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2D      ; Control:inst4|7474:inst1|9 ; 6.537 ; 6.537 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2E      ; Control:inst4|7474:inst1|9 ; 6.537 ; 6.537 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2F      ; Control:inst4|7474:inst1|9 ; 6.412 ; 6.412 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2G      ; Control:inst4|7474:inst1|9 ; 6.543 ; 6.543 ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig0      ; Control:inst4|7474:inst1|9 ;       ; 3.038 ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig2      ; Control:inst4|7474:inst1|9 ; 3.307 ;       ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig3      ; Control:inst4|7474:inst1|9 ;       ; 2.972 ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig4      ; Control:inst4|7474:inst1|9 ;       ; 3.083 ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig7      ; Control:inst4|7474:inst1|9 ; 3.408 ;       ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig8      ; Control:inst4|7474:inst1|9 ; 3.479 ;       ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig9      ; Control:inst4|7474:inst1|9 ; 3.782 ;       ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig42     ; Control:inst4|7474:inst1|9 ; 3.187 ;       ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig0      ; Control:inst4|7474:inst1|9 ; 3.038 ;       ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig2      ; Control:inst4|7474:inst1|9 ;       ; 3.307 ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig3      ; Control:inst4|7474:inst1|9 ; 2.972 ;       ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig4      ; Control:inst4|7474:inst1|9 ; 3.083 ;       ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig7      ; Control:inst4|7474:inst1|9 ;       ; 3.408 ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig8      ; Control:inst4|7474:inst1|9 ;       ; 3.479 ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig9      ; Control:inst4|7474:inst1|9 ;       ; 3.782 ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig42     ; Control:inst4|7474:inst1|9 ;       ; 3.187 ; Fall       ; Control:inst4|7474:inst1|9 ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Sig8      ; 74175reg:inst3|74175:2|13  ; 4.721 ; 4.721 ; Rise       ; 74175reg:inst3|74175:2|13  ;
; Sig9      ; 74175reg:inst3|74175:2|13  ; 3.431 ; 3.431 ; Rise       ; 74175reg:inst3|74175:2|13  ;
; HX1A      ; Clock                      ; 6.686 ; 6.686 ; Rise       ; Clock                      ;
; HX1B      ; Clock                      ; 6.630 ; 6.630 ; Rise       ; Clock                      ;
; HX1C      ; Clock                      ; 6.528 ; 6.528 ; Rise       ; Clock                      ;
; HX1D      ; Clock                      ; 6.615 ; 6.615 ; Rise       ; Clock                      ;
; HX1E      ; Clock                      ; 6.665 ; 6.665 ; Rise       ; Clock                      ;
; HX1F      ; Clock                      ; 6.686 ; 6.686 ; Rise       ; Clock                      ;
; HX1G      ; Clock                      ; 6.663 ; 6.663 ; Rise       ; Clock                      ;
; Sig0      ; Clock                      ; 4.733 ; 4.733 ; Rise       ; Clock                      ;
; Sig2      ; Clock                      ; 5.115 ; 5.115 ; Rise       ; Clock                      ;
; Sig3      ; Clock                      ; 4.569 ; 4.569 ; Rise       ; Clock                      ;
; Sig4      ; Clock                      ; 5.884 ; 5.884 ; Rise       ; Clock                      ;
; Sig7      ; Clock                      ; 5.216 ; 5.216 ; Rise       ; Clock                      ;
; Sig8      ; Clock                      ; 5.166 ; 5.166 ; Rise       ; Clock                      ;
; Sig9      ; Clock                      ; 5.665 ; 5.665 ; Rise       ; Clock                      ;
; Sig42     ; Clock                      ; 5.918 ; 5.918 ; Rise       ; Clock                      ;
; HX0A      ; Control:inst4|7474:inst1|9 ; 5.692 ; 5.692 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0B      ; Control:inst4|7474:inst1|9 ; 5.717 ; 5.717 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0C      ; Control:inst4|7474:inst1|9 ; 5.901 ; 5.901 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0D      ; Control:inst4|7474:inst1|9 ; 5.868 ; 5.868 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0E      ; Control:inst4|7474:inst1|9 ; 5.857 ; 5.857 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0F      ; Control:inst4|7474:inst1|9 ; 6.002 ; 6.002 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0G      ; Control:inst4|7474:inst1|9 ; 5.778 ; 5.778 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2A      ; Control:inst4|7474:inst1|9 ; 6.093 ; 6.093 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2B      ; Control:inst4|7474:inst1|9 ; 6.290 ; 6.290 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2C      ; Control:inst4|7474:inst1|9 ; 6.293 ; 6.293 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2D      ; Control:inst4|7474:inst1|9 ; 6.167 ; 6.167 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2E      ; Control:inst4|7474:inst1|9 ; 6.146 ; 6.146 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2F      ; Control:inst4|7474:inst1|9 ; 6.022 ; 6.022 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2G      ; Control:inst4|7474:inst1|9 ; 6.170 ; 6.170 ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig0      ; Control:inst4|7474:inst1|9 ;       ; 3.038 ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig2      ; Control:inst4|7474:inst1|9 ; 3.307 ;       ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig3      ; Control:inst4|7474:inst1|9 ;       ; 2.972 ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig4      ; Control:inst4|7474:inst1|9 ;       ; 3.083 ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig7      ; Control:inst4|7474:inst1|9 ; 3.408 ;       ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig8      ; Control:inst4|7474:inst1|9 ; 3.479 ;       ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig9      ; Control:inst4|7474:inst1|9 ; 3.782 ;       ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig42     ; Control:inst4|7474:inst1|9 ; 3.187 ;       ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig0      ; Control:inst4|7474:inst1|9 ; 3.038 ;       ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig2      ; Control:inst4|7474:inst1|9 ;       ; 3.307 ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig3      ; Control:inst4|7474:inst1|9 ; 2.972 ;       ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig4      ; Control:inst4|7474:inst1|9 ; 3.083 ;       ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig7      ; Control:inst4|7474:inst1|9 ;       ; 3.408 ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig8      ; Control:inst4|7474:inst1|9 ;       ; 3.479 ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig9      ; Control:inst4|7474:inst1|9 ;       ; 3.782 ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig42     ; Control:inst4|7474:inst1|9 ;       ; 3.187 ; Fall       ; Control:inst4|7474:inst1|9 ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+-----------------------------+---------+--------+----------+---------+---------------------+
; Clock                       ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack            ; -6.078  ; -2.598 ; 0.789    ; -4.354  ; -2.064              ;
;  74175reg:inst3|74175:2|13  ; -1.996  ; -2.257 ; N/A      ; N/A     ; 0.500               ;
;  Clock                      ; -2.564  ; -2.598 ; N/A      ; N/A     ; -2.064              ;
;  Control:inst4|7474:inst1|9 ; -6.078  ; 0.215  ; 0.789    ; -4.354  ; -0.611              ;
; Design-wide TNS             ; -42.443 ; -6.559 ; 0.0      ; -31.656 ; -85.847             ;
;  74175reg:inst3|74175:2|13  ; -2.379  ; -2.944 ; N/A      ; N/A     ; 0.000               ;
;  Clock                      ; -18.706 ; -3.615 ; N/A      ; N/A     ; -71.183             ;
;  Control:inst4|7474:inst1|9 ; -21.358 ; 0.000  ; 0.000    ; -31.656 ; -14.664             ;
+-----------------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+--------+--------+------------+----------------------------+
; Sig8      ; 74175reg:inst3|74175:2|13  ; 11.301 ; 11.301 ; Rise       ; 74175reg:inst3|74175:2|13  ;
; Sig9      ; 74175reg:inst3|74175:2|13  ; 8.012  ; 8.012  ; Rise       ; 74175reg:inst3|74175:2|13  ;
; HX1A      ; Clock                      ; 14.448 ; 14.448 ; Rise       ; Clock                      ;
; HX1B      ; Clock                      ; 14.352 ; 14.352 ; Rise       ; Clock                      ;
; HX1C      ; Clock                      ; 13.974 ; 13.974 ; Rise       ; Clock                      ;
; HX1D      ; Clock                      ; 15.185 ; 15.185 ; Rise       ; Clock                      ;
; HX1E      ; Clock                      ; 14.623 ; 14.623 ; Rise       ; Clock                      ;
; HX1F      ; Clock                      ; 14.417 ; 14.417 ; Rise       ; Clock                      ;
; HX1G      ; Clock                      ; 14.386 ; 14.386 ; Rise       ; Clock                      ;
; Sig0      ; Clock                      ; 10.355 ; 10.355 ; Rise       ; Clock                      ;
; Sig2      ; Clock                      ; 11.379 ; 11.379 ; Rise       ; Clock                      ;
; Sig3      ; Clock                      ; 12.547 ; 12.547 ; Rise       ; Clock                      ;
; Sig4      ; Clock                      ; 13.469 ; 13.469 ; Rise       ; Clock                      ;
; Sig7      ; Clock                      ; 11.525 ; 11.525 ; Rise       ; Clock                      ;
; Sig8      ; Clock                      ; 11.303 ; 11.303 ; Rise       ; Clock                      ;
; Sig9      ; Clock                      ; 12.525 ; 12.525 ; Rise       ; Clock                      ;
; Sig42     ; Clock                      ; 13.087 ; 13.087 ; Rise       ; Clock                      ;
; HX0A      ; Control:inst4|7474:inst1|9 ; 12.317 ; 12.317 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0B      ; Control:inst4|7474:inst1|9 ; 12.341 ; 12.341 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0C      ; Control:inst4|7474:inst1|9 ; 12.724 ; 12.724 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0D      ; Control:inst4|7474:inst1|9 ; 12.736 ; 12.736 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0E      ; Control:inst4|7474:inst1|9 ; 12.693 ; 12.693 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0F      ; Control:inst4|7474:inst1|9 ; 12.918 ; 12.918 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0G      ; Control:inst4|7474:inst1|9 ; 12.406 ; 12.406 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2A      ; Control:inst4|7474:inst1|9 ; 13.811 ; 13.811 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2B      ; Control:inst4|7474:inst1|9 ; 14.134 ; 14.134 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2C      ; Control:inst4|7474:inst1|9 ; 14.095 ; 14.095 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2D      ; Control:inst4|7474:inst1|9 ; 13.959 ; 13.959 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2E      ; Control:inst4|7474:inst1|9 ; 13.950 ; 13.950 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2F      ; Control:inst4|7474:inst1|9 ; 13.612 ; 13.612 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2G      ; Control:inst4|7474:inst1|9 ; 13.961 ; 13.961 ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig0      ; Control:inst4|7474:inst1|9 ;        ; 6.832  ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig2      ; Control:inst4|7474:inst1|9 ; 7.515  ;        ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig3      ; Control:inst4|7474:inst1|9 ;        ; 6.720  ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig4      ; Control:inst4|7474:inst1|9 ;        ; 6.807  ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig7      ; Control:inst4|7474:inst1|9 ; 7.661  ;        ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig8      ; Control:inst4|7474:inst1|9 ; 7.865  ;        ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig9      ; Control:inst4|7474:inst1|9 ; 8.621  ;        ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig42     ; Control:inst4|7474:inst1|9 ; 6.946  ;        ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig0      ; Control:inst4|7474:inst1|9 ; 6.832  ;        ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig2      ; Control:inst4|7474:inst1|9 ;        ; 7.515  ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig3      ; Control:inst4|7474:inst1|9 ; 6.720  ;        ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig4      ; Control:inst4|7474:inst1|9 ; 6.807  ;        ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig7      ; Control:inst4|7474:inst1|9 ;        ; 7.661  ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig8      ; Control:inst4|7474:inst1|9 ;        ; 7.865  ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig9      ; Control:inst4|7474:inst1|9 ;        ; 8.621  ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig42     ; Control:inst4|7474:inst1|9 ;        ; 6.946  ; Fall       ; Control:inst4|7474:inst1|9 ;
+-----------+----------------------------+--------+--------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Sig8      ; 74175reg:inst3|74175:2|13  ; 4.721 ; 4.721 ; Rise       ; 74175reg:inst3|74175:2|13  ;
; Sig9      ; 74175reg:inst3|74175:2|13  ; 3.431 ; 3.431 ; Rise       ; 74175reg:inst3|74175:2|13  ;
; HX1A      ; Clock                      ; 6.686 ; 6.686 ; Rise       ; Clock                      ;
; HX1B      ; Clock                      ; 6.630 ; 6.630 ; Rise       ; Clock                      ;
; HX1C      ; Clock                      ; 6.528 ; 6.528 ; Rise       ; Clock                      ;
; HX1D      ; Clock                      ; 6.615 ; 6.615 ; Rise       ; Clock                      ;
; HX1E      ; Clock                      ; 6.665 ; 6.665 ; Rise       ; Clock                      ;
; HX1F      ; Clock                      ; 6.686 ; 6.686 ; Rise       ; Clock                      ;
; HX1G      ; Clock                      ; 6.663 ; 6.663 ; Rise       ; Clock                      ;
; Sig0      ; Clock                      ; 4.733 ; 4.733 ; Rise       ; Clock                      ;
; Sig2      ; Clock                      ; 5.115 ; 5.115 ; Rise       ; Clock                      ;
; Sig3      ; Clock                      ; 4.569 ; 4.569 ; Rise       ; Clock                      ;
; Sig4      ; Clock                      ; 5.884 ; 5.884 ; Rise       ; Clock                      ;
; Sig7      ; Clock                      ; 5.216 ; 5.216 ; Rise       ; Clock                      ;
; Sig8      ; Clock                      ; 5.166 ; 5.166 ; Rise       ; Clock                      ;
; Sig9      ; Clock                      ; 5.665 ; 5.665 ; Rise       ; Clock                      ;
; Sig42     ; Clock                      ; 5.918 ; 5.918 ; Rise       ; Clock                      ;
; HX0A      ; Control:inst4|7474:inst1|9 ; 5.692 ; 5.692 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0B      ; Control:inst4|7474:inst1|9 ; 5.717 ; 5.717 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0C      ; Control:inst4|7474:inst1|9 ; 5.901 ; 5.901 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0D      ; Control:inst4|7474:inst1|9 ; 5.868 ; 5.868 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0E      ; Control:inst4|7474:inst1|9 ; 5.857 ; 5.857 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0F      ; Control:inst4|7474:inst1|9 ; 6.002 ; 6.002 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX0G      ; Control:inst4|7474:inst1|9 ; 5.778 ; 5.778 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2A      ; Control:inst4|7474:inst1|9 ; 6.093 ; 6.093 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2B      ; Control:inst4|7474:inst1|9 ; 6.290 ; 6.290 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2C      ; Control:inst4|7474:inst1|9 ; 6.293 ; 6.293 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2D      ; Control:inst4|7474:inst1|9 ; 6.167 ; 6.167 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2E      ; Control:inst4|7474:inst1|9 ; 6.146 ; 6.146 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2F      ; Control:inst4|7474:inst1|9 ; 6.022 ; 6.022 ; Rise       ; Control:inst4|7474:inst1|9 ;
; HX2G      ; Control:inst4|7474:inst1|9 ; 6.170 ; 6.170 ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig0      ; Control:inst4|7474:inst1|9 ;       ; 3.038 ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig2      ; Control:inst4|7474:inst1|9 ; 3.307 ;       ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig3      ; Control:inst4|7474:inst1|9 ;       ; 2.972 ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig4      ; Control:inst4|7474:inst1|9 ;       ; 3.083 ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig7      ; Control:inst4|7474:inst1|9 ; 3.408 ;       ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig8      ; Control:inst4|7474:inst1|9 ; 3.479 ;       ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig9      ; Control:inst4|7474:inst1|9 ; 3.782 ;       ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig42     ; Control:inst4|7474:inst1|9 ; 3.187 ;       ; Rise       ; Control:inst4|7474:inst1|9 ;
; Sig0      ; Control:inst4|7474:inst1|9 ; 3.038 ;       ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig2      ; Control:inst4|7474:inst1|9 ;       ; 3.307 ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig3      ; Control:inst4|7474:inst1|9 ; 2.972 ;       ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig4      ; Control:inst4|7474:inst1|9 ; 3.083 ;       ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig7      ; Control:inst4|7474:inst1|9 ;       ; 3.408 ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig8      ; Control:inst4|7474:inst1|9 ;       ; 3.479 ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig9      ; Control:inst4|7474:inst1|9 ;       ; 3.782 ; Fall       ; Control:inst4|7474:inst1|9 ;
; Sig42     ; Control:inst4|7474:inst1|9 ;       ; 3.187 ; Fall       ; Control:inst4|7474:inst1|9 ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                     ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; 74175reg:inst3|74175:2|13  ; 74175reg:inst3|74175:2|13  ; 2        ; 2        ; 0        ; 0        ;
; Control:inst4|7474:inst1|9 ; 74175reg:inst3|74175:2|13  ; 4        ; 0        ; 0        ; 0        ;
; Clock                      ; Clock                      ; 23       ; 0        ; 0        ; 0        ;
; Control:inst4|7474:inst1|9 ; Clock                      ; 5        ; 1        ; 0        ; 0        ;
; Clock                      ; Control:inst4|7474:inst1|9 ; 4        ; 0        ; 0        ; 0        ;
; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 20       ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                      ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; 74175reg:inst3|74175:2|13  ; 74175reg:inst3|74175:2|13  ; 2        ; 2        ; 0        ; 0        ;
; Control:inst4|7474:inst1|9 ; 74175reg:inst3|74175:2|13  ; 4        ; 0        ; 0        ; 0        ;
; Clock                      ; Clock                      ; 23       ; 0        ; 0        ; 0        ;
; Control:inst4|7474:inst1|9 ; Clock                      ; 5        ; 1        ; 0        ; 0        ;
; Clock                      ; Control:inst4|7474:inst1|9 ; 4        ; 0        ; 0        ; 0        ;
; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 20       ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                  ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; 74175reg:inst3|74175:2|13  ; Control:inst4|7474:inst1|9 ; 4        ; 0        ; 0        ; 0        ;
; Clock                      ; Control:inst4|7474:inst1|9 ; 16       ; 0        ; 0        ; 0        ;
; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 8        ; 8        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                   ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; 74175reg:inst3|74175:2|13  ; Control:inst4|7474:inst1|9 ; 4        ; 0        ; 0        ; 0        ;
; Clock                      ; Control:inst4|7474:inst1|9 ; 16       ; 0        ; 0        ; 0        ;
; Control:inst4|7474:inst1|9 ; Control:inst4|7474:inst1|9 ; 8        ; 8        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 110   ; 110  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 05 14:17:56 2015
Info: Command: quartus_sta TRISCA -c TRISCA
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TRISCA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
    Info (332105): create_clock -period 1.000 -name Control:inst4|7474:inst1|9 Control:inst4|7474:inst1|9
    Info (332105): create_clock -period 1.000 -name 74175reg:inst3|74175:2|13 74175reg:inst3|74175:2|13
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst4|inst10|Mux11~0  from: datab  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.078
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.078       -21.358 Control:inst4|7474:inst1|9 
    Info (332119):    -2.564       -18.706 Clock 
    Info (332119):    -1.996        -2.379 74175reg:inst3|74175:2|13 
Info (332146): Worst-case hold slack is -2.598
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.598        -3.615 Clock 
    Info (332119):    -2.257        -2.944 74175reg:inst3|74175:2|13 
    Info (332119):     0.445         0.000 Control:inst4|7474:inst1|9 
Info (332146): Worst-case recovery slack is 0.789
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.789         0.000 Control:inst4|7474:inst1|9 
Info (332146): Worst-case removal slack is -4.354
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.354       -31.656 Control:inst4|7474:inst1|9 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064       -71.183 Clock 
    Info (332119):    -0.611       -14.664 Control:inst4|7474:inst1|9 
    Info (332119):     0.500         0.000 74175reg:inst3|74175:2|13 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst4|inst10|Mux11~0  from: datab  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.548
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.548        -8.004 Control:inst4|7474:inst1|9 
    Info (332119):    -1.460        -9.756 Clock 
    Info (332119):    -0.263        -0.263 74175reg:inst3|74175:2|13 
Info (332146): Worst-case hold slack is -1.384
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.384        -2.704 Clock 
    Info (332119):    -0.848        -1.083 74175reg:inst3|74175:2|13 
    Info (332119):     0.215         0.000 Control:inst4|7474:inst1|9 
Info (332146): Worst-case recovery slack is 1.071
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.071         0.000 Control:inst4|7474:inst1|9 
Info (332146): Worst-case removal slack is -2.250
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.250       -16.600 Control:inst4|7474:inst1|9 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000       -68.222 Clock 
    Info (332119):    -0.500       -12.000 Control:inst4|7474:inst1|9 
    Info (332119):     0.500         0.000 74175reg:inst3|74175:2|13 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 399 megabytes
    Info: Processing ended: Sat Dec 05 14:18:01 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


