INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/03_pattern/project_1/project_1.srcs/sources_1/imports/pattern/HDL/pattern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/03_pattern/project_1/project_1.srcs/sources_1/imports/pattern/HDL/pckgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pckgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/03_pattern/project_1/project_1.srcs/sources_1/imports/pattern/HDL/syncgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syncgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/03_pattern/project_1/project_1.srcs/sim_1/imports/SIM/pattern_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/03_pattern/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
