<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 2025.1.0.14</p>
        <p>Microchip Technology Inc. - Microchip Libero Software Release 2025.1 (Version 2025.1.0.14)</p>
        <p>Date: Sat Sep  6 16:45:15 2025
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>PROC_SUBSYSTEM</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>PolarFireSoC</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>MPFS095T</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCSG325</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 100 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>0.97 - 1.03 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>slow_lv_lt,fast_hv_lt,slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>12.500</td>
                <td>80.000</td>
                <td>1.050</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>REF_CLK_0</td>
                <td>20.000</td>
                <td>50.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>166.670</td>
                <td>6.000</td>
                <td>67.754</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td/>
                <td/>
            </tr>
        </table>
        <h2>Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep1:CLK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:EN</td>
                <td>11.145</td>
                <td>1.050</td>
                <td>14.535</td>
                <td>15.585</td>
                <td>0.136</td>
                <td>11.315</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr[0]:CLK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:EN</td>
                <td>11.063</td>
                <td>1.059</td>
                <td>14.479</td>
                <td>15.538</td>
                <td>0.136</td>
                <td>11.306</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_rd_ptr[0]:CLK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:EN</td>
                <td>11.067</td>
                <td>1.063</td>
                <td>14.475</td>
                <td>15.538</td>
                <td>0.136</td>
                <td>11.302</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr:CLK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:EN</td>
                <td>11.105</td>
                <td>1.087</td>
                <td>14.498</td>
                <td>15.585</td>
                <td>0.136</td>
                <td>11.278</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr[0]:CLK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:EN</td>
                <td>10.993</td>
                <td>1.124</td>
                <td>14.414</td>
                <td>15.538</td>
                <td>0.136</td>
                <td>11.241</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep1:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15.585</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>14.535</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.050</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.336</td>
                <td>1.336</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.229</td>
                <td>1.565</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.141</td>
                <td>1.706</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.610</td>
                <td>2.316</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.169</td>
                <td>2.485</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.402</td>
                <td>2.887</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.058</td>
                <td>2.945</td>
                <td>568</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep1:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.445</td>
                <td>3.390</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep1:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.201</td>
                <td>3.591</td>
                <td>8</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_1_1:A</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep1_Z</td>
                <td/>
                <td>+</td>
                <td>0.374</td>
                <td>3.965</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_1_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.148</td>
                <td>4.113</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_1:D</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_1_1_Z</td>
                <td/>
                <td>+</td>
                <td>0.079</td>
                <td>4.192</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.136</td>
                <td>4.328</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0_d:C</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/N_612</td>
                <td/>
                <td>+</td>
                <td>0.140</td>
                <td>4.468</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0_d:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.135</td>
                <td>4.603</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0_d_RNIBDI99:C</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0_d_Z</td>
                <td/>
                <td>+</td>
                <td>0.583</td>
                <td>5.186</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0_d_RNIBDI99:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.053</td>
                <td>5.239</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/debug_mode_enter_fast_RNI411EL:D</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/d_N_3_mux_3</td>
                <td/>
                <td>+</td>
                <td>0.231</td>
                <td>5.470</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/debug_mode_enter_fast_RNI411EL:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.051</td>
                <td>5.521</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_priv_soft_reset_taken_0_RNIFVAJT1:D</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/d_N_5_0</td>
                <td/>
                <td>+</td>
                <td>0.123</td>
                <td>5.644</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_priv_soft_reset_taken_0_RNIFVAJT1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.091</td>
                <td>5.735</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_d_0_1_RNIP8OS72:C</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_priv_soft_reset_taken</td>
                <td/>
                <td>+</td>
                <td>0.067</td>
                <td>5.802</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_d_0_1_RNIP8OS72:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.053</td>
                <td>5.855</td>
                <td>49</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_s_0:D</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/NN_3</td>
                <td/>
                <td>+</td>
                <td>0.414</td>
                <td>6.269</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_s_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.094</td>
                <td>6.363</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_s_0_RNI4TVL55:B</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_out</td>
                <td/>
                <td>+</td>
                <td>0.058</td>
                <td>6.421</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_s_0_RNI4TVL55:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.050</td>
                <td>6.471</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_slow_mul_1_1_0:D</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gpr_rs1_rd_data_valid_ex</td>
                <td/>
                <td>+</td>
                <td>0.233</td>
                <td>6.704</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_slow_mul_1_1_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.051</td>
                <td>6.755</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_slow_mul_1:C</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_slow_mul_1_1</td>
                <td/>
                <td>+</td>
                <td>0.060</td>
                <td>6.815</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_slow_mul_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.091</td>
                <td>6.906</td>
                <td>41</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un1_alu_op_sel_int:A</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_slow_mul</td>
                <td/>
                <td>+</td>
                <td>0.251</td>
                <td>7.157</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un1_alu_op_sel_int:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.053</td>
                <td>7.210</td>
                <td>12</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0_1[0]:A</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un1_alu_op_sel_int_Z</td>
                <td/>
                <td>+</td>
                <td>0.530</td>
                <td>7.740</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0_1[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.051</td>
                <td>7.791</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0[0]:C</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0_1_Z[0]</td>
                <td/>
                <td>+</td>
                <td>0.274</td>
                <td>8.065</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.166</td>
                <td>8.231</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid:A</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/exu_result_flags_ex.cmp_cond</td>
                <td/>
                <td>+</td>
                <td>0.142</td>
                <td>8.373</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.135</td>
                <td>8.508</td>
                <td>14</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg_RNI1E2KE:B</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/ifu_expipe_req_branch_excpt_req_valid_net</td>
                <td/>
                <td>+</td>
                <td>0.105</td>
                <td>8.613</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg_RNI1E2KE:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.148</td>
                <td>8.761</td>
                <td>48</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[29]:D</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/un5_fetch_ptr_sel_i</td>
                <td/>
                <td>+</td>
                <td>0.162</td>
                <td>8.923</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[29]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.071</td>
                <td>8.994</td>
                <td>9</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_18:C</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/ahb_i_req_addr_net[29]</td>
                <td/>
                <td>+</td>
                <td>0.661</td>
                <td>9.655</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_18:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.136</td>
                <td>9.791</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_22:A</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_18_Z</td>
                <td/>
                <td>+</td>
                <td>0.260</td>
                <td>10.051</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_22:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.171</td>
                <td>10.222</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb:B</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_22_Z</td>
                <td/>
                <td>+</td>
                <td>0.247</td>
                <td>10.469</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.078</td>
                <td>10.547</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_cZ[0]:C</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/un16_cpu_i_req_is_apb</td>
                <td/>
                <td>+</td>
                <td>0.075</td>
                <td>10.622</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_cZ[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.078</td>
                <td>10.700</td>
                <td>8</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_1:C</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/req_masked[0]</td>
                <td/>
                <td>+</td>
                <td>0.789</td>
                <td>11.489</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.053</td>
                <td>11.542</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1:D</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_1_Z</td>
                <td/>
                <td>+</td>
                <td>0.067</td>
                <td>11.609</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.051</td>
                <td>11.660</td>
                <td>22</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_8_RNI42ICJ1:C</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/lsu_expipe_req_ready_net</td>
                <td/>
                <td>+</td>
                <td>0.246</td>
                <td>11.906</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_8_RNI42ICJ1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.050</td>
                <td>11.956</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex:C</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_completing_ex_3_0_i_a2_8_RNI42ICJ1</td>
                <td/>
                <td>+</td>
                <td>0.485</td>
                <td>12.441</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.090</td>
                <td>12.531</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_2_N_5L7:C</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_Z</td>
                <td/>
                <td>+</td>
                <td>0.122</td>
                <td>12.653</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_2_N_5L7:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.090</td>
                <td>12.743</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_N_4L5:C</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_2_N_5L7_Z</td>
                <td/>
                <td>+</td>
                <td>0.318</td>
                <td>13.061</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_N_4L5:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.051</td>
                <td>13.112</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0:D</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_1</td>
                <td/>
                <td>+</td>
                <td>0.133</td>
                <td>13.245</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.091</td>
                <td>13.336</td>
                <td>144</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9:B</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/N_3733_i</td>
                <td/>
                <td>+</td>
                <td>0.438</td>
                <td>13.774</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.078</td>
                <td>13.852</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:EN</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9</td>
                <td/>
                <td>+</td>
                <td>0.683</td>
                <td>14.535</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>14.535</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>12.500</td>
                <td>12.500</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>12.500</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.211</td>
                <td>13.711</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.209</td>
                <td>13.920</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>14.042</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.554</td>
                <td>14.596</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.154</td>
                <td>14.750</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.365</td>
                <td>15.115</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>15.167</td>
                <td>568</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.403</td>
                <td>15.570</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.286</td>
                <td>15.856</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>15.721</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.136</td>
                <td>15.585</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15.585</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>RX</td>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:D</td>
                <td>1.965</td>
                <td/>
                <td>1.965</td>
                <td/>
                <td>0.000</td>
                <td>0.126</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: RX</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>1.965</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RX</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>RX</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.644</td>
                <td>0.644</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>RX_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.644</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.131</td>
                <td>0.775</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:D</td>
                <td>net</td>
                <td>RX_c</td>
                <td/>
                <td>+</td>
                <td>1.190</td>
                <td>1.965</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.965</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.680</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.131</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.087</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.388</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.116</td>
                <td>N/C</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.256</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.038</td>
                <td>N/C</td>
                <td>46</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0_OUT0_FABCLK_0</td>
                <td/>
                <td>+</td>
                <td>0.278</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</td>
                <td>GPIO_OUT[1]</td>
                <td>5.169</td>
                <td/>
                <td>8.590</td>
                <td/>
                <td>8.590</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx:CLK</td>
                <td>TX</td>
                <td>4.971</td>
                <td/>
                <td>8.378</td>
                <td/>
                <td>8.378</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:CLK</td>
                <td>GPIO_OUT[0]</td>
                <td>4.828</td>
                <td/>
                <td>8.249</td>
                <td/>
                <td>8.249</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK</td>
                <td>GPIO_OUT[2]</td>
                <td>4.520</td>
                <td/>
                <td>7.940</td>
                <td/>
                <td>7.940</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK</td>
                <td>GPIO_OUT[3]</td>
                <td>4.506</td>
                <td/>
                <td>7.927</td>
                <td/>
                <td>7.927</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: GPIO_OUT[1]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.590</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.336</td>
                <td>1.336</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.229</td>
                <td>1.565</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.141</td>
                <td>1.706</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.610</td>
                <td>2.316</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.169</td>
                <td>2.485</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.407</td>
                <td>2.892</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.058</td>
                <td>2.950</td>
                <td>470</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.471</td>
                <td>3.421</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.194</td>
                <td>3.615</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>GPIO_OUT_obuf[1]/U_IOTRI:D</td>
                <td>net</td>
                <td>GPIO_OUT_c[1]</td>
                <td/>
                <td>+</td>
                <td>1.991</td>
                <td>5.606</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>GPIO_OUT_obuf[1]/U_IOTRI:DOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOTRI_OB_EB</td>
                <td>+</td>
                <td>0.918</td>
                <td>6.524</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>GPIO_OUT_obuf[1]/U_IOPAD:D</td>
                <td>net</td>
                <td>GPIO_OUT_obuf[1]/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.524</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>GPIO_OUT_obuf[1]/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.066</td>
                <td>8.590</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>GPIO_OUT[1]</td>
                <td>net</td>
                <td>GPIO_OUT[1]</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.590</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.590</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>GPIO_OUT[1]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[8]:ALn</td>
                <td>3.292</td>
                <td>8.829</td>
                <td>6.682</td>
                <td>15.511</td>
                <td>0.196</td>
                <td>3.536</td>
                <td>0.048</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[7]:ALn</td>
                <td>3.292</td>
                <td>8.829</td>
                <td>6.682</td>
                <td>15.511</td>
                <td>0.196</td>
                <td>3.536</td>
                <td>0.048</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[11]:ALn</td>
                <td>3.292</td>
                <td>8.829</td>
                <td>6.682</td>
                <td>15.511</td>
                <td>0.196</td>
                <td>3.536</td>
                <td>0.048</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[10]:ALn</td>
                <td>3.292</td>
                <td>8.829</td>
                <td>6.682</td>
                <td>15.511</td>
                <td>0.196</td>
                <td>3.536</td>
                <td>0.048</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[8]:ALn</td>
                <td>3.292</td>
                <td>8.829</td>
                <td>6.682</td>
                <td>15.511</td>
                <td>0.196</td>
                <td>3.536</td>
                <td>0.048</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[8]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15.511</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>6.682</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.829</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.336</td>
                <td>1.336</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.229</td>
                <td>1.565</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.141</td>
                <td>1.706</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.610</td>
                <td>2.316</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.169</td>
                <td>2.485</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.406</td>
                <td>2.891</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.058</td>
                <td>2.949</td>
                <td>1118</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.441</td>
                <td>3.390</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.201</td>
                <td>3.591</td>
                <td>865</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[8]:ALn</td>
                <td>net</td>
                <td>CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff</td>
                <td/>
                <td>+</td>
                <td>3.091</td>
                <td>6.682</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.682</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>12.500</td>
                <td>12.500</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>12.500</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.211</td>
                <td>13.711</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.209</td>
                <td>13.920</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>14.042</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.554</td>
                <td>14.596</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.154</td>
                <td>14.750</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.370</td>
                <td>15.120</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>15.172</td>
                <td>470</td>
                <td>f</td>
            </tr>
            <tr>
                <td>PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[8]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.431</td>
                <td>15.603</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.239</td>
                <td>15.842</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>15.707</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[8]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.196</td>
                <td>15.511</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15.511</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>External Recovery (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>RESETn</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:ALn</td>
                <td>3.807</td>
                <td/>
                <td>3.807</td>
                <td/>
                <td>0.196</td>
                <td>1.076</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>RESETn</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:ALn</td>
                <td>3.806</td>
                <td/>
                <td>3.806</td>
                <td/>
                <td>0.196</td>
                <td>1.075</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>RESETn</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9[0]:ALn</td>
                <td>3.476</td>
                <td/>
                <td>3.476</td>
                <td/>
                <td>0.209</td>
                <td>0.726</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>RESETn</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12[0]:ALn</td>
                <td>3.476</td>
                <td/>
                <td>3.476</td>
                <td/>
                <td>0.209</td>
                <td>0.726</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>RESETn</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10[0]:ALn</td>
                <td>3.476</td>
                <td/>
                <td>3.476</td>
                <td/>
                <td>0.209</td>
                <td>0.726</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: RESETn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>3.807</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RESETn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>RESETn_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>RESETn</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>RESETn_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.610</td>
                <td>0.610</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>RESETn_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>RESETn_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.610</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>RESETn_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.336</td>
                <td>0.946</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D:A</td>
                <td>net</td>
                <td>RESETn_c</td>
                <td/>
                <td>+</td>
                <td>0.695</td>
                <td>1.641</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.156</td>
                <td>1.797</td>
                <td>16</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:ALn</td>
                <td>net</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_INTERNAL_RST_i</td>
                <td/>
                <td>+</td>
                <td>2.010</td>
                <td>3.807</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.807</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.211</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.209</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.554</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.154</td>
                <td>N/C</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.369</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>N/C</td>
                <td>1118</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.391</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.196</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET TCK to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</h3>
        <p>No Path</p>
        <h2>Clock Domain REF_CLK_0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain TCK</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[1]:D</td>
                <td>19.814</td>
                <td>67.754</td>
                <td>22.373</td>
                <td>90.127</td>
                <td>0.000</td>
                <td>31.148</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[6]:D</td>
                <td>19.731</td>
                <td>67.837</td>
                <td>22.290</td>
                <td>90.127</td>
                <td>0.000</td>
                <td>30.982</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[8]:D</td>
                <td>19.706</td>
                <td>67.862</td>
                <td>22.265</td>
                <td>90.127</td>
                <td>0.000</td>
                <td>30.932</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[4]:D</td>
                <td>19.676</td>
                <td>67.892</td>
                <td>22.235</td>
                <td>90.127</td>
                <td>0.000</td>
                <td>30.872</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[3]:D</td>
                <td>19.674</td>
                <td>67.894</td>
                <td>22.233</td>
                <td>90.127</td>
                <td>0.000</td>
                <td>30.868</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[1]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>90.127</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>22.373</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>67.754</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>2.559</td>
                <td>2.559</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>6.136</td>
                <td>8.695</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/UTDIInt_UTDI</td>
                <td/>
                <td>+</td>
                <td>1.054</td>
                <td>9.749</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.200</td>
                <td>9.949</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/UTDIInt_UTDI_2</td>
                <td/>
                <td>+</td>
                <td>0.164</td>
                <td>10.113</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.200</td>
                <td>10.313</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/UTDIInt_UTDI_3</td>
                <td/>
                <td>+</td>
                <td>0.163</td>
                <td>10.476</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.200</td>
                <td>10.676</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/dut_tms_int:B</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/UTDIInt</td>
                <td/>
                <td>+</td>
                <td>0.421</td>
                <td>11.097</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/dut_tms_int:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.053</td>
                <td>11.150</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[0].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/dut_tms_int_Z</td>
                <td/>
                <td>+</td>
                <td>0.111</td>
                <td>11.261</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[0].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>11.314</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[1].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[1]</td>
                <td/>
                <td>+</td>
                <td>0.057</td>
                <td>11.371</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[1].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>11.424</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[2].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[2]</td>
                <td/>
                <td>+</td>
                <td>0.125</td>
                <td>11.549</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[2].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>11.602</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[3].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[3]</td>
                <td/>
                <td>+</td>
                <td>0.115</td>
                <td>11.717</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[3].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>11.770</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[4].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[4]</td>
                <td/>
                <td>+</td>
                <td>0.129</td>
                <td>11.899</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[4].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.090</td>
                <td>11.989</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[5].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[5]</td>
                <td/>
                <td>+</td>
                <td>2.231</td>
                <td>14.220</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[5].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>14.298</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[6].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[6]</td>
                <td/>
                <td>+</td>
                <td>0.133</td>
                <td>14.431</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[6].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>14.509</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[7].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[7]</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>14.629</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[7].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>14.707</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[8].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[8]</td>
                <td/>
                <td>+</td>
                <td>0.128</td>
                <td>14.835</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[8].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>14.913</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[9].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[9]</td>
                <td/>
                <td>+</td>
                <td>0.127</td>
                <td>15.040</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[9].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.135</td>
                <td>15.175</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[10].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[10]</td>
                <td/>
                <td>+</td>
                <td>0.129</td>
                <td>15.304</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[10].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>15.382</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[11].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[11]</td>
                <td/>
                <td>+</td>
                <td>0.128</td>
                <td>15.510</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[11].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>15.588</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[12].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[12]</td>
                <td/>
                <td>+</td>
                <td>0.132</td>
                <td>15.720</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[12].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>15.798</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[13].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[13]</td>
                <td/>
                <td>+</td>
                <td>0.085</td>
                <td>15.883</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[13].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.135</td>
                <td>16.018</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[14].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[14]</td>
                <td/>
                <td>+</td>
                <td>0.599</td>
                <td>16.617</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[14].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.135</td>
                <td>16.752</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[15].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[15]</td>
                <td/>
                <td>+</td>
                <td>0.076</td>
                <td>16.828</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[15].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>16.906</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[16].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[16]</td>
                <td/>
                <td>+</td>
                <td>0.122</td>
                <td>17.028</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[16].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>17.106</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[17].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[17]</td>
                <td/>
                <td>+</td>
                <td>0.124</td>
                <td>17.230</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[17].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>17.308</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[18].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[18]</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>17.428</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[18].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>17.506</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[19].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[19]</td>
                <td/>
                <td>+</td>
                <td>0.131</td>
                <td>17.637</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[19].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>17.715</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[20].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[20]</td>
                <td/>
                <td>+</td>
                <td>0.132</td>
                <td>17.847</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[20].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>17.925</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[21].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[21]</td>
                <td/>
                <td>+</td>
                <td>0.132</td>
                <td>18.057</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[21].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>18.135</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[22].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[22]</td>
                <td/>
                <td>+</td>
                <td>0.145</td>
                <td>18.280</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[22].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>18.358</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[23].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[23]</td>
                <td/>
                <td>+</td>
                <td>0.132</td>
                <td>18.490</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[23].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>18.568</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[24].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[24]</td>
                <td/>
                <td>+</td>
                <td>0.118</td>
                <td>18.686</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[24].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>18.764</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[25].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[25]</td>
                <td/>
                <td>+</td>
                <td>0.117</td>
                <td>18.881</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[25].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>18.959</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[26].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[26]</td>
                <td/>
                <td>+</td>
                <td>0.537</td>
                <td>19.496</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[26].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.090</td>
                <td>19.586</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[27].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[27]</td>
                <td/>
                <td>+</td>
                <td>0.116</td>
                <td>19.702</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[27].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>19.755</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[28].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[28]</td>
                <td/>
                <td>+</td>
                <td>0.124</td>
                <td>19.879</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[28].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>19.932</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[29].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[29]</td>
                <td/>
                <td>+</td>
                <td>0.124</td>
                <td>20.056</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[29].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>20.109</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[30].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[30]</td>
                <td/>
                <td>+</td>
                <td>0.126</td>
                <td>20.235</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[30].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>20.288</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[31].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[31]</td>
                <td/>
                <td>+</td>
                <td>0.115</td>
                <td>20.403</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[31].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>20.456</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[32].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[32]</td>
                <td/>
                <td>+</td>
                <td>0.112</td>
                <td>20.568</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[32].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>20.621</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[33].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[33]</td>
                <td/>
                <td>+</td>
                <td>0.126</td>
                <td>20.747</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[33].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>20.800</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_o2[4]:B</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0_TGT_TMS_0</td>
                <td/>
                <td>+</td>
                <td>0.877</td>
                <td>21.677</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_o2[4]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.078</td>
                <td>21.755</td>
                <td>7</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[1]:B</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/N_117</td>
                <td/>
                <td>+</td>
                <td>0.346</td>
                <td>22.101</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[1]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.247</td>
                <td>22.348</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[1]:D</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/currTapState_ns[1]</td>
                <td/>
                <td>+</td>
                <td>0.025</td>
                <td>22.373</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>22.373</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>83.340</td>
                <td>83.340</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>83.340</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>83.340</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>1.356</td>
                <td>84.696</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_1:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2</td>
                <td/>
                <td>+</td>
                <td>0.271</td>
                <td>84.967</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.211</td>
                <td>85.178</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_NET</td>
                <td/>
                <td>+</td>
                <td>0.128</td>
                <td>85.306</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.147</td>
                <td>85.453</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_RGB1:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.355</td>
                <td>85.808</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>85.860</td>
                <td>18</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/iUDRCK</td>
                <td/>
                <td>+</td>
                <td>0.459</td>
                <td>86.319</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.192</td>
                <td>86.511</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>1.338</td>
                <td>87.849</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.121</td>
                <td>87.970</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.366</td>
                <td>88.336</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.054</td>
                <td>88.390</td>
                <td>106</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[1]:CLK</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/TGT_TCK_GLB</td>
                <td/>
                <td>+</td>
                <td>0.432</td>
                <td>88.822</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>1.316</td>
                <td>90.138</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.011</td>
                <td>90.127</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[1]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>90.127</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>90.127</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftIR_ne_0:ALn</td>
                <td>15.174</td>
                <td>72.453</td>
                <td>17.986</td>
                <td>90.439</td>
                <td>0.197</td>
                <td>21.733</td>
                <td>-4.505</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftDR_ne_0:ALn</td>
                <td>15.173</td>
                <td>72.454</td>
                <td>17.985</td>
                <td>90.439</td>
                <td>0.197</td>
                <td>21.731</td>
                <td>-4.505</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftDMI_ne_0:ALn</td>
                <td>15.173</td>
                <td>72.454</td>
                <td>17.985</td>
                <td>90.439</td>
                <td>0.197</td>
                <td>21.731</td>
                <td>-4.505</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftBP_ne_0:ALn</td>
                <td>15.173</td>
                <td>72.454</td>
                <td>17.985</td>
                <td>90.439</td>
                <td>0.197</td>
                <td>21.731</td>
                <td>-4.505</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[0]:ALn</td>
                <td>15.169</td>
                <td>72.584</td>
                <td>17.981</td>
                <td>90.565</td>
                <td>0.197</td>
                <td>21.471</td>
                <td>-4.631</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftIR_ne_0:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>90.439</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>17.986</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>72.453</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>2.812</td>
                <td>2.812</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:URSTB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>2.441</td>
                <td>5.253</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/iURSTB_URSTB</td>
                <td/>
                <td>+</td>
                <td>1.073</td>
                <td>6.326</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.250</td>
                <td>6.576</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/iURSTB_URSTB_2</td>
                <td/>
                <td>+</td>
                <td>0.137</td>
                <td>6.713</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.250</td>
                <td>6.963</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/iURSTB_URSTB_3</td>
                <td/>
                <td>+</td>
                <td>0.145</td>
                <td>7.108</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.250</td>
                <td>7.358</td>
                <td>18</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[0].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/iURSTB</td>
                <td/>
                <td>+</td>
                <td>0.127</td>
                <td>7.485</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[0].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>7.564</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[1].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[1]</td>
                <td/>
                <td>+</td>
                <td>0.127</td>
                <td>7.691</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[1].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>7.770</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[2].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[2]</td>
                <td/>
                <td>+</td>
                <td>0.135</td>
                <td>7.905</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[2].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>7.984</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[3].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[3]</td>
                <td/>
                <td>+</td>
                <td>0.124</td>
                <td>8.108</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[3].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>8.187</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[4].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[4]</td>
                <td/>
                <td>+</td>
                <td>0.076</td>
                <td>8.263</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[4].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.143</td>
                <td>8.406</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[5].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[5]</td>
                <td/>
                <td>+</td>
                <td>0.121</td>
                <td>8.527</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[5].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>8.606</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[6].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[6]</td>
                <td/>
                <td>+</td>
                <td>0.077</td>
                <td>8.683</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[6].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>8.762</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[7].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[7]</td>
                <td/>
                <td>+</td>
                <td>0.132</td>
                <td>8.894</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[7].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>8.973</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[8].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[8]</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>9.093</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[8].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>9.172</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[9].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[9]</td>
                <td/>
                <td>+</td>
                <td>0.763</td>
                <td>9.935</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[9].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>10.014</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[10].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[10]</td>
                <td/>
                <td>+</td>
                <td>0.083</td>
                <td>10.097</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[10].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>10.176</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[11].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[11]</td>
                <td/>
                <td>+</td>
                <td>0.135</td>
                <td>10.311</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[11].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.143</td>
                <td>10.454</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[12].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[12]</td>
                <td/>
                <td>+</td>
                <td>0.124</td>
                <td>10.578</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[12].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>10.657</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[13].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[13]</td>
                <td/>
                <td>+</td>
                <td>0.131</td>
                <td>10.788</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[13].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.143</td>
                <td>10.931</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[14].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[14]</td>
                <td/>
                <td>+</td>
                <td>0.133</td>
                <td>11.064</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[14].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.143</td>
                <td>11.207</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[15].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[15]</td>
                <td/>
                <td>+</td>
                <td>0.123</td>
                <td>11.330</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[15].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>11.409</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[16].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[16]</td>
                <td/>
                <td>+</td>
                <td>0.123</td>
                <td>11.532</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[16].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>11.611</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[17].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[17]</td>
                <td/>
                <td>+</td>
                <td>0.083</td>
                <td>11.694</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[17].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.143</td>
                <td>11.837</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[18].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[18]</td>
                <td/>
                <td>+</td>
                <td>0.129</td>
                <td>11.966</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[18].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>12.045</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[19].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[19]</td>
                <td/>
                <td>+</td>
                <td>0.129</td>
                <td>12.174</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[19].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>12.253</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[20].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[20]</td>
                <td/>
                <td>+</td>
                <td>0.903</td>
                <td>13.156</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[20].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>13.235</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[21].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[21]</td>
                <td/>
                <td>+</td>
                <td>0.116</td>
                <td>13.351</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[21].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>13.430</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[22].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[22]</td>
                <td/>
                <td>+</td>
                <td>0.080</td>
                <td>13.510</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[22].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.143</td>
                <td>13.653</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[23].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[23]</td>
                <td/>
                <td>+</td>
                <td>0.120</td>
                <td>13.773</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[23].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>13.852</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[24].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[24]</td>
                <td/>
                <td>+</td>
                <td>0.129</td>
                <td>13.981</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[24].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>14.060</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[25].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[25]</td>
                <td/>
                <td>+</td>
                <td>2.115</td>
                <td>16.175</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[25].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>16.226</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[26].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[26]</td>
                <td/>
                <td>+</td>
                <td>0.108</td>
                <td>16.334</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[26].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>16.385</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[27].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[27]</td>
                <td/>
                <td>+</td>
                <td>0.119</td>
                <td>16.504</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[27].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>16.555</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[28].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[28]</td>
                <td/>
                <td>+</td>
                <td>0.118</td>
                <td>16.673</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[28].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>16.724</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[29].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[29]</td>
                <td/>
                <td>+</td>
                <td>0.054</td>
                <td>16.778</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[29].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>16.829</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[30].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[30]</td>
                <td/>
                <td>+</td>
                <td>0.110</td>
                <td>16.939</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[30].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>16.990</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[31].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[31]</td>
                <td/>
                <td>+</td>
                <td>0.110</td>
                <td>17.100</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[31].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>17.151</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[32].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[32]</td>
                <td/>
                <td>+</td>
                <td>0.125</td>
                <td>17.276</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[32].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>17.327</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[33].BUFD_BLK:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[33]</td>
                <td/>
                <td>+</td>
                <td>0.122</td>
                <td>17.449</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[33].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>17.500</td>
                <td>109</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftIR_ne_0:ALn</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0_COREJTAGDEBUG_C0_0_genblk2_genblk2_0__BUFD_TRST_delay_sel[34]</td>
                <td/>
                <td>+</td>
                <td>0.486</td>
                <td>17.986</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>17.986</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>83.330</td>
                <td>83.330</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>83.330</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>83.330</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>2.045</td>
                <td>85.375</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_1:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2</td>
                <td/>
                <td>+</td>
                <td>0.276</td>
                <td>85.651</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.222</td>
                <td>85.873</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_NET</td>
                <td/>
                <td>+</td>
                <td>0.102</td>
                <td>85.975</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.144</td>
                <td>86.119</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_RGB1:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.342</td>
                <td>86.461</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.054</td>
                <td>86.515</td>
                <td>18</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/iUDRCK</td>
                <td/>
                <td>+</td>
                <td>0.447</td>
                <td>86.962</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.179</td>
                <td>87.141</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB_RNIKVH:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>2.397</td>
                <td>89.538</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB_RNIKVH:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.038</td>
                <td>89.576</td>
                <td>98</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftIR_ne_0:CLK</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0_TGT_TCK_0</td>
                <td/>
                <td>+</td>
                <td>0.461</td>
                <td>90.037</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.610</td>
                <td>90.647</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.011</td>
                <td>90.636</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftIR_ne_0:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.197</td>
                <td>90.439</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>90.439</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to TCK</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <p>No Path</p>
        <h2>Path Set User Sets</h2>
    </body>
</html>
