INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.srcs/sources_1/new/BitSlice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitSlice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.srcs/sources_1/new/RCA4Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA4Bit
INFO: [VRFC 10-2458] undeclared symbol w3, assumed default net type wire [/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.srcs/sources_1/new/RCA4Bit.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.srcs/sources_1/new/Problem4Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Problem4Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.srcs/sim_1/new/Problem4Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Problem4Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
