INFO: [VRFC 10-2263] Analyzing Verilog file "E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sources_1/imports/exp3_student/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sources_1/imports/exp3_student/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sources_1/imports/exp3_student/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sources_1/imports/exp3_student/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sources_1/imports/exp3_student/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port cp0_oper is not allowed [E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sources_1/imports/exp3_student/datapath.v:80]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sources_1/imports/exp3_student/datapath.v:570]
INFO: [VRFC 10-2458] undeclared symbol eret, assumed default net type wire [E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sources_1/imports/exp3_student/datapath.v:575]
WARNING: [VRFC 10-756] identifier data_rs_fwd is used before its declaration [E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sources_1/imports/exp3_student/datapath.v:275]
WARNING: [VRFC 10-756] identifier data_rs_fwd is used before its declaration [E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sources_1/imports/exp3_student/datapath.v:338]
WARNING: [VRFC 10-756] identifier data_rt_fwd is used before its declaration [E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sources_1/imports/exp3_student/datapath.v:339]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sources_1/imports/exp3_student/mips_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_core
INFO: [VRFC 10-2458] undeclared symbol is_branch, assumed default net type wire [E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sources_1/imports/exp3_student/mips_core.v:103]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sources_1/imports/exp3_student/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sources_1/imports/exp3_student/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sources_1/imports/exp3_student/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.srcs/sim_1/imports/exp3_student/sim_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/My universe/university/Course/Computer Architecture/Lab/Source/Exp7/Exp7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
