{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479536133108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479536133110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 01:15:32 2016 " "Processing started: Sat Nov 19 01:15:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479536133110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479536133110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off the_project -c the_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off the_project -c the_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479536133110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479536133468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_register.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_register " "Found entity 1: lab4_register" {  } { { "lab4_register.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479536133809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479536133809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_fetch " "Found entity 1: lab4_fetch" {  } { { "lab4_fetch.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479536133814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479536133814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu " "Found entity 1: lab4_cpu" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479536133818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479536133818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_controller " "Found entity 1: lab4_controller" {  } { { "lab4_controller.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479536133822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479536133822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_alu " "Found entity 1: lab4_alu" {  } { { "lab4_alu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479536133826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479536133826 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "we lab4_cpu.v(69) " "Verilog HDL Procedural Assignment error at lab4_cpu.v(69): object \"we\" on left-hand side of assignment must have a variable data type" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 69 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1479536133827 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "we lab4_cpu.v(79) " "Verilog HDL Procedural Assignment error at lab4_cpu.v(79): object \"we\" on left-hand side of assignment must have a variable data type" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 79 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1479536133828 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479536133925 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 19 01:15:33 2016 " "Processing ended: Sat Nov 19 01:15:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479536133925 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479536133925 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479536133925 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479536133925 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479536134491 ""}
