Version 4
SHEET 1 1816 768
WIRE 224 32 208 32
WIRE 256 32 224 32
WIRE 848 32 832 32
WIRE 880 32 848 32
WIRE 576 48 368 48
WIRE 1200 48 992 48
WIRE 256 64 208 64
WIRE 880 64 832 64
WIRE 224 128 224 32
WIRE 352 128 224 128
WIRE 848 128 848 32
WIRE 976 128 848 128
WIRE 256 160 256 64
WIRE 352 160 256 160
WIRE 880 160 880 64
WIRE 976 160 880 160
WIRE 928 352 928 336
WIRE 928 352 880 352
WIRE 928 368 928 352
WIRE 272 416 240 416
WIRE 1040 432 1040 352
WIRE 272 448 256 448
WIRE 928 464 928 448
WIRE 928 464 896 464
WIRE 384 480 384 432
WIRE 400 480 384 480
WIRE 928 480 928 464
WIRE 208 496 192 496
WIRE 240 496 240 416
WIRE 240 496 208 496
WIRE 272 496 240 496
WIRE 512 496 496 496
WIRE 592 496 512 496
WIRE 656 496 592 496
WIRE 1152 496 1152 448
WIRE 1168 496 1152 496
WIRE 1312 496 1280 496
WIRE 272 512 272 496
WIRE 400 512 384 512
WIRE 848 512 832 512
WIRE 880 512 880 352
WIRE 880 512 848 512
WIRE 1040 512 880 512
WIRE 1280 512 1280 496
WIRE 1280 512 1248 512
WIRE 1472 512 1424 512
WIRE 240 528 192 528
WIRE 256 528 256 448
WIRE 256 528 240 528
WIRE 272 528 256 528
WIRE 384 528 384 512
WIRE 1040 528 1040 512
WIRE 1168 528 1152 528
WIRE 1280 528 1280 512
WIRE 1312 528 1280 528
WIRE 272 544 272 528
WIRE 880 544 832 544
WIRE 896 544 896 464
WIRE 896 544 880 544
WIRE 1040 544 896 544
WIRE 1152 544 1152 528
WIRE 1040 560 1040 544
WIRE 208 592 208 496
WIRE 336 592 208 592
WIRE 848 608 848 512
WIRE 976 608 848 608
WIRE 240 624 240 528
WIRE 336 624 240 624
WIRE 1088 624 1088 608
WIRE 1200 624 1184 624
WIRE 1232 624 1200 624
WIRE 880 640 880 544
WIRE 976 640 880 640
WIRE 1088 640 1088 624
FLAG -80 176 0
FLAG 32 416 0
FLAG -80 96 A
FLAG 32 336 B
FLAG 832 32 A
FLAG 832 64 B
FLAG 1200 144 Cout_new
FLAG 1200 48 SUM_new
FLAG 192 496 A
FLAG 192 528 B
FLAG 560 608 Cout1
FLAG 592 496 SUM1
FLAG 832 512 A
FLAG 832 544 B
FLAG 1232 624 Cout2
FLAG 1472 512 SUM2
FLAG 208 32 A
FLAG 208 64 B
FLAG 464 144 Cout
FLAG 576 48 SUM
SYMBOL 74hct86 928 -16 R0
SYMATTR InstName U1
SYMBOL 74hct00 1024 80 R0
SYMATTR InstName U2
SYMBOL 74hct04 1136 80 R0
SYMATTR InstName U3
SYMBOL voltage -80 80 R0
WINDOW 3 75 -72 VRight 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value PULSE(5 0 0 1p 1p 1u 2u)
SYMATTR InstName V1
SYMBOL voltage 32 320 R0
WINDOW 3 75 -72 VRight 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value PULSE(5 0 0 1p 1p 2u 4u)
SYMATTR InstName V2
SYMBOL 74hct00 384 544 R0
SYMATTR InstName U5
SYMBOL 74hct04 496 544 R0
SYMATTR InstName U6
SYMBOL 74hct08 448 432 R0
SYMATTR InstName U4
SYMBOL 74hct32 320 368 R0
SYMATTR InstName U7
SYMBOL 74hct00 320 464 R0
SYMATTR InstName U8
SYMBOL 74hct00 1024 560 R0
SYMATTR InstName U9
SYMBOL 74hct00 1088 480 R0
SYMATTR InstName U13
SYMBOL 74hct00 1088 384 R0
SYMATTR InstName U14
SYMBOL 74hct00 1216 448 R0
SYMATTR InstName U12
SYMBOL 74hct00 976 288 R0
SYMATTR InstName U15
SYMBOL 74hct00 976 400 R0
SYMATTR InstName U16
SYMBOL 74hct00 1360 448 R0
SYMATTR InstName U11
SYMBOL 74hct00 1136 560 R0
SYMATTR InstName U17
SYMBOL 74hct86 304 -16 R0
SYMATTR InstName U10
SYMBOL 74hct08 400 80 R0
SYMATTR InstName U20
TEXT 656 -64 Left 2 !.include 74hct.lib
TEXT -112 552 Left 2 !.tran 4u
TEXT 1464 88 Left 2 ;Anantha Sai Satwik Vysyaraju
TEXT 1536 144 Left 2 ;2019A3PS1323H
TEXT 216 -64 Left 2 ;GENERAL
TEXT 1048 -48 Left 2 ;USING ONE NAND
TEXT 272 728 Left 2 ;WITHOUT USING XOR
TEXT 984 752 Left 2 ;USING NANDS
TEXT 1496 200 Left 2 ;PROB 2: HALF ADDER
