 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Thu May  5 22:53:44 2022
****************************************

Operating Conditions: NCCOM   Library: tcbn45gsbwptc
Wire Load Model Mode: segmented

  Startpoint: in_ready_dly_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dnn_state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  in_ready_dly_reg/CP (DFCNQD1BWP)         0.00       0.00 r
  in_ready_dly_reg/Q (DFCNQD1BWP)          0.06       0.06 r
  U6832/Z (DEL100D1BWP)                    0.07       0.12 r
  U6833/ZN (IND3D0BWP)                     0.03       0.15 r
  U12036/ZN (ND2D1BWP)                     0.02       0.17 f
  dnn_state_reg[1]/D (DFCNQD1BWP)          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  dnn_state_reg[1]/CP (DFCNQD1BWP)         0.00       0.15 r
  library hold time                        0.02       0.17
  data required time                                  0.17
  -----------------------------------------------------------
  data required time                                  0.17
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul2_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node0_p3_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul2_reg[0]/CP (DFQD1BWP)          0.00       0.00 r
  node0/mul2_reg[0]/Q (DFQD1BWP)           0.05       0.05 r
  U7107/ZN (ND2D1BWP)                      0.05       0.10 f
  U6613/Z (DEL075D1BWP)                    0.06       0.17 f
  y5_node0_p3_reg[0]/D (DFQD1BWP)          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y5_node0_p3_reg[0]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node0_p3_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul1_reg[0]/CP (DFQD1BWP)          0.00       0.00 r
  node0/mul1_reg[0]/Q (DFQD1BWP)           0.05       0.05 r
  U7106/ZN (ND2D1BWP)                      0.05       0.10 f
  U6614/Z (DEL075D1BWP)                    0.06       0.17 f
  y4_node0_p3_reg[0]/D (DFQD1BWP)          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node0_p3_reg[0]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node0_p3_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul4_reg[0]/CP (DFQD1BWP)          0.00       0.00 r
  node0/mul4_reg[0]/Q (DFQD1BWP)           0.05       0.05 r
  U6988/Z (DEL050D1BWP)                    0.04       0.09 r
  U7111/ZN (ND2D1BWP)                      0.05       0.14 f
  U6989/Z (CKBD1BWP)                       0.03       0.17 f
  y7_node0_p3_reg[0]/D (DFQD1BWP)          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y7_node0_p3_reg[0]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node0/mul3_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node0_p3_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul3_reg[0]/CP (DFQD1BWP)          0.00       0.00 r
  node0/mul3_reg[0]/Q (DFQD1BWP)           0.05       0.05 r
  U6984/Z (DEL050D1BWP)                    0.04       0.09 r
  U7109/ZN (ND2D1BWP)                      0.05       0.14 f
  U6985/Z (CKBD1BWP)                       0.03       0.17 f
  y6_node0_p3_reg[0]/D (DFQD1BWP)          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y6_node0_p3_reg[0]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node1/mul4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node1_p3_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul4_reg[0]/CP (DFQD1BWP)          0.00       0.00 r
  node1/mul4_reg[0]/Q (DFQD1BWP)           0.05       0.05 r
  U6982/Z (DEL050D1BWP)                    0.04       0.09 r
  U7112/ZN (ND2D1BWP)                      0.05       0.14 f
  U6983/Z (CKBD1BWP)                       0.03       0.17 f
  y7_node1_p3_reg[0]/D (DFQD1BWP)          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y7_node1_p3_reg[0]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node1/mul3_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node1_p3_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul3_reg[0]/CP (DFQD1BWP)          0.00       0.00 r
  node1/mul3_reg[0]/Q (DFQD1BWP)           0.05       0.05 r
  U6990/Z (DEL050D1BWP)                    0.04       0.09 r
  U7110/ZN (ND2D1BWP)                      0.05       0.14 f
  U6991/Z (CKBD1BWP)                       0.03       0.17 f
  y6_node1_p3_reg[0]/D (DFQD1BWP)          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y6_node1_p3_reg[0]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node1/mul2_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node1_p3_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul2_reg[0]/CP (DFQD1BWP)          0.00       0.00 r
  node1/mul2_reg[0]/Q (DFQD1BWP)           0.05       0.05 r
  U6986/Z (DEL050D1BWP)                    0.04       0.09 r
  U7108/ZN (ND2D1BWP)                      0.05       0.14 f
  U6987/Z (CKBD1BWP)                       0.03       0.17 f
  y5_node1_p3_reg[0]/D (DFQD1BWP)          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y5_node1_p3_reg[0]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node1/mul1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p3_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul1_reg[0]/CP (DFQD1BWP)          0.00       0.00 r
  node1/mul1_reg[0]/Q (DFQD1BWP)           0.05       0.05 r
  U6980/Z (DEL050D1BWP)                    0.04       0.09 r
  U12162/ZN (ND2D1BWP)                     0.05       0.14 f
  U6981/Z (CKBD1BWP)                       0.03       0.17 f
  y4_node1_p3_reg[0]/D (DFQD1BWP)          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node1_p3_reg[0]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: in_ready_dly_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dnn_state_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  in_ready_dly_reg/CP (DFCNQD1BWP)         0.00       0.00 r
  in_ready_dly_reg/Q (DFCNQD1BWP)          0.06       0.06 r
  U6832/Z (DEL100D1BWP)                    0.07       0.12 r
  U6833/ZN (IND3D0BWP)                     0.03       0.15 r
  dnn_state_reg[0]/D (DFSNQD1BWP)          0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  dnn_state_reg[0]/CP (DFSNQD1BWP)         0.00       0.15 r
  library hold time                       -0.01       0.14
  data required time                                  0.14
  -----------------------------------------------------------
  data required time                                  0.14
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: dnn_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/y_comp_ready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dnn_state_reg[0]/CP (DFSNQD1BWP)                        0.00       0.00 r
  dnn_state_reg[0]/Q (DFSNQD1BWP)                         0.06       0.06 r
  U12199/ZN (ND2D1BWP)                                    0.02       0.08 f
  U11931/Z (CKBD1BWP)                                     0.03       0.11 f
  U11368/Z (CKBD1BWP)                                     0.02       0.13 f
  U10037/Z (BUFFD2BWP)                                    0.04       0.17 f
  node1/y_comp_ready_reg/D (DFCNQD1BWP)                   0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node1/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.01       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: node1/mul2_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node1_p3_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul2_reg[12]/CP (DFQD1BWP)         0.00       0.00 r
  node1/mul2_reg[12]/Q (DFQD1BWP)          0.05       0.05 r
  U6838/ZN (INR2XD1BWP)                    0.04       0.10 f
  U6887/ZN (ND2D0BWP)                      0.04       0.14 r
  U6885/Z (CKBD1BWP)                       0.02       0.16 r
  y5_node1_p3_reg[6]/D (DFD1BWP)           0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y5_node1_p3_reg[6]/CP (DFD1BWP)          0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node0/mul2_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node0_p3_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul2_reg[12]/CP (DFQD1BWP)         0.00       0.00 r
  node0/mul2_reg[12]/Q (DFQD1BWP)          0.05       0.05 r
  U6703/ZN (INR2XD1BWP)                    0.04       0.10 f
  U6893/ZN (ND2D0BWP)                      0.04       0.14 r
  U6891/Z (CKBD1BWP)                       0.02       0.16 r
  y5_node0_p3_reg[6]/D (DFD1BWP)           0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y5_node0_p3_reg[6]/CP (DFD1BWP)          0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node1/mul1_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p3_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul1_reg[12]/CP (DFQD1BWP)         0.00       0.00 r
  node1/mul1_reg[12]/Q (DFQD1BWP)          0.05       0.05 r
  U6602/ZN (INR2XD1BWP)                    0.04       0.10 f
  U6884/ZN (ND2D0BWP)                      0.04       0.14 r
  U6882/Z (CKBD1BWP)                       0.02       0.16 r
  y4_node1_p3_reg[6]/D (DFD1BWP)           0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node1_p3_reg[6]/CP (DFD1BWP)          0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node1/mul2_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node1_p3_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul2_reg[12]/CP (DFQD1BWP)         0.00       0.00 r
  node1/mul2_reg[12]/Q (DFQD1BWP)          0.05       0.05 r
  U6838/ZN (INR2XD1BWP)                    0.04       0.10 f
  U6848/ZN (ND2D0BWP)                      0.04       0.14 r
  U6846/Z (CKBD1BWP)                       0.02       0.16 r
  y5_node1_p3_reg[4]/D (DFD1BWP)           0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y5_node1_p3_reg[4]/CP (DFD1BWP)          0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node0/mul3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node0_p3_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul3_reg[12]/CP (DFQD1BWP)         0.00       0.00 r
  node0/mul3_reg[12]/Q (DFQD1BWP)          0.05       0.05 r
  U6834/ZN (INR2XD1BWP)                    0.04       0.10 f
  U6851/ZN (ND2D0BWP)                      0.04       0.14 r
  U6849/Z (CKBD1BWP)                       0.02       0.16 r
  y6_node0_p3_reg[4]/D (DFD1BWP)           0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y6_node0_p3_reg[4]/CP (DFD1BWP)          0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node0/mul2_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node0_p3_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul2_reg[12]/CP (DFQD1BWP)         0.00       0.00 r
  node0/mul2_reg[12]/Q (DFQD1BWP)          0.05       0.05 r
  U6703/ZN (INR2XD1BWP)                    0.04       0.10 f
  U6713/ZN (ND2D0BWP)                      0.04       0.14 r
  U6711/Z (CKBD1BWP)                       0.02       0.16 r
  y5_node0_p3_reg[3]/D (DFD1BWP)           0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y5_node0_p3_reg[3]/CP (DFD1BWP)          0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node0/mul1_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node0_p3_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul1_reg[12]/CP (DFQD1BWP)         0.00       0.00 r
  node0/mul1_reg[12]/Q (DFQD1BWP)          0.05       0.05 r
  U6707/ZN (INR2XD1BWP)                    0.04       0.10 f
  U6716/ZN (ND2D0BWP)                      0.04       0.14 r
  U6714/Z (CKBD1BWP)                       0.02       0.16 r
  y4_node0_p3_reg[3]/D (DFD1BWP)           0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node0_p3_reg[3]/CP (DFD1BWP)          0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node1/mul1_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p3_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul1_reg[12]/CP (DFQD1BWP)         0.00       0.00 r
  node1/mul1_reg[12]/Q (DFQD1BWP)          0.05       0.05 r
  U6602/ZN (INR2XD1BWP)                    0.04       0.10 f
  U6727/ZN (ND2D0BWP)                      0.04       0.14 r
  U6725/Z (CKBD1BWP)                       0.02       0.16 r
  y4_node1_p3_reg[1]/D (DFD1BWP)           0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node1_p3_reg[1]/CP (DFD1BWP)          0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node0/mul1_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node0_p3_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul1_reg[12]/CP (DFQD1BWP)         0.00       0.00 r
  node0/mul1_reg[12]/Q (DFQD1BWP)          0.05       0.05 r
  U6707/ZN (INR2XD1BWP)                    0.04       0.10 f
  U6730/ZN (ND2D0BWP)                      0.04       0.14 r
  U6728/Z (CKBD1BWP)                       0.02       0.16 r
  y4_node0_p3_reg[1]/D (DFD1BWP)           0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node0_p3_reg[1]/CP (DFD1BWP)          0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
