

<!DOCTYPE html>


<html >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

    <title>Struct io_qspi &#8212; hal-rp2040 1.1.0 documentation</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "light";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../_static/styles/theme.css?digest=e353d410970836974a52" rel="stylesheet" />
<link href="../_static/styles/bootstrap.css?digest=e353d410970836974a52" rel="stylesheet" />
<link href="../_static/styles/pydata-sphinx-theme.css?digest=e353d410970836974a52" rel="stylesheet" />

  
  <link href="../_static/vendor/fontawesome/6.1.2/css/all.min.css?digest=e353d410970836974a52" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" href="../_static/styles/sphinx-book-theme.css?digest=14f4ca6b54d191a8c7657f6c759bf11a5fb86285" type="text/css" />
    <link rel="stylesheet" type="text/css" href="../_static/collapsible-lists/css/tree_view.css" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../_static/scripts/bootstrap.js?digest=e353d410970836974a52" />
<link rel="preload" as="script" href="../_static/scripts/pydata-sphinx-theme.js?digest=e353d410970836974a52" />

    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/scripts/sphinx-book-theme.js?digest=5a5c038af52cf7bc1a1ec88eea08e6366ee68824"></script>
    <script src="../_static/collapsible-lists/js/CollapsibleLists.compressed.js"></script>
    <script src="../_static/collapsible-lists/js/apply-collapsible-lists.js"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = 'generated/structRP2040_1_1io__qspi';</script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Struct pads_bank0" href="structRP2040_1_1pads__bank0.html" />
    <link rel="prev" title="Struct io_bank0" href="structRP2040_1_1io__bank0.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="None"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <a class="skip-link" href="#main-content">Skip to main content</a>
  
  <input type="checkbox"
          class="sidebar-toggle"
          name="__primary"
          id="__primary"/>
  <label class="overlay overlay-primary" for="__primary"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          name="__secondary"
          id="__secondary"/>
  <label class="overlay overlay-secondary" for="__secondary"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search..."
         aria-label="Search..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>
  
    <nav class="bd-header navbar navbar-expand-lg bd-navbar">
    </nav>
  
  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">
  

<a class="navbar-brand logo" href="../index.html">
  
  
  
  
  
    <p class="title logo__title">hal-rp2040 1.1.0 documentation</p>
  
</a></div>
        <div class="sidebar-primary-item"><nav class="bd-links" id="bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1 current active has-children"><a class="reference internal" href="root.html">Library API</a><input checked="" class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" type="checkbox"/><label class="toctree-toggle" for="toctree-checkbox-1"><i class="fa-solid fa-chevron-down"></i></label><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="namespace_RP2040.html">Namespace RP2040</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1adc.html">Struct adc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1busctrl.html">Struct busctrl</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1clocks.html">Struct clocks</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma.html">Struct dma</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1i2c0.html">Struct i2c0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1io__bank0.html">Struct io_bank0</a></li>
<li class="toctree-l2 current active"><a class="current reference internal" href="#">Struct io_qspi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pads__bank0.html">Struct pads_bank0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pads__qspi.html">Struct pads_qspi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio0.html">Struct pio0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pll__sys.html">Struct pll_sys</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1ppb.html">Struct ppb</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1psm.html">Struct psm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pwm.html">Struct pwm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1resets.html">Struct resets</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1rosc.html">Struct rosc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1rtc.html">Struct rtc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1sio.html">Struct sio</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1spi0.html">Struct spi0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1syscfg.html">Struct syscfg</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1sysinfo.html">Struct sysinfo</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1tbman.html">Struct tbman</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1timer.html">Struct timer</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1uart0.html">Struct uart0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1usbctrl__dpram.html">Struct usbctrl_dpram</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1usbctrl__regs.html">Struct usbctrl_regs</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1vreg__and__chip__reset.html">Struct vreg_and_chip_reset</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1watchdog.html">Struct watchdog</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xip__ctrl.html">Struct xip_ctrl</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xip__ssi.html">Struct xip_ssi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xosc.html">Struct xosc</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_BUSCTRL__PERFSEL0__PERFSEL0_8h_1ac277eefaab69ab78e6ba1fe57377f559.html">Enum BUSCTRL_PERFSEL0_PERFSEL0</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_BUSCTRL__PERFSEL1__PERFSEL1_8h_1ad0c8d47fbe04c26bdd8a1d8cc9de37c4.html">Enum BUSCTRL_PERFSEL1_PERFSEL1</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_BUSCTRL__PERFSEL2__PERFSEL2_8h_1a9ff69388eb45ea7608a874433db59268.html">Enum BUSCTRL_PERFSEL2_PERFSEL2</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_BUSCTRL__PERFSEL3__PERFSEL3_8h_1a09a48fd570e0068cf82bf87abd6aa8e5.html">Enum BUSCTRL_PERFSEL3_PERFSEL3</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a538de767e8970cc3ad10111eef4223b2.html">Enum CLOCKS_CLK_ADC_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ae4c9b948e6d8e4d6b52f3dcf7f82d013.html">Enum CLOCKS_CLK_GPOUT0_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ae9e37ac43e0545cc1c2304753ab4af4d.html">Enum CLOCKS_CLK_GPOUT1_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1aa07fd69b38b19b6e1c68c5b912c600f9.html">Enum CLOCKS_CLK_GPOUT2_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a5525fdaf8fc994805cf9dfeaa9ed7594.html">Enum CLOCKS_CLK_GPOUT3_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a4e17fc805aa2734f9a7e0eb5c7da8e1f.html">Enum CLOCKS_CLK_PERI_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5d6f4ad6838e30d915c48b93b521ac40.html">Enum CLOCKS_CLK_REF_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7077a7e0a8404fc43f9dea61815b1fff.html">Enum CLOCKS_CLK_REF_CTRL_SRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ad714821df0446576d8bd0920a1dc6791.html">Enum CLOCKS_CLK_RTC_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a83c373ba89043b1c9187d2dd71b6a162.html">Enum CLOCKS_CLK_SYS_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1af633000a50b5a3b95cab2dba3caf9373.html">Enum CLOCKS_CLK_USB_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__FC0__SRC__FC0__SRC_8h_1a1edf2efccbbb67db8803dc9feb052aa0.html">Enum CLOCKS_FC0_SRC_FC0_SRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__DATA__SIZE_8h_1abcd2c38655b2d10b6713c21a45665bc4.html">Enum DMA_CH0_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__RING__SIZE_8h_1abed3344cdd2bd3a9b2f9ed4fe83e4ef1.html">Enum DMA_CH0_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__TREQ__SEL_8h_1a81d4e7d340b07b4ae3edb29eac6fcebc.html">Enum DMA_CH0_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__DATA__SIZE_8h_1ab6970a37de6743110f003ccde084ef41.html">Enum DMA_CH10_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__RING__SIZE_8h_1ac0437840fd55b888adcb713b9b8be21e.html">Enum DMA_CH10_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__TREQ__SEL_8h_1a75db2e25b8b57768e6b8f48b3a5b9000.html">Enum DMA_CH10_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__DATA__SIZE_8h_1a68b03d6cafc3bff977bae4a9e2b1b29c.html">Enum DMA_CH11_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__RING__SIZE_8h_1a9e29d42dc8a4cc35f8a429f26241f499.html">Enum DMA_CH11_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__TREQ__SEL_8h_1a85f677231bdcb3b723baa1df43583551.html">Enum DMA_CH11_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__DATA__SIZE_8h_1a43ce52026dc818883f6102b31b814419.html">Enum DMA_CH1_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__RING__SIZE_8h_1a81876d1c59561ef2cf4d3fa1ef62d999.html">Enum DMA_CH1_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__TREQ__SEL_8h_1a42624920161a413f0191bfd1da298da3.html">Enum DMA_CH1_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__DATA__SIZE_8h_1a5dec9993c910044bf8675243b3056288.html">Enum DMA_CH2_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__RING__SIZE_8h_1ab2ddcf7bce7788fa492eac9aebb8e63f.html">Enum DMA_CH2_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__TREQ__SEL_8h_1a7abfbff6ae17016cc265322b9a161edc.html">Enum DMA_CH2_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__DATA__SIZE_8h_1a8a4b438d6032955bf933d6c8a9dfb331.html">Enum DMA_CH3_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__RING__SIZE_8h_1ad06ede27a7e07b11e46cca676ac6da8a.html">Enum DMA_CH3_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__TREQ__SEL_8h_1a7c5c31c150f2e1a8db89ed8d48600302.html">Enum DMA_CH3_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__DATA__SIZE_8h_1a893e3e85d8c65973d1d25d63011b94a9.html">Enum DMA_CH4_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__RING__SIZE_8h_1a20841ee4c6a0b6ddb51481e03f7988bd.html">Enum DMA_CH4_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__TREQ__SEL_8h_1af070eed24ca2f85c7f9bd7bf97a127cd.html">Enum DMA_CH4_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__DATA__SIZE_8h_1a6e042ad3e07b132edcc1b5a42408cb69.html">Enum DMA_CH5_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__RING__SIZE_8h_1a1300a1bce8bc162d64bdc8c321530fe2.html">Enum DMA_CH5_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__TREQ__SEL_8h_1a3a3a6dcc7be92e158ba6ed22706f99da.html">Enum DMA_CH5_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__DATA__SIZE_8h_1a8370dabcc3377e67abfa3c6d83f2f2e1.html">Enum DMA_CH6_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__RING__SIZE_8h_1ac9827adef8f58cb02021c249c228524f.html">Enum DMA_CH6_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__TREQ__SEL_8h_1a864f4bb8fc881432e53859b3992aa398.html">Enum DMA_CH6_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__DATA__SIZE_8h_1a46c95af2ae6b1f8cd4b93ad184bc3274.html">Enum DMA_CH7_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__RING__SIZE_8h_1ab09a47766ada820df660f8f5a0ac8528.html">Enum DMA_CH7_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__TREQ__SEL_8h_1a8f9cc967d8480b04127dda4266eed2cd.html">Enum DMA_CH7_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__DATA__SIZE_8h_1a03e3ede494cfd452a5cce927ebaf624e.html">Enum DMA_CH8_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__RING__SIZE_8h_1ab296b22156b4ba74d6219f55735ff61e.html">Enum DMA_CH8_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__TREQ__SEL_8h_1ad02be1ce0d9f83dfd9b8e775af814145.html">Enum DMA_CH8_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__DATA__SIZE_8h_1af0ab19fd5b65e274b9c4316780e61d89.html">Enum DMA_CH9_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__RING__SIZE_8h_1a13251b48b56d7c9cbc28eba9ebbaec7a.html">Enum DMA_CH9_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__TREQ__SEL_8h_1af4549c92109768d8673dceb4818713cd.html">Enum DMA_CH9_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__SNIFF__CTRL__CALC_8h_1a2b87e13ee6e074361427558978fcae02.html">Enum DMA_SNIFF_CTRL_CALC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_I2C0__IC__CON__SPEED_8h_1a6c7a1393cd969e5ac462e886b2102f60.html">Enum I2C0_IC_CON_SPEED</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO0__CTRL__FUNCSEL_8h_1a3d4278c93b49f13295ac35371a510d5c.html">Enum IO_BANK0_GPIO0_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO0__CTRL__INOVER_8h_1ad2001e7940019429755ebcdbc1830f9c.html">Enum IO_BANK0_GPIO0_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO0__CTRL__IRQOVER_8h_1a3809b3e0017ebe4c626ae0c0769b5343.html">Enum IO_BANK0_GPIO0_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO0__CTRL__OEOVER_8h_1a7a66be67e0cdcb7aee5a378ce08ab541.html">Enum IO_BANK0_GPIO0_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO0__CTRL__OUTOVER_8h_1abc98ca8853de02909a0d09fb48d27d26.html">Enum IO_BANK0_GPIO0_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO10__CTRL__FUNCSEL_8h_1a6a4d818de589e74c4c92a823ee68712e.html">Enum IO_BANK0_GPIO10_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO10__CTRL__INOVER_8h_1a83f6a45345a9ab6a358579508b429d91.html">Enum IO_BANK0_GPIO10_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO10__CTRL__IRQOVER_8h_1acd7ff9762cb8a1d915b503d48b8bb021.html">Enum IO_BANK0_GPIO10_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO10__CTRL__OEOVER_8h_1a5dafcfb54e46936988fc3e2df028d653.html">Enum IO_BANK0_GPIO10_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO10__CTRL__OUTOVER_8h_1aaf910f7468e3c30dbebf7f1097ed167a.html">Enum IO_BANK0_GPIO10_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO11__CTRL__FUNCSEL_8h_1abe4366386deac65e998c77cd57f337af.html">Enum IO_BANK0_GPIO11_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO11__CTRL__INOVER_8h_1a276b82e0d93fab09295914afa8b877e8.html">Enum IO_BANK0_GPIO11_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO11__CTRL__IRQOVER_8h_1a2664e82ad5090f45a39af419f6129062.html">Enum IO_BANK0_GPIO11_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO11__CTRL__OEOVER_8h_1afceb10400b7461565f6bc9ef313d1a3e.html">Enum IO_BANK0_GPIO11_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO11__CTRL__OUTOVER_8h_1a2537bcdfbdbe83e2c82e624ca145eee4.html">Enum IO_BANK0_GPIO11_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO12__CTRL__FUNCSEL_8h_1a7f80eaf17f92dcd1ee469c55a63d044c.html">Enum IO_BANK0_GPIO12_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO12__CTRL__INOVER_8h_1ae34ad1092e358616326bde3a51c7c0e3.html">Enum IO_BANK0_GPIO12_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO12__CTRL__IRQOVER_8h_1acd318002096edfc1c84cb953618f81ae.html">Enum IO_BANK0_GPIO12_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO12__CTRL__OEOVER_8h_1a4a6c2dc8a849dbd7dda20b007623478f.html">Enum IO_BANK0_GPIO12_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO12__CTRL__OUTOVER_8h_1ad2bb371be2adc2db9ee74e7d5976c988.html">Enum IO_BANK0_GPIO12_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO13__CTRL__FUNCSEL_8h_1a6a8791758b8ac00bb394f6edfe48c1ad.html">Enum IO_BANK0_GPIO13_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO13__CTRL__INOVER_8h_1a4c9a4d81bb8c2bb2fd15e4561abc837e.html">Enum IO_BANK0_GPIO13_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO13__CTRL__IRQOVER_8h_1a0a64e22a366ea85182d05b8a19d9293f.html">Enum IO_BANK0_GPIO13_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO13__CTRL__OEOVER_8h_1a711f277ae32cce8bde7c456d6f605717.html">Enum IO_BANK0_GPIO13_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO13__CTRL__OUTOVER_8h_1a07946c02ee9d950a7ef2eed105c4fad1.html">Enum IO_BANK0_GPIO13_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO14__CTRL__FUNCSEL_8h_1aba678c0eb58513f27d9dda0d331024a8.html">Enum IO_BANK0_GPIO14_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO14__CTRL__INOVER_8h_1ac1fadd637ce703f312a3f2c2d0b330f7.html">Enum IO_BANK0_GPIO14_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO14__CTRL__IRQOVER_8h_1ad140339f697dad441d989f284f76bdd3.html">Enum IO_BANK0_GPIO14_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO14__CTRL__OEOVER_8h_1adbd65881009a4c8032fbeb0488fecf1f.html">Enum IO_BANK0_GPIO14_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO14__CTRL__OUTOVER_8h_1ae05fbe7b056474f5f2b2cace1808bcf4.html">Enum IO_BANK0_GPIO14_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO15__CTRL__FUNCSEL_8h_1a360f1bcf37319c22c4178caefff6e398.html">Enum IO_BANK0_GPIO15_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO15__CTRL__INOVER_8h_1ad7d92d9799388aa471c46dfce6bc6bc5.html">Enum IO_BANK0_GPIO15_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO15__CTRL__IRQOVER_8h_1a31a52cf169596b2414de7d89160da360.html">Enum IO_BANK0_GPIO15_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO15__CTRL__OEOVER_8h_1a9a9f4efd6e16805548b93ce96ca6af60.html">Enum IO_BANK0_GPIO15_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO15__CTRL__OUTOVER_8h_1add2dd686fb8a3e8f69535beca7ec20e1.html">Enum IO_BANK0_GPIO15_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO16__CTRL__FUNCSEL_8h_1a50ae43c16b567ebacdd7fff4706650cc.html">Enum IO_BANK0_GPIO16_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO16__CTRL__INOVER_8h_1aa16ac58c8c01e7d9657a00f71c696ccd.html">Enum IO_BANK0_GPIO16_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO16__CTRL__IRQOVER_8h_1a00a7623006470174b45a1fcdc8e0d445.html">Enum IO_BANK0_GPIO16_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO16__CTRL__OEOVER_8h_1aa85ef4ed68f06e22228756114901b3f1.html">Enum IO_BANK0_GPIO16_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO16__CTRL__OUTOVER_8h_1af4f0ff9665d06239f0ca619bad384fa6.html">Enum IO_BANK0_GPIO16_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO17__CTRL__FUNCSEL_8h_1a5cfcb81e0907bb18068ac3d6901ee143.html">Enum IO_BANK0_GPIO17_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO17__CTRL__INOVER_8h_1a369daf50bef0770c247d0ec119ce2f91.html">Enum IO_BANK0_GPIO17_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO17__CTRL__IRQOVER_8h_1a1ff56842823cdb11166771fe650cd7d6.html">Enum IO_BANK0_GPIO17_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO17__CTRL__OEOVER_8h_1a15d3eec64fc240f201786526ba9c1f8d.html">Enum IO_BANK0_GPIO17_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO17__CTRL__OUTOVER_8h_1accee5b638e4d1233b07eb4830260a63f.html">Enum IO_BANK0_GPIO17_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO18__CTRL__FUNCSEL_8h_1a3cc422ab9315025cfe3ff536650d9456.html">Enum IO_BANK0_GPIO18_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO18__CTRL__INOVER_8h_1a7bd5e2d71d0644a810471ee26f2be022.html">Enum IO_BANK0_GPIO18_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO18__CTRL__IRQOVER_8h_1a04a009e793167851088b1ba19c6a6d45.html">Enum IO_BANK0_GPIO18_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO18__CTRL__OEOVER_8h_1aaf02a8993999cff970f0a20eff6c96a7.html">Enum IO_BANK0_GPIO18_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO18__CTRL__OUTOVER_8h_1a81a7337ae6bc9801b75879f97cfd97b2.html">Enum IO_BANK0_GPIO18_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO19__CTRL__FUNCSEL_8h_1a968a858d991b97e3e44070a9267965c3.html">Enum IO_BANK0_GPIO19_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO19__CTRL__INOVER_8h_1a8a873d811ff0af54a1c4539d8c702273.html">Enum IO_BANK0_GPIO19_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO19__CTRL__IRQOVER_8h_1ae8f0d1947ad1e0b9a244607136b9e52d.html">Enum IO_BANK0_GPIO19_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO19__CTRL__OEOVER_8h_1ad2afbf2aeef8e0666429dc5d64830ee6.html">Enum IO_BANK0_GPIO19_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO19__CTRL__OUTOVER_8h_1a3796c1be9fa20e3c47d335acbf5a218e.html">Enum IO_BANK0_GPIO19_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO1__CTRL__FUNCSEL_8h_1ad6941d1c8b8a5257010a0e6559d540de.html">Enum IO_BANK0_GPIO1_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO1__CTRL__INOVER_8h_1a297d16ca3bb5bba638b9d8d9c28da5a4.html">Enum IO_BANK0_GPIO1_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO1__CTRL__IRQOVER_8h_1ae50513db7ee24214651d7022e8141c59.html">Enum IO_BANK0_GPIO1_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO1__CTRL__OEOVER_8h_1a6696e3b92617611e9587c5b2478b23ec.html">Enum IO_BANK0_GPIO1_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO1__CTRL__OUTOVER_8h_1a2848c4c9f3adf771cce337b7a9b0899b.html">Enum IO_BANK0_GPIO1_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO20__CTRL__FUNCSEL_8h_1ad7daf682631529cb9b2a5f62368c02ad.html">Enum IO_BANK0_GPIO20_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO20__CTRL__INOVER_8h_1af0689e2fbad80afc8af54b1df61f2fd6.html">Enum IO_BANK0_GPIO20_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO20__CTRL__IRQOVER_8h_1a36b8052ede4a54d7f77e5e9b6b8711db.html">Enum IO_BANK0_GPIO20_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO20__CTRL__OEOVER_8h_1a0511273256f591b65585c78dc5c5c151.html">Enum IO_BANK0_GPIO20_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO20__CTRL__OUTOVER_8h_1a80c20bf4794b64f99e03c61edfedbff3.html">Enum IO_BANK0_GPIO20_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO21__CTRL__FUNCSEL_8h_1a04b045c28c3ac31336f40c684361e3cf.html">Enum IO_BANK0_GPIO21_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO21__CTRL__INOVER_8h_1a93dc4657c590448c5fc59d541b9ec71e.html">Enum IO_BANK0_GPIO21_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO21__CTRL__IRQOVER_8h_1adc2ce444e3309e79008ee98edfda51f0.html">Enum IO_BANK0_GPIO21_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO21__CTRL__OEOVER_8h_1a49b7acc8d1c45a867fb6889a14d85f37.html">Enum IO_BANK0_GPIO21_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO21__CTRL__OUTOVER_8h_1a87dcb6161abcf5765ad283218bac9289.html">Enum IO_BANK0_GPIO21_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO22__CTRL__FUNCSEL_8h_1a6e7950fd703eda82bf45b97a8a60e013.html">Enum IO_BANK0_GPIO22_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO22__CTRL__INOVER_8h_1a824c5308b767d16798654d7aa31f7abb.html">Enum IO_BANK0_GPIO22_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO22__CTRL__IRQOVER_8h_1a9683f5ad085a096ad2212b5cc43d1a41.html">Enum IO_BANK0_GPIO22_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO22__CTRL__OEOVER_8h_1a9118b2026ff677029ce68e8f761d4815.html">Enum IO_BANK0_GPIO22_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO22__CTRL__OUTOVER_8h_1a3c3cfd08805e22842cd0c091c411a7f6.html">Enum IO_BANK0_GPIO22_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO23__CTRL__FUNCSEL_8h_1a973770b8c0c2b8aea3cfa33fed9a196b.html">Enum IO_BANK0_GPIO23_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO23__CTRL__INOVER_8h_1a3460a4f516f51fe261dff2e153b5dbe0.html">Enum IO_BANK0_GPIO23_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO23__CTRL__IRQOVER_8h_1acd15321a39c21fa73aa997711e3b1c8a.html">Enum IO_BANK0_GPIO23_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO23__CTRL__OEOVER_8h_1a9923394795fe2b901c3f55980e012c31.html">Enum IO_BANK0_GPIO23_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO23__CTRL__OUTOVER_8h_1ab79e76278fd561a128c3f443404ee359.html">Enum IO_BANK0_GPIO23_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO24__CTRL__FUNCSEL_8h_1a3b20e58d96a9fc12a6ba9db804cd3c76.html">Enum IO_BANK0_GPIO24_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO24__CTRL__INOVER_8h_1a3e36619ca2e106dae915d60984e4b1c1.html">Enum IO_BANK0_GPIO24_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO24__CTRL__IRQOVER_8h_1ae8501d894988300cb362243641850546.html">Enum IO_BANK0_GPIO24_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO24__CTRL__OEOVER_8h_1a2c1f7ef1a80b92967ee8e03945d8c4be.html">Enum IO_BANK0_GPIO24_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO24__CTRL__OUTOVER_8h_1af7c37b523d86ae2f5dd24af46eb2ab81.html">Enum IO_BANK0_GPIO24_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO25__CTRL__FUNCSEL_8h_1a3e9ba339e52924094a179ab2110c4e83.html">Enum IO_BANK0_GPIO25_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO25__CTRL__INOVER_8h_1ac46e1e78fda83f5299252130cb365c5d.html">Enum IO_BANK0_GPIO25_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO25__CTRL__IRQOVER_8h_1a7b3d418357ad155ce7340007c8648653.html">Enum IO_BANK0_GPIO25_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO25__CTRL__OEOVER_8h_1ad1dcdd7291a851208a938ee3cb4ab554.html">Enum IO_BANK0_GPIO25_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO25__CTRL__OUTOVER_8h_1ad140b83b3453f7895adc78e4c00ca0ed.html">Enum IO_BANK0_GPIO25_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO26__CTRL__FUNCSEL_8h_1a7392c219c9e49e71195de77b47a49255.html">Enum IO_BANK0_GPIO26_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO26__CTRL__INOVER_8h_1a0d10c5494ca44ca46a7891bf1b26dead.html">Enum IO_BANK0_GPIO26_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO26__CTRL__IRQOVER_8h_1a00f8d90b2ea2a949e806ec101384a811.html">Enum IO_BANK0_GPIO26_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO26__CTRL__OEOVER_8h_1ade9dc19b767752dd3b80829619d8e027.html">Enum IO_BANK0_GPIO26_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO26__CTRL__OUTOVER_8h_1a69956f4a7fbf9497b4365a6ba6323ba7.html">Enum IO_BANK0_GPIO26_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO27__CTRL__FUNCSEL_8h_1a5b523495112c56f1f4536f2467d4c013.html">Enum IO_BANK0_GPIO27_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO27__CTRL__INOVER_8h_1a12b2d4e8a220a55800161c48042139a6.html">Enum IO_BANK0_GPIO27_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO27__CTRL__IRQOVER_8h_1af8d088bb225124e2809ed4789cabdfb4.html">Enum IO_BANK0_GPIO27_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO27__CTRL__OEOVER_8h_1a16b815c90da3342c9781d54602620f26.html">Enum IO_BANK0_GPIO27_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO27__CTRL__OUTOVER_8h_1a5bf74731914f9ad8fe121316843887e3.html">Enum IO_BANK0_GPIO27_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO28__CTRL__FUNCSEL_8h_1a6457bf0e33b761cd77d28f3cdd22b8bf.html">Enum IO_BANK0_GPIO28_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO28__CTRL__INOVER_8h_1a677362a6be72c8b780a7c2cc95452595.html">Enum IO_BANK0_GPIO28_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO28__CTRL__IRQOVER_8h_1a955fa42175f0eb85cff15ef695b15e0c.html">Enum IO_BANK0_GPIO28_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO28__CTRL__OEOVER_8h_1adee129654d763a5f9644e25219576fef.html">Enum IO_BANK0_GPIO28_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO28__CTRL__OUTOVER_8h_1a3fea211dfa27b25b3b83225acc8badb6.html">Enum IO_BANK0_GPIO28_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO29__CTRL__FUNCSEL_8h_1a829622bcaf6a1bd1f543e532f4f85c42.html">Enum IO_BANK0_GPIO29_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO29__CTRL__INOVER_8h_1a25286cf16141dd3668d1b8cdaf76496d.html">Enum IO_BANK0_GPIO29_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO29__CTRL__IRQOVER_8h_1a30482c7394aef70abdd63050e15251fb.html">Enum IO_BANK0_GPIO29_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO29__CTRL__OEOVER_8h_1a3d2f151c010a676cec6db6236c86958f.html">Enum IO_BANK0_GPIO29_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO29__CTRL__OUTOVER_8h_1a00b2df9e1dbabbcaab508a7a08ae204d.html">Enum IO_BANK0_GPIO29_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO2__CTRL__FUNCSEL_8h_1a8276f1fe90f348b3a2324792fba4049a.html">Enum IO_BANK0_GPIO2_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO2__CTRL__INOVER_8h_1ac53cde862e17d40c46c9667a875cbaaa.html">Enum IO_BANK0_GPIO2_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO2__CTRL__IRQOVER_8h_1a67b53dd4dd914329008d78d5a4268078.html">Enum IO_BANK0_GPIO2_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO2__CTRL__OEOVER_8h_1ac47e0c7a7a23b0973a6c44a00aa8d154.html">Enum IO_BANK0_GPIO2_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO2__CTRL__OUTOVER_8h_1a427ce7c2851f0252f9a7f716b524212c.html">Enum IO_BANK0_GPIO2_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO3__CTRL__FUNCSEL_8h_1a67f025096ac0a27733ee1b8cee8d5c16.html">Enum IO_BANK0_GPIO3_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO3__CTRL__INOVER_8h_1af8be8e434600ded1fff9e95488806bec.html">Enum IO_BANK0_GPIO3_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO3__CTRL__IRQOVER_8h_1a820da50737f5766c44b0f89175bfeadb.html">Enum IO_BANK0_GPIO3_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO3__CTRL__OEOVER_8h_1a482bcedfdf3cd25772ff4dd8ce434602.html">Enum IO_BANK0_GPIO3_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO3__CTRL__OUTOVER_8h_1a3852a7d46e71472947732bbf79fc56f7.html">Enum IO_BANK0_GPIO3_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO4__CTRL__FUNCSEL_8h_1a5ce3f5d8bea2c0452679d6c1852b596c.html">Enum IO_BANK0_GPIO4_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO4__CTRL__INOVER_8h_1ade00ab3ec21cfd07ea43ef8cb611ea40.html">Enum IO_BANK0_GPIO4_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO4__CTRL__IRQOVER_8h_1ad62613208b3df5f8f392515a0ae3db36.html">Enum IO_BANK0_GPIO4_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO4__CTRL__OEOVER_8h_1ac60cf732b298079c5bff513d2980c627.html">Enum IO_BANK0_GPIO4_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO4__CTRL__OUTOVER_8h_1ac2dcebb1c8882abececa0e50276a8b2c.html">Enum IO_BANK0_GPIO4_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO5__CTRL__FUNCSEL_8h_1af02fa967c0b4bb628de273fdb1b04d01.html">Enum IO_BANK0_GPIO5_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO5__CTRL__INOVER_8h_1a772bf542588b8349ea7c0b1bda1bb016.html">Enum IO_BANK0_GPIO5_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO5__CTRL__IRQOVER_8h_1a1d8041d8005a6cdc66e88e29271248b4.html">Enum IO_BANK0_GPIO5_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO5__CTRL__OEOVER_8h_1a6c39d635af3a4e3582c42487c1445552.html">Enum IO_BANK0_GPIO5_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO5__CTRL__OUTOVER_8h_1a3ec863060ef4359a904981c621e7e040.html">Enum IO_BANK0_GPIO5_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO6__CTRL__FUNCSEL_8h_1aad2d393074bca7bf8564cfd30da7bbe6.html">Enum IO_BANK0_GPIO6_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO6__CTRL__INOVER_8h_1a3af0595633d47a36d85190558c583dbb.html">Enum IO_BANK0_GPIO6_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO6__CTRL__IRQOVER_8h_1ae8c96b0b1613e9f50e72563aafa42584.html">Enum IO_BANK0_GPIO6_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO6__CTRL__OEOVER_8h_1a3f61f535812d6402ea34dc1d37254199.html">Enum IO_BANK0_GPIO6_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO6__CTRL__OUTOVER_8h_1a30ab6a94f0db8c810d0d7bbee55db9a5.html">Enum IO_BANK0_GPIO6_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO7__CTRL__FUNCSEL_8h_1a0430610e9cec57675b54f7725445f98a.html">Enum IO_BANK0_GPIO7_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO7__CTRL__INOVER_8h_1a6d9906dc294588fa18410f082494db2b.html">Enum IO_BANK0_GPIO7_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO7__CTRL__IRQOVER_8h_1a03f1affdce299c981a0b1f83f90e0424.html">Enum IO_BANK0_GPIO7_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO7__CTRL__OEOVER_8h_1a5a0863e6446f795903f0e124932e3c50.html">Enum IO_BANK0_GPIO7_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO7__CTRL__OUTOVER_8h_1a7fd49f8e11171e8a06f4fba1d25cc019.html">Enum IO_BANK0_GPIO7_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO8__CTRL__FUNCSEL_8h_1a4614cc16669c8c64895f47baa1b1306b.html">Enum IO_BANK0_GPIO8_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO8__CTRL__INOVER_8h_1a892d08c5480f9e3c5f9bb7433a4af875.html">Enum IO_BANK0_GPIO8_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO8__CTRL__IRQOVER_8h_1a51dcfea055ea049a672ecd075b7f753d.html">Enum IO_BANK0_GPIO8_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO8__CTRL__OEOVER_8h_1affefe34b27c6ecac3813fbe88e3867c8.html">Enum IO_BANK0_GPIO8_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO8__CTRL__OUTOVER_8h_1abc75d245865e182857ccf54d4b3894e2.html">Enum IO_BANK0_GPIO8_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO9__CTRL__FUNCSEL_8h_1a1ef80260ca08df782c5bbd3b538aa239.html">Enum IO_BANK0_GPIO9_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO9__CTRL__INOVER_8h_1a059fcd1827789770a7659ac7e580735e.html">Enum IO_BANK0_GPIO9_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO9__CTRL__IRQOVER_8h_1ab49b61c0f9bac01bfe14f5c2a04400c2.html">Enum IO_BANK0_GPIO9_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO9__CTRL__OEOVER_8h_1afb8d26d873d79350a29a5443fe3d258b.html">Enum IO_BANK0_GPIO9_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO9__CTRL__OUTOVER_8h_1a05bd9819707349cde109979765b674b9.html">Enum IO_BANK0_GPIO9_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a9366559bcaa8d352a269824bf2d2205f.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__INOVER_8h_1a043503d88798e4194caae09fc3c9e8b0.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__IRQOVER_8h_1a3edbc3cd36d339c5433412e0701e68a6.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OEOVER_8h_1a3b68c07e2a248be4ddef394207aca151.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OUTOVER_8h_1a6a9c7d527a98e8327c2b039547f32926.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a5792251adfb1c111493249eeee7c20a5.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__INOVER_8h_1a9d799c9bc9569aa784191d779b333ad9.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__IRQOVER_8h_1a481fde51effda5a029571eeb4f428c4e.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__OEOVER_8h_1afdf0ad72872a89814639c7317f86c61e.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__OUTOVER_8h_1a2ce74cda7d367c1259847f26e43c6de2.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a03fd6a0102916a744ab4105f4fee5f54.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__INOVER_8h_1ab1e4e381a77bb90d8dd511999216d636.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__IRQOVER_8h_1a2d0d455c989c7cec7e333a3ed0e6da70.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__OEOVER_8h_1ab820040d487f67a318833dd2491bcd6a.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__OUTOVER_8h_1a7278d36bbdeeb895e9e0eac5afb239b0.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a90a32833c8412bf171ef47964f64c892.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__INOVER_8h_1a94ecd6334647d6fb0256db664c445912.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__IRQOVER_8h_1a4646fafbe2a2764733bc4ac41df22c8e.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__OEOVER_8h_1a07dbca45aa40621d0872caeb9dfcbca3.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__OUTOVER_8h_1ae9dc63d2cec6fe9b8d80bbd874656b64.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a8ba4b186e35131ec11eae4b6642a4ed0.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__INOVER_8h_1a0dca829ad1402d86c98afe59b377939e.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__IRQOVER_8h_1a89c9747098c3d9e765e35ca37d58e31e.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__OEOVER_8h_1ade442326473a9d7a81d9dba5c263663a.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__OUTOVER_8h_1a7171924886d6ea7c22c8f5061c5fcb84.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aabde7b66ee51755f396a39b7dab72971.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__INOVER_8h_1a56c049a0335382748ecfa0d6c19ef1f2.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__IRQOVER_8h_1a93d8938bc9aebe4c4d9e2596dd9a3c00.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__OEOVER_8h_1aa53b1bdf7e6fc3fd4f12769c6444ad20.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__OUTOVER_8h_1ac7f684ed5607c8df090cf8a63e24e50d.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO0__DRIVE_8h_1a70465de5ebaf2c32a2e94ed3109e2d63.html">Enum PADS_BANK0_GPIO0_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO10__DRIVE_8h_1a419c869dd0c66777d1f9f48ddca44c3e.html">Enum PADS_BANK0_GPIO10_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO11__DRIVE_8h_1a16d5ec91757a8c4048ff244654305663.html">Enum PADS_BANK0_GPIO11_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO12__DRIVE_8h_1a0591956a2437fdf221187374ebb2e2b3.html">Enum PADS_BANK0_GPIO12_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO13__DRIVE_8h_1aa8876cdfa296247566d15497e3cb6d63.html">Enum PADS_BANK0_GPIO13_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO14__DRIVE_8h_1a73eb6397972ce0a3ca306939a6de9259.html">Enum PADS_BANK0_GPIO14_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO15__DRIVE_8h_1a9281ad3edcc6acc7645cdca9c968dc05.html">Enum PADS_BANK0_GPIO15_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO16__DRIVE_8h_1ade7955067644f739e0f4d0e8ebdb65d8.html">Enum PADS_BANK0_GPIO16_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO17__DRIVE_8h_1a4dedb895281e172e5016c54ea59cf8f8.html">Enum PADS_BANK0_GPIO17_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO18__DRIVE_8h_1a495a3222ba58c0b16c8c053f9f53a765.html">Enum PADS_BANK0_GPIO18_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO19__DRIVE_8h_1a11fe285c7c91773fda4a05e64c78ed15.html">Enum PADS_BANK0_GPIO19_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO1__DRIVE_8h_1a14dfd17fcbcb9b7c15c89a70ca2224ff.html">Enum PADS_BANK0_GPIO1_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO20__DRIVE_8h_1a28c3984e25b30bd765c47bbcea79c7e4.html">Enum PADS_BANK0_GPIO20_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO21__DRIVE_8h_1a95aa8bf4c2edeb7e0c9b689206b9c5f3.html">Enum PADS_BANK0_GPIO21_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO22__DRIVE_8h_1ada0d1231ad320848c7fafcac928ff647.html">Enum PADS_BANK0_GPIO22_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO23__DRIVE_8h_1aa68fcc6b7ffb54eaedd046fee2e70c1a.html">Enum PADS_BANK0_GPIO23_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO24__DRIVE_8h_1a023ab73641df00b024eb3a91b93a1495.html">Enum PADS_BANK0_GPIO24_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO25__DRIVE_8h_1a63ed6f118582e9d3a5114c9daaa7ffa5.html">Enum PADS_BANK0_GPIO25_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO26__DRIVE_8h_1ac29bea6a9235b241f70c3212f5abf7d5.html">Enum PADS_BANK0_GPIO26_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO27__DRIVE_8h_1ad480efcc1e0a134da7d33ae1b67faa3e.html">Enum PADS_BANK0_GPIO27_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO28__DRIVE_8h_1ab62ded465b083435637f5e033a050a5a.html">Enum PADS_BANK0_GPIO28_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO29__DRIVE_8h_1abf39ff40eb92db61b3089602e1a22a7e.html">Enum PADS_BANK0_GPIO29_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO2__DRIVE_8h_1a71611ac6772ced742b0bdc8aa4035efc.html">Enum PADS_BANK0_GPIO2_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO3__DRIVE_8h_1a2fbe6e34534273f28739e4eccccc198c.html">Enum PADS_BANK0_GPIO3_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO4__DRIVE_8h_1ad70c7d1b3ad0b5d9bd2397a939a5993a.html">Enum PADS_BANK0_GPIO4_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO5__DRIVE_8h_1ac6aeda1d7601130e6463dcdbc8115346.html">Enum PADS_BANK0_GPIO5_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO6__DRIVE_8h_1a32491598c40f159addaaa953aaea6b68.html">Enum PADS_BANK0_GPIO6_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO7__DRIVE_8h_1aff14b5860ff43eb9bc2bf5eacdb22458.html">Enum PADS_BANK0_GPIO7_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO8__DRIVE_8h_1af15906bb688aa57bd5dc38bed7bc6a89.html">Enum PADS_BANK0_GPIO8_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO9__DRIVE_8h_1ad3f2afc143853e35936d0e16493e9edc.html">Enum PADS_BANK0_GPIO9_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__SWCLK__DRIVE_8h_1a321817be0c3724a840af5e664d7f95de.html">Enum PADS_BANK0_SWCLK_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__SWD__DRIVE_8h_1ad9afd354f7a30f8db19f9e9f6c52553f.html">Enum PADS_BANK0_SWD_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__GPIO__QSPI__SCLK__DRIVE_8h_1a62e057bec8e78824a2142737f060ae3b.html">Enum PADS_QSPI_GPIO_QSPI_SCLK_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__GPIO__QSPI__SD0__DRIVE_8h_1a60266233d7b2215b5c490f4d713eb8f9.html">Enum PADS_QSPI_GPIO_QSPI_SD0_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__GPIO__QSPI__SD1__DRIVE_8h_1a121fa826dbabf375b7ab80bd33afd8b4.html">Enum PADS_QSPI_GPIO_QSPI_SD1_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__GPIO__QSPI__SD2__DRIVE_8h_1accdda19f750ea1f918d6fa5eb0b20918.html">Enum PADS_QSPI_GPIO_QSPI_SD2_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__GPIO__QSPI__SD3__DRIVE_8h_1a1afcf22672ce7b4f1eab2a7f307d93c1.html">Enum PADS_QSPI_GPIO_QSPI_SD3_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__GPIO__QSPI__SS__DRIVE_8h_1a9fc566857f61778d37941299287cb330.html">Enum PADS_QSPI_GPIO_QSPI_SS_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH0__CSR__DIVMODE_8h_1a1b46b13f9686c620c9bd38fd8626a4e5.html">Enum PWM_CH0_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH1__CSR__DIVMODE_8h_1a66389a4af73684679a3a363a45315396.html">Enum PWM_CH1_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH2__CSR__DIVMODE_8h_1afa92a12ec839b6d7732c64415a01fa33.html">Enum PWM_CH2_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH3__CSR__DIVMODE_8h_1ac78eebed2301d1ea4fd840ed8043397b.html">Enum PWM_CH3_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH4__CSR__DIVMODE_8h_1a5a7119444f2f669758d3072698700d82.html">Enum PWM_CH4_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH5__CSR__DIVMODE_8h_1a71e9faebf3bdc2a9f66c2b57b93520a7.html">Enum PWM_CH5_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH6__CSR__DIVMODE_8h_1a7ebc437b7fa3b4e86b4c29824cbd3050.html">Enum PWM_CH6_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH7__CSR__DIVMODE_8h_1a78ef166eddfa7428658eee2e1af5adfa.html">Enum PWM_CH7_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__CTRL__ENABLE_8h_1a3570faca3972fd3da6afb00bbd217276.html">Enum ROSC_CTRL_ENABLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__CTRL__FREQ__RANGE_8h_1a0ebff2e60693c15a35356f0ccb4bfc9e.html">Enum ROSC_CTRL_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__DIV__DIV_8h_1a8847629124ffea7dd3ad4141c64b74f4.html">Enum ROSC_DIV_DIV</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__FREQA__PASSWD_8h_1a8b16f73fc898ba5e40875b284eeb0724.html">Enum ROSC_FREQA_PASSWD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__FREQB__PASSWD_8h_1a7685c62221caa19ef61436d63a3338ee.html">Enum ROSC_FREQB_PASSWD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP0__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ae1dcde94a08be755836fe414b7c3895b.html">Enum USBCTRL_DPRAM_EP0_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP0__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a285cfe63af2e1e4a93496bb4d38d6078.html">Enum USBCTRL_DPRAM_EP0_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP10__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a3eed1f4dbbb9abd1bb58327f27b8f593.html">Enum USBCTRL_DPRAM_EP10_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP10__IN__CONTROL__ENDPOINT__TYPE_8h_1a3ed07d6d2209dbd3592b24f48b9b12ad.html">Enum USBCTRL_DPRAM_EP10_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP10__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a82ce804943d084c0dc895d42dcd515c0.html">Enum USBCTRL_DPRAM_EP10_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP10__OUT__CONTROL__ENDPOINT__TYPE_8h_1ac2f26e08ac53a5c0302f35cb3fc99b38.html">Enum USBCTRL_DPRAM_EP10_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP11__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a4e0a6a78096106688647c98f0906cc3d.html">Enum USBCTRL_DPRAM_EP11_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP11__IN__CONTROL__ENDPOINT__TYPE_8h_1a87ffeaa5a6d1b38b4390ac1047a90450.html">Enum USBCTRL_DPRAM_EP11_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP11__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a87ef599d615fefbf6b93e3ff22a23ce2.html">Enum USBCTRL_DPRAM_EP11_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP11__OUT__CONTROL__ENDPOINT__TYPE_8h_1a010124997a2fb17db530f9a35d0d4994.html">Enum USBCTRL_DPRAM_EP11_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP12__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a399320ed6bfafca2364083e98c3f49ed.html">Enum USBCTRL_DPRAM_EP12_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP12__IN__CONTROL__ENDPOINT__TYPE_8h_1ae59080b6a00b86ab24f0af820062571b.html">Enum USBCTRL_DPRAM_EP12_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP12__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a3651a51d518f6906eb53eb1629fa3475.html">Enum USBCTRL_DPRAM_EP12_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP12__OUT__CONTROL__ENDPOINT__TYPE_8h_1ad8298ac0640f17a621c73cda2764ba82.html">Enum USBCTRL_DPRAM_EP12_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP13__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aed73d62540729622430336f15926b7c1.html">Enum USBCTRL_DPRAM_EP13_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP13__IN__CONTROL__ENDPOINT__TYPE_8h_1a98480379fa9f28cb28c764ce51cef89e.html">Enum USBCTRL_DPRAM_EP13_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP13__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a87bddaebf644ab3b9abc99c4f9ad1d7f.html">Enum USBCTRL_DPRAM_EP13_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP13__OUT__CONTROL__ENDPOINT__TYPE_8h_1ad88387bd1254b2921dc30a04a17f8368.html">Enum USBCTRL_DPRAM_EP13_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP14__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a80e5668b9ca0efccda9419bb6d51b618.html">Enum USBCTRL_DPRAM_EP14_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP14__IN__CONTROL__ENDPOINT__TYPE_8h_1a05200ef99eeb46112af0c1fcc8bc4a90.html">Enum USBCTRL_DPRAM_EP14_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP14__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a62d939579ed4ac5d62366cf6390f2cbf.html">Enum USBCTRL_DPRAM_EP14_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP14__OUT__CONTROL__ENDPOINT__TYPE_8h_1a3938d48110119bb4ba7b975fc3486895.html">Enum USBCTRL_DPRAM_EP14_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP15__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a595bd7878cee65eaa09afeb020b8dfc3.html">Enum USBCTRL_DPRAM_EP15_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP15__IN__CONTROL__ENDPOINT__TYPE_8h_1a1427f6efb1b68ed1cd6f2ecc382af3b2.html">Enum USBCTRL_DPRAM_EP15_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP15__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a156cd57e3de1f72262cef3fa9a79ce93.html">Enum USBCTRL_DPRAM_EP15_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP15__OUT__CONTROL__ENDPOINT__TYPE_8h_1a041bc356c7d327a2996d1df4e11246fa.html">Enum USBCTRL_DPRAM_EP15_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP1__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a0525fecb389be1f4049109add066939e.html">Enum USBCTRL_DPRAM_EP1_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP1__IN__CONTROL__ENDPOINT__TYPE_8h_1a1e9d2e96d61b68b2290d1a3bbabf618c.html">Enum USBCTRL_DPRAM_EP1_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP1__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a7b45b5bbce51ad008b094e8cf4a8e187.html">Enum USBCTRL_DPRAM_EP1_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP1__OUT__CONTROL__ENDPOINT__TYPE_8h_1af619e7f200eab6f3ba5f634f42618cc1.html">Enum USBCTRL_DPRAM_EP1_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP2__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ae5811e6429ca627b2321e9654b63414e.html">Enum USBCTRL_DPRAM_EP2_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP2__IN__CONTROL__ENDPOINT__TYPE_8h_1acb0cd125b5aa7cc482bafee43b2aac5f.html">Enum USBCTRL_DPRAM_EP2_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP2__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a91f2ab8d1128c66e6a1f133040fd65c6.html">Enum USBCTRL_DPRAM_EP2_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP2__OUT__CONTROL__ENDPOINT__TYPE_8h_1a444e0c2036385155f7cc1062126a5557.html">Enum USBCTRL_DPRAM_EP2_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP3__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6b69bf0005c922eacd45eda6f87708a6.html">Enum USBCTRL_DPRAM_EP3_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP3__IN__CONTROL__ENDPOINT__TYPE_8h_1adaa0e041a2241eb6f0199ae9ca184dcb.html">Enum USBCTRL_DPRAM_EP3_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP3__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a9d1a19d501e1fd747fa796d3ed18d58b.html">Enum USBCTRL_DPRAM_EP3_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP3__OUT__CONTROL__ENDPOINT__TYPE_8h_1af355d419587303c6a333f9527e080f1c.html">Enum USBCTRL_DPRAM_EP3_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP4__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ae60e88ef76f44627d8147432f528f292.html">Enum USBCTRL_DPRAM_EP4_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP4__IN__CONTROL__ENDPOINT__TYPE_8h_1a1bcaa1550a484f53e40b8bc5286d7740.html">Enum USBCTRL_DPRAM_EP4_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP4__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aa3a33d213186b1d7bb970fe10a128164.html">Enum USBCTRL_DPRAM_EP4_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP4__OUT__CONTROL__ENDPOINT__TYPE_8h_1aa258f536121737462732bbb1d5be746d.html">Enum USBCTRL_DPRAM_EP4_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP5__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1af01839230baa0b03652af598f1f3f8dd.html">Enum USBCTRL_DPRAM_EP5_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP5__IN__CONTROL__ENDPOINT__TYPE_8h_1afea50e7769ed98a568f4380531a6eff7.html">Enum USBCTRL_DPRAM_EP5_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP5__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a77911f170e770d9fd401cd81fe5974b9.html">Enum USBCTRL_DPRAM_EP5_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP5__OUT__CONTROL__ENDPOINT__TYPE_8h_1aec8a5bd8d13101fae4680c2551a076a3.html">Enum USBCTRL_DPRAM_EP5_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP6__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a92548adf93f4bf4dfa4dc83156a40f39.html">Enum USBCTRL_DPRAM_EP6_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP6__IN__CONTROL__ENDPOINT__TYPE_8h_1a4bd33cd65be5eee5c8c4231378d9904e.html">Enum USBCTRL_DPRAM_EP6_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP6__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a7b84fb2d7bae9b7d17e72ab94c709a4e.html">Enum USBCTRL_DPRAM_EP6_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP6__OUT__CONTROL__ENDPOINT__TYPE_8h_1ac3c7b5c0c093582b85749159c002ae5c.html">Enum USBCTRL_DPRAM_EP6_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP7__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aec4c45882811117fe58aa64e86615f46.html">Enum USBCTRL_DPRAM_EP7_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP7__IN__CONTROL__ENDPOINT__TYPE_8h_1a550a0840fe29ad5663343c04c8273668.html">Enum USBCTRL_DPRAM_EP7_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP7__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ac7429bddb1b1b5843aad8236e7ecd916.html">Enum USBCTRL_DPRAM_EP7_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP7__OUT__CONTROL__ENDPOINT__TYPE_8h_1a8e887c69781a08eea732cc308ef5a152.html">Enum USBCTRL_DPRAM_EP7_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP8__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a1ab50386d72b7ecee467d9fd16f8345e.html">Enum USBCTRL_DPRAM_EP8_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP8__IN__CONTROL__ENDPOINT__TYPE_8h_1a9b118bf2b2bd8d298b7b48e5fcf42aed.html">Enum USBCTRL_DPRAM_EP8_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP8__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a840d50806f6ded5bdae809d19ef05956.html">Enum USBCTRL_DPRAM_EP8_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP8__OUT__CONTROL__ENDPOINT__TYPE_8h_1afdece070c85912eb1f62e7e53262a473.html">Enum USBCTRL_DPRAM_EP8_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP9__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a0e7b335ce3bd05c04291ff0d9e95e828.html">Enum USBCTRL_DPRAM_EP9_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP9__IN__CONTROL__ENDPOINT__TYPE_8h_1a00b79986be53b363190a98e90168347f.html">Enum USBCTRL_DPRAM_EP9_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP9__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6f29448b26bb5840662e2172d27d1576.html">Enum USBCTRL_DPRAM_EP9_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP9__OUT__CONTROL__ENDPOINT__TYPE_8h_1a027b0a94b17ddfb47d7a5e8a0c245acc.html">Enum USBCTRL_DPRAM_EP9_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__CTRLR0__SPI__FRF_8h_1a5e607f6cf8b26adf8cfe17da1f39f831.html">Enum XIP_SSI_CTRLR0_SPI_FRF</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__CTRLR0__TMOD_8h_1a0a19e44e64772621a71f387c1e455435.html">Enum XIP_SSI_CTRLR0_TMOD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a5c55168b6c6dcfd960e404e21b7469a3.html">Enum XIP_SSI_SPI_CTRLR0_INST_L</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a5d1e8f22429f4624ad07ebfefaa01e88.html">Enum XIP_SSI_SPI_CTRLR0_TRANS_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__CTRL__ENABLE_8h_1a3f8895aac6a4e34c918d67fe2f083cb9.html">Enum XOSC_CTRL_ENABLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__CTRL__FREQ__RANGE_8h_1a4d20b2b85550b28fff85dbab673e344b.html">Enum XOSC_CTRL_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__STATUS__FREQ__RANGE_8h_1a4c0a3d6fc14dd5b6a6a4f2d6a59bbf08.html">Enum XOSC_STATUS_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__common_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL0__PERFSEL0_8h_1a4fc8349eb321cc01786807cad0f85ba0.html">Function RP2040::from_string(const char *, BUSCTRL_PERFSEL0_PERFSEL0&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL1__PERFSEL1_8h_1af2727dbc13a1bdb3bc53fbe37ad213b8.html">Function RP2040::from_string(const char *, BUSCTRL_PERFSEL1_PERFSEL1&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL2__PERFSEL2_8h_1a7c65ca51405eb557b7be857a2d52ffd7.html">Function RP2040::from_string(const char *, BUSCTRL_PERFSEL2_PERFSEL2&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL3__PERFSEL3_8h_1a277f7e689dc982c6408d8ddfb2687194.html">Function RP2040::from_string(const char *, BUSCTRL_PERFSEL3_PERFSEL3&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1af10c56302eb98996fe3a419b63c64875.html">Function RP2040::from_string(const char *, CLOCKS_CLK_ADC_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ada691ce965e3ed555cc570a75a3f174b.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT0_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a2424d8c92523a4da93b6c3191aa353fb.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT1_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a0b67863198f6a43a40e5bee978966249.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT2_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1abc1f2a3dd705f5d4f9547a830af3bfa0.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT3_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1ad46fddfec0e3eddaca6ef8930edb791f.html">Function RP2040::from_string(const char *, CLOCKS_CLK_PERI_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a886c72abd525f917cfa62a90fcce9f63.html">Function RP2040::from_string(const char *, CLOCKS_CLK_REF_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7dd2f0969e47fdb394c6acbca430784e.html">Function RP2040::from_string(const char *, CLOCKS_CLK_REF_CTRL_SRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ac915605f64c53317ee5e382e0dc49818.html">Function RP2040::from_string(const char *, CLOCKS_CLK_RTC_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1abbc017deefea3fa9a079ef9eb58d0471.html">Function RP2040::from_string(const char *, CLOCKS_CLK_SYS_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae43d2aaab19cc1f79d163c6078a1f68d.html">Function RP2040::from_string(const char *, CLOCKS_CLK_USB_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1a2c783d6efc059e6873f319ebf851c337.html">Function RP2040::from_string(const char *, CLOCKS_FC0_SRC_FC0_SRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH0__CTRL__TRIG__DATA__SIZE_8h_1ab9b770118bef03a020915f343c588d57.html">Function RP2040::from_string(const char *, DMA_CH0_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH0__CTRL__TRIG__RING__SIZE_8h_1adf8199bc983d09c7334cb7d4c9f5e87c.html">Function RP2040::from_string(const char *, DMA_CH0_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH0__CTRL__TRIG__TREQ__SEL_8h_1a3db8285fe12d5201daafa2b084c26dce.html">Function RP2040::from_string(const char *, DMA_CH0_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH10__CTRL__TRIG__DATA__SIZE_8h_1ab3c6a54d3e18239c41177df75f42ccc6.html">Function RP2040::from_string(const char *, DMA_CH10_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH10__CTRL__TRIG__RING__SIZE_8h_1af094145551017d335f2f374eb6c4ca34.html">Function RP2040::from_string(const char *, DMA_CH10_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH10__CTRL__TRIG__TREQ__SEL_8h_1a0284307cdf6c9f0baa53c7d2aec5c8a9.html">Function RP2040::from_string(const char *, DMA_CH10_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH11__CTRL__TRIG__DATA__SIZE_8h_1a02f40f365df7c02975c4025822421a2c.html">Function RP2040::from_string(const char *, DMA_CH11_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH11__CTRL__TRIG__RING__SIZE_8h_1a60598e500e2c3abe2e185058e99780b0.html">Function RP2040::from_string(const char *, DMA_CH11_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH11__CTRL__TRIG__TREQ__SEL_8h_1a1d2ef1f1e8f769a094375b51e1a1ded9.html">Function RP2040::from_string(const char *, DMA_CH11_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH1__CTRL__TRIG__DATA__SIZE_8h_1a7d06cb942e45b8eeef8a2ad54eb3d837.html">Function RP2040::from_string(const char *, DMA_CH1_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH1__CTRL__TRIG__RING__SIZE_8h_1a52a89a5ab434fe02425850b254021d12.html">Function RP2040::from_string(const char *, DMA_CH1_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH1__CTRL__TRIG__TREQ__SEL_8h_1a95a136ef134dbf7ebdd866a3be2e58fa.html">Function RP2040::from_string(const char *, DMA_CH1_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH2__CTRL__TRIG__DATA__SIZE_8h_1a27f80cf611120447d6ff5fad6cad2c4b.html">Function RP2040::from_string(const char *, DMA_CH2_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH2__CTRL__TRIG__RING__SIZE_8h_1abed69fdb67d25da0dd7130b03dfdb883.html">Function RP2040::from_string(const char *, DMA_CH2_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH2__CTRL__TRIG__TREQ__SEL_8h_1a69c9f46045dda727e9b0d0798a48a53a.html">Function RP2040::from_string(const char *, DMA_CH2_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH3__CTRL__TRIG__DATA__SIZE_8h_1a5e4ef7bca5369e96a1d6231c855428d3.html">Function RP2040::from_string(const char *, DMA_CH3_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH3__CTRL__TRIG__RING__SIZE_8h_1a98bb78e697339c9685949786cc33d4a0.html">Function RP2040::from_string(const char *, DMA_CH3_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH3__CTRL__TRIG__TREQ__SEL_8h_1aa067cc8ca26cf5a6a14fe27b67784628.html">Function RP2040::from_string(const char *, DMA_CH3_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH4__CTRL__TRIG__DATA__SIZE_8h_1a752ac01fa4ab92d53564c5fad89e5c2e.html">Function RP2040::from_string(const char *, DMA_CH4_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH4__CTRL__TRIG__RING__SIZE_8h_1a5eec681f5002c3aba5abb0465e6f4f5b.html">Function RP2040::from_string(const char *, DMA_CH4_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH4__CTRL__TRIG__TREQ__SEL_8h_1a95cad6869ee5b65e82c019afcfe10e4a.html">Function RP2040::from_string(const char *, DMA_CH4_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH5__CTRL__TRIG__DATA__SIZE_8h_1a294fb596f5ada3c7c54e29cb885fc38c.html">Function RP2040::from_string(const char *, DMA_CH5_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH5__CTRL__TRIG__RING__SIZE_8h_1a83be0f2d0b970bc4a8c0683b81d1c69a.html">Function RP2040::from_string(const char *, DMA_CH5_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH5__CTRL__TRIG__TREQ__SEL_8h_1a47a83457c345ddf67df100a65f253df2.html">Function RP2040::from_string(const char *, DMA_CH5_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH6__CTRL__TRIG__DATA__SIZE_8h_1abc6eef47e582b78289e13c5f8c1c0dc8.html">Function RP2040::from_string(const char *, DMA_CH6_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH6__CTRL__TRIG__RING__SIZE_8h_1a755e4f0ba95b069ff9b6b1673ac548c3.html">Function RP2040::from_string(const char *, DMA_CH6_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH6__CTRL__TRIG__TREQ__SEL_8h_1a196c0c4f60406cca7b963c2bffbe4164.html">Function RP2040::from_string(const char *, DMA_CH6_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH7__CTRL__TRIG__DATA__SIZE_8h_1a152021293d1dc79324f92792cf97db52.html">Function RP2040::from_string(const char *, DMA_CH7_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH7__CTRL__TRIG__RING__SIZE_8h_1a062e60c72d284c0a9c779de72fec3be9.html">Function RP2040::from_string(const char *, DMA_CH7_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH7__CTRL__TRIG__TREQ__SEL_8h_1ae8fb4c9f27aa7aad73fae3fe78344c8b.html">Function RP2040::from_string(const char *, DMA_CH7_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH8__CTRL__TRIG__DATA__SIZE_8h_1aca2a757b703cd8e935488c77c695a838.html">Function RP2040::from_string(const char *, DMA_CH8_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH8__CTRL__TRIG__RING__SIZE_8h_1a9e19b692eed8a4e5d99977bb781326a6.html">Function RP2040::from_string(const char *, DMA_CH8_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH8__CTRL__TRIG__TREQ__SEL_8h_1ae9d5a2c733dafae8dab0e42c296202f3.html">Function RP2040::from_string(const char *, DMA_CH8_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH9__CTRL__TRIG__DATA__SIZE_8h_1ad187625e46e2ee09eb8807284e6d23ed.html">Function RP2040::from_string(const char *, DMA_CH9_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH9__CTRL__TRIG__RING__SIZE_8h_1ad4dbed58bdee78cce4bca6b662fc2101.html">Function RP2040::from_string(const char *, DMA_CH9_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH9__CTRL__TRIG__TREQ__SEL_8h_1a54d25eebcd2a82e85d7eda73d30b376d.html">Function RP2040::from_string(const char *, DMA_CH9_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1aff42bdae9df90dba3cd3cde082374083.html">Function RP2040::from_string(const char *, DMA_SNIFF_CTRL_CALC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C0__IC__CON__SPEED_8h_1a9ca11ea23e1f2b907ac5ca693a91c902.html">Function RP2040::from_string(const char *, I2C0_IC_CON_SPEED&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__FUNCSEL_8h_1a7e180d0cf1df3539d3624ba6e5a5ad0d.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO0_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__INOVER_8h_1a0f40cc2d08439bb6994154618b41db2a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO0_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__IRQOVER_8h_1aa7a608b8d0ea0ef01a67f84d750fa07f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO0_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__OEOVER_8h_1a55a2ba9e579d18071914232a6200d7bd.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO0_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__OUTOVER_8h_1aba394614f11967d772705adec965f368.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO0_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__FUNCSEL_8h_1a1847f1b2e8fd5b84845bc261f1ecf3cf.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO10_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__INOVER_8h_1ac1ea2e598c3c6490bf693d28af04bbf4.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO10_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__IRQOVER_8h_1afabc04aaa873cd83c4b450dd9c9b2085.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO10_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__OEOVER_8h_1a2607d2ac7d49df762d7ac941c0ea1c77.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO10_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__OUTOVER_8h_1a88c401351a824940e25456ab0f79ed5e.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO10_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__FUNCSEL_8h_1afa611baaf2c81cf0a8fc34e4d1d78180.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO11_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__INOVER_8h_1a7631abce4436775e65713362d4a48e53.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO11_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__IRQOVER_8h_1a9f1699240ec41da8ce77b400168cf4b3.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO11_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__OEOVER_8h_1aaffd8202382624d0b85c3921ea1f3df8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO11_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__OUTOVER_8h_1a47ccb28ee9a027022c6d00a03bdd6489.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO11_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__FUNCSEL_8h_1a7f671e3497749bc4d56a808fbb47346f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO12_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__INOVER_8h_1a77e841419da8dae3d5d290e28639f2a0.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO12_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__IRQOVER_8h_1a20555bfab0673e70a67c48d9d9edcf57.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO12_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__OEOVER_8h_1a2a4262bcadee7bc8cf6a69b1107a9c87.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO12_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__OUTOVER_8h_1af5a404e8a5536471c7d98296f4a788ac.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO12_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__FUNCSEL_8h_1a047554dcb7c9567824d682eeaadf099d.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO13_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__INOVER_8h_1adfff630d764bcc40d465ed28cd20d8f8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO13_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__IRQOVER_8h_1a7b408b83ebbbbdb3997f7389acf79efc.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO13_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__OEOVER_8h_1a1307c60fa238580c2266facd8c08c31e.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO13_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__OUTOVER_8h_1a06c252200a64ff376d394a4344210159.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO13_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__FUNCSEL_8h_1a7331134a671c3681dd885781d65f903a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO14_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__INOVER_8h_1a78375b0296a680361d3001d4d1e0ba72.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO14_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__IRQOVER_8h_1a2717ff681c31a486b7e3550526f5838f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO14_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__OEOVER_8h_1a460b3fadd4f3b7ae129be0d5b3aff6e5.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO14_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__OUTOVER_8h_1a836cd04da92e158957690d9e2a1f7694.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO14_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__FUNCSEL_8h_1a150f2d38f944e480c67129efe2639dc0.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO15_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__INOVER_8h_1aacff74ae753f22267dbaabb006ddc81e.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO15_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__IRQOVER_8h_1a5a22046ca6a1423d5dea2591de33decf.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO15_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__OEOVER_8h_1a89861382a3e1386a9b9823f380b54eab.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO15_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__OUTOVER_8h_1a82f11a147daba8de6c5afcc8e1c3e002.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO15_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__FUNCSEL_8h_1a7b0bd67fff30e9dfcab1700622c84105.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO16_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__INOVER_8h_1ace843d0854555c132f7b43dc51061d6a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO16_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__IRQOVER_8h_1a0b5b322048d665ae0d3ecc1c4404478f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO16_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__OEOVER_8h_1a561511f8c8ce599ee6198bcf01165e59.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO16_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__OUTOVER_8h_1a7129627f7bba0fd5d3180455a522ede9.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO16_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__FUNCSEL_8h_1a003f590db96576b5d9bd69b0554cada4.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO17_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__INOVER_8h_1a1a0841397bf78eb81493dcfe150b1c18.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO17_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__IRQOVER_8h_1a1950fe94447b66f0ab2230caf58411ea.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO17_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__OEOVER_8h_1ab00884b2b9abacf0f2d6abe6a5a403b2.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO17_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__OUTOVER_8h_1a883d514f2e6825efe60242689602cf53.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO17_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__FUNCSEL_8h_1ac99b8bc4b14ec25c71c8e782440c76ac.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO18_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__INOVER_8h_1a9f7affbd406d773e7c3795ae542dc9aa.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO18_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__IRQOVER_8h_1a47fe3b6eade467ebb7f89f6b79cfded7.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO18_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__OEOVER_8h_1a6400c1d56dd14e67b5e0eae76fc32a61.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO18_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__OUTOVER_8h_1ac69a802872b8bcefce4e6e09abb1d475.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO18_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__FUNCSEL_8h_1aa937dd53df43d4eedca27da56b4fc1e5.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO19_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__INOVER_8h_1a1e42542fe712c6ce44b1498f51daa6d4.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO19_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__IRQOVER_8h_1a49de807083fe9cc74e56fe48409125ba.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO19_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__OEOVER_8h_1abd3be90a724b2911920f4e38a5ef942e.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO19_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__OUTOVER_8h_1a73e7e1d5c872879e13c249a5dbfbbd31.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO19_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__FUNCSEL_8h_1a81d32466bfbd15557e3fb4daf75c54c8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO1_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__INOVER_8h_1aa032092d09f7d8ac1eca54b8b62aaa5d.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO1_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__IRQOVER_8h_1ab452ef6345ca885e9f9c4b87a9be1687.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO1_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__OEOVER_8h_1a01a6a91b309b645f177d0d89958af865.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO1_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__OUTOVER_8h_1aa10fed0510d6a8285987d39e661a3357.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO1_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__FUNCSEL_8h_1a18b2784130f82aed97ddda1629d9120b.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO20_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__INOVER_8h_1ada899c572bb82f4c21a81b4c3c8096c9.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO20_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__IRQOVER_8h_1ad879fb72637f9e733f31f65cae249242.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO20_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__OEOVER_8h_1a3cf97b3507933117be3d8e121d0defc1.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO20_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__OUTOVER_8h_1a0d3d625e70bedb4f268c38cf45cc79a4.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO20_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__FUNCSEL_8h_1a9c452d5dfa6e835a33cbbee11c828689.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO21_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__INOVER_8h_1a97b5d5070cb171ca07fb9efc98695314.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO21_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__IRQOVER_8h_1ae2916e63c0f75d7587b0d507d71b3990.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO21_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__OEOVER_8h_1a544e6df1e671dabfdbdffac13e66b016.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO21_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__OUTOVER_8h_1a10e7df091745aa17010819d72fe7fe4a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO21_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__FUNCSEL_8h_1a72dcd7429ccc8fd6d1276a337c3dce82.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO22_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__INOVER_8h_1a943bc02c08fb082fd7230be34946ee6a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO22_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__IRQOVER_8h_1a5fa26bd3bc9d6806dc5f1b39e60705a0.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO22_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__OEOVER_8h_1afb3ef1db807c900967c80d2201b578d9.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO22_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__OUTOVER_8h_1a02fcbd5c18fbfe9ad02924934a5e78e7.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO22_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__FUNCSEL_8h_1a96105f033a82fa1851acf3f99c7bf6df.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO23_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__INOVER_8h_1a41c6de42e6aee24710db900e79d075c0.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO23_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__IRQOVER_8h_1a584486c6856afad3ca189cce9378443f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO23_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__OEOVER_8h_1ace89e5bece392f7cfcb6d607f6521f9c.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO23_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__OUTOVER_8h_1a8af872de7f90ca24205e28e7d36ddcce.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO23_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__FUNCSEL_8h_1a2ff6ed52e0927336cba3827dbd8881a1.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO24_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__INOVER_8h_1a1c28b6c2d4d699bdfbd38769c2df05c0.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO24_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__IRQOVER_8h_1a6cfd1ca47e348881c879c542a0991ce9.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO24_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__OEOVER_8h_1a0795636432cb9e99ada76ff2ee66a9e8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO24_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__OUTOVER_8h_1a65ca768635380d5c35a44832b66fdecf.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO24_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__FUNCSEL_8h_1a374731d7334428696beb10792fa23276.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO25_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__INOVER_8h_1a91c45f15d74c862912b93a65e7d1f37b.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO25_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__IRQOVER_8h_1a491895acc90ff6c34d97880f49265355.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO25_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__OEOVER_8h_1a288443b2bd0cfeea4b30007f29646398.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO25_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__OUTOVER_8h_1ae4b1cc9eaf06114a3481e89158909d98.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO25_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__FUNCSEL_8h_1a3112cae4cf0004eff63036b75d0606c8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO26_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__INOVER_8h_1aa5fcf448f52436d0f6f33324cad8d2b8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO26_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__IRQOVER_8h_1a43168614c75faebcd08df874e33d5912.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO26_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__OEOVER_8h_1adea9795b089f0a24fa066408e8187e89.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO26_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__OUTOVER_8h_1a6091a92662454f10db3ea0fb8053274f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO26_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__FUNCSEL_8h_1a278d8863d3a90824969cbbc983404b6d.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO27_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__INOVER_8h_1add18bb18085afa285fcab62bfe4afe80.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO27_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__IRQOVER_8h_1afa7f3ba4c5dfb807ed33768093cfa2ef.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO27_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__OEOVER_8h_1aa4e389ef132a39ae94934f9ddc965fbe.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO27_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__OUTOVER_8h_1ade7017b345fc69b73347b24e4656ba39.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO27_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__FUNCSEL_8h_1a5e430f2c6d71268ae7bfd5513f7e75a3.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO28_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__INOVER_8h_1aef11c0599812da0835457dff727e2938.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO28_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__IRQOVER_8h_1a45a023d4271252c69cd8e75b02910287.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO28_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__OEOVER_8h_1abb7da41f651e84e19d1a4e32c18b48bf.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO28_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__OUTOVER_8h_1a06e08c2f4ada876d9eda2a0152af439c.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO28_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__FUNCSEL_8h_1aaf2a65e718aca5101dc45380b3cab7c2.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO29_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__INOVER_8h_1af4144e656461f7c724d5a42e8379ab2e.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO29_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__IRQOVER_8h_1a2602686e97bbfca68cda8dca8a0f4653.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO29_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__OEOVER_8h_1aba8ed50efe7698d4200b94f555f6909d.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO29_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__OUTOVER_8h_1abc5831809bc291e22234fd2eea33e2d5.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO29_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__FUNCSEL_8h_1af51d137dffadb6e880ca936c9a6c46a0.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO2_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__INOVER_8h_1aa4201dcb7c8b7b7add20ff2a1be923f4.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO2_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__IRQOVER_8h_1a7d2d611f96e7e6e406cadcd42cc769e6.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO2_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__OEOVER_8h_1acabd225063b7cb9a2271216d6ac5a47b.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO2_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__OUTOVER_8h_1abe7e94bf3ad51da491460b7ab1540e43.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO2_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__FUNCSEL_8h_1a330dbe0d2e71a24fc2c13cd3108f42fb.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO3_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__INOVER_8h_1a95099ebaa4ca9396c14001aff8452f95.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO3_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__IRQOVER_8h_1a5b063d469319ec55b81f2a3c9abb3d66.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO3_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__OEOVER_8h_1af09fb5e521b2ce7ed89bb475569d4a32.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO3_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__OUTOVER_8h_1abb5ba9ea5c16dc7f8d52fa5406309e01.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO3_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__FUNCSEL_8h_1abd72c7227442652a202be61d84fcbe9c.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO4_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__INOVER_8h_1afb2709498edd7f66a4deb3aa68c63cf7.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO4_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__IRQOVER_8h_1ae265330e4dbf789214909f74a747d634.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO4_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__OEOVER_8h_1a628640f0402594cfda13ea792599d77e.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO4_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__OUTOVER_8h_1a2b6d6a4b8e06d0350ffbfff9252a24ac.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO4_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__FUNCSEL_8h_1adc2dde1b492735ae6c135adc10d6be8a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO5_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__INOVER_8h_1acb21f4d50d18c3954c5ccdeada0d2a11.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO5_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__IRQOVER_8h_1a33aabb946956a1dec601678411ecb139.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO5_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__OEOVER_8h_1a725689fb5ba8db4c5e66aeadd5942aed.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO5_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__OUTOVER_8h_1ab37949405945ed8f22e4683ada31380a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO5_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__FUNCSEL_8h_1a7cd12683521ccb387b565842c8130804.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO6_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__INOVER_8h_1a017c692b600925d5a5674938f3f45582.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO6_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__IRQOVER_8h_1a4fd1abd51c5ba5f3385747b709b3d241.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO6_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__OEOVER_8h_1a472f30d82396e3675d65c88d9d26f063.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO6_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__OUTOVER_8h_1a2b014e03ee487e973c28ea9596b5416f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO6_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__FUNCSEL_8h_1a0df7a9023c0977c461368fc4bc40d7c8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO7_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__INOVER_8h_1aa35d8da13bf6d5671e58119826fd93bb.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO7_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__IRQOVER_8h_1a9067c36587fca9868d142612effd935f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO7_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__OEOVER_8h_1ac48a6358e8b46b4277b928ba2f24a4a4.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO7_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__OUTOVER_8h_1a97958a96f76108fc968855acc23be627.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO7_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__FUNCSEL_8h_1a2aaee69ff2d28889af53efd69def4b73.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO8_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__INOVER_8h_1adc32b51af5d93c372dfbccf7d609a64d.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO8_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__IRQOVER_8h_1a11d470f6f7c9d930662f9ad1dbb34dda.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO8_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__OEOVER_8h_1a6a02d21b818b49f5ea24ee6df31999c2.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO8_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__OUTOVER_8h_1a8fa4bc1898ee6aaf82703170040b8616.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO8_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__FUNCSEL_8h_1a5c769508c805b3ad72d875da41beabdf.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO9_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__INOVER_8h_1a8d5c1da5e6abb179ad3e8bb775921bef.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO9_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__IRQOVER_8h_1a4f7c130105659fb8a70f332cd2247ff1.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO9_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__OEOVER_8h_1a70fdca804850b239ea9fa21a259533b7.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO9_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__OUTOVER_8h_1ab1162ce7fdddf0df5099e576ab6e328b.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO9_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a81976f291539dc6a90ce3e6dc252c0ae.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__INOVER_8h_1aa7c0d321d8e475eb856ac0daa5459be8.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__IRQOVER_8h_1a228b2e86cb7eac933a86656b9058f2f0.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OEOVER_8h_1a2bb1ba31a149b04cccdec0ae8f7e7ea1.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OUTOVER_8h_1acfffdd1335ff7d48455c71f30689b9d4.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1ad37b083a1a6605451a6acba538e2253a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__INOVER_8h_1a241d2b341fca375146fb2c4935c725e0.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__IRQOVER_8h_1a9bca98c3fef28e57c89e5860e71ae897.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__OEOVER_8h_1a42b9730c89a3e3ac44faa6cf02fab45c.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__OUTOVER_8h_1ad333c6d513b6b7a16dac3ed812066dfd.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a761f16bf7ec164a18d24e8212c35722e.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__INOVER_8h_1ab083a4929ad12fad73639c768aacc373.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__IRQOVER_8h_1afd80c41eb2fec5cb5975871756192764.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__OEOVER_8h_1ad9e4b81495530499314394ec0f6b34e3.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__OUTOVER_8h_1a79cc0947ca9b4c6c9ef07a1d1942a12f.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a180f5a664bcdf1646af84f693375e8b5.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__INOVER_8h_1a8a19f3a5f8ae9966ea175be88a9fda1e.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__IRQOVER_8h_1a59aa1608f4a2a2f3623703d0a8191a01.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__OEOVER_8h_1a14108d7510e33dea2abbc5bb6f159d4e.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__OUTOVER_8h_1ac0fd1e688c61dfc30579bd5161f3965b.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1af619ff15af8a53ec0392176672156d8a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__INOVER_8h_1aa34a5b9d58b6c74181574b9fb417ebc9.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__IRQOVER_8h_1a147c791bc44555e1468d3be4d6da7922.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__OEOVER_8h_1ab80ccb93e50a2d8dd5742361fa4b46a9.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__OUTOVER_8h_1a931f7eb8c93d71837ab4c853e60ce29b.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1a023e87878a3394eedaf5504ffec3f851.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__INOVER_8h_1a1b5259af3722897320fe47ab30f21a24.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__IRQOVER_8h_1a905d5ca858ebb7a6fe7f3aad41ba5eea.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__OEOVER_8h_1abd47d4c6f8a6a07c13df867f6fd80d9a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__OUTOVER_8h_1a82f2de81a4dd5e51468e78ff19aaeda0.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO0__DRIVE_8h_1a55f43f1ec402f1884bb55ede4910734c.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO0_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO10__DRIVE_8h_1a54c3af09803ae15ca94de039cac43d38.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO10_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO11__DRIVE_8h_1adab1ce172f16067971dc93a15afacd41.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO11_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO12__DRIVE_8h_1a43dcb0c9f9f392903c231faa9cd98979.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO12_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO13__DRIVE_8h_1a3b811633aee9fdd14f362ed101dd677e.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO13_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO14__DRIVE_8h_1a92cf9189b8a26a43a9743cc68e3ddd5c.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO14_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO15__DRIVE_8h_1aa6ca94655dadd21cd2e4307c2b066f4e.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO15_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO16__DRIVE_8h_1a93cd1e38f184e81afe63ce50a6e843c5.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO16_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO17__DRIVE_8h_1a36b4ec76bdf0158bb742945dcc42f761.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO17_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO18__DRIVE_8h_1a296028a8a62b8baa67588521e4158edd.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO18_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO19__DRIVE_8h_1a0ddd0055744b395b9e92851380a4dabb.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO19_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO1__DRIVE_8h_1aa6c2abdadaf21d4bc85ec06d917c10f2.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO1_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO20__DRIVE_8h_1a42b125000d0b6c712bbbd73f41a41956.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO20_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO21__DRIVE_8h_1aefe06db0f37298b2d9b724ebb7419b6c.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO21_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO22__DRIVE_8h_1a25a3775ece8f24595c2da5b9e74acdf3.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO22_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO23__DRIVE_8h_1a363d1879b26af2835def882d90ace2ff.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO23_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO24__DRIVE_8h_1a83633cc5b43eb2c6b02f997d9de57380.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO24_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO25__DRIVE_8h_1ad5d4a555ee8879010387d6b7e2a66d9a.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO25_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO26__DRIVE_8h_1ace320916a4557438de4372bd9a9b8ae0.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO26_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO27__DRIVE_8h_1acff1aa93f30c0f500c1925bf33527e8f.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO27_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO28__DRIVE_8h_1aef72e5cf654537d371227e11b2dd1e8e.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO28_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO29__DRIVE_8h_1a224c9a48ddfbc3a0cfe7acf8292460b5.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO29_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO2__DRIVE_8h_1a5b99e0e2656185917d6ddd0e689c608c.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO2_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO3__DRIVE_8h_1a915d81ab6ef84842f4a670ffa603280e.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO3_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO4__DRIVE_8h_1af5dcc1cba376941fd9a90fb968be7c73.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO4_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO5__DRIVE_8h_1a7d6087c6ccd33e18b15b7d03fefd2505.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO5_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO6__DRIVE_8h_1aee88e8f8b4922275471d25c88b1a1a84.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO6_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO7__DRIVE_8h_1a6a8ab58a83e9bac2106afe01d2aa48ca.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO7_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO8__DRIVE_8h_1aea0b0868f94454ea1ef4411f4ff2419b.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO8_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO9__DRIVE_8h_1a2c0862bee2228b78c7bebd11bba71f29.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO9_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__SWCLK__DRIVE_8h_1a06220a61b8fe756d8f3533f353655fab.html">Function RP2040::from_string(const char *, PADS_BANK0_SWCLK_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__SWD__DRIVE_8h_1a8350d3eadece080bc2854ebfd55483ff.html">Function RP2040::from_string(const char *, PADS_BANK0_SWD_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SCLK__DRIVE_8h_1aab4ca452a209fe3a2389f78d9d6f49a4.html">Function RP2040::from_string(const char *, PADS_QSPI_GPIO_QSPI_SCLK_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD0__DRIVE_8h_1a83b9f9425aace537dffa188a7a0f6fd6.html">Function RP2040::from_string(const char *, PADS_QSPI_GPIO_QSPI_SD0_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD1__DRIVE_8h_1a219d61b4505c8d33c71a41b17ffbc908.html">Function RP2040::from_string(const char *, PADS_QSPI_GPIO_QSPI_SD1_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD2__DRIVE_8h_1aa0a257f25cab8a70c71a47a952a824c5.html">Function RP2040::from_string(const char *, PADS_QSPI_GPIO_QSPI_SD2_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD3__DRIVE_8h_1abfd0dd0248360ffd927340c29a8e50b8.html">Function RP2040::from_string(const char *, PADS_QSPI_GPIO_QSPI_SD3_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SS__DRIVE_8h_1affe460cf0633024e18a6e0d57b1e9a0f.html">Function RP2040::from_string(const char *, PADS_QSPI_GPIO_QSPI_SS_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH0__CSR__DIVMODE_8h_1a64f641d09daa66adf37c69e07fb85abe.html">Function RP2040::from_string(const char *, PWM_CH0_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH1__CSR__DIVMODE_8h_1a0c9a5191e4be189c46a7513532d27628.html">Function RP2040::from_string(const char *, PWM_CH1_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH2__CSR__DIVMODE_8h_1ae3e84d4a1747ee5f46da5c535ea85c63.html">Function RP2040::from_string(const char *, PWM_CH2_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH3__CSR__DIVMODE_8h_1a4847cdb4e18f7e10e0827ae67404ae11.html">Function RP2040::from_string(const char *, PWM_CH3_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH4__CSR__DIVMODE_8h_1a6d3bc62f007258c42863ffd28c549aac.html">Function RP2040::from_string(const char *, PWM_CH4_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH5__CSR__DIVMODE_8h_1a383286e50888d0cdb96c6690132e8a18.html">Function RP2040::from_string(const char *, PWM_CH5_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH6__CSR__DIVMODE_8h_1a12ac5afba9436cc77fb2584f8abeeca8.html">Function RP2040::from_string(const char *, PWM_CH6_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH7__CSR__DIVMODE_8h_1aa656a1c4385eb0e50d299ae3ce5bf302.html">Function RP2040::from_string(const char *, PWM_CH7_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1ac21d9eaa29308b37dc27ade9bf318b0a.html">Function RP2040::from_string(const char *, ROSC_CTRL_ENABLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1aef7a55da107efa799c6b9b20c59d2617.html">Function RP2040::from_string(const char *, ROSC_CTRL_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1acd343d8509d0bf69a9ab65ba930fe267.html">Function RP2040::from_string(const char *, ROSC_DIV_DIV&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a12a81d28c957bc7d3b11ad033ee79e30.html">Function RP2040::from_string(const char *, ROSC_FREQA_PASSWD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1ad01541112286c190686befb17fcdf650.html">Function RP2040::from_string(const char *, ROSC_FREQB_PASSWD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP0__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab917e2b1ab804100f5a98d84b70ba71c.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP0_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP0__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a49a2480ae5966d755ff3935aef9cffd2.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP0_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab593190d6755d0692bad1efd974500fc.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP10_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__IN__CONTROL__ENDPOINT__TYPE_8h_1aa8c5230e4045cf785c8671c7dcc0ca37.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP10_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aa98906ae7ff224d37afb4f8a8cafd7bd.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP10_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__OUT__CONTROL__ENDPOINT__TYPE_8h_1a6dda4c6b5c69294b8b9be872226fb0fe.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP10_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a716b440a4458ac1a689cb2da9f89115f.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP11_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__IN__CONTROL__ENDPOINT__TYPE_8h_1a814c87f17e9402876139e1018a721497.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP11_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1abb1d98b010b6b17ba9c54802b9af32d5.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP11_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__OUT__CONTROL__ENDPOINT__TYPE_8h_1aad556ad7e2a97f13bd61f1a57eabd0b2.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP11_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a7941c74af9f01ec3c2d2d0ac5de48383.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP12_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__IN__CONTROL__ENDPOINT__TYPE_8h_1acef8dfbc313139e20ccdda8d84a5b451.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP12_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a03c77fa13ccd43cbadaa38d62d88b752.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP12_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__OUT__CONTROL__ENDPOINT__TYPE_8h_1a0efcf157a8cc27b3b902650bd04f6cc0.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP12_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a1def06f1446998eeaab096c707088c5c.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP13_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__IN__CONTROL__ENDPOINT__TYPE_8h_1a3a9c12bdcddb26af09197e989423ba56.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP13_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a736418e8416e6f3d5d8bbee6cb458ebb.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP13_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__OUT__CONTROL__ENDPOINT__TYPE_8h_1a36b75bdc969e9b3a15623dfde8545809.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP13_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ae56a0144269e6012abef046bb7fed00c.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP14_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__IN__CONTROL__ENDPOINT__TYPE_8h_1a700118bdd70cfc1174c4e590e55b42aa.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP14_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a7c34df457e400bb7fd45298d551eda53.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP14_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__OUT__CONTROL__ENDPOINT__TYPE_8h_1af05172ef4c16f6ab9106999ac11dfdc5.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP14_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a0ddb378bba41c541f065864cc9613dbf.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP15_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__IN__CONTROL__ENDPOINT__TYPE_8h_1ac6dc3ef7b3939c740cf2c3fbb95040b5.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP15_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a59e17c9bd4eeb1e3f7691051a2b15431.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP15_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__OUT__CONTROL__ENDPOINT__TYPE_8h_1aaecb480128387f033635520bb1ac3b4c.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP15_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab1f73b372de69454eb6e63097d42bd80.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP1_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__IN__CONTROL__ENDPOINT__TYPE_8h_1a3f8998e5b53b6f66cd2109fc49a2e888.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP1_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ac75cac9e54c4f7088bd231c938cf9fcb.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP1_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__OUT__CONTROL__ENDPOINT__TYPE_8h_1a5fe3b31f0a6f9c3fbe0d4f7823c5eddb.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP1_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ad88f23993f5509259ca45c9085a7d2e0.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP2_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__IN__CONTROL__ENDPOINT__TYPE_8h_1a4dd68577c71bc921291597b807732f7b.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP2_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a13e73174a6263f91ebc12f3156a89b2f.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP2_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__OUT__CONTROL__ENDPOINT__TYPE_8h_1a794562a9a73377ec7a32a57debbc2eee.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP2_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a7f60d78ae4029d86a5f2e43d9a550738.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP3_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__IN__CONTROL__ENDPOINT__TYPE_8h_1a0b685fb5f2be76a462c1b8b7a17a6a41.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP3_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a4bdd2df07720e7027adcfd5701606d39.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP3_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__OUT__CONTROL__ENDPOINT__TYPE_8h_1af9c44f2b8f7d05182f4b1b760153712a.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP3_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a47b62957f29ba5d4f83d350586e8507a.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP4_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__IN__CONTROL__ENDPOINT__TYPE_8h_1abae28dcc5bc39863932dc977cdc6f986.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP4_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a4ca96aa4374f5f99a54d9a66d5fa874d.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP4_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__OUT__CONTROL__ENDPOINT__TYPE_8h_1ad2c8d2eebd0d27ebf3bc7c78c405756d.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP4_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a58cba5d4c0a4966adb32abb51ca7e926.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP5_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__IN__CONTROL__ENDPOINT__TYPE_8h_1a062e2560324cd6c37051981e7a285ca6.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP5_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a30cb9cebf835593eb07af989447ddbc3.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP5_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__OUT__CONTROL__ENDPOINT__TYPE_8h_1ac6595b9f76a3efd7b73ff6cb94f9eb6c.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP5_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a5368cfdfff3cff0993e25dd444895f98.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP6_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__IN__CONTROL__ENDPOINT__TYPE_8h_1aedd860c418acbbd9e449c6e9a74d8b99.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP6_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a275c38af62fe1131475ecdbd650473ce.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP6_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__OUT__CONTROL__ENDPOINT__TYPE_8h_1a9f42a61b8f5c591d34deedaf1c023532.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP6_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aaae93c5bbed7b37156617b34be88a693.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP7_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__IN__CONTROL__ENDPOINT__TYPE_8h_1ada175f177993c2ccc909c722b7ea47b1.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP7_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1afac01b49553a3659685eb00b3f521ef7.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP7_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__OUT__CONTROL__ENDPOINT__TYPE_8h_1ae3c789da97707bd48b4c4af4a45fb2bf.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP7_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a37c38ecc759afa1b159980570d4d6eda.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP8_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__IN__CONTROL__ENDPOINT__TYPE_8h_1ae2300f97c71f3847b067ab552f92f481.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP8_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a745889f1904c713bc0009a638323c96d.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP8_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__OUT__CONTROL__ENDPOINT__TYPE_8h_1a68eab41cc66d4d18f0a17b0b9130c0cb.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP8_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a3279215d8deb91bf24c88a94f549dc5d.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP9_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__IN__CONTROL__ENDPOINT__TYPE_8h_1a9a7c2f8485711d7c9c4c6630676858c6.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP9_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a214b263bbc138e43c8ae852673ae1212.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP9_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__OUT__CONTROL__ENDPOINT__TYPE_8h_1a81bd5c1795f906d7fd03cd507e7e80c4.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP9_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1aa82a146ff5caafdeefa18ff56a635d19.html">Function RP2040::from_string(const char *, XIP_SSI_CTRLR0_SPI_FRF&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1aaf081d5bedf99b3e2e5c24c844e6e9e9.html">Function RP2040::from_string(const char *, XIP_SSI_CTRLR0_TMOD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1aa05679f3418b0205b8b44ddcbf9fc67d.html">Function RP2040::from_string(const char *, XIP_SSI_SPI_CTRLR0_INST_L&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a1c6ea7bd536c0a622c8e9d46a2f14329.html">Function RP2040::from_string(const char *, XIP_SSI_SPI_CTRLR0_TRANS_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1aeaf70c93b9b325bdd85f3d002dad8ea5.html">Function RP2040::from_string(const char *, XOSC_CTRL_ENABLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1ac4576136381f416907a240f81d04830e.html">Function RP2040::from_string(const char *, XOSC_CTRL_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1ae409249f30af95b4622ea79254c265ff.html">Function RP2040::from_string(const char *, XOSC_STATUS_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL0__PERFSEL0_8h_1ae3e2a552c85cf208b87cc14fbde6144a.html">Function RP2040::to_string(BUSCTRL_PERFSEL0_PERFSEL0)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL1__PERFSEL1_8h_1ace02c88ad397372b89d10caa0b073f20.html">Function RP2040::to_string(BUSCTRL_PERFSEL1_PERFSEL1)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL2__PERFSEL2_8h_1a05482481c737ce2aab56c46df4f3b67d.html">Function RP2040::to_string(BUSCTRL_PERFSEL2_PERFSEL2)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL3__PERFSEL3_8h_1a2ade387caa1fa09bcc8f9c4641f378ea.html">Function RP2040::to_string(BUSCTRL_PERFSEL3_PERFSEL3)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a97fd9b012e4b7643f628aa5907c3b68c.html">Function RP2040::to_string(CLOCKS_CLK_ADC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1a7c385cce0e4d6a1da347cfc708e556a4.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT0_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a5dc5c5da7bbf10276c6e23a3cf4db2ef.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT1_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a26422a2d01506d6b3cde398980a84d45.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT2_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1aebee46d9c35b73af731705f9767e1c4d.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT3_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a44ccb23d69aaaa0659bce2849816c6bf.html">Function RP2040::to_string(CLOCKS_CLK_PERI_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5a3a689afd72317c354233c19e4317cc.html">Function RP2040::to_string(CLOCKS_CLK_REF_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a8cea234e6eb8ee3a15e0cedfa9226849.html">Function RP2040::to_string(CLOCKS_CLK_REF_CTRL_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a6230594496687659e47bbccdf3b7fc3b.html">Function RP2040::to_string(CLOCKS_CLK_RTC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a102eddfaec54200ccc1944ca1a4a7a0e.html">Function RP2040::to_string(CLOCKS_CLK_SYS_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1adc769038d30a62f27d0a4080baa44e80.html">Function RP2040::to_string(CLOCKS_CLK_USB_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1ab0c389630018ecfb8f826eab9f516898.html">Function RP2040::to_string(CLOCKS_FC0_SRC_FC0_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH0__CTRL__TRIG__DATA__SIZE_8h_1a445cb4d7e2340df7c9b3e12942af16ae.html">Function RP2040::to_string(DMA_CH0_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH0__CTRL__TRIG__RING__SIZE_8h_1ab5a14544dce0075ac25400d2afafbafe.html">Function RP2040::to_string(DMA_CH0_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH0__CTRL__TRIG__TREQ__SEL_8h_1a4d9ab80e80522d5289af994b17e410b9.html">Function RP2040::to_string(DMA_CH0_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH10__CTRL__TRIG__DATA__SIZE_8h_1a1c4d2aae108662e237cb00cc706c7e39.html">Function RP2040::to_string(DMA_CH10_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH10__CTRL__TRIG__RING__SIZE_8h_1ae4f1c7e17ce38cd22a923e189db8da85.html">Function RP2040::to_string(DMA_CH10_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH10__CTRL__TRIG__TREQ__SEL_8h_1a1d2f0f1480df71c3d983025f16f16f85.html">Function RP2040::to_string(DMA_CH10_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH11__CTRL__TRIG__DATA__SIZE_8h_1a6302c5d773449d2612221ea9289aecae.html">Function RP2040::to_string(DMA_CH11_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH11__CTRL__TRIG__RING__SIZE_8h_1a3ed55d8f6a127742f0865cd10d6966cb.html">Function RP2040::to_string(DMA_CH11_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH11__CTRL__TRIG__TREQ__SEL_8h_1a59678ef66f527c4b60f18be737eec585.html">Function RP2040::to_string(DMA_CH11_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH1__CTRL__TRIG__DATA__SIZE_8h_1a6836d21c706bd8a0640cdd6a8db62489.html">Function RP2040::to_string(DMA_CH1_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH1__CTRL__TRIG__RING__SIZE_8h_1a4f9b05db65b40576b33df4c7eea7d846.html">Function RP2040::to_string(DMA_CH1_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH1__CTRL__TRIG__TREQ__SEL_8h_1a2ff31ed774398f83be15b665aa7b9a8d.html">Function RP2040::to_string(DMA_CH1_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH2__CTRL__TRIG__DATA__SIZE_8h_1ac6061b126e2f6076b0335731265b51cf.html">Function RP2040::to_string(DMA_CH2_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH2__CTRL__TRIG__RING__SIZE_8h_1ad386681e2832c9d9f692f15939bccda9.html">Function RP2040::to_string(DMA_CH2_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH2__CTRL__TRIG__TREQ__SEL_8h_1aed7a2d0500a3339972042fc03a38a09d.html">Function RP2040::to_string(DMA_CH2_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH3__CTRL__TRIG__DATA__SIZE_8h_1a0eeb68f79aeaf7ce872a019e5d8bba29.html">Function RP2040::to_string(DMA_CH3_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH3__CTRL__TRIG__RING__SIZE_8h_1af2c9bda644687cef82f84ee8ac39a40c.html">Function RP2040::to_string(DMA_CH3_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH3__CTRL__TRIG__TREQ__SEL_8h_1a01668ac7a16e61ecdb97ddb54ae9cb63.html">Function RP2040::to_string(DMA_CH3_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH4__CTRL__TRIG__DATA__SIZE_8h_1a24b5c6d2db29216d9be3194b4987e616.html">Function RP2040::to_string(DMA_CH4_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH4__CTRL__TRIG__RING__SIZE_8h_1a97290a71aa75512985d450f4b6b8cf96.html">Function RP2040::to_string(DMA_CH4_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH4__CTRL__TRIG__TREQ__SEL_8h_1a03026d40edc2c71d6c8f87bf60b3a17b.html">Function RP2040::to_string(DMA_CH4_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH5__CTRL__TRIG__DATA__SIZE_8h_1a9b5e77bd23d44e60ea761358c5b5a015.html">Function RP2040::to_string(DMA_CH5_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH5__CTRL__TRIG__RING__SIZE_8h_1a7e3d94e40786eba7f958964e906c273e.html">Function RP2040::to_string(DMA_CH5_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH5__CTRL__TRIG__TREQ__SEL_8h_1acb58a4e6997f22606620408d8a143e33.html">Function RP2040::to_string(DMA_CH5_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH6__CTRL__TRIG__DATA__SIZE_8h_1ae77f1334aedf1323be9cb63601ee9fd6.html">Function RP2040::to_string(DMA_CH6_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH6__CTRL__TRIG__RING__SIZE_8h_1aeaa48d86a68578a1d69d3a4791e1032b.html">Function RP2040::to_string(DMA_CH6_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH6__CTRL__TRIG__TREQ__SEL_8h_1aa352fe3eca70e5755f7239d25dfd9cdb.html">Function RP2040::to_string(DMA_CH6_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH7__CTRL__TRIG__DATA__SIZE_8h_1a77476a0e1bf107058530ad06474a209a.html">Function RP2040::to_string(DMA_CH7_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH7__CTRL__TRIG__RING__SIZE_8h_1a6bfba0983612234115d7fc59b2a3c407.html">Function RP2040::to_string(DMA_CH7_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH7__CTRL__TRIG__TREQ__SEL_8h_1a17d909e224a0a5d3e4abab29efe8ce63.html">Function RP2040::to_string(DMA_CH7_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH8__CTRL__TRIG__DATA__SIZE_8h_1ab4ce1076159b192a3d8ca3bdba00e7a5.html">Function RP2040::to_string(DMA_CH8_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH8__CTRL__TRIG__RING__SIZE_8h_1a55745879efe0b8af26c3bd71e23f7637.html">Function RP2040::to_string(DMA_CH8_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH8__CTRL__TRIG__TREQ__SEL_8h_1a82e02a22bc56af027a0e722292cf46e8.html">Function RP2040::to_string(DMA_CH8_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH9__CTRL__TRIG__DATA__SIZE_8h_1aee1dfcea251a5ffdb1cfddbf12fd0e63.html">Function RP2040::to_string(DMA_CH9_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH9__CTRL__TRIG__RING__SIZE_8h_1a7d5ca8358d32b8a7b3fdbe06646eec45.html">Function RP2040::to_string(DMA_CH9_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH9__CTRL__TRIG__TREQ__SEL_8h_1aa1bae3840a52aaa1b8f580e1fef59eba.html">Function RP2040::to_string(DMA_CH9_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1a7e9acafc7d91b512a03034df932f40b9.html">Function RP2040::to_string(DMA_SNIFF_CTRL_CALC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C0__IC__CON__SPEED_8h_1a473991e78fea74c814577d2f97f6ee05.html">Function RP2040::to_string(I2C0_IC_CON_SPEED)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__FUNCSEL_8h_1a08c26e268e711206eb0450292bc6379c.html">Function RP2040::to_string(IO_BANK0_GPIO0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__INOVER_8h_1ac2c42c5fd075d231fe7dfd0e86587feb.html">Function RP2040::to_string(IO_BANK0_GPIO0_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__IRQOVER_8h_1a5bdc709e477790034b93b5231ce023d5.html">Function RP2040::to_string(IO_BANK0_GPIO0_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__OEOVER_8h_1acb976e7789651b420b8c4c39217f1848.html">Function RP2040::to_string(IO_BANK0_GPIO0_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__OUTOVER_8h_1a5184f2a6ecce6401ef5d02837d27a82f.html">Function RP2040::to_string(IO_BANK0_GPIO0_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__FUNCSEL_8h_1a6e2678e61bf02ffcb2e7fe9218027a14.html">Function RP2040::to_string(IO_BANK0_GPIO10_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__INOVER_8h_1a7d965007a4a064266f16b1d5a5d8b51f.html">Function RP2040::to_string(IO_BANK0_GPIO10_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__IRQOVER_8h_1a04ffb94b2f6a0718f54267c251fabd9e.html">Function RP2040::to_string(IO_BANK0_GPIO10_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__OEOVER_8h_1a698447559fddf78bdd7c6a6745d19ee9.html">Function RP2040::to_string(IO_BANK0_GPIO10_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__OUTOVER_8h_1a74e1b25d9a5c26df6c2bd9abfc9563d8.html">Function RP2040::to_string(IO_BANK0_GPIO10_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__FUNCSEL_8h_1a9002b716042d8ba57227b71527dbb2a2.html">Function RP2040::to_string(IO_BANK0_GPIO11_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__INOVER_8h_1a68f1bc9ac7f96eca7d783072e39f2a6b.html">Function RP2040::to_string(IO_BANK0_GPIO11_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__IRQOVER_8h_1a9649e72dd9fa69881ac282395b5a3348.html">Function RP2040::to_string(IO_BANK0_GPIO11_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__OEOVER_8h_1af0484d5af52954162122b6e64cf06edf.html">Function RP2040::to_string(IO_BANK0_GPIO11_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__OUTOVER_8h_1a4ff91cf5b660f1b178d2a99dcb78af20.html">Function RP2040::to_string(IO_BANK0_GPIO11_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__FUNCSEL_8h_1a2febf84aa40f342b45f2eb9a995d6f84.html">Function RP2040::to_string(IO_BANK0_GPIO12_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__INOVER_8h_1a08748e5e3d8b30bac920ba19c6629751.html">Function RP2040::to_string(IO_BANK0_GPIO12_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__IRQOVER_8h_1af61e468692aff25c5fcd65bc0e24451d.html">Function RP2040::to_string(IO_BANK0_GPIO12_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__OEOVER_8h_1a8a547c3938603c379fa5721bed64c048.html">Function RP2040::to_string(IO_BANK0_GPIO12_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__OUTOVER_8h_1a22bf32ed1ee0d9ad2dfd14250e37ff7a.html">Function RP2040::to_string(IO_BANK0_GPIO12_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__FUNCSEL_8h_1a45cbe479f879e962508412829230d4ea.html">Function RP2040::to_string(IO_BANK0_GPIO13_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__INOVER_8h_1a70643e94e1e085e92a403563a357f398.html">Function RP2040::to_string(IO_BANK0_GPIO13_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__IRQOVER_8h_1a3f49f87522acc124fd0faf113d6386c9.html">Function RP2040::to_string(IO_BANK0_GPIO13_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__OEOVER_8h_1aa05e1a63d0279fd176c2a74f602ec2d3.html">Function RP2040::to_string(IO_BANK0_GPIO13_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__OUTOVER_8h_1a8915770d8ab9221dc5e263574084a858.html">Function RP2040::to_string(IO_BANK0_GPIO13_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__FUNCSEL_8h_1a391b133f6b0960b1e64c46ea114f6363.html">Function RP2040::to_string(IO_BANK0_GPIO14_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__INOVER_8h_1a11a5004fa1828d06521a3a8ad3f27344.html">Function RP2040::to_string(IO_BANK0_GPIO14_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__IRQOVER_8h_1aa6bc8a8624eff04c912fb660da7d88d5.html">Function RP2040::to_string(IO_BANK0_GPIO14_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__OEOVER_8h_1a0b349ac2d5d741cc0634bed4e36016d7.html">Function RP2040::to_string(IO_BANK0_GPIO14_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__OUTOVER_8h_1a2d4383874fbd8b7e78df9e0aa7e6697b.html">Function RP2040::to_string(IO_BANK0_GPIO14_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__FUNCSEL_8h_1a5a250fbc5b32499a90c1f050f50a2e7b.html">Function RP2040::to_string(IO_BANK0_GPIO15_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__INOVER_8h_1a8e5dbedb1a40fc7cd7592f1fd3a34864.html">Function RP2040::to_string(IO_BANK0_GPIO15_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__IRQOVER_8h_1a3ae059853a20cb7dfdd803946d23c247.html">Function RP2040::to_string(IO_BANK0_GPIO15_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__OEOVER_8h_1aab2b655897ca3267a0321e9a9bd9b2bc.html">Function RP2040::to_string(IO_BANK0_GPIO15_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__OUTOVER_8h_1a52ff0f27ae0192cc674944a7f1921ac5.html">Function RP2040::to_string(IO_BANK0_GPIO15_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__FUNCSEL_8h_1a96c557a886d9d0ad82a431ec519f6b0b.html">Function RP2040::to_string(IO_BANK0_GPIO16_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__INOVER_8h_1a58224678e0ea9640c5bb9aadcbdc152a.html">Function RP2040::to_string(IO_BANK0_GPIO16_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__IRQOVER_8h_1aa752285ce9ddbde219d3d72a5bb3b169.html">Function RP2040::to_string(IO_BANK0_GPIO16_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__OEOVER_8h_1a85d85de4048a05e24f7a3e75316b7621.html">Function RP2040::to_string(IO_BANK0_GPIO16_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__OUTOVER_8h_1a712671c448fde6a17aefce9936233314.html">Function RP2040::to_string(IO_BANK0_GPIO16_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__FUNCSEL_8h_1a78dc7f846f964e72a34a4681d5aeda90.html">Function RP2040::to_string(IO_BANK0_GPIO17_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__INOVER_8h_1a045a6b729b8e92b16d504ee561edf4f6.html">Function RP2040::to_string(IO_BANK0_GPIO17_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__IRQOVER_8h_1a6114791857f6de83858c059e07e7ffd5.html">Function RP2040::to_string(IO_BANK0_GPIO17_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__OEOVER_8h_1a187a6ac6be70c26d06701f607b535ec1.html">Function RP2040::to_string(IO_BANK0_GPIO17_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__OUTOVER_8h_1a60d4431ee229685922a87c5611ff0cd0.html">Function RP2040::to_string(IO_BANK0_GPIO17_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__FUNCSEL_8h_1a0fda287f2546e61dd86a6086c1d4484b.html">Function RP2040::to_string(IO_BANK0_GPIO18_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__INOVER_8h_1a7e778e8a1800246abf8a76c3dd255363.html">Function RP2040::to_string(IO_BANK0_GPIO18_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__IRQOVER_8h_1a6d9d926b73d74051e70e834025b0a291.html">Function RP2040::to_string(IO_BANK0_GPIO18_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__OEOVER_8h_1ae20aa85908be2a314ae017f03e5c5136.html">Function RP2040::to_string(IO_BANK0_GPIO18_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__OUTOVER_8h_1a5bcbf5f53e5817495d3f72824478c2b2.html">Function RP2040::to_string(IO_BANK0_GPIO18_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__FUNCSEL_8h_1acea5c5f3c36419a06ef8f2e4d19ad8b1.html">Function RP2040::to_string(IO_BANK0_GPIO19_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__INOVER_8h_1abaafebbad9209ae1d6cbe63a93a01599.html">Function RP2040::to_string(IO_BANK0_GPIO19_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__IRQOVER_8h_1ac03ce850ad1ceeb2ddf3348136941484.html">Function RP2040::to_string(IO_BANK0_GPIO19_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__OEOVER_8h_1ab37f8d3b7873f783554339f83c3af0fb.html">Function RP2040::to_string(IO_BANK0_GPIO19_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__OUTOVER_8h_1a2a1be8619856c062fd7d29e8ac3b9be1.html">Function RP2040::to_string(IO_BANK0_GPIO19_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__FUNCSEL_8h_1a0f8fb02f79e64beb8c4fea92fec42f0d.html">Function RP2040::to_string(IO_BANK0_GPIO1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__INOVER_8h_1afb778c17a133897a4cd662a271f2b46f.html">Function RP2040::to_string(IO_BANK0_GPIO1_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__IRQOVER_8h_1ae7b96064581ed7db8bc58a1f7c72998d.html">Function RP2040::to_string(IO_BANK0_GPIO1_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__OEOVER_8h_1aa476f86c2ae3ac2e91cd18d24b2082e9.html">Function RP2040::to_string(IO_BANK0_GPIO1_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__OUTOVER_8h_1ae0661df4e4f47b152605a091ac5bf1bc.html">Function RP2040::to_string(IO_BANK0_GPIO1_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__FUNCSEL_8h_1a5041e03eb1b126e418522c097ad5b6f2.html">Function RP2040::to_string(IO_BANK0_GPIO20_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__INOVER_8h_1a7af39354eb59d22065ab4cb7f6ea612f.html">Function RP2040::to_string(IO_BANK0_GPIO20_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__IRQOVER_8h_1ae539f9febdabb223d6fb47196e669523.html">Function RP2040::to_string(IO_BANK0_GPIO20_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__OEOVER_8h_1acd76f55debbf5edc21ea0a2fa6948e74.html">Function RP2040::to_string(IO_BANK0_GPIO20_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__OUTOVER_8h_1ad41e90097595aa3d30ad66e73bd44d6c.html">Function RP2040::to_string(IO_BANK0_GPIO20_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__FUNCSEL_8h_1a53c2214253de4c204cd70a9fffbd9914.html">Function RP2040::to_string(IO_BANK0_GPIO21_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__INOVER_8h_1a502e16d53fa3420c0a0e740cf3ad347c.html">Function RP2040::to_string(IO_BANK0_GPIO21_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__IRQOVER_8h_1a7e2d1190a815d51e6f02ff4ad14b62b6.html">Function RP2040::to_string(IO_BANK0_GPIO21_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__OEOVER_8h_1ab1890637f9231ddde0ceb7ddb404d20e.html">Function RP2040::to_string(IO_BANK0_GPIO21_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__OUTOVER_8h_1aef117aa85ad8a0c8616844d7118833bc.html">Function RP2040::to_string(IO_BANK0_GPIO21_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__FUNCSEL_8h_1aec75e6910ad199267239d392f185e725.html">Function RP2040::to_string(IO_BANK0_GPIO22_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__INOVER_8h_1a65c386899f0f72aa37b98f8119d3dc28.html">Function RP2040::to_string(IO_BANK0_GPIO22_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__IRQOVER_8h_1ab8a0fab85491725a73f7214ecded7951.html">Function RP2040::to_string(IO_BANK0_GPIO22_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__OEOVER_8h_1a3adf98ce0977970a697ceb18893c2fb0.html">Function RP2040::to_string(IO_BANK0_GPIO22_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__OUTOVER_8h_1ab790a34e39d4453483767385b98d9df3.html">Function RP2040::to_string(IO_BANK0_GPIO22_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__FUNCSEL_8h_1a3d0cad47b722cf5ff370251f1bb27dc7.html">Function RP2040::to_string(IO_BANK0_GPIO23_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__INOVER_8h_1a36c68a343d79316bcfd550f0b89a45d7.html">Function RP2040::to_string(IO_BANK0_GPIO23_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__IRQOVER_8h_1a97912749c6ade0bf8708054bc09c82ef.html">Function RP2040::to_string(IO_BANK0_GPIO23_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__OEOVER_8h_1a9aeef7b18d057337274178f592dd7344.html">Function RP2040::to_string(IO_BANK0_GPIO23_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__OUTOVER_8h_1ab4ed26468495b80877189e25186f48ab.html">Function RP2040::to_string(IO_BANK0_GPIO23_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__FUNCSEL_8h_1ab0809ac55831810c5ae9c357b906f01f.html">Function RP2040::to_string(IO_BANK0_GPIO24_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__INOVER_8h_1a830cb245af3e570a795452f0534fc881.html">Function RP2040::to_string(IO_BANK0_GPIO24_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__IRQOVER_8h_1a69dd3b9d4a72ed20b62f0e36377c1f2f.html">Function RP2040::to_string(IO_BANK0_GPIO24_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__OEOVER_8h_1ae8e53e72467fc0077058e67bce18c9b6.html">Function RP2040::to_string(IO_BANK0_GPIO24_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__OUTOVER_8h_1a38f6925ae6df1fe796b564bea11c2874.html">Function RP2040::to_string(IO_BANK0_GPIO24_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__FUNCSEL_8h_1a2f8faa7de48b7cd89c76639618dfd895.html">Function RP2040::to_string(IO_BANK0_GPIO25_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__INOVER_8h_1aa97b6baef4ae0e4b762ea0b962291fbd.html">Function RP2040::to_string(IO_BANK0_GPIO25_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__IRQOVER_8h_1a88368ca637cd62b9b7fd4e38cff830e7.html">Function RP2040::to_string(IO_BANK0_GPIO25_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__OEOVER_8h_1a400df1bb3f8baad1b57c4527d61cab28.html">Function RP2040::to_string(IO_BANK0_GPIO25_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__OUTOVER_8h_1a7d0d9c8c779fd8385a5eea48958fd4ea.html">Function RP2040::to_string(IO_BANK0_GPIO25_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__FUNCSEL_8h_1adf10ba20c24fe75f2b84494cba17856c.html">Function RP2040::to_string(IO_BANK0_GPIO26_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__INOVER_8h_1a3abd28aee9dbeb5e0ba8564e2d044066.html">Function RP2040::to_string(IO_BANK0_GPIO26_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__IRQOVER_8h_1a5c3f353e3dc6aa6a7bcd2c4fe58bce62.html">Function RP2040::to_string(IO_BANK0_GPIO26_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__OEOVER_8h_1a63c78502967b660498538cf33442ae3a.html">Function RP2040::to_string(IO_BANK0_GPIO26_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__OUTOVER_8h_1a5107106e9c6209e365ad1a90db970728.html">Function RP2040::to_string(IO_BANK0_GPIO26_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__FUNCSEL_8h_1ad59fc61f1bdb8351f3367433a03f653f.html">Function RP2040::to_string(IO_BANK0_GPIO27_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__INOVER_8h_1ae38e0dec211ca3080428796c2c9ae1ce.html">Function RP2040::to_string(IO_BANK0_GPIO27_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__IRQOVER_8h_1afdaf5b0c1ed9463a8583d52c17852942.html">Function RP2040::to_string(IO_BANK0_GPIO27_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__OEOVER_8h_1ab8b362089e76b705f35846261d5cc4d3.html">Function RP2040::to_string(IO_BANK0_GPIO27_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__OUTOVER_8h_1ac3e6457c5526de66415fd6dbe7811f06.html">Function RP2040::to_string(IO_BANK0_GPIO27_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__FUNCSEL_8h_1adefd6a3643dd2dd07f44b1438828bb3e.html">Function RP2040::to_string(IO_BANK0_GPIO28_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__INOVER_8h_1a2ad666f5dd6996dfbba2abf9a89d336f.html">Function RP2040::to_string(IO_BANK0_GPIO28_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__IRQOVER_8h_1a36c98bc65a3ea767d0d4011ad568f32e.html">Function RP2040::to_string(IO_BANK0_GPIO28_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__OEOVER_8h_1ad2467c11855407ee2637cc8811125d5b.html">Function RP2040::to_string(IO_BANK0_GPIO28_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__OUTOVER_8h_1a8c2cb3646b4b26a93a70d690608f92b0.html">Function RP2040::to_string(IO_BANK0_GPIO28_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__FUNCSEL_8h_1ae7b78652b53a0f1b0203a4071c5b8b4f.html">Function RP2040::to_string(IO_BANK0_GPIO29_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__INOVER_8h_1a2e1a6c3153dd577ffeb650161fb025df.html">Function RP2040::to_string(IO_BANK0_GPIO29_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__IRQOVER_8h_1a9a8a25ff7c983018181da9d2adcf3576.html">Function RP2040::to_string(IO_BANK0_GPIO29_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__OEOVER_8h_1a3b612bf52eab6f55d6c342c9767ccc76.html">Function RP2040::to_string(IO_BANK0_GPIO29_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__OUTOVER_8h_1af2ae016c9ae3a3b4c0802eb01bae82cf.html">Function RP2040::to_string(IO_BANK0_GPIO29_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__FUNCSEL_8h_1ae704106571dd3dd4b6ac7f2b1b97ada9.html">Function RP2040::to_string(IO_BANK0_GPIO2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__INOVER_8h_1a42adaae640a7c7220243f55868c919f5.html">Function RP2040::to_string(IO_BANK0_GPIO2_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__IRQOVER_8h_1a25f4039d5d52634f77161c3c8c950f94.html">Function RP2040::to_string(IO_BANK0_GPIO2_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__OEOVER_8h_1aa7909ef985bfa5609e11725f2f1e0b20.html">Function RP2040::to_string(IO_BANK0_GPIO2_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__OUTOVER_8h_1a88a21c7858197369f8c21e3d570baaed.html">Function RP2040::to_string(IO_BANK0_GPIO2_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__FUNCSEL_8h_1a022e43393375297815f8d35f2645f43a.html">Function RP2040::to_string(IO_BANK0_GPIO3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__INOVER_8h_1a9f68b2b8f7eabe6b45a940554ea21e71.html">Function RP2040::to_string(IO_BANK0_GPIO3_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__IRQOVER_8h_1a5380837f030e7b219cef673dc3ff3e18.html">Function RP2040::to_string(IO_BANK0_GPIO3_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__OEOVER_8h_1aa471c6900b9105de299868b7b4262690.html">Function RP2040::to_string(IO_BANK0_GPIO3_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__OUTOVER_8h_1aba30425ecc1ba327bd694a0bdc9cca0b.html">Function RP2040::to_string(IO_BANK0_GPIO3_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__FUNCSEL_8h_1a18795124dd1f06797093a2ed6099672d.html">Function RP2040::to_string(IO_BANK0_GPIO4_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__INOVER_8h_1a74dcc1b85760850b21cf225f60b3056c.html">Function RP2040::to_string(IO_BANK0_GPIO4_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__IRQOVER_8h_1a69177d82fc658ecdd4497a175d665fac.html">Function RP2040::to_string(IO_BANK0_GPIO4_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__OEOVER_8h_1a6d8c92f52b65cdf14d9b84fa86a276e7.html">Function RP2040::to_string(IO_BANK0_GPIO4_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__OUTOVER_8h_1a9ce7d04934b88d9c665e26bc52ba1e12.html">Function RP2040::to_string(IO_BANK0_GPIO4_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__FUNCSEL_8h_1a5f560f49803dbaea67632360c5cc4463.html">Function RP2040::to_string(IO_BANK0_GPIO5_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__INOVER_8h_1ae5842100f5d8f046b2fa8ff4f21b0b7c.html">Function RP2040::to_string(IO_BANK0_GPIO5_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__IRQOVER_8h_1a87af62b85b780f8152dfc72944b0d6fb.html">Function RP2040::to_string(IO_BANK0_GPIO5_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__OEOVER_8h_1a857b3c1151a6da2643de7fbf3528f860.html">Function RP2040::to_string(IO_BANK0_GPIO5_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__OUTOVER_8h_1a211f968220cb08ae16909cc12222bc31.html">Function RP2040::to_string(IO_BANK0_GPIO5_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__FUNCSEL_8h_1afe48ecd0eb698c3eee3a05a5e1112862.html">Function RP2040::to_string(IO_BANK0_GPIO6_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__INOVER_8h_1a0f3ede0d740408282d20ce9a3a777026.html">Function RP2040::to_string(IO_BANK0_GPIO6_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__IRQOVER_8h_1a22693ec0792dedbab9304692febb1642.html">Function RP2040::to_string(IO_BANK0_GPIO6_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__OEOVER_8h_1ae43b39b5e1e50179559e917f116a21b5.html">Function RP2040::to_string(IO_BANK0_GPIO6_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__OUTOVER_8h_1aa4d5c1b9fdb25a14a28b761e349f3618.html">Function RP2040::to_string(IO_BANK0_GPIO6_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__FUNCSEL_8h_1aa0dc3d1e7b9773ae2c50f7ec8fe9707b.html">Function RP2040::to_string(IO_BANK0_GPIO7_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__INOVER_8h_1a00b47a9e617fbd8d8f4781ea6c789b76.html">Function RP2040::to_string(IO_BANK0_GPIO7_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__IRQOVER_8h_1ad60e4db7d15ed8dbbb2c15237fd35b7a.html">Function RP2040::to_string(IO_BANK0_GPIO7_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__OEOVER_8h_1a217a937791d13b17161358f9d3bb260e.html">Function RP2040::to_string(IO_BANK0_GPIO7_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__OUTOVER_8h_1a59ba9bd87a7a5b7121f9b64e7915b334.html">Function RP2040::to_string(IO_BANK0_GPIO7_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__FUNCSEL_8h_1a320b61423911fde8f2f1b605468b5d2a.html">Function RP2040::to_string(IO_BANK0_GPIO8_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__INOVER_8h_1a14d5386acf083759cef5c98dc2b0d28c.html">Function RP2040::to_string(IO_BANK0_GPIO8_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__IRQOVER_8h_1aa7b9b2b7b42a4e9d77371576f3c26097.html">Function RP2040::to_string(IO_BANK0_GPIO8_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__OEOVER_8h_1aeb6efbb46c8438ba812cc52cd1713a84.html">Function RP2040::to_string(IO_BANK0_GPIO8_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__OUTOVER_8h_1a47f7d8bd44f9c2b6558e2e7b62620326.html">Function RP2040::to_string(IO_BANK0_GPIO8_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__FUNCSEL_8h_1a26067e1aebb79a2d56464708fe311818.html">Function RP2040::to_string(IO_BANK0_GPIO9_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__INOVER_8h_1aa38d0ba9b02ca490c95355217192b2bb.html">Function RP2040::to_string(IO_BANK0_GPIO9_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__IRQOVER_8h_1affee589640df09763ce75ca49c50eea2.html">Function RP2040::to_string(IO_BANK0_GPIO9_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__OEOVER_8h_1ac02279a72c399d21f391f5f63350b924.html">Function RP2040::to_string(IO_BANK0_GPIO9_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__OUTOVER_8h_1a2d42f87bcd36ca539af5c5c9800bfbc5.html">Function RP2040::to_string(IO_BANK0_GPIO9_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a8d8b03cd096b2871b5e16cfb0898e972.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__INOVER_8h_1a48a82819fc7fd136dafb9761e317a72d.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__IRQOVER_8h_1a7f1cf09d4f52141be55c3c3b07e14668.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OEOVER_8h_1aab7dca478e8c1d81295814aa75191dad.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OUTOVER_8h_1ae22a355f1e258a94c8f2b94668b03171.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a94bad3ae13010a42f6b6532b94ddd574.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__INOVER_8h_1a5818ac5663e5d224ff0e963d06381a31.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__IRQOVER_8h_1af1cb069436f5cdeb31af471812e2dfd2.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__OEOVER_8h_1aa2d0f513ecfa95db82df9363c86a10f6.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__OUTOVER_8h_1a0fa0ca6f2f2fb59137a7e1005a104500.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1abb5354e60bf9cc3eb307b3e38b27631b.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__INOVER_8h_1a2dff5cb7922db00328ee6916ae143c67.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__IRQOVER_8h_1a2fdcb30dce27428ecd637dca8d890c49.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__OEOVER_8h_1a0d0ba1022f6d913dbfec68d20b46b3cc.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__OUTOVER_8h_1a9b2dfaa1daec7bdf31c56005eecf6ed5.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a5be9abb57b98c76874439e3f724b6148.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__INOVER_8h_1aaad4135028b26e19cb01d133ba5566a9.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__IRQOVER_8h_1a1cdaa5fe591325c9803eb5f01cb42b33.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__OEOVER_8h_1a9333ff5693995cb7d911af46a1ac7eae.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__OUTOVER_8h_1a72ef153a0ecebcd4c7fbf637333ad5e7.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a64b63cc2ad36e5f5d453987481408217.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__INOVER_8h_1a6b9faf802b41f65dcf1dc40898a09f06.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__IRQOVER_8h_1ab4dc6210df60451ac58255e76a9fb611.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__OEOVER_8h_1a429ebcebf814101b3c4df2867d47a136.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__OUTOVER_8h_1a1b596187166a360c12b0c9f3ab0418c3.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1ae032b1914d933e29be7522ab0cccc174.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__INOVER_8h_1a69ac4c6e8a49d0a3417fa0a2915c4e77.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__IRQOVER_8h_1a912d71a65a4177d2db945648cf98a115.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__OEOVER_8h_1acf048008fb2d73a43389494b399a650a.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__OUTOVER_8h_1a65e3bc188c879f3db849b37f7533023f.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO0__DRIVE_8h_1a2678f03155e0a24bd3f60375877cce1b.html">Function RP2040::to_string(PADS_BANK0_GPIO0_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO10__DRIVE_8h_1a3f1dc407bd954512a3ac9135380a0fbe.html">Function RP2040::to_string(PADS_BANK0_GPIO10_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO11__DRIVE_8h_1ad8c360e10ad1e56c21584d47f007a223.html">Function RP2040::to_string(PADS_BANK0_GPIO11_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO12__DRIVE_8h_1a32c751fa998ef0a2d5e7a971889ac966.html">Function RP2040::to_string(PADS_BANK0_GPIO12_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO13__DRIVE_8h_1adeaaaef166a341d293c623fa748c2078.html">Function RP2040::to_string(PADS_BANK0_GPIO13_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO14__DRIVE_8h_1acc0f8c58b9312176ae26308a7edaa62a.html">Function RP2040::to_string(PADS_BANK0_GPIO14_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO15__DRIVE_8h_1a0b7568d6481d34788e28f6598cc140f0.html">Function RP2040::to_string(PADS_BANK0_GPIO15_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO16__DRIVE_8h_1aed3670423b4bd02b9b434b78203b1d39.html">Function RP2040::to_string(PADS_BANK0_GPIO16_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO17__DRIVE_8h_1aec722c1761d0802e439f021a143c5f16.html">Function RP2040::to_string(PADS_BANK0_GPIO17_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO18__DRIVE_8h_1ac8d783a13a701cd00b1cc8780decb29d.html">Function RP2040::to_string(PADS_BANK0_GPIO18_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO19__DRIVE_8h_1ac3b254b3e1fd68df8ac2290d0298445a.html">Function RP2040::to_string(PADS_BANK0_GPIO19_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO1__DRIVE_8h_1aad4a2d752c8afd3a3f3f304488b6f9e6.html">Function RP2040::to_string(PADS_BANK0_GPIO1_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO20__DRIVE_8h_1a1f3e26317746caa734ad5f02fec99a7c.html">Function RP2040::to_string(PADS_BANK0_GPIO20_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO21__DRIVE_8h_1ab0e148a0e73d0f41f53016d4d5bd8920.html">Function RP2040::to_string(PADS_BANK0_GPIO21_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO22__DRIVE_8h_1ae1eaf0ee2a9552b6eaf8f89a514ccad8.html">Function RP2040::to_string(PADS_BANK0_GPIO22_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO23__DRIVE_8h_1a35726aa12388327dbc3378cd5d4448d6.html">Function RP2040::to_string(PADS_BANK0_GPIO23_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO24__DRIVE_8h_1aa4d621259fd5d6820efeee7766c19d91.html">Function RP2040::to_string(PADS_BANK0_GPIO24_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO25__DRIVE_8h_1ae1640ed122c67ae7b91d7a03b0edbf36.html">Function RP2040::to_string(PADS_BANK0_GPIO25_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO26__DRIVE_8h_1a08193d8f3c03d93f9ad2d73a8f69d02a.html">Function RP2040::to_string(PADS_BANK0_GPIO26_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO27__DRIVE_8h_1afe484f5f0434258dd0749cf188bcd7db.html">Function RP2040::to_string(PADS_BANK0_GPIO27_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO28__DRIVE_8h_1acedd99e4e2a363e7bd1b0b249e7c8893.html">Function RP2040::to_string(PADS_BANK0_GPIO28_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO29__DRIVE_8h_1a5e84c6f8639ac5181b2841cf6cc265de.html">Function RP2040::to_string(PADS_BANK0_GPIO29_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO2__DRIVE_8h_1aae0e4d62d451aa59af2a97716f5477fa.html">Function RP2040::to_string(PADS_BANK0_GPIO2_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO3__DRIVE_8h_1ad976e420b927f102fd49f393f395317e.html">Function RP2040::to_string(PADS_BANK0_GPIO3_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO4__DRIVE_8h_1af93dacb85c1b864f24aed04b4f32159e.html">Function RP2040::to_string(PADS_BANK0_GPIO4_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO5__DRIVE_8h_1a40e0bd34fa68f177b46109d225ede0a8.html">Function RP2040::to_string(PADS_BANK0_GPIO5_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO6__DRIVE_8h_1afcb3146e51791845a127dfc36b669c59.html">Function RP2040::to_string(PADS_BANK0_GPIO6_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO7__DRIVE_8h_1a5f5b49eea49c4b3af5ecfe852d5a22de.html">Function RP2040::to_string(PADS_BANK0_GPIO7_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO8__DRIVE_8h_1afd2aefbc974c016963cba382e38171b1.html">Function RP2040::to_string(PADS_BANK0_GPIO8_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO9__DRIVE_8h_1afcad9459086740af4d3118e494461ef7.html">Function RP2040::to_string(PADS_BANK0_GPIO9_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__SWCLK__DRIVE_8h_1a8cdfb757ef34c02b68e7abe56a02c352.html">Function RP2040::to_string(PADS_BANK0_SWCLK_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__SWD__DRIVE_8h_1ad95af9758bf3aededd735795f693218c.html">Function RP2040::to_string(PADS_BANK0_SWD_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SCLK__DRIVE_8h_1a51779116a81f8f340288805811426fa7.html">Function RP2040::to_string(PADS_QSPI_GPIO_QSPI_SCLK_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD0__DRIVE_8h_1af5a1633437094727305e2caccc9ad2a6.html">Function RP2040::to_string(PADS_QSPI_GPIO_QSPI_SD0_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD1__DRIVE_8h_1a1d2fe99f38a5791b8672c3ccf32d0868.html">Function RP2040::to_string(PADS_QSPI_GPIO_QSPI_SD1_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD2__DRIVE_8h_1af94a9572789550c94c09ae3aa6b398c1.html">Function RP2040::to_string(PADS_QSPI_GPIO_QSPI_SD2_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD3__DRIVE_8h_1a8519c6ba831ada70bf51fcf20ed9c51a.html">Function RP2040::to_string(PADS_QSPI_GPIO_QSPI_SD3_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SS__DRIVE_8h_1a12b93649df9f025fd3104513a75c1451.html">Function RP2040::to_string(PADS_QSPI_GPIO_QSPI_SS_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH0__CSR__DIVMODE_8h_1a4ef002798e870ae30be0d63dc778963e.html">Function RP2040::to_string(PWM_CH0_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH1__CSR__DIVMODE_8h_1a31526358cce5e7064adc1f1b6d5422c5.html">Function RP2040::to_string(PWM_CH1_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH2__CSR__DIVMODE_8h_1a7de609df86d67646b8aab733c2af325a.html">Function RP2040::to_string(PWM_CH2_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH3__CSR__DIVMODE_8h_1a12296ac9fe00cf96e827344e621f1b64.html">Function RP2040::to_string(PWM_CH3_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH4__CSR__DIVMODE_8h_1ae2e7b7e82ac70dd22031d50c303cecfa.html">Function RP2040::to_string(PWM_CH4_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH5__CSR__DIVMODE_8h_1a40bd0403ed6ef9916841dc5c0d9d0cac.html">Function RP2040::to_string(PWM_CH5_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH6__CSR__DIVMODE_8h_1a1b7df6456d6d55dd99c832af395f7b0e.html">Function RP2040::to_string(PWM_CH6_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH7__CSR__DIVMODE_8h_1ab0459a5b1a3bfd28fe1a6f263bc33d35.html">Function RP2040::to_string(PWM_CH7_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1a303a1a8ff85995598870000ccfd29c6c.html">Function RP2040::to_string(ROSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1a9f314b39c43cc23d03c84e2538e22b79.html">Function RP2040::to_string(ROSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1abfee971ca95dcd1e9fbc8516bd37cf67.html">Function RP2040::to_string(ROSC_DIV_DIV)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a8b585b2980b8b6025e86ba7151f58791.html">Function RP2040::to_string(ROSC_FREQA_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1a8b14933c40df91a38dd08439d23b9328.html">Function RP2040::to_string(ROSC_FREQB_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP0__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a9bbd09f136b241e6486f223846804d68.html">Function RP2040::to_string(USBCTRL_DPRAM_EP0_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP0__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a0f5920223335d9b6c6e168ef239cf863.html">Function RP2040::to_string(USBCTRL_DPRAM_EP0_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6c94b1a08f6c2cc6f5f2ea11f83c99cf.html">Function RP2040::to_string(USBCTRL_DPRAM_EP10_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__IN__CONTROL__ENDPOINT__TYPE_8h_1a24983afb3a7deba66758279f7e187330.html">Function RP2040::to_string(USBCTRL_DPRAM_EP10_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6394870bf36980b0dd01a211ab5e69ec.html">Function RP2040::to_string(USBCTRL_DPRAM_EP10_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__OUT__CONTROL__ENDPOINT__TYPE_8h_1a51bc23a3e1c021223a77fb12e062590a.html">Function RP2040::to_string(USBCTRL_DPRAM_EP10_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a752a990258b3ffa298ff9a1c1aaadddb.html">Function RP2040::to_string(USBCTRL_DPRAM_EP11_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__IN__CONTROL__ENDPOINT__TYPE_8h_1ab944e0bdefb0840d8bdb1738fd54291c.html">Function RP2040::to_string(USBCTRL_DPRAM_EP11_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab8b0030dd28184bd97dd23ac12355baf.html">Function RP2040::to_string(USBCTRL_DPRAM_EP11_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__OUT__CONTROL__ENDPOINT__TYPE_8h_1afea14c1232e96d968320a0390f79f38c.html">Function RP2040::to_string(USBCTRL_DPRAM_EP11_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a5ab8cf77610a82425e78af26b78eb26d.html">Function RP2040::to_string(USBCTRL_DPRAM_EP12_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__IN__CONTROL__ENDPOINT__TYPE_8h_1a01f41ac4e65981aafd8dd5843c8916e2.html">Function RP2040::to_string(USBCTRL_DPRAM_EP12_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab214650e9f112db3de1a4bd3e28f8918.html">Function RP2040::to_string(USBCTRL_DPRAM_EP12_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__OUT__CONTROL__ENDPOINT__TYPE_8h_1ad5a451315a446d11aec1fbee90cb5298.html">Function RP2040::to_string(USBCTRL_DPRAM_EP12_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab2c1cf18d7f45ee18ae07731d0614c64.html">Function RP2040::to_string(USBCTRL_DPRAM_EP13_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__IN__CONTROL__ENDPOINT__TYPE_8h_1a04b546fd29af5eb442fcc0456f192b8b.html">Function RP2040::to_string(USBCTRL_DPRAM_EP13_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1af66aa260d42db3a43efe7e4a7d33f599.html">Function RP2040::to_string(USBCTRL_DPRAM_EP13_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__OUT__CONTROL__ENDPOINT__TYPE_8h_1a190c415f86300606158430fe2a869ef8.html">Function RP2040::to_string(USBCTRL_DPRAM_EP13_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a7ff5513c875472c9ae7e044f60b3f5f3.html">Function RP2040::to_string(USBCTRL_DPRAM_EP14_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__IN__CONTROL__ENDPOINT__TYPE_8h_1aec1554a273769f9a0ac59339e9cb40ce.html">Function RP2040::to_string(USBCTRL_DPRAM_EP14_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ad13c84cde75080c37ac67cffcac79a4d.html">Function RP2040::to_string(USBCTRL_DPRAM_EP14_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__OUT__CONTROL__ENDPOINT__TYPE_8h_1a47864fefcfdf0598bbea39e8bfd3c8cf.html">Function RP2040::to_string(USBCTRL_DPRAM_EP14_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a8d3fbb445ae7cc3db4b9f0a0a924ed6f.html">Function RP2040::to_string(USBCTRL_DPRAM_EP15_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__IN__CONTROL__ENDPOINT__TYPE_8h_1a134729f19c8facd6078ef0a2f7a5a9f2.html">Function RP2040::to_string(USBCTRL_DPRAM_EP15_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aa21cf8b206a114a6a259b33d8a435bb6.html">Function RP2040::to_string(USBCTRL_DPRAM_EP15_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__OUT__CONTROL__ENDPOINT__TYPE_8h_1aeca4882b21550042243a882e994bbed9.html">Function RP2040::to_string(USBCTRL_DPRAM_EP15_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aa3f39cb0e240e45c273798b646620f21.html">Function RP2040::to_string(USBCTRL_DPRAM_EP1_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__IN__CONTROL__ENDPOINT__TYPE_8h_1a7e725d7b791aab4fac6e24f0e010777d.html">Function RP2040::to_string(USBCTRL_DPRAM_EP1_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a521e844971aa60ad6718b819ebb09f28.html">Function RP2040::to_string(USBCTRL_DPRAM_EP1_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__OUT__CONTROL__ENDPOINT__TYPE_8h_1acac0ba32bdf3c8bafd8700de6b8422e5.html">Function RP2040::to_string(USBCTRL_DPRAM_EP1_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a76e1f7b0088a78133e5950b21c3e553f.html">Function RP2040::to_string(USBCTRL_DPRAM_EP2_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__IN__CONTROL__ENDPOINT__TYPE_8h_1ac356d4f26b749e01d91708e16475ff93.html">Function RP2040::to_string(USBCTRL_DPRAM_EP2_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a0ec7586a00aba50bd695d79a07a70f46.html">Function RP2040::to_string(USBCTRL_DPRAM_EP2_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__OUT__CONTROL__ENDPOINT__TYPE_8h_1a76711027a53eaf23e0ddbc1c2da48903.html">Function RP2040::to_string(USBCTRL_DPRAM_EP2_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6c70fc7c4982dc8de1b03b4f8be3d115.html">Function RP2040::to_string(USBCTRL_DPRAM_EP3_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__IN__CONTROL__ENDPOINT__TYPE_8h_1a812d720ab12c29aa617693a063f2a98f.html">Function RP2040::to_string(USBCTRL_DPRAM_EP3_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6eff69013c13a30d118a2bc5d321bedb.html">Function RP2040::to_string(USBCTRL_DPRAM_EP3_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__OUT__CONTROL__ENDPOINT__TYPE_8h_1a283de7b5a3818c61a0b486325ef05085.html">Function RP2040::to_string(USBCTRL_DPRAM_EP3_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1acc827c457bba807de0bd7c4a6a860a3c.html">Function RP2040::to_string(USBCTRL_DPRAM_EP4_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__IN__CONTROL__ENDPOINT__TYPE_8h_1ad5cf008d83850db235eed26b09f06829.html">Function RP2040::to_string(USBCTRL_DPRAM_EP4_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab35fcf9a09632cc30f4238e9a9fa0e31.html">Function RP2040::to_string(USBCTRL_DPRAM_EP4_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__OUT__CONTROL__ENDPOINT__TYPE_8h_1aa84a2df9b332258cb3446300dfb8d9e6.html">Function RP2040::to_string(USBCTRL_DPRAM_EP4_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a776a4a24535f97d56e41c644e6d61151.html">Function RP2040::to_string(USBCTRL_DPRAM_EP5_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__IN__CONTROL__ENDPOINT__TYPE_8h_1af425f234b94fedf23d380a278bc1f067.html">Function RP2040::to_string(USBCTRL_DPRAM_EP5_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ae8d024b5e0e294103c8e45fe34f75f42.html">Function RP2040::to_string(USBCTRL_DPRAM_EP5_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__OUT__CONTROL__ENDPOINT__TYPE_8h_1aba5d0a5068327f80828ed40b6057b8c4.html">Function RP2040::to_string(USBCTRL_DPRAM_EP5_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ad760fc3221dbf740d11963335d040526.html">Function RP2040::to_string(USBCTRL_DPRAM_EP6_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__IN__CONTROL__ENDPOINT__TYPE_8h_1a695adf41639eb4c184930dced618d019.html">Function RP2040::to_string(USBCTRL_DPRAM_EP6_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a5bf8b3ff947c2f5aa5d4e41d6c714cb0.html">Function RP2040::to_string(USBCTRL_DPRAM_EP6_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__OUT__CONTROL__ENDPOINT__TYPE_8h_1aeb14c46309ff339dbbf0be77e6171ca3.html">Function RP2040::to_string(USBCTRL_DPRAM_EP6_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aeef48ff6c9efd44b80132032e6fc6765.html">Function RP2040::to_string(USBCTRL_DPRAM_EP7_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__IN__CONTROL__ENDPOINT__TYPE_8h_1a9d5a1a8c5d0ab2d824596dcec7a5baf4.html">Function RP2040::to_string(USBCTRL_DPRAM_EP7_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab40330f0596898fc8cbd6ebb0f34381a.html">Function RP2040::to_string(USBCTRL_DPRAM_EP7_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__OUT__CONTROL__ENDPOINT__TYPE_8h_1a30d9737dca658b4325f08fa7326fee53.html">Function RP2040::to_string(USBCTRL_DPRAM_EP7_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6c892af7ab6fbb468c713468a867323b.html">Function RP2040::to_string(USBCTRL_DPRAM_EP8_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__IN__CONTROL__ENDPOINT__TYPE_8h_1a80c9f8dc0b76fd251496afeebae7d9b1.html">Function RP2040::to_string(USBCTRL_DPRAM_EP8_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ac7db27ed1b81400f7205d5ee539e427b.html">Function RP2040::to_string(USBCTRL_DPRAM_EP8_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__OUT__CONTROL__ENDPOINT__TYPE_8h_1aadca9d84c7790fcf95affdb81170825b.html">Function RP2040::to_string(USBCTRL_DPRAM_EP8_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a66a0ffe3a7bade161e40314f0d8aeb86.html">Function RP2040::to_string(USBCTRL_DPRAM_EP9_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__IN__CONTROL__ENDPOINT__TYPE_8h_1a51bd11add46e4d1365cd8db5843e39d5.html">Function RP2040::to_string(USBCTRL_DPRAM_EP9_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1af78d7d877580401c0bfdb98fb4593d94.html">Function RP2040::to_string(USBCTRL_DPRAM_EP9_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__OUT__CONTROL__ENDPOINT__TYPE_8h_1adbf5be3bad57ea33a52d79b9e902c5d6.html">Function RP2040::to_string(USBCTRL_DPRAM_EP9_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1a1c1b22432334801a566d0a26432beb7c.html">Function RP2040::to_string(XIP_SSI_CTRLR0_SPI_FRF)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1a209a6676d12f0030abcc3c781d01bb92.html">Function RP2040::to_string(XIP_SSI_CTRLR0_TMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a4f68d533ece47bc709296d130d9cab58.html">Function RP2040::to_string(XIP_SSI_SPI_CTRLR0_INST_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a8485ac1040e82a75e13eb630e8892a15.html">Function RP2040::to_string(XIP_SSI_SPI_CTRLR0_TRANS_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1a77475975061b754567fcd720d4980937.html">Function RP2040::to_string(XOSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1a85ed0a79c46c41eee377af216e32a731.html">Function RP2040::to_string(XOSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1a7d2f35161e60b8837c0ccfe6b3588a32.html">Function RP2040::to_string(XOSC_STATUS_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_adc_8h_1a1d4de6bda11dc674b3b7d6ade2a32914.html">Variable RP2040::ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_busctrl_8h_1a5a41b954cf1be08b08b1f07519f3c0b0.html">Variable RP2040::BUSCTRL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_clocks_8h_1abfe36d0db3f02ce8363e425c3b938f6d.html">Variable RP2040::CLOCKS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma_8h_1a9a524d0dc47b597b4cbb3e87f9d7ea7b.html">Variable RP2040::DMA</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_i2c0_8h_1af5eeb86f61c7e29616c45ecfb56bb7fd.html">Variable RP2040::I2C0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_i2c0_8h_1a53042ce2527d6166a4438ec7bbac5e3d.html">Variable RP2040::I2C1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_io__bank0_8h_1ae2f90a6ca266de82dadf0691fa714dc6.html">Variable RP2040::IO_BANK0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_io__qspi_8h_1aed84253c950672b80830eb54707a47e4.html">Variable RP2040::IO_QSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pads__bank0_8h_1a285973dfe266fffe0701d41f84d049d8.html">Variable RP2040::PADS_BANK0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pads__qspi_8h_1a83ec6aef28f8772c448f2c396e5e6dda.html">Variable RP2040::PADS_QSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio0_8h_1aea963fba5059ce1d7e0cde23daf81c48.html">Variable RP2040::PIO0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio0_8h_1a5dded31cbe3b29ddfd4b706c5e721fea.html">Variable RP2040::PIO1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pll__sys_8h_1aa153e8c0d55b5b5c68530af75f80656c.html">Variable RP2040::PLL_SYS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pll__sys_8h_1a523b3e17074bcc779d524c90832dfdcf.html">Variable RP2040::PLL_USB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ppb_8h_1a3a6b87deb62e990b9fd2ec86f591cf8d.html">Variable RP2040::PPB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_psm_8h_1a7bab85efe46533f505e53b05424c63a4.html">Variable RP2040::PSM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pwm_8h_1aca390d4f6b5076074bd006c3fa1eb69a.html">Variable RP2040::PWM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_resets_8h_1afd721b2810df1577ff2814f80791d33a.html">Variable RP2040::RESETS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_rosc_8h_1ac2a09fffd3d1db9fb04c94216a5ca4fe.html">Variable RP2040::ROSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_rtc_8h_1a8484a1ea4d64efd9da6c009c834935f5.html">Variable RP2040::RTC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sio_8h_1a340dc660911d8373c114eeaaac0903a2.html">Variable RP2040::SIO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_spi0_8h_1a2129afee86f2a72d21a6a259a2b1c4a0.html">Variable RP2040::SPI0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_spi0_8h_1a96f1d3514cd3886d4fb013c96510e912.html">Variable RP2040::SPI1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_syscfg_8h_1a9ff7f1a9fba56cf8980f545c2f76bb38.html">Variable RP2040::SYSCFG</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sysinfo_8h_1a7100f052e69cfa90b35e9549e1e04ae8.html">Variable RP2040::SYSINFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_tbman_8h_1a933ab585dea19f1832e146d4e8dd81de.html">Variable RP2040::TBMAN</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_timer_8h_1a082ac41590c7bc2c77fc24c41c54983d.html">Variable RP2040::TIMER</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_uart0_8h_1aa69c84f31571e585394bb62254b01b96.html">Variable RP2040::UART0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_uart0_8h_1aca88fe221455091cffdb2bf9bb768559.html">Variable RP2040::UART1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usbctrl__dpram_8h_1a91397ada2714c964aa8d61009d5442c1.html">Variable RP2040::USBCTRL_DPRAM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usbctrl__regs_8h_1a4f6ff4ecaecd1f719344a5b0d5c02da1.html">Variable RP2040::USBCTRL_REGS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_vreg__and__chip__reset_8h_1a5d42e304b0365812798df16fe8f8d370.html">Variable RP2040::VREG_AND_CHIP_RESET</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_watchdog_8h_1a0d21fe7c8d57e3c2d75f5f8acff5a2c0.html">Variable RP2040::WATCHDOG</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xip__ctrl_8h_1aa0d007ea13e7d8a5d9b5ed404e18f603.html">Variable RP2040::XIP_CTRL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xip__ssi_8h_1a1c87d50eacd8e8cd31b69d0858e7094b.html">Variable RP2040::XIP_SSI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xosc_8h_1a1501d9bf722d97cef0600a0fd300bab8.html">Variable RP2040::XOSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a039b662ae926d72b2114688f6e7b6612.html">Typedef RP2040::byte_array</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1ab6003b08f24d1fb81d0d62dcd916fb64.html">Typedef RP2040::byte_istream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a7da87a6a71a84074bbefc893bb657fe3.html">Typedef RP2040::byte_ostream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a4258d1f4583893fe90c7b18aa972f3e7.html">Typedef RP2040::byte_span</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1acd5068cec5be794f01d3f0d7bec6d0b3.html">Typedef RP2040::byte_spanbuf</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a69a2fa9eb10e155d7f18ceabd0456ab7.html">Typedef RP2040::byte_spanstream</a></li>
</ul>
</li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><label class="sidebar-toggle primary-toggle btn btn-sm" for="__primary" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</label></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">





<div class="dropdown dropdown-download-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="Download this page">
    <i class="fas fa-download"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="../_sources/generated/structRP2040_1_1io__qspi.rst" target="_blank"
   class="btn btn-sm btn-download-source-button dropdown-item"
   title="Download source file"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file"></i>
  </span>
<span class="btn__text-container">.rst</span>
</a>
</li>
      
      
      
      
      <li>
<button onclick="window.print()"
  class="btn btn-sm btn-download-pdf-button dropdown-item"
  title="Print to PDF"
  data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file-pdf"></i>
  </span>
<span class="btn__text-container">.pdf</span>
</button>
</li>
      
  </ul>
</div>




<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="Fullscreen mode"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>


<script>
document.write(`
  <button class="theme-switch-button btn btn-sm btn-outline-primary navbar-btn rounded-circle" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="theme-switch" data-mode="light"><i class="fa-solid fa-sun"></i></span>
    <span class="theme-switch" data-mode="dark"><i class="fa-solid fa-moon"></i></span>
    <span class="theme-switch" data-mode="auto"><i class="fa-solid fa-circle-half-stroke"></i></span>
  </button>
`);
</script>

<script>
document.write(`
  <button class="btn btn-sm navbar-btn search-button search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
  </button>
`);
</script>
<label class="sidebar-toggle secondary-toggle btn btn-sm" for="__secondary"title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</label>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>Struct io_qspi</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> Contents </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a></li>
</ul>
            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article" role="main">
                  
  <section id="struct-io-qspi">
<span id="exhale-struct-structrp2040-1-1io-qspi"></span><h1>Struct io_qspi<a class="headerlink" href="#struct-io-qspi" title="Permalink to this headline">#</a></h1>
<ul class="simple">
<li><p>Defined in <a class="reference internal" href="file_src_generated_structs_io_qspi.h.html#file-src-generated-structs-io-qspi-h"><span class="std std-ref">File io_qspi.h</span></a></p></li>
</ul>
<section id="struct-documentation">
<h2>Struct Documentation<a class="headerlink" href="#struct-documentation" title="Permalink to this headline">#</a></h2>
<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspiE">
<span id="_CPPv3N6RP20407io_qspiE"></span><span id="_CPPv2N6RP20407io_qspiE"></span><span id="RP2040::io_qspi"></span><span class="target" id="structRP2040_1_1io__qspi"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">io_qspi</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspiE" title="Permalink to this definition">#</a><br /></dt>
<dd><div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-functions">Public Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_GPIO_QSPI_SCLK_STATUS_OUTFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi37get_GPIO_QSPI_SCLK_STATUS_OUTFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_GPIO_QSPI_SCLK_STATUS_OUTFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_STATUS_OUTFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a803463199c163de8bce78f11c7dd2bab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_OUTFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_GPIO_QSPI_SCLK_STATUS_OUTFROMPERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_STATUS’s OUTFROMPERI bit.</p>
<p>output signal from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SCLK_STATUS_OUTTOPADEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SCLK_STATUS_OUTTOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SCLK_STATUS_OUTTOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_STATUS_OUTTOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa751a0fd7647eefd82f771ce7f73481a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_OUTTOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SCLK_STATUS_OUTTOPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_STATUS’s OUTTOPAD bit.</p>
<p>output signal to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SCLK_STATUS_OEFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi36get_GPIO_QSPI_SCLK_STATUS_OEFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_GPIO_QSPI_SCLK_STATUS_OEFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_STATUS_OEFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a203199ae5584641efe96ca6f85f895f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_OEFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SCLK_STATUS_OEFROMPERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_STATUS’s OEFROMPERI bit.</p>
<p>output enable from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SCLK_STATUS_OETOPADEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SCLK_STATUS_OETOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SCLK_STATUS_OETOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_STATUS_OETOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1af0ba174a35ab5cdc5058b59fca17ead2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_OETOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SCLK_STATUS_OETOPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_STATUS’s OETOPAD bit.</p>
<p>output enable to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SCLK_STATUS_INFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SCLK_STATUS_INFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SCLK_STATUS_INFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_STATUS_INFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a323591777765637777b31af75e52c960"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_INFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SCLK_STATUS_INFROMPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_STATUS’s INFROMPAD bit.</p>
<p>input signal from pad, before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SCLK_STATUS_INTOPERIEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SCLK_STATUS_INTOPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SCLK_STATUS_INTOPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_STATUS_INTOPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a375f7709b853c1fb6440d146cb2fad37"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_INTOPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SCLK_STATUS_INTOPERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_STATUS’s INTOPERI bit.</p>
<p>input signal to peripheral, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SCLK_STATUS_IRQFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi36get_GPIO_QSPI_SCLK_STATUS_IRQFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_GPIO_QSPI_SCLK_STATUS_IRQFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_STATUS_IRQFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae0816e1cb2ab569020a63ad8ac8c5f11"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_IRQFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SCLK_STATUS_IRQFROMPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_STATUS’s IRQFROMPAD bit.</p>
<p>interrupt from pad before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SCLK_STATUS_IRQTOPROCEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SCLK_STATUS_IRQTOPROCEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SCLK_STATUS_IRQTOPROCEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_STATUS_IRQTOPROCV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad4e6b85c2b896560a752fb63c2d0e76c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_IRQTOPROC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SCLK_STATUS_IRQTOPROCEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_STATUS’s IRQTOPROC bit.</p>
<p>interrupt to processors, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi25get_GPIO_QSPI_SCLK_STATUSERbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi25get_GPIO_QSPI_SCLK_STATUSERbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi25get_GPIO_QSPI_SCLK_STATUSERbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_STATUS__bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac474f712a9cca8479efceca14d7fb53e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_STATUS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTTOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OETOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INTOPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQTOPROC</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi25get_GPIO_QSPI_SCLK_STATUSERbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SCLK_STATUS’s bit fields.</p>
<p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_FUNCSELEv">
<span id="_CPPv3NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_FUNCSELEv"></span><span id="_CPPv2NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_FUNCSELEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5dc21d0b14a4af42e9797893ac85759b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a9366559bcaa8d352a269824bf2d2205f.html#_CPPv4N6RP204035IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_FUNCSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_CTRL’s FUNCSEL field.</p>
<p><p>0-31 -&gt; selects pin function according to the gpio table</p>
<p>31 == NULL</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_FUNCSELE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL">
<span id="_CPPv3NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_FUNCSELE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL"></span><span id="_CPPv2NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_FUNCSELE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SCLK_CTRL_FUNCSEL__IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa520a5ca43e7949bc0e99f9d84b729e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SCLK_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a9366559bcaa8d352a269824bf2d2205f.html#_CPPv4N6RP204035IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_FUNCSELE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SCLK_CTRL’s FUNCSEL field.</p>
<p><p>0-31 -&gt; selects pin function according to the gpio table</p>
<p>31 == NULL</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_OUTOVEREv">
<span id="_CPPv3NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_OUTOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_OUTOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_CTRL_OUTOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac1e64af6cab20718b1ac7f4cc3f8ef0c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OUTOVER_8h_1a6a9c7d527a98e8327c2b039547f32926.html#_CPPv4N6RP204035IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_OUTOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_CTRL’s OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_OUTOVERE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER">
<span id="_CPPv3NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_OUTOVERE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER"></span><span id="_CPPv2NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_OUTOVERE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SCLK_CTRL_OUTOVER__IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a754242202a1ae2578d4eb94dd1cb3afe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SCLK_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OUTOVER_8h_1a6a9c7d527a98e8327c2b039547f32926.html#_CPPv4N6RP204035IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_OUTOVERE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SCLK_CTRL’s OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SCLK_CTRL_OEOVEREv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SCLK_CTRL_OEOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SCLK_CTRL_OEOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_CTRL_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a84bb4499fafb27a417f2468383e31975"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OEOVER_8h_1a3b68c07e2a248be4ddef394207aca151.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SCLK_CTRL_OEOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_CTRL’s OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SCLK_CTRL_OEOVERE34IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SCLK_CTRL_OEOVERE34IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SCLK_CTRL_OEOVERE34IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SCLK_CTRL_OEOVER__IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a38df3ad773cf05d4dc9622b366e625ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SCLK_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OEOVER_8h_1a3b68c07e2a248be4ddef394207aca151.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SCLK_CTRL_OEOVERE34IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SCLK_CTRL’s OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SCLK_CTRL_INOVEREv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SCLK_CTRL_INOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SCLK_CTRL_INOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_CTRL_INOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6d38de8d519950651cb8ab6ad1d8c0a9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__INOVER_8h_1a043503d88798e4194caae09fc3c9e8b0.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SCLK_CTRL_INOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_CTRL’s INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SCLK_CTRL_INOVERE34IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SCLK_CTRL_INOVERE34IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SCLK_CTRL_INOVERE34IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SCLK_CTRL_INOVER__IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a183c5078c202814f86cb78699146b4ec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SCLK_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__INOVER_8h_1a043503d88798e4194caae09fc3c9e8b0.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SCLK_CTRL_INOVERE34IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SCLK_CTRL’s INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_IRQOVEREv">
<span id="_CPPv3NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_IRQOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_IRQOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1af091d3509ec10bd50d85533fb8668931"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__IRQOVER_8h_1a3edbc3cd36d339c5433412e0701e68a6.html#_CPPv4N6RP204035IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_IRQOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_CTRL’s IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_IRQOVERE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER">
<span id="_CPPv3NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_IRQOVERE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER"></span><span id="_CPPv2NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_IRQOVERE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SCLK_CTRL_IRQOVER__IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4f81591ced9cabbdf08faaee2c8b90fa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SCLK_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__IRQOVER_8h_1a3edbc3cd36d339c5433412e0701e68a6.html#_CPPv4N6RP204035IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_IRQOVERE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SCLK_CTRL’s IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi23get_GPIO_QSPI_SCLK_CTRLER35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELR35IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVERR34IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVERR34IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVERR35IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER">
<span id="_CPPv3NV6RP20407io_qspi23get_GPIO_QSPI_SCLK_CTRLER35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELR35IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVERR34IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVERR34IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVERR35IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER"></span><span id="_CPPv2NV6RP20407io_qspi23get_GPIO_QSPI_SCLK_CTRLER35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELR35IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVERR34IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVERR34IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVERR35IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_CTRL__IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELR.IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVERR.IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVERR.IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVERR.IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVERRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4299c1b572693b459d347b1c5fe69977"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a9366559bcaa8d352a269824bf2d2205f.html#_CPPv4N6RP204035IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OUTOVER_8h_1a6a9c7d527a98e8327c2b039547f32926.html#_CPPv4N6RP204035IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OEOVER_8h_1a3b68c07e2a248be4ddef394207aca151.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__INOVER_8h_1a043503d88798e4194caae09fc3c9e8b0.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__IRQOVER_8h_1a3edbc3cd36d339c5433412e0701e68a6.html#_CPPv4N6RP204035IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi23get_GPIO_QSPI_SCLK_CTRLER35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELR35IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVERR34IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVERR34IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVERR35IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SCLK_CTRL’s bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi23set_GPIO_QSPI_SCLK_CTRLE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL35IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER34IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER34IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER35IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER">
<span id="_CPPv3NV6RP20407io_qspi23set_GPIO_QSPI_SCLK_CTRLE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL35IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER34IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER34IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER35IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER"></span><span id="_CPPv2NV6RP20407io_qspi23set_GPIO_QSPI_SCLK_CTRLE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL35IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER34IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER34IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER35IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SCLK_CTRL__IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL.IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER.IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER.IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER.IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a89a9304385cc041fb7d9e307b8d7d874"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SCLK_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a9366559bcaa8d352a269824bf2d2205f.html#_CPPv4N6RP204035IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OUTOVER_8h_1a6a9c7d527a98e8327c2b039547f32926.html#_CPPv4N6RP204035IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OEOVER_8h_1a3b68c07e2a248be4ddef394207aca151.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__INOVER_8h_1a043503d88798e4194caae09fc3c9e8b0.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__IRQOVER_8h_1a3edbc3cd36d339c5433412e0701e68a6.html#_CPPv4N6RP204035IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi23set_GPIO_QSPI_SCLK_CTRLE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL35IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER34IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER34IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER35IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of GPIO_QSPI_SCLK_CTRL’s bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SS_STATUS_OUTFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SS_STATUS_OUTFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SS_STATUS_OUTFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_STATUS_OUTFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1acbb58349661fd69237f1abb0d5cc2af2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_STATUS_OUTFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SS_STATUS_OUTFROMPERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_STATUS’s OUTFROMPERI bit.</p>
<p>output signal from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SS_STATUS_OUTTOPADEv">
<span id="_CPPv3NV6RP20407io_qspi32get_GPIO_QSPI_SS_STATUS_OUTTOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_GPIO_QSPI_SS_STATUS_OUTTOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_STATUS_OUTTOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae81fbdfbf21c96f184150c706614cc32"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_STATUS_OUTTOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SS_STATUS_OUTTOPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_STATUS’s OUTTOPAD bit.</p>
<p>output signal to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SS_STATUS_OEFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SS_STATUS_OEFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SS_STATUS_OEFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_STATUS_OEFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1af8301d106993c591632f71932274e428"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_STATUS_OEFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SS_STATUS_OEFROMPERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_STATUS’s OEFROMPERI bit.</p>
<p>output enable from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SS_STATUS_OETOPADEv">
<span id="_CPPv3NV6RP20407io_qspi31get_GPIO_QSPI_SS_STATUS_OETOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi31get_GPIO_QSPI_SS_STATUS_OETOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_STATUS_OETOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab857661f58269f0ef1292dd25cc15639"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_STATUS_OETOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SS_STATUS_OETOPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_STATUS’s OETOPAD bit.</p>
<p>output enable to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SS_STATUS_INFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SS_STATUS_INFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SS_STATUS_INFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_STATUS_INFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9683bd00db4d886ac2c166bd4f2b065f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_STATUS_INFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SS_STATUS_INFROMPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_STATUS’s INFROMPAD bit.</p>
<p>input signal from pad, before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SS_STATUS_INTOPERIEv">
<span id="_CPPv3NV6RP20407io_qspi32get_GPIO_QSPI_SS_STATUS_INTOPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_GPIO_QSPI_SS_STATUS_INTOPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_STATUS_INTOPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1afc203d01947bdb131f3c05361cd31eaf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_STATUS_INTOPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SS_STATUS_INTOPERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_STATUS’s INTOPERI bit.</p>
<p>input signal to peripheral, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SS_STATUS_IRQFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SS_STATUS_IRQFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SS_STATUS_IRQFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_STATUS_IRQFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac18557984eb624bfefbd543489e0ac1a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_STATUS_IRQFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SS_STATUS_IRQFROMPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_STATUS’s IRQFROMPAD bit.</p>
<p>interrupt from pad before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SS_STATUS_IRQTOPROCEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SS_STATUS_IRQTOPROCEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SS_STATUS_IRQTOPROCEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_STATUS_IRQTOPROCV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6d028ad07fc0c74e71d3de9aa8b5a2c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_STATUS_IRQTOPROC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SS_STATUS_IRQTOPROCEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_STATUS’s IRQTOPROC bit.</p>
<p>interrupt to processors, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi23get_GPIO_QSPI_SS_STATUSERbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi23get_GPIO_QSPI_SS_STATUSERbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi23get_GPIO_QSPI_SS_STATUSERbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_STATUS__bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a927a7a3b8579aff69983e3a23d271166"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_STATUS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTTOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OETOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INTOPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQTOPROC</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi23get_GPIO_QSPI_SS_STATUSERbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SS_STATUS’s bit fields.</p>
<p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_FUNCSELEv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_FUNCSELEv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_FUNCSELEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae649b447d1c9ed7c099196aa2cdbf4b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aabde7b66ee51755f396a39b7dab72971.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_FUNCSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_CTRL’s FUNCSEL field.</p>
<p><p>0-31 -&gt; selects pin function according to the gpio table</p>
<p>31 == NULL</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_FUNCSELE33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_FUNCSELE33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_FUNCSELE33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SS_CTRL_FUNCSEL__IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1a098643a888752f2002205d9ab0344328"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SS_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aabde7b66ee51755f396a39b7dab72971.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_FUNCSELE33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SS_CTRL’s FUNCSEL field.</p>
<p><p>0-31 -&gt; selects pin function according to the gpio table</p>
<p>31 == NULL</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_OUTOVEREv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_OUTOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_OUTOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_CTRL_OUTOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1af684f5b31be5f3c258bf71e86e495dad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__OUTOVER_8h_1ac7f684ed5607c8df090cf8a63e24e50d.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_OUTOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_CTRL’s OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_OUTOVERE33IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_OUTOVERE33IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_OUTOVERE33IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SS_CTRL_OUTOVER__IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac845182b58478b9a3931b7296cc7df63"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SS_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__OUTOVER_8h_1ac7f684ed5607c8df090cf8a63e24e50d.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_OUTOVERE33IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SS_CTRL’s OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi28get_GPIO_QSPI_SS_CTRL_OEOVEREv">
<span id="_CPPv3NV6RP20407io_qspi28get_GPIO_QSPI_SS_CTRL_OEOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi28get_GPIO_QSPI_SS_CTRL_OEOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_CTRL_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad9c1138260744543de15c4e28f96d3b1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__OEOVER_8h_1aa53b1bdf7e6fc3fd4f12769c6444ad20.html#_CPPv4N6RP204032IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi28get_GPIO_QSPI_SS_CTRL_OEOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_CTRL’s OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi28set_GPIO_QSPI_SS_CTRL_OEOVERE32IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER">
<span id="_CPPv3NV6RP20407io_qspi28set_GPIO_QSPI_SS_CTRL_OEOVERE32IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER"></span><span id="_CPPv2NV6RP20407io_qspi28set_GPIO_QSPI_SS_CTRL_OEOVERE32IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SS_CTRL_OEOVER__IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a133542b15df54aa7645d6b96f3f04412"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SS_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__OEOVER_8h_1aa53b1bdf7e6fc3fd4f12769c6444ad20.html#_CPPv4N6RP204032IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi28set_GPIO_QSPI_SS_CTRL_OEOVERE32IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SS_CTRL’s OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi28get_GPIO_QSPI_SS_CTRL_INOVEREv">
<span id="_CPPv3NV6RP20407io_qspi28get_GPIO_QSPI_SS_CTRL_INOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi28get_GPIO_QSPI_SS_CTRL_INOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_CTRL_INOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae5c016b479a37c6d8cb5ceb743321e7a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__INOVER_8h_1a56c049a0335382748ecfa0d6c19ef1f2.html#_CPPv4N6RP204032IO_QSPI_GPIO_QSPI_SS_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi28get_GPIO_QSPI_SS_CTRL_INOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_CTRL’s INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi28set_GPIO_QSPI_SS_CTRL_INOVERE32IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER">
<span id="_CPPv3NV6RP20407io_qspi28set_GPIO_QSPI_SS_CTRL_INOVERE32IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER"></span><span id="_CPPv2NV6RP20407io_qspi28set_GPIO_QSPI_SS_CTRL_INOVERE32IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SS_CTRL_INOVER__IO_QSPI_GPIO_QSPI_SS_CTRL_INOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a235b2662290acb78fc5cbc3e0bc2caf0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SS_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__INOVER_8h_1a56c049a0335382748ecfa0d6c19ef1f2.html#_CPPv4N6RP204032IO_QSPI_GPIO_QSPI_SS_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi28set_GPIO_QSPI_SS_CTRL_INOVERE32IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SS_CTRL’s INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_IRQOVEREv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_IRQOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_IRQOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a439e8194e0719293b4bce94a43198117"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__IRQOVER_8h_1a93d8938bc9aebe4c4d9e2596dd9a3c00.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_IRQOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_CTRL’s IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_IRQOVERE33IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_IRQOVERE33IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_IRQOVERE33IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SS_CTRL_IRQOVER__IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a87b0860b89fa7954051a2d57135ef877"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SS_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__IRQOVER_8h_1a93d8938bc9aebe4c4d9e2596dd9a3c00.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_IRQOVERE33IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SS_CTRL’s IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi21get_GPIO_QSPI_SS_CTRLER33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELR33IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVERR32IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVERR32IO_QSPI_GPIO_QSPI_SS_CTRL_INOVERR33IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER">
<span id="_CPPv3NV6RP20407io_qspi21get_GPIO_QSPI_SS_CTRLER33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELR33IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVERR32IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVERR32IO_QSPI_GPIO_QSPI_SS_CTRL_INOVERR33IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER"></span><span id="_CPPv2NV6RP20407io_qspi21get_GPIO_QSPI_SS_CTRLER33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELR33IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVERR32IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVERR32IO_QSPI_GPIO_QSPI_SS_CTRL_INOVERR33IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_CTRL__IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELR.IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVERR.IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVERR.IO_QSPI_GPIO_QSPI_SS_CTRL_INOVERR.IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVERRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a26c402bf5c7c689225aeb6258e49cc7d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aabde7b66ee51755f396a39b7dab72971.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__OUTOVER_8h_1ac7f684ed5607c8df090cf8a63e24e50d.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__OEOVER_8h_1aa53b1bdf7e6fc3fd4f12769c6444ad20.html#_CPPv4N6RP204032IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__INOVER_8h_1a56c049a0335382748ecfa0d6c19ef1f2.html#_CPPv4N6RP204032IO_QSPI_GPIO_QSPI_SS_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__IRQOVER_8h_1a93d8938bc9aebe4c4d9e2596dd9a3c00.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi21get_GPIO_QSPI_SS_CTRLER33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELR33IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVERR32IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVERR32IO_QSPI_GPIO_QSPI_SS_CTRL_INOVERR33IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SS_CTRL’s bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi21set_GPIO_QSPI_SS_CTRLE33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL33IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER32IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER32IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER33IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER">
<span id="_CPPv3NV6RP20407io_qspi21set_GPIO_QSPI_SS_CTRLE33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL33IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER32IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER32IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER33IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER"></span><span id="_CPPv2NV6RP20407io_qspi21set_GPIO_QSPI_SS_CTRLE33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL33IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER32IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER32IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER33IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SS_CTRL__IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL.IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER.IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER.IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER.IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8ef8067a025d99d5150b95fd3d72a9b0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SS_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aabde7b66ee51755f396a39b7dab72971.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__OUTOVER_8h_1ac7f684ed5607c8df090cf8a63e24e50d.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__OEOVER_8h_1aa53b1bdf7e6fc3fd4f12769c6444ad20.html#_CPPv4N6RP204032IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__INOVER_8h_1a56c049a0335382748ecfa0d6c19ef1f2.html#_CPPv4N6RP204032IO_QSPI_GPIO_QSPI_SS_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__IRQOVER_8h_1a93d8938bc9aebe4c4d9e2596dd9a3c00.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi21set_GPIO_QSPI_SS_CTRLE33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL33IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER32IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER32IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER33IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of GPIO_QSPI_SS_CTRL’s bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD0_STATUS_OUTFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi36get_GPIO_QSPI_SD0_STATUS_OUTFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_GPIO_QSPI_SD0_STATUS_OUTFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_STATUS_OUTFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0fb740e8d59ae36f1a04549224d2cc3c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_STATUS_OUTFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD0_STATUS_OUTFROMPERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_STATUS’s OUTFROMPERI bit.</p>
<p>output signal from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD0_STATUS_OUTTOPADEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SD0_STATUS_OUTTOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SD0_STATUS_OUTTOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_STATUS_OUTTOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a31a600f2330056f75c83d2b5fe36226e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_STATUS_OUTTOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD0_STATUS_OUTTOPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_STATUS’s OUTTOPAD bit.</p>
<p>output signal to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD0_STATUS_OEFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SD0_STATUS_OEFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SD0_STATUS_OEFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_STATUS_OEFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1acba6a594b1a083de51fc90f33e20fef2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_STATUS_OEFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD0_STATUS_OEFROMPERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_STATUS’s OEFROMPERI bit.</p>
<p>output enable from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD0_STATUS_OETOPADEv">
<span id="_CPPv3NV6RP20407io_qspi32get_GPIO_QSPI_SD0_STATUS_OETOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_GPIO_QSPI_SD0_STATUS_OETOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_STATUS_OETOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a10130887f090e326597c306c27d4eb2f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_STATUS_OETOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD0_STATUS_OETOPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_STATUS’s OETOPAD bit.</p>
<p>output enable to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD0_STATUS_INFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SD0_STATUS_INFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SD0_STATUS_INFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_STATUS_INFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5cd31f7cc01799ce6284f40314a1c560"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_STATUS_INFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD0_STATUS_INFROMPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_STATUS’s INFROMPAD bit.</p>
<p>input signal from pad, before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD0_STATUS_INTOPERIEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SD0_STATUS_INTOPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SD0_STATUS_INTOPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_STATUS_INTOPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab57eae47452de302e5cc7fa98327bd83"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_STATUS_INTOPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD0_STATUS_INTOPERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_STATUS’s INTOPERI bit.</p>
<p>input signal to peripheral, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD0_STATUS_IRQFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SD0_STATUS_IRQFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SD0_STATUS_IRQFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_STATUS_IRQFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1abd14905168791c85e3127e73a48b00bb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_STATUS_IRQFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD0_STATUS_IRQFROMPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_STATUS’s IRQFROMPAD bit.</p>
<p>interrupt from pad before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD0_STATUS_IRQTOPROCEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SD0_STATUS_IRQTOPROCEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SD0_STATUS_IRQTOPROCEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_STATUS_IRQTOPROCV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0c7cb663ad08f79b736cb23be451dbc4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_STATUS_IRQTOPROC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD0_STATUS_IRQTOPROCEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_STATUS’s IRQTOPROC bit.</p>
<p>interrupt to processors, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD0_STATUSERbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi24get_GPIO_QSPI_SD0_STATUSERbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi24get_GPIO_QSPI_SD0_STATUSERbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_STATUS__bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa811f465796128987a5fae0ca7269431"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_STATUS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTTOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OETOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INTOPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQTOPROC</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD0_STATUSERbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SD0_STATUS’s bit fields.</p>
<p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_FUNCSELEv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_FUNCSELEv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_FUNCSELEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8d095d0a50649d7b8fe3b16a4674677d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a5792251adfb1c111493249eeee7c20a5.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_FUNCSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_CTRL’s FUNCSEL field.</p>
<p><p>0-31 -&gt; selects pin function according to the gpio table</p>
<p>31 == NULL</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD0_CTRL_FUNCSEL__IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1abf82110cc4db3c0b9134fae06b9ca1e7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD0_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a5792251adfb1c111493249eeee7c20a5.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD0_CTRL’s FUNCSEL field.</p>
<p><p>0-31 -&gt; selects pin function according to the gpio table</p>
<p>31 == NULL</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_OUTOVEREv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_OUTOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_OUTOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_CTRL_OUTOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8533c9ccc6890c929d4f85478a62bec8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__OUTOVER_8h_1a2ce74cda7d367c1259847f26e43c6de2.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_OUTOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_CTRL’s OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_OUTOVERE34IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_OUTOVERE34IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_OUTOVERE34IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD0_CTRL_OUTOVER__IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1afecd7ad44a6a34f99531334e19e0597a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD0_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__OUTOVER_8h_1a2ce74cda7d367c1259847f26e43c6de2.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_OUTOVERE34IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD0_CTRL’s OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD0_CTRL_OEOVEREv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SD0_CTRL_OEOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SD0_CTRL_OEOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_CTRL_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1aaf9f4f5872f4b4ad8c6cf9b79f63b46c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__OEOVER_8h_1afdf0ad72872a89814639c7317f86c61e.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD0_CTRL_OEOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_CTRL’s OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD0_CTRL_OEOVERE33IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SD0_CTRL_OEOVERE33IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SD0_CTRL_OEOVERE33IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD0_CTRL_OEOVER__IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a92ded072fe970966d14293669fbd3fec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD0_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__OEOVER_8h_1afdf0ad72872a89814639c7317f86c61e.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD0_CTRL_OEOVERE33IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD0_CTRL’s OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD0_CTRL_INOVEREv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SD0_CTRL_INOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SD0_CTRL_INOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_CTRL_INOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2c0ea4d4505f691267f1e5c66e8e98bf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__INOVER_8h_1a9d799c9bc9569aa784191d779b333ad9.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD0_CTRL_INOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_CTRL’s INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD0_CTRL_INOVERE33IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SD0_CTRL_INOVERE33IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SD0_CTRL_INOVERE33IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD0_CTRL_INOVER__IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab4a8c8cd6bf5c7842b1610859920b8a8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD0_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__INOVER_8h_1a9d799c9bc9569aa784191d779b333ad9.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD0_CTRL_INOVERE33IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD0_CTRL’s INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_IRQOVEREv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_IRQOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_IRQOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac874ae28d422d08be7976302bc5da352"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__IRQOVER_8h_1a481fde51effda5a029571eeb4f428c4e.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_IRQOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_CTRL’s IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_IRQOVERE34IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_IRQOVERE34IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_IRQOVERE34IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD0_CTRL_IRQOVER__IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac216e9f83a18fcc4ff8ea4a695092344"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD0_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__IRQOVER_8h_1a481fde51effda5a029571eeb4f428c4e.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_IRQOVERE34IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD0_CTRL’s IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD0_CTRLER34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELR34IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVERR33IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVERR33IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVERR34IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER">
<span id="_CPPv3NV6RP20407io_qspi22get_GPIO_QSPI_SD0_CTRLER34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELR34IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVERR33IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVERR33IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVERR34IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER"></span><span id="_CPPv2NV6RP20407io_qspi22get_GPIO_QSPI_SD0_CTRLER34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELR34IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVERR33IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVERR33IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVERR34IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_CTRL__IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELR.IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVERR.IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVERR.IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVERR.IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVERRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a000240bf50c2b8b50a776f866b044d62"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a5792251adfb1c111493249eeee7c20a5.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__OUTOVER_8h_1a2ce74cda7d367c1259847f26e43c6de2.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__OEOVER_8h_1afdf0ad72872a89814639c7317f86c61e.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__INOVER_8h_1a9d799c9bc9569aa784191d779b333ad9.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__IRQOVER_8h_1a481fde51effda5a029571eeb4f428c4e.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD0_CTRLER34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELR34IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVERR33IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVERR33IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVERR34IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SD0_CTRL’s bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD0_CTRLE34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL34IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER33IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER33IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER34IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER">
<span id="_CPPv3NV6RP20407io_qspi22set_GPIO_QSPI_SD0_CTRLE34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL34IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER33IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER33IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER34IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER"></span><span id="_CPPv2NV6RP20407io_qspi22set_GPIO_QSPI_SD0_CTRLE34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL34IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER33IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER33IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER34IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD0_CTRL__IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL.IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER.IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER.IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER.IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1aeffc2ae2002f1415f95750ec68128937"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD0_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a5792251adfb1c111493249eeee7c20a5.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__OUTOVER_8h_1a2ce74cda7d367c1259847f26e43c6de2.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__OEOVER_8h_1afdf0ad72872a89814639c7317f86c61e.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__INOVER_8h_1a9d799c9bc9569aa784191d779b333ad9.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__IRQOVER_8h_1a481fde51effda5a029571eeb4f428c4e.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD0_CTRLE34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL34IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER33IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER33IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER34IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of GPIO_QSPI_SD0_CTRL’s bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD1_STATUS_OUTFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi36get_GPIO_QSPI_SD1_STATUS_OUTFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_GPIO_QSPI_SD1_STATUS_OUTFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_STATUS_OUTFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a295570d64cf949be42e39324a24d0e03"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_STATUS_OUTFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD1_STATUS_OUTFROMPERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_STATUS’s OUTFROMPERI bit.</p>
<p>output signal from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD1_STATUS_OUTTOPADEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SD1_STATUS_OUTTOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SD1_STATUS_OUTTOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_STATUS_OUTTOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1aecee00625071b60db79787ae3ab476e9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_STATUS_OUTTOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD1_STATUS_OUTTOPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_STATUS’s OUTTOPAD bit.</p>
<p>output signal to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD1_STATUS_OEFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SD1_STATUS_OEFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SD1_STATUS_OEFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_STATUS_OEFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a955aa84f4a1d5f3a9860df9c28003214"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_STATUS_OEFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD1_STATUS_OEFROMPERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_STATUS’s OEFROMPERI bit.</p>
<p>output enable from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD1_STATUS_OETOPADEv">
<span id="_CPPv3NV6RP20407io_qspi32get_GPIO_QSPI_SD1_STATUS_OETOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_GPIO_QSPI_SD1_STATUS_OETOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_STATUS_OETOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4e6e05ab75276aba7b4cad984e1c6034"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_STATUS_OETOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD1_STATUS_OETOPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_STATUS’s OETOPAD bit.</p>
<p>output enable to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD1_STATUS_INFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SD1_STATUS_INFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SD1_STATUS_INFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_STATUS_INFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0b870f2ad655cfe466241df675b5c083"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_STATUS_INFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD1_STATUS_INFROMPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_STATUS’s INFROMPAD bit.</p>
<p>input signal from pad, before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD1_STATUS_INTOPERIEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SD1_STATUS_INTOPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SD1_STATUS_INTOPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_STATUS_INTOPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a023af1c95fbe8483c98762cca25a11cc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_STATUS_INTOPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD1_STATUS_INTOPERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_STATUS’s INTOPERI bit.</p>
<p>input signal to peripheral, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD1_STATUS_IRQFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SD1_STATUS_IRQFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SD1_STATUS_IRQFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_STATUS_IRQFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a17b5460b0d6d79b728a21ba1987f593f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_STATUS_IRQFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD1_STATUS_IRQFROMPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_STATUS’s IRQFROMPAD bit.</p>
<p>interrupt from pad before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD1_STATUS_IRQTOPROCEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SD1_STATUS_IRQTOPROCEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SD1_STATUS_IRQTOPROCEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_STATUS_IRQTOPROCV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8a79504a4dbc8115255d366c1fc3a571"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_STATUS_IRQTOPROC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD1_STATUS_IRQTOPROCEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_STATUS’s IRQTOPROC bit.</p>
<p>interrupt to processors, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD1_STATUSERbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi24get_GPIO_QSPI_SD1_STATUSERbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi24get_GPIO_QSPI_SD1_STATUSERbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_STATUS__bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1aadccd842e6fb4976fa1873522a3dd398"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_STATUS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTTOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OETOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INTOPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQTOPROC</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD1_STATUSERbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SD1_STATUS’s bit fields.</p>
<p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_FUNCSELEv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_FUNCSELEv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_FUNCSELEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6c90106d3be2446c22b187b787260720"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a03fd6a0102916a744ab4105f4fee5f54.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_FUNCSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_CTRL’s FUNCSEL field.</p>
<p><p>0-31 -&gt; selects pin function according to the gpio table</p>
<p>31 == NULL</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD1_CTRL_FUNCSEL__IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1a530b6b82f237c043e593163be07922be"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD1_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a03fd6a0102916a744ab4105f4fee5f54.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD1_CTRL’s FUNCSEL field.</p>
<p><p>0-31 -&gt; selects pin function according to the gpio table</p>
<p>31 == NULL</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_OUTOVEREv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_OUTOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_OUTOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_CTRL_OUTOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1af2de1d01087f98b168adabc62d48a67a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__OUTOVER_8h_1a7278d36bbdeeb895e9e0eac5afb239b0.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_OUTOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_CTRL’s OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_OUTOVERE34IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_OUTOVERE34IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_OUTOVERE34IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD1_CTRL_OUTOVER__IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1af34544f9748d6a86bbca31091967fb24"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD1_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__OUTOVER_8h_1a7278d36bbdeeb895e9e0eac5afb239b0.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_OUTOVERE34IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD1_CTRL’s OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD1_CTRL_OEOVEREv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SD1_CTRL_OEOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SD1_CTRL_OEOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_CTRL_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa957c3b710eaab36a382bab9041db828"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__OEOVER_8h_1ab820040d487f67a318833dd2491bcd6a.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD1_CTRL_OEOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_CTRL’s OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD1_CTRL_OEOVERE33IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SD1_CTRL_OEOVERE33IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SD1_CTRL_OEOVERE33IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD1_CTRL_OEOVER__IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7e15efc09485f66593a3feedb4e90009"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD1_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__OEOVER_8h_1ab820040d487f67a318833dd2491bcd6a.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD1_CTRL_OEOVERE33IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD1_CTRL’s OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD1_CTRL_INOVEREv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SD1_CTRL_INOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SD1_CTRL_INOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_CTRL_INOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae8b42aba55fa1650457fca90009c0d1d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__INOVER_8h_1ab1e4e381a77bb90d8dd511999216d636.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD1_CTRL_INOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_CTRL’s INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD1_CTRL_INOVERE33IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SD1_CTRL_INOVERE33IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SD1_CTRL_INOVERE33IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD1_CTRL_INOVER__IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a540671905bf9e8dda9c59b9771c228ae"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD1_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__INOVER_8h_1ab1e4e381a77bb90d8dd511999216d636.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD1_CTRL_INOVERE33IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD1_CTRL’s INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_IRQOVEREv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_IRQOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_IRQOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4db04924c3e641d583860252481f16f9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__IRQOVER_8h_1a2d0d455c989c7cec7e333a3ed0e6da70.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_IRQOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_CTRL’s IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_IRQOVERE34IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_IRQOVERE34IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_IRQOVERE34IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD1_CTRL_IRQOVER__IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a818fad5592362bdd549b733c9a595dc0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD1_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__IRQOVER_8h_1a2d0d455c989c7cec7e333a3ed0e6da70.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_IRQOVERE34IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD1_CTRL’s IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD1_CTRLER34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELR34IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVERR33IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVERR33IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVERR34IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER">
<span id="_CPPv3NV6RP20407io_qspi22get_GPIO_QSPI_SD1_CTRLER34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELR34IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVERR33IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVERR33IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVERR34IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER"></span><span id="_CPPv2NV6RP20407io_qspi22get_GPIO_QSPI_SD1_CTRLER34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELR34IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVERR33IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVERR33IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVERR34IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_CTRL__IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELR.IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVERR.IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVERR.IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVERR.IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVERRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a19a4b1d67d62216fb2fbbac81ead0e67"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a03fd6a0102916a744ab4105f4fee5f54.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__OUTOVER_8h_1a7278d36bbdeeb895e9e0eac5afb239b0.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__OEOVER_8h_1ab820040d487f67a318833dd2491bcd6a.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__INOVER_8h_1ab1e4e381a77bb90d8dd511999216d636.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__IRQOVER_8h_1a2d0d455c989c7cec7e333a3ed0e6da70.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD1_CTRLER34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELR34IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVERR33IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVERR33IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVERR34IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SD1_CTRL’s bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD1_CTRLE34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL34IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER33IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER33IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER34IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER">
<span id="_CPPv3NV6RP20407io_qspi22set_GPIO_QSPI_SD1_CTRLE34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL34IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER33IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER33IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER34IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER"></span><span id="_CPPv2NV6RP20407io_qspi22set_GPIO_QSPI_SD1_CTRLE34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL34IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER33IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER33IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER34IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD1_CTRL__IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL.IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER.IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER.IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER.IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a74097a1282c5a58d7384af8891b79518"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD1_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a03fd6a0102916a744ab4105f4fee5f54.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__OUTOVER_8h_1a7278d36bbdeeb895e9e0eac5afb239b0.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__OEOVER_8h_1ab820040d487f67a318833dd2491bcd6a.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__INOVER_8h_1ab1e4e381a77bb90d8dd511999216d636.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__IRQOVER_8h_1a2d0d455c989c7cec7e333a3ed0e6da70.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD1_CTRLE34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL34IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER33IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER33IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER34IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of GPIO_QSPI_SD1_CTRL’s bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD2_STATUS_OUTFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi36get_GPIO_QSPI_SD2_STATUS_OUTFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_GPIO_QSPI_SD2_STATUS_OUTFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_STATUS_OUTFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a64d8e8829d46b629bed4d896dd9cc6b1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_STATUS_OUTFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD2_STATUS_OUTFROMPERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_STATUS’s OUTFROMPERI bit.</p>
<p>output signal from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD2_STATUS_OUTTOPADEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SD2_STATUS_OUTTOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SD2_STATUS_OUTTOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_STATUS_OUTTOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9b594b2dafb91268ec5a30182f6d2631"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_STATUS_OUTTOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD2_STATUS_OUTTOPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_STATUS’s OUTTOPAD bit.</p>
<p>output signal to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD2_STATUS_OEFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SD2_STATUS_OEFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SD2_STATUS_OEFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_STATUS_OEFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1aba097e21ebb302b37a6f8ecc977a116c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_STATUS_OEFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD2_STATUS_OEFROMPERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_STATUS’s OEFROMPERI bit.</p>
<p>output enable from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD2_STATUS_OETOPADEv">
<span id="_CPPv3NV6RP20407io_qspi32get_GPIO_QSPI_SD2_STATUS_OETOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_GPIO_QSPI_SD2_STATUS_OETOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_STATUS_OETOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae3fc50dda227ce77adc2f8e3c1b22893"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_STATUS_OETOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD2_STATUS_OETOPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_STATUS’s OETOPAD bit.</p>
<p>output enable to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD2_STATUS_INFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SD2_STATUS_INFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SD2_STATUS_INFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_STATUS_INFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a445c093f4d2dafd98e926c1635713eed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_STATUS_INFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD2_STATUS_INFROMPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_STATUS’s INFROMPAD bit.</p>
<p>input signal from pad, before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD2_STATUS_INTOPERIEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SD2_STATUS_INTOPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SD2_STATUS_INTOPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_STATUS_INTOPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a423ef3b444f9044d977d87b4739f42d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_STATUS_INTOPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD2_STATUS_INTOPERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_STATUS’s INTOPERI bit.</p>
<p>input signal to peripheral, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD2_STATUS_IRQFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SD2_STATUS_IRQFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SD2_STATUS_IRQFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_STATUS_IRQFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad3cd42120be730227669fc91c248ab12"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_STATUS_IRQFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD2_STATUS_IRQFROMPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_STATUS’s IRQFROMPAD bit.</p>
<p>interrupt from pad before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD2_STATUS_IRQTOPROCEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SD2_STATUS_IRQTOPROCEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SD2_STATUS_IRQTOPROCEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_STATUS_IRQTOPROCV"></span><span class="target" id="structRP2040_1_1io__qspi_1a89a30377c8e9eb9f170a32f095753318"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_STATUS_IRQTOPROC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD2_STATUS_IRQTOPROCEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_STATUS’s IRQTOPROC bit.</p>
<p>interrupt to processors, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD2_STATUSERbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi24get_GPIO_QSPI_SD2_STATUSERbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi24get_GPIO_QSPI_SD2_STATUSERbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_STATUS__bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a71e217a89aa19827ee72f412a4f96dc4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_STATUS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTTOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OETOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INTOPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQTOPROC</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD2_STATUSERbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SD2_STATUS’s bit fields.</p>
<p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_FUNCSELEv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_FUNCSELEv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_FUNCSELEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5ce7921ceab59c4f768624c16a5e6467"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a90a32833c8412bf171ef47964f64c892.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_FUNCSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_CTRL’s FUNCSEL field.</p>
<p><p>0-31 -&gt; selects pin function according to the gpio table</p>
<p>31 == NULL</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD2_CTRL_FUNCSEL__IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6b0c2b1a52a75e080d7c850bc7d18ee7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD2_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a90a32833c8412bf171ef47964f64c892.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD2_CTRL’s FUNCSEL field.</p>
<p><p>0-31 -&gt; selects pin function according to the gpio table</p>
<p>31 == NULL</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_OUTOVEREv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_OUTOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_OUTOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_CTRL_OUTOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae265a3a5b3cc017fd8312fb1d847f6d5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__OUTOVER_8h_1ae9dc63d2cec6fe9b8d80bbd874656b64.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_OUTOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_CTRL’s OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_OUTOVERE34IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_OUTOVERE34IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_OUTOVERE34IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD2_CTRL_OUTOVER__IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1af1e48ab72129290459327e420fa157a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD2_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__OUTOVER_8h_1ae9dc63d2cec6fe9b8d80bbd874656b64.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_OUTOVERE34IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD2_CTRL’s OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD2_CTRL_OEOVEREv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SD2_CTRL_OEOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SD2_CTRL_OEOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_CTRL_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa8745e5804042e74c40032f89bfe5d9a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__OEOVER_8h_1a07dbca45aa40621d0872caeb9dfcbca3.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD2_CTRL_OEOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_CTRL’s OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD2_CTRL_OEOVERE33IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SD2_CTRL_OEOVERE33IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SD2_CTRL_OEOVERE33IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD2_CTRL_OEOVER__IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a75fa8df8a4887669785f7db9a04b9cd6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD2_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__OEOVER_8h_1a07dbca45aa40621d0872caeb9dfcbca3.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD2_CTRL_OEOVERE33IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD2_CTRL’s OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD2_CTRL_INOVEREv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SD2_CTRL_INOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SD2_CTRL_INOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_CTRL_INOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5f25973272243ab78482aab9aa3b2c42"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__INOVER_8h_1a94ecd6334647d6fb0256db664c445912.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD2_CTRL_INOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_CTRL’s INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD2_CTRL_INOVERE33IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SD2_CTRL_INOVERE33IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SD2_CTRL_INOVERE33IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD2_CTRL_INOVER__IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5d53392dbff3f0e5b5460d2fa4879575"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD2_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__INOVER_8h_1a94ecd6334647d6fb0256db664c445912.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD2_CTRL_INOVERE33IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD2_CTRL’s INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_IRQOVEREv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_IRQOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_IRQOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1aca7f82b1e2a21253d71baf2dc9d27e19"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__IRQOVER_8h_1a4646fafbe2a2764733bc4ac41df22c8e.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_IRQOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_CTRL’s IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_IRQOVERE34IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_IRQOVERE34IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_IRQOVERE34IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD2_CTRL_IRQOVER__IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2f90d13008ca8ddb19298c1d370623af"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD2_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__IRQOVER_8h_1a4646fafbe2a2764733bc4ac41df22c8e.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_IRQOVERE34IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD2_CTRL’s IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD2_CTRLER34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELR34IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVERR33IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVERR33IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVERR34IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER">
<span id="_CPPv3NV6RP20407io_qspi22get_GPIO_QSPI_SD2_CTRLER34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELR34IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVERR33IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVERR33IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVERR34IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER"></span><span id="_CPPv2NV6RP20407io_qspi22get_GPIO_QSPI_SD2_CTRLER34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELR34IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVERR33IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVERR33IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVERR34IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_CTRL__IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELR.IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVERR.IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVERR.IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVERR.IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVERRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4c2ab83b0ad36244cf6ee53b53dfebee"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a90a32833c8412bf171ef47964f64c892.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__OUTOVER_8h_1ae9dc63d2cec6fe9b8d80bbd874656b64.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__OEOVER_8h_1a07dbca45aa40621d0872caeb9dfcbca3.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__INOVER_8h_1a94ecd6334647d6fb0256db664c445912.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__IRQOVER_8h_1a4646fafbe2a2764733bc4ac41df22c8e.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD2_CTRLER34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELR34IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVERR33IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVERR33IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVERR34IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SD2_CTRL’s bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD2_CTRLE34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL34IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER33IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER33IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER34IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER">
<span id="_CPPv3NV6RP20407io_qspi22set_GPIO_QSPI_SD2_CTRLE34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL34IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER33IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER33IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER34IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER"></span><span id="_CPPv2NV6RP20407io_qspi22set_GPIO_QSPI_SD2_CTRLE34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL34IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER33IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER33IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER34IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD2_CTRL__IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL.IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER.IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER.IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER.IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1acb2d83d6ed0227c060c3a950ef03e6ca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD2_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a90a32833c8412bf171ef47964f64c892.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__OUTOVER_8h_1ae9dc63d2cec6fe9b8d80bbd874656b64.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__OEOVER_8h_1a07dbca45aa40621d0872caeb9dfcbca3.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__INOVER_8h_1a94ecd6334647d6fb0256db664c445912.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__IRQOVER_8h_1a4646fafbe2a2764733bc4ac41df22c8e.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD2_CTRLE34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL34IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER33IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER33IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER34IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of GPIO_QSPI_SD2_CTRL’s bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD3_STATUS_OUTFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi36get_GPIO_QSPI_SD3_STATUS_OUTFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_GPIO_QSPI_SD3_STATUS_OUTFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_STATUS_OUTFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae6fa9ef83504ffd3a41d15429d8be909"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_STATUS_OUTFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD3_STATUS_OUTFROMPERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_STATUS’s OUTFROMPERI bit.</p>
<p>output signal from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD3_STATUS_OUTTOPADEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SD3_STATUS_OUTTOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SD3_STATUS_OUTTOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_STATUS_OUTTOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6f51af58a5459564319238cbe62c0893"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_STATUS_OUTTOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD3_STATUS_OUTTOPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_STATUS’s OUTTOPAD bit.</p>
<p>output signal to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD3_STATUS_OEFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SD3_STATUS_OEFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SD3_STATUS_OEFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_STATUS_OEFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a247d5f15cbdfcb78d029ba360a3cab09"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_STATUS_OEFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD3_STATUS_OEFROMPERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_STATUS’s OEFROMPERI bit.</p>
<p>output enable from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD3_STATUS_OETOPADEv">
<span id="_CPPv3NV6RP20407io_qspi32get_GPIO_QSPI_SD3_STATUS_OETOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_GPIO_QSPI_SD3_STATUS_OETOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_STATUS_OETOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8c908611fd80910b2cd54fcc6bbb316c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_STATUS_OETOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD3_STATUS_OETOPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_STATUS’s OETOPAD bit.</p>
<p>output enable to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD3_STATUS_INFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SD3_STATUS_INFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SD3_STATUS_INFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_STATUS_INFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a74a2a6ac0684e7f5e2689b880b3b3a04"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_STATUS_INFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD3_STATUS_INFROMPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_STATUS’s INFROMPAD bit.</p>
<p>input signal from pad, before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD3_STATUS_INTOPERIEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SD3_STATUS_INTOPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SD3_STATUS_INTOPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_STATUS_INTOPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a07e75fce067229ef1a019aab3e0a9d2e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_STATUS_INTOPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD3_STATUS_INTOPERIEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_STATUS’s INTOPERI bit.</p>
<p>input signal to peripheral, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD3_STATUS_IRQFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SD3_STATUS_IRQFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SD3_STATUS_IRQFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_STATUS_IRQFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa34e0115971d2a887f95f3799b5b3d76"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_STATUS_IRQFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD3_STATUS_IRQFROMPADEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_STATUS’s IRQFROMPAD bit.</p>
<p>interrupt from pad before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD3_STATUS_IRQTOPROCEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SD3_STATUS_IRQTOPROCEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SD3_STATUS_IRQTOPROCEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_STATUS_IRQTOPROCV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae081ecb7f617673b29e75ed097441478"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_STATUS_IRQTOPROC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD3_STATUS_IRQTOPROCEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_STATUS’s IRQTOPROC bit.</p>
<p>interrupt to processors, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD3_STATUSERbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi24get_GPIO_QSPI_SD3_STATUSERbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi24get_GPIO_QSPI_SD3_STATUSERbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_STATUS__bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3e43c14b369d0a2a775fe3447aaa1824"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_STATUS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTTOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OETOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INTOPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQTOPROC</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD3_STATUSERbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SD3_STATUS’s bit fields.</p>
<p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_FUNCSELEv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_FUNCSELEv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_FUNCSELEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1ab9f6c077af4f7645e25e2319bcf9e4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a8ba4b186e35131ec11eae4b6642a4ed0.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_FUNCSELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_CTRL’s FUNCSEL field.</p>
<p><p>0-31 -&gt; selects pin function according to the gpio table</p>
<p>31 == NULL</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD3_CTRL_FUNCSEL__IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1a276c622e870aa62c1d1f57760b3e7f4b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD3_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a8ba4b186e35131ec11eae4b6642a4ed0.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD3_CTRL’s FUNCSEL field.</p>
<p><p>0-31 -&gt; selects pin function according to the gpio table</p>
<p>31 == NULL</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_OUTOVEREv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_OUTOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_OUTOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_CTRL_OUTOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1aec033dfa2afc6d48cba8a68f9c00b1a9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__OUTOVER_8h_1a7171924886d6ea7c22c8f5061c5fcb84.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_OUTOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_CTRL’s OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_OUTOVERE34IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_OUTOVERE34IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_OUTOVERE34IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD3_CTRL_OUTOVER__IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa4ebe967c9cac716c3a4f8e200b10ddf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD3_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__OUTOVER_8h_1a7171924886d6ea7c22c8f5061c5fcb84.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_OUTOVERE34IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD3_CTRL’s OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD3_CTRL_OEOVEREv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SD3_CTRL_OEOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SD3_CTRL_OEOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_CTRL_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab9e00d29bdb232ea9b6751e3b5cf3944"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__OEOVER_8h_1ade442326473a9d7a81d9dba5c263663a.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD3_CTRL_OEOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_CTRL’s OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD3_CTRL_OEOVERE33IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SD3_CTRL_OEOVERE33IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SD3_CTRL_OEOVERE33IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD3_CTRL_OEOVER__IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0ae8a8fea8a5cad7e07ee1a0b56c8f6f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD3_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__OEOVER_8h_1ade442326473a9d7a81d9dba5c263663a.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD3_CTRL_OEOVERE33IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD3_CTRL’s OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD3_CTRL_INOVEREv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SD3_CTRL_INOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SD3_CTRL_INOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_CTRL_INOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab0b11889869ef35b9709dbcf9a6c0e21"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__INOVER_8h_1a0dca829ad1402d86c98afe59b377939e.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD3_CTRL_INOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_CTRL’s INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD3_CTRL_INOVERE33IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SD3_CTRL_INOVERE33IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SD3_CTRL_INOVERE33IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD3_CTRL_INOVER__IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9ae73ac63a868088c4e66f5cd3b92026"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD3_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__INOVER_8h_1a0dca829ad1402d86c98afe59b377939e.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD3_CTRL_INOVERE33IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD3_CTRL’s INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_IRQOVEREv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_IRQOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_IRQOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0a10db24ab659f343ca4a23faeeeb69c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__IRQOVER_8h_1a89c9747098c3d9e765e35ca37d58e31e.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_IRQOVEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_CTRL’s IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_IRQOVERE34IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_IRQOVERE34IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_IRQOVERE34IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD3_CTRL_IRQOVER__IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a159c9a49f3d22fa2fe2289299702ae8b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD3_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__IRQOVER_8h_1a89c9747098c3d9e765e35ca37d58e31e.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_IRQOVERE34IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD3_CTRL’s IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD3_CTRLER34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELR34IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVERR33IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVERR33IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVERR34IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER">
<span id="_CPPv3NV6RP20407io_qspi22get_GPIO_QSPI_SD3_CTRLER34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELR34IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVERR33IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVERR33IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVERR34IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER"></span><span id="_CPPv2NV6RP20407io_qspi22get_GPIO_QSPI_SD3_CTRLER34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELR34IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVERR33IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVERR33IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVERR34IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_CTRL__IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELR.IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVERR.IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVERR.IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVERR.IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVERRV"></span><span class="target" id="structRP2040_1_1io__qspi_1add4fdf2474b7bf697381ac1e8a720e65"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a8ba4b186e35131ec11eae4b6642a4ed0.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__OUTOVER_8h_1a7171924886d6ea7c22c8f5061c5fcb84.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__OEOVER_8h_1ade442326473a9d7a81d9dba5c263663a.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__INOVER_8h_1a0dca829ad1402d86c98afe59b377939e.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__IRQOVER_8h_1a89c9747098c3d9e765e35ca37d58e31e.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD3_CTRLER34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELR34IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVERR33IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVERR33IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVERR34IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SD3_CTRL’s bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD3_CTRLE34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL34IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER33IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER33IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER34IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER">
<span id="_CPPv3NV6RP20407io_qspi22set_GPIO_QSPI_SD3_CTRLE34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL34IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER33IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER33IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER34IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER"></span><span id="_CPPv2NV6RP20407io_qspi22set_GPIO_QSPI_SD3_CTRLE34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL34IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER33IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER33IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER34IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD3_CTRL__IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL.IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER.IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER.IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER.IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2182641e27454e9315c5977b144324b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD3_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a8ba4b186e35131ec11eae4b6642a4ed0.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__OUTOVER_8h_1a7171924886d6ea7c22c8f5061c5fcb84.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__OEOVER_8h_1ade442326473a9d7a81d9dba5c263663a.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__INOVER_8h_1a0dca829ad1402d86c98afe59b377939e.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__IRQOVER_8h_1a89c9747098c3d9e765e35ca37d58e31e.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVERE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD3_CTRLE34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL34IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER33IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER33IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER34IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of GPIO_QSPI_SD3_CTRL’s bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6cd94855cb66d2ac8b882d762becb262"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_INTR_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi34get_INTR_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_INTR_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9ecd01d45c3ca947bdfaa2d6ab112190"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_INTR_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abcf6f0fd12d5a6cee871b25a9d1a977e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa8c92c693f1b39bb17388eddc624fade"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTR’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1afbd3cbf5f85711205e51f60f668149d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTR’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1961fb3d231c55e640e0334fd8afb589"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTR’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aab60525afb5f4cd8ebcd6e746184c928"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33set_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi33set_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi33set_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aed54b357f4332459afe1ee207bd08210"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33set_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTR’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35clear_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi35clear_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi35clear_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a728f8343b921a7392811167322fd371f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35clear_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTR’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36toggle_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi36toggle_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi36toggle_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af1075e64077c93e4379771c05f4935a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36toggle_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTR’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad13afe1d408665b31adc0410b6168e9c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad09e7e4d632eec1f7e7eca8870d3f82f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_INTR_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi30get_INTR_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi30get_INTR_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aabea1e406c1fc36db81343d65ed9df9f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_INTR_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_INTR_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi30set_INTR_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi30set_INTR_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad72acc5ee9a41c7e21b3922bf3c9ce27"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_INTR_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTR’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32clear_INTR_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi32clear_INTR_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi32clear_INTR_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a07ea939afc678ef57c1378c2cea821f0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32clear_INTR_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTR’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33toggle_INTR_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi33toggle_INTR_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi33toggle_INTR_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a46e86f2ea1e224a106e1f11b9416f617"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33toggle_INTR_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTR’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad8b24006ae385e8b4c781b84bcae03a7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af16cd6dfefbc2da0f4f2f54b3f1c90df"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTR’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a117fc0ac93d5bb4c04f1a8304114d497"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTR’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae31a58e5b80a985d4f5d1de441ec0caf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTR’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1afccdaff2f9f5f77cf6d11a1e16ee4dcd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1afb43c22ee707d8cf5efebc28a8624fa2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1afa742d2bad608d8f365a250e847ecb38"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3ecdda2f64af2fb4bd3ec58c0444b983"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTR’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a20386a9ec7581b70deb20c78788ed307"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTR’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad7598385737ce4f67b6ade8c39721573"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTR’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1d85dba370c34b1a514d8a6365e60067"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aaa7c8be486a986e542bcde536874429e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTR’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a65180c8637cce45e20d621abf6d4de24"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTR’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aced9b0cd8da91158585e56066ba19f3a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTR’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abb3342ec29b5a5717bfc4446757ffe23"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a153c9615ac88365288807985d88604ed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7b00423acc9c8b70457361237fa927fe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa5836536db44eb5abf619a11e277636f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTR’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a43b403cd356bc0c824620c5a148b5c15"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTR’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a55f2a7f0a1637a40e591ca4ba2cd44a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTR’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a222ee3ee37fdef2cb39200b24ff01988"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a414e8e8bd2382d2c39364b941f52af39"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTR’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7753f96da9bf08565877d9b3056cba51"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTR’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ada92f1201de973f344f573684ee938d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTR’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aff0f7867665bef74f7d2c8d355e0ebcd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5f39973c4388b3e5ecd0f50bc52241c9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac957af7668be6a863e39c6e7618bf6af"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7bb8c5c1987f1b0edfc680adc0aeaca7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTR’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0af74058694ed03e6c7feac26bf5654e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTR’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a662406b7a032bd9283741b51c8128fda"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTR’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae251f4d9fc4a162045d1ba5550377791"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a24d7aef5983e49dae153d05efad92853"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTR’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a099a8ef416bab42c24f37d5a17724352"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTR’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5d053624bb620b95163dc337687339a4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTR’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1de09eb292c80294217da3ec64a519f4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae5883684e860803e0650a3d1fae3e3d6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab11e06de3f1c076fd58b9fbf477e9932"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae1f219529c5faf8869893735e31d9ff5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTR’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0504d0e3246a198a4499ff2c4cf292f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTR’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab7146bcda07b84e1b6a5e43e9c70cae1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTR’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1acb2976e7be6e6d609380a2dd0cace0c0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTR’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a26fd031c68e063d25fdd9d82c1cdb5b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTR’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1cfec006404c9bd4d940aa094f86b581"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear INTR’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a88c37e0b23d5f14ee280b5ab28eeaa6a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle INTR’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi8get_INTRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi8get_INTRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi8get_INTRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_INTR__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1e5f4553bca7ad55e063c54b21342991"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi8get_INTRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of INTR’s bit fields.</p>
<p>(read-write) Raw Interrupts </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi8set_INTREbbbbbbbbbbbb">
<span id="_CPPv3NV6RP20407io_qspi8set_INTREbbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20407io_qspi8set_INTREbbbbbbbbbbbb"></span><span id="RP2040::io_qspi::set_INTR__b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1io__qspi_1a69cdb423385f711616577225b1ccc80e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi8set_INTREbbbbbbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of INTR’s bit fields.</p>
<p>(read-write) Raw Interrupts </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a100338fdac7c95b7d169dd9d06134d8f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6f82ba309f5b1d617ce712f328071fc3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a47056754777b2f94127c232652ffe086"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a39bdf51e7bdc8534dabc19f072839e9d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a695dd0d9a01c0247ecc6d288a9d0b510"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab171a06403bc88f16effa8a12757915c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa33fc3b6f2b2f515dd41f37ede5ab7dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi43toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi43toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi43toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7b81bc3dd801f9de0c7023005a7ca960"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi43toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8d4302c974f8408ffd64270387156deb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae480138721330f0abdbd90e7762fa5ba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a570b748c42211eaa20c3ef107759690d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7bc865111c533248b6de8a65ade60bb1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab3e48e7390b0293624f619f6f04ff3f6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5a4cdb612ae8065b102bdd692fa55a1e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a998dc3a0047551978c57a3c60ec1f8f5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a78c839f884649171950b4a097bc00a88"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aea5f406341a7621a76a63bbf14df9f9a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1acdb42378698220538a6dbc7adf65ed47"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad8da896b01e84f5d660885d53c24a02c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac1045d478929f8dc61c9154e57714b38"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9b4890b831ffed0f2e01abfbcc0b0500"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6b266eb1abbaeff98e2d326f571b71d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1acddc867a944c41b25a233d0c6a40fe84"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3423717e44400fa7d49439448fc81f18"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi36get_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae8dbabc8a5ae393eb239bf0c5605de82"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36set_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi36set_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi36set_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa04f67c4e99bcdcb2a7da13d82d9c6b2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36set_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a10d56b8a96ec9a89e4f97737b1d51161"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8d294034d1c2ce7ab03377496adab756"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a02eb4e7464b337a521266674ad752a13"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1ac37b587c8c972ae2558fbc9ba7b4a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a414918dab307484a10e5b536031982ce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aba189e19efb5ad5a46d86d8f382fafef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab810c1ffe2486288af78934b02aff85c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a849e5bb35e6dec5f6a25e4d6b297ca1f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1a173263dd9efe8c4031d9c83380803e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af8424426f5da69b58b063288f9017a44"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2d7843704f5caa2c68fa96540483f73a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a86301f7d6f5bf0149a65d39816e2ea49"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8f03937df2b6e0009b9a1da707283040"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a773c89cc2caf935a610ee15863b69947"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a73ce4f470ade60bac2e5d23b30dd4f13"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab65efae65803ffe7c67d630dfe851939"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af08f780076679cc68b32f2e9d11d70a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9cae8b793761dbaa26183595a0ef55fc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae793622adcdfec84d76604e3b6e70432"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a997c1352e29c8526cb1c7a2192ad23a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1b9cd556faf134a65f2423956aa81f69"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1acbb1287ca279a0d3c009e36cf063814e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a69379121e6160d20c54fddaedb8d6634"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af25241426a97ca1d5bf42650525b6cce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a671b9baa1dc9f4f4a95633c029a9f5bf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a126298f14dd2cacd8cc7f4d37c111548"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a98286253f1a1de481156ef5bae61b46c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af68fc104856ad395beb65d9cc79c9905"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5cb1934660bee399c516f912f108d2c1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a80f8300186dc0f089527010d9c204d0a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae9acb2f5cbf81d87f9175555da078649"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aad238e410267d2be241812e207dd9f30"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a54f3ce0e64a5f87bdd786b4677ce89b8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a82b6e7e400017f3c42d9066691a901c1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2b0fad93292a6e352f52b7b98f3b43a2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7f81d154dd2271c86305cc8ad183a7f4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7b26eaccbfbfd44615eb15ea3f019e85"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac444d82e9eae85e0490e851e864f8b27"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae53b0f4e4f045c09fe2adbda3ef99f1a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a22699274bb3f2de47f5f1b0105caa0c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4338d4d6a6f0a38692dac8f86dd14738"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2b20e1fac3db8442a69d399ff23fb169"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a38d2e896406f4a30c6e49321f4685f3c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a12f013b0a736a903ee6ae9ed909ce80d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a72cf352d7ffa4c1b22d37c2f73c5b4fa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac0816fb72ce82915d5507209f25bed2c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aac792aa2c1260f6bd8a7d2fbe8070dfc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0cc4f1f4c83180b87a516690c3c9813e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a726867d8f0bfe7f3e409a27c7aa3d404"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0dc19bf707822ba82482235b3a6837ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a77702b064e184d8b00e78befc3976741"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af14862874c5323379cf047f53fc0f041"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af4dac707c93264f6fbddd0ef0b029217"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aef0e471099ead98a6942ba2b78075874"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae959821253be25b8919221b8ce89ff06"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af9662890a2e73a75993a50041107c193"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8379ca5692c050bde21e7571de9d3c0c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2c86cff064db39439d2e1eeda246b7fb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a01941d3d95f0ab4da5082206ecfc886c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6a976463d1f808b0df9b2e63c33f4052"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae8142fa3a1fa18f25b227f1fc72e0d9f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa97fbfa73fb0bb6cc356399c6fbe7d9b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6106327aa7bbcf091b1afb7446933393"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a60b051d306a29b1397ec9fd22e986bd8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a702dc9171b08d25e2bb7d4e9749d0f33"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abf83ce55c0b71cb01e7dcfdfbdd407e7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a15ec22438bbdb2027ddd4181e0ee69ac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTE’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2138bf07d003a8eefc1a251dcc9882d6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTE’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3080acf66fe70708697d8a8907a1efbd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTE’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6753ec078f3f5c9b3d4fa20f1d91a349"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTE’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi14get_PROC0_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi14get_PROC0_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi14get_PROC0_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_PROC0_INTE__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a662116c3c78e85f45618704eecd65787"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi14get_PROC0_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of PROC0_INTE’s bit fields.</p>
<p>(read-write) Interrupt Enable for proc0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi14set_PROC0_INTEEbbbbbbbbbbbbbbbbbbbbbbbb">
<span id="_CPPv3NV6RP20407io_qspi14set_PROC0_INTEEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20407io_qspi14set_PROC0_INTEEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="RP2040::io_qspi::set_PROC0_INTE__b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1io__qspi_1a02ad50751d6c5c93d2c2478e688589ba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi14set_PROC0_INTEEbbbbbbbbbbbbbbbbbbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of PROC0_INTE’s bit fields.</p>
<p>(read-write) Interrupt Enable for proc0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a29605f1f2b55186b6ace6a48b4e8b71f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a35a45ab8b338e967e243a20d0ec131a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab9acc3053f7efa98a82feacb14b8b738"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3594ad5021e72db8963eb68f455fee98"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7709bf5ddfb95624022ab5c891881014"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aed2ecd2eb7494a90d8c5f1a8363a4fe0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5f4687e7b3d37b7b681a1f745b1f1439"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi43toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi43toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi43toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa92170c571aba4e25216013fcb7fee6a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi43toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a88ed3820dc6156c2de46543bc1af7931"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af584e379f8776a584f8aaf7fc72bd204"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af25080354ff0e6d9bdb591123d21668b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a99ef457acc63c8e129cb1df40d30a7d3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a97a564e10a3565d32db1232a2fa86dd0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6abf9d32d24c925b5b01bebff49e2c5d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa754a87c898df27657fe83ac046d5a00"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1adc9d711b7e8b37d02319e67a4c6a751c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a11ed6c50576806e07d4ccd252a944dcb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2da740ea29b2b067bc51652e6775b227"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a20aa4d81c8c6a26156a199e37b957511"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a832ef533c65be8e9bed8555578a2a916"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1acf013658b795842d5374e1c8309c804e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a45b1fbf3359d70f6ee0ccf981a6fd4eb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2c7a0c9364fc6a3557da9683e67e6c27"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a680cd4b106ec411b6fdbda5458827ea6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi36get_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3b4f0f2354e34b4d14669ff8f03b97c0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36set_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi36set_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi36set_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a315d1d304aed425034a2684d91b47f94"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36set_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a621df23ebac7ec7837f725f5dd4250a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ace15d753cd21c3c983a6771fc0ac480d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab748bf433856e50d83950a7ba343749c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a96780ea1ddb7354503d7068a3130c540"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8ac8b89a5c0d6970c871eb6692b92413"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a82a07183756f19aca65fd2bf0df105ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3edbe6cf55d8d116aebafee27d93c8a8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6f1c4f171abf64889530ae031a5cd674"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1acf7474e1ceeb0ba02b3b91fca08f53da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac87720f936a9efddba961f214d2b393a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1acd9db7413e466ce1cf9f32c25b61cbec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1c029297b727b229d02fa40a11e0b3cb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aef962701d663371afd1dda411a89b95b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5c8bc16aaf959dc6d29fb02a2604a812"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a17aaef24f4a5bd16eced1b3cc63d6455"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abf1b1998b61584f43bd9235841bf022d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a513e2d5ebc2e13c06497546c217fffe4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a45befa3612726593e8c35049e40bf885"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad93459ad1054fd68186fe1fbb6f46ed7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a60092d022846d57a4fc768b68a96541e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5b7a63e1869c4823d8679026254807a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aaea32284f3a449d6cb69d2cd3cd732c6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6aee79745fa088d45e14ac63823d66b4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3210651f062847b66525be139057c94a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5b91e9d44d10bb6e682259d9c3f83c0f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a80e4ae4c552f84d648250c0313fa0d65"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9486d0fbddfc7d4114d0bc2eec54b04f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3745fa804494df78cf6c5995f5e48d4a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9dac7ccd8530065118e43d3ee4ac78c4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae64ad99f89e850a7b2ecbea02b6650c1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a54eb1d959d91594518936f23b828ddf2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a32deb7558db2f63a8712304304c345c1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3ad1a1d1ff79f6270b25f099436a17a2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a61379e2ff16c04ff3560f08a69094d66"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a79b32897913fbf3af3c7f85026588465"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa7594a424be47fb963247a310211cc13"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a18862289f075e89ff1a427268c2a6f21"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a49c0d78697ee8f18bcef55738322c161"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a800caf02a348600930403f44af9e4ed7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab6be7e4596a2c30fea99b49ce473ffa5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae0fba74c9dbaacd7e8cdad2470da6632"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a55e0bc5e6d79c030cdc94a101deec410"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aadda3b5795e265ce423e5e9493819924"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a138d8de14675599c66da475eadf1e09c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae888b45f04fc33858dd7dce7112ad871"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a275e2b9171adf3cee724934532001f4b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a59e1faca3494829337d6f4f3b2793ca0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a436dd85b162b0fbd6660c52a8a30551a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a105aa8ebb487da9d4980975c72612f20"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac9bcfd78848e839e81122d5015f96562"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af52b0c1a51c380e1947210b7254a990c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a95dbae92d39b28adce4de150992b2b23"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aed39598094d83df79bc6291dceb1cfb2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1afe3f72f366cab1b015f1099e54f4b379"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac2d192099509b878332377556c50c25a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1afcd02628fe6937bbcf0ee0f5f7bba0b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a86b468d7d5ce841a41806cde69d1e6d0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abcc724de7cb5aea1a3eef7203b522833"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6254e284e8487f77b0690b5cfc971887"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aaaea5aba04f1443bcdb048f08b72d27c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a152e7a7ca5457b8a1cb8b942a6732dde"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a27a2ec5672e71dcb6770517195cf2c8e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a21952832fa09367bbd570dc1ef148dab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac1026af6265f48b70fa2a5da63e88190"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a257f47f4e2dbc8a617e18ed2b68e66a1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5df5b20137eaf38ceb23d2103ea22427"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa7902852b6246fc3645e5f1b088d5bfb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTF’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1adfae9225fabf03ba9f71f1a7e51b4ae3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTF’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab6b585bcc20e7280a52681d54cddefba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTF’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5532d419fe2ae39dd07717d7c53396ac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTF’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi14get_PROC0_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi14get_PROC0_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi14get_PROC0_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_PROC0_INTF__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8a95c7e7f48c4fc9cbc2dd3e15b2ddd9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi14get_PROC0_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of PROC0_INTF’s bit fields.</p>
<p>(read-write) Interrupt Force for proc0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi14set_PROC0_INTFEbbbbbbbbbbbbbbbbbbbbbbbb">
<span id="_CPPv3NV6RP20407io_qspi14set_PROC0_INTFEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20407io_qspi14set_PROC0_INTFEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="RP2040::io_qspi::set_PROC0_INTF__b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0a6f2537f2fbd9562433c49e923c5bfb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi14set_PROC0_INTFEbbbbbbbbbbbbbbbbbbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of PROC0_INTF’s bit fields.</p>
<p>(read-write) Interrupt Force for proc0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abbec6f5a18dc36022d0c880f658c8700"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8522aac28012f1feb59833bc9138b1b2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a66737eb35e1b5eb3027e31ac79df317b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8d5cfe7802ecf6191cceeab76a4acc91"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9b96fd58f0a2512b610bb576cdaf80bd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a19a633a41a6a36aa2a6b4cec2a6e858e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi36get_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a149c4e5744a33301ca3e14f0b769ef6f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa59d384205455d64cdb9b1adebd9303a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7d071cef3ef31a0c04ba511edb4e8e77"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3ece88f169ae3c2e796815f9ffe7ee24"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad6cbe71317d739b3386e53fb1d76c494"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae10826ee40eef8306b50a52649bd253a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4583f9f121ba58c27548b7525cf54d6e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6e6097e6276573ea7fd24b31961e868b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a031e0f65e6126f83e2807cb8ab8fc5e3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a519ab9e146018fcba61c91ca5c240c04"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad68d81a1fd8045db29ad098da8e1ae97"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae7137529bbb614ca6d86d44371a7da5a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1adc8d5a2c6a085e843020c54283aa7c4f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a392f22137fb584ec51802c88c2e19506"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a432573c56622e4c0ad56f059adb35503"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a748b227a04a8e28fc65b0dcef569111a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a73ff2967c87521100631a18b037efbf5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1acac0078dee657b99c0e08a3fba862753"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTS’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi14get_PROC0_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi14get_PROC0_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi14get_PROC0_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_PROC0_INTS__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a03f1163225d9412efb2f0f49d078a39c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi14get_PROC0_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of PROC0_INTS’s bit fields.</p>
<p>(read-only) Interrupt status after masking &amp; forcing for proc0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab05031a45fd94e00253c5577b3acd9c3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a87e2bea7aa603e9d726150732d66294b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3a380520b187f8d53428f03fbfa9208c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1acc2740d9aa70142ca5b1f67176e00465"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a70107a33517dca395099d414fc65ad1e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4aa4f7257271d181cca4b94d82422008"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a730e28f9fcf0e5fa6c4bf9bd60a6e2b5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi43toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi43toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi43toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aeedd2fde7e0af97f488497d53ccb114b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi43toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2cb6dc59c7f06ce1d5b21a700c0c8b79"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2758e47ebc5653fed4bde184e9dd556a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a222ad856e63a39c7939dc8a91a6d49ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a91d0847565f6aca829745ce4b06c33bc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a01efadbdbbc68bbc8e18baca8b027494"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1185e153971fa8c3d8fb56051c00e25b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1956d6e707f0610234bfe2224c189ab2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad520267d4e5f337ef37e88412acda1d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a84cb1cf036327aa5d36e0a14961e9869"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5d6cd8a67cbac6fc52687fcd3377a0cc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a840c1163842a98217f3158dde404e9c4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5a20edfca08adc59f30334000bcbc517"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a31b61a2e43e1082f92ab6f47df0043b8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4fd1a27a3276b715277e11add2206f69"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a13b44b8c8deabda75860a7958761eb9b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1afbf51aaba924286646751dab66795d42"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi36get_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3ac6371ee4d334e498feefe286d0bf12"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36set_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi36set_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi36set_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0fbbad6678ecf565b622a69ba5e3ce01"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36set_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aac4023940927b1cff6315d6bc3a80590"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa67709e7b37e1ca2f7a1ed76c5ac5f96"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a40c679c05c91400543018f7cf2a0536f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a922ce2df047cb7077e8bf1e959276896"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4e661bdcf292c10f3e56fb2f798bd44f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac934148dcddbf0d16ae01c80f43d4c1b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac9d156737b456efd823ced74c003b211"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a54fca3a0c6b708cdefda5e0747cf89b8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad3c1693eb98bbc876ce292818e730558"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a660f93de1b337248f16f8010fbc09729"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6f5cb467a7836c1cdafff78fe54e2e6a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af22a46e3c4f44388f31e418516bc93ac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae096520307bafbb9c42a3bc3fb82e74d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa089a0b6a737d6a05343513a901e0dec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a87bfa00baa1cd40e4d255a2d04f221b2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae39cdb7636e5f8fcbec043c363c31122"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a551d671889f293663474a41302a0debe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3b1ef165f5bb23e9554a0211ee167fcd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1abbbade4b176c8be26a72d55db48ca6ef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0246720e89133d453c4d7b495d73aedb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0576f267623b670e9a4053ef755a2bc7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aefe61b265588816cb015d27dee36aba6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af413f35d54be55be6d5860b6eadbcebb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8a36caab56dfc24fb360aa6f5e23e656"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a34c0147ff7c8045f7808754260919ebc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae336f096d8c59e4b89b2659925bc877f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a83239b652f16c1d360a7984081956d61"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a80b63cf46ae6cec8dd60cb7db8de1a83"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a911c2ee5ef9e02826f854c088d48ca1f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7af509e2bf12a30383c1d2d90eb291b1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a21fadae491400b23cf90075a72ab9f38"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5eba8fc60f19b6aee731ccf285d82bf6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a05b291b2140dc2ad63dd51da722dc61f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab1fb313d9f9f9c1c7a7931c372dfea18"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1afc89fe34f885c24803848b08ca512e5f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4d23ff8fc1cb6daa2afe07a6e3aec56e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3b3c0ab4a07c4fe073c319298b1008d8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a72cdfff49c0032e909d7b0c0f2709663"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a86a8bfa31f62b4edc28ae88b7fe6005c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae5d99117575ea441a3739b5b472bf3ef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a552ab242728c65ded68531a3d0b8d430"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa2355a372255ce0bcf34e961a906a0ed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aeae87d57bc60e89c5cf4eaced7317955"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a73422df1211f1d8bdd65572f003c579d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5ef432db70decf0dbf62ace1aae64f1f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a25dc8f0497167aaa0f4dcd4ea83a55da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1afc154db39df454d31ccc9352f4c77c52"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4b56f2eadba1e284156874c2980ebeed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa91a6e8b08431257b173fddc6ef26003"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a60ff4af4cffc50b2a90d91ecf8a7a6fa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a445603465f699d4a4176da0fba336177"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a599ba8126747114444a899a972b7f02f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa1cffe5c3c14cae0d058fe8af98eb92a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a95384be6cfe9ee971fdce3758dba5ebd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6a8bd98d43cf0d418146771013311927"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af6858866c5fdc224fb3c112cba812b9f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5bd21d8cf63db61b24ca2d50a74f5e5b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a186518bdf69a07df85ce292845b81cf9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a051a98d97ae2e75ef525f721e337d89e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad4e4f16513c4023c11a773c56d068c65"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1afc923bef964455833b23c5e72bd6b45a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2fe6523c495ea0e991de1e41dfb22421"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4e1ebb46918fd8aac1a3c6546db1699c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad1f5af78b430d602e76b6f00df9baeb3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab0c2d5c95527fd980d442e93bcd4fcb8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2f104f462a197ff01dc8d049a9b47a15"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1acb8a26d44ce184e78ca8788b97a2bf7f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTE’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1acc5a0772671f5df42231c470fbf8b752"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTE’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7e5716000f27508fd79156f799ef0677"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTE’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af97d45ba6f40a82028f45226e5a6ccdc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTE’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi14get_PROC1_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi14get_PROC1_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi14get_PROC1_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_PROC1_INTE__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa0eb35876bc03d494875786e81611670"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi14get_PROC1_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of PROC1_INTE’s bit fields.</p>
<p>(read-write) Interrupt Enable for proc1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi14set_PROC1_INTEEbbbbbbbbbbbbbbbbbbbbbbbb">
<span id="_CPPv3NV6RP20407io_qspi14set_PROC1_INTEEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20407io_qspi14set_PROC1_INTEEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="RP2040::io_qspi::set_PROC1_INTE__b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1io__qspi_1ada303a30a2639ba22ff895f450a9e4d3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi14set_PROC1_INTEEbbbbbbbbbbbbbbbbbbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of PROC1_INTE’s bit fields.</p>
<p>(read-write) Interrupt Enable for proc1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5ad7da07ca907a22bb1098d7b252cbfb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad51761f4dfe5a3bc780b4f690ed136b1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac983ac9bf551b8d28ea2876ae3d1e5a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa8479466af9ea992f4049fa6d109c0e3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4b1882e044f2c1d09e7781ab5abef8a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae4c7265f6cbc5e6a2f4d5a435d55f42b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aeed6be1ecb307c12312eb01fe6b08900"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi43toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi43toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi43toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac3cd351d32805f0fafd143173bdc8c6b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi43toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6606fcff07371b45a6359dd86b44f33a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9b687ddc93c2100f0aac0960d210070d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af528ac47a6149ecd23561055e431f7f5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2e74a7d342a99cb6b37cc10e5a491974"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a756eb8468785546d9ca5bda47f9edb30"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aeb3fbbca20dca3555d2abff111dc5545"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac82bf457c72adf6cb052fc737b444a02"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aecbc72727459af368fefd7f0b6dd7c8d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a031e4e98249629da388e00fc72a89406"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6d70b512d327496aebb1523c148e2a21"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a730b086e14cbbb6474360ed848f0f5de"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab72dbd92fdda1809dc57bc8036dddabd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6b51febe066651c6ff8e879866f90adc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1cf14b4c8104fabeae79aad295188858"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae7a4dbcd864e765dece8d8d36325d22c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa8081fe041596056c074f65963a6a290"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi36get_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad91cdc5bc14308019c8d7fd434562c34"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36set_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi36set_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi36set_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a918c9719e182c69bc5daa3784bcbf06b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36set_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af6e8b64bfc4f686226a4fa74aca2ed31"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad2105d88cf6cb592d7e7684c42d11934"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa269963c308d4d871e4434e10838107c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aece8a94253dda3bbe23349bbb387733d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3b8034fc774254561d8d06a34e60fe93"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aae66b7bded2ec48815562d8529f111a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a79a88c9e6cef419201dd951462ee4d1f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a71aed5f4eedcbd6ea0a6f197941531cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abfeb837af1ab1bb3dd8bf7f231df080b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a24b886e8d38bb167ac77b7fac943c8fe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a236517648b39f6d1ef257e4366683a68"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af32edd13e1e60eb0bd51481b11860b27"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5e81936d72791dcbf4b0dd32dbc6888e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2d44fa69f50ade5f38f49b5ecf33568b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af9d21dbedf351dcd90feb124fe902deb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8053181af4b23437ecd21b88ecfa9af2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a74e035ab5cbeacde2ba3a3d7ab02a7f4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a47719d81e43d62a9429bf29189405022"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af9b4613aafb82dc4cae43d0c1d15ba90"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a69faaffee9f4c236aac345691fc38de1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad4f0ffc43c020d123a7dae29de778fd7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2639a007083e0c34469b6659a73b2889"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a40da57f9cd3df23c85cc759d4946bdf3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3e1c5bec53ae3531deafd159247a1e9c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aed3132087ae218b483e58a8cde5ba186"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8ce23ddf35906bb21ee2f763226f410a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2080c0ba904bf800ee39850a523a8735"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2e3c1cf6fa17cda3059af0313133f687"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4984ad297d56f24f5c0700bbd3f62d7b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae133177c012fa2a45193e1388a244f9b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a883f5ef775fca4f920ed73d70e8ee440"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1adb3624cae24a9bb5a34e6d6e0a9c99a8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9aa3d23dab7d93309e1a864f008a884c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aacae6b44d4cfefa342247a4d58145328"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9bbeaabff967b0005c011403fc30c693"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aeb615624743584456eaa90e2751b225d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae05851448d8d7556bc09117f131fe3a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a62a76bcae35000029b05be3ecf2180f1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a53223d2a6cfa58f059685a2531d143dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4dfef98cb095af04be43e0159adc3c00"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6f47c65b77634e999802f574be846167"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aee426b5c2d41c608cc197a0cfded7d51"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2f7e23922bab81148a584545515e54d0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9af17fee89b63da09c9f4d8ea69cacee"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a97818b1c59cb546b5cf314a0fc6c6d41"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9a81d3a0ec7502a1e65f596dbb4b6cc9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad8540f35a26c92aa6df0e1f876b47af7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac21161356dbb7c634a39b050557c43c3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1e0c34eb841bfe7b1bd1ae590fe1b1df"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a63fc484df00acd3eb36fdd9f39c45ba4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a90b1be302a32213664808135a26eecf2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6d5f773e78b53969981b836581b91722"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6f206034d601df973ad2169ce285b5ec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8a54aeeae4e82137883854d882f4a0bc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1adfa25fbdc50eebd455f1b1a7405cc31c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ade5031b5cfd9a762c3ff4ef11a4b02cb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a94ef601b637ac4c8bbd4be4531d164f8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af485f39ae4ad90d9d9cc29ede90f6479"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a052e04d93038013a4cdef39bc8224b57"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa05504ce5c7fa8870892e1a9c71dcdc4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aeca53edc34691b9c40f8e23fa9ff454a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9da72cfb918b9600e73fbd92a0b39937"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abbd180071183f4d05ace616622592f84"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aee35b6c125b9cf98781b9a55775e2f46"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abae9d1c2d03e4741dd93c26c47608813"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aadd3e44aef0e0ee8006ed4abc911faf2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1add30cf9ce2ff56c04e99fe24411bf729"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTF’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad9de63f7fa18ded34beec35043e54f6f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTF’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a67e779af282d52753c829ff6c1b31674"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTF’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7d34cc77735281c069c8acba86d0ec19"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTF’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi14get_PROC1_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi14get_PROC1_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi14get_PROC1_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_PROC1_INTF__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1aecc3734dc69e7580329d45da6e1dd6e9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi14get_PROC1_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of PROC1_INTF’s bit fields.</p>
<p>(read-write) Interrupt Force for proc1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi14set_PROC1_INTFEbbbbbbbbbbbbbbbbbbbbbbbb">
<span id="_CPPv3NV6RP20407io_qspi14set_PROC1_INTFEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20407io_qspi14set_PROC1_INTFEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="RP2040::io_qspi::set_PROC1_INTF__b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa0062098c3561b5901f8670c611e8f99"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi14set_PROC1_INTFEbbbbbbbbbbbbbbbbbbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of PROC1_INTF’s bit fields.</p>
<p>(read-write) Interrupt Force for proc1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9555fe925efb357b771f86eb881e8964"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4deabe98f5bdbbd068e1e06ab224accf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a374d1aaa8f113ffd4fa5e5430e0365b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3bdf25a2020a880137ca693e68e69f8a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa9afe6acbbd98467851fa8b58b8cafc0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a654929e1c6949df9941c2bd6b5e6a425"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi36get_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2a73a910d52f13650ec86310e3688d7d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a726000549817b61367ac05e172718bd0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac5dafa9b904ab1386652d9b42c61bfe2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a74e92037536a9e84c5b76e3a7280706e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aabedb8d77e04971d9e0d6be3d494d817"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1adeb068c5fef5400be612697a2f075f0e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a371be1d65db00aafc2d343521c1898ab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af698c39a1c2645ac016372ad8d5c0952"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1acb5f13f8ccc01adfe566351e97db0057"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5c9ea4313d48a0a5e407640fd36c2776"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a71d2e38cef9f182754a456c645e22737"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a35dc26567dc58b32aacb26c0d11d69d4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1ea6d11b9d215b5485338bb180ce8701"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2049d06f5c368d93f1fd3258132bc161"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a095e6f68ca2205d3407347ea4f3e9091"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5f3361c75110832805552eeca798f9b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a594a0d52d156fce97b2ffeacadbdb973"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a38bd6b22b5ea21f2b50f60e5c93271e9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTS’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi14get_PROC1_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi14get_PROC1_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi14get_PROC1_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_PROC1_INTS__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a40004724319de49dd7c30464685ef76c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi14get_PROC1_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of PROC1_INTS’s bit fields.</p>
<p>(read-only) Interrupt status after masking &amp; forcing for proc1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9d37dd04337b574b22c8be2a519e6248"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a43fc4491710b1a4bc6da8cc6425c164d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9cdd31636d1993b01a5a98ce86de9e33"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a31e4df01876e5c0db5017f11dbbb7516"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a70d30f1c0e038be2acf306c60fefacc8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad4e09f043cd90dc35d9a5f804c9a76b0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a18be448e2fdb05386794311713871cb3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi50toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi50toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi50toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af9280301465151a98606ecf05f8c5147"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi50toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a50984ef4c882f7f778d3592e70d67dbc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6a0cf0dfcddc045e57659c1c0e00c73b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1c135efc2402e8938e2d1691f654a92f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae723536eb4197541e3f2889499f302a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae3a6674a58ae2a5a00fe721df9a96a67"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a46e96dc50a03301f826c665373777a96"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a85644ffd4027b858c0be83ad7c54b927"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ade201ff278cf80d743f17b07b3991ef1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad600539208ba015abc907e2c16da88d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a37485b030cb8114f3bb6e8dc4ac8b6bb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a10ee75c38217c5c3c07c9183066477aa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a11b63f848935b580179635bd7cc585a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aaa8756f8f22e9ef45b3548cf56af35ed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a324820bfdc13668f20b940e63057fa38"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5136b882cb896c9db90f43b1b5fd3b3d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a08e10c3c4fd7278ae676f413ebc2d6da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi43get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi43get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi43get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4fa7cc6b2a4192767b2f406e67bf39f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi43get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi43set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi43set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi43set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa553a16f6d1f41214844a3e53ca6ab5a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi43set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1acead5d714c4541d3d0325be2275b8e8f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aab0a2fac0ba674f66276f695ae96fcc6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae87e6696f0ce4d4ad748daa51f2f2cb7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3d8a4ec346c7d30c8d6daa228d5aebcf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a073e6e09fd2964e46e47974fb4e49177"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a52e081701e82e8bb948d54a20b5848e2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a712b29d2b20b4b59b3e2a3a0a911e6cd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae4a56814b7d057fdc78e9a25e14381f3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a98d27f4b1e95c985d204a50bbf4462f5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4ccf4b8bd71f33a01ac08133f78737f8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab92ff0d95030c92ad967cc70bf524e8f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3dda70007d0082d449c25c2d97610153"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1abefcef8a272d32a5daa8506053b66501"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8470f056664c864545bc5d5a357b11ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad059213885b8fc14281270ccead1b799"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a214d3f0d60aaa3218bf398f8f99db708"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af870417a25d51ca2d93487764dad6960"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a47e41bb7b1cba23ed01d5dde368581b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1abf231c6060f08369e18ad60036acb5ca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3dde74f25c43db093150a9a76a6cb439"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a45348f9c4d95c8424f052c62bb223827"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a641ac76462aeec80d7b993de1a70f3d8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9e24883665972f6f72a3d3b5289018d8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac597c3bdb91039fbc9812ba2f9d7210a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0e69475c1062d031d943cca618386fd7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1adb20643d6a6f6f59c0de292c158bcd3f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7d5d987f7138af40cce4bdec352fd458"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a28f388947b899a1dc0d882ca686280cd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7b8519907a8bda263782f68f9c985e19"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2930bde9aac3cadc996470aadd2430ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a560bd54ed90f158eccd489928811035f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a958e5a7c2669cd550a7317b8bf1e6b52"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6bf1630785da3fd51d1a5f11cf1ec3aa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aad565ce156c001c9cead114929ee7d53"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4ef71b7504955f05c2f15ae79684a7ac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a91a474f48428c68df0eeac6f0289805d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad4781cd4e23bac155b0c53475b0b0349"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1b770385dbfd9fe63d36ec049621a1ba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3a17dc82175525a63a2c570d16509295"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab7fec946f46b23c708f8225761c7bf9f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0f4ff9c76d2eb32d97446b274025a10c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2696bb3ded120073cbe445f3c425e1e5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2a8f572c2e6c5700e7ef27beb2bd503a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae85b9c267622b13d8fb561ed76848c68"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa5e4209f57304287add6ab192d65e38e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a64d0c688d0df2f2fe2bf5bd1afb2256f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abf162396495a0917c8141a4ebab4de2c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1adcbd3021aeadc6ff705440dae8e9ff1f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aca18de80b036d826c85b52931b00291e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad54ab33712799d2c6e32930daecaf57a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa9bb3a99af6356315716c09f8a464f78"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0ed1aa5bc23307406a439d0a00843d5d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af1e6db40237b6e4289795eda8aec41ec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad1d5221c2a23e5c10f32d0496034105a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8cfef39405cef5f7f2402abda2275dc4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1031f0d5db8d0926a91744d8830d3c78"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a79e33b1896a9dbc98da1b3640a43b332"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aabe56a42b587380bfd6e5d124c8abe5a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a901cc11d339599f021ed06cec41fa7ae"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a665451ba5e3493a90c3d1a416298b590"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1f867d43be15dcb76b8631b6b3b655d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8249273129eab8ec2b338ce87740a06f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac4c92f9d61ec0d74d00a2b90e8b3298c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa081e837adaabd78387e08aae656cf07"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad05629c941ccefededba1249126cdda3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3c06fecd82ef6467d39c1963e1f624d7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae8c8bb2ec29fb22de66328b04b5ab8c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTE’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3db23d38e8b0c5f17377ae97f715a73f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTE’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1acf1ff6caba610b333bc912a36d6e172a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTE’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4d6ddb2b5c529e7017db66f8973d8410"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTE’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi21get_DORMANT_WAKE_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi21get_DORMANT_WAKE_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi21get_DORMANT_WAKE_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a495cb8041f74312e7dadb22df27c1904"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi21get_DORMANT_WAKE_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of DORMANT_WAKE_INTE’s bit fields.</p>
<p>(read-write) Interrupt Enable for dormant_wake </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi21set_DORMANT_WAKE_INTEEbbbbbbbbbbbbbbbbbbbbbbbb">
<span id="_CPPv3NV6RP20407io_qspi21set_DORMANT_WAKE_INTEEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20407io_qspi21set_DORMANT_WAKE_INTEEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE__b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4d1d3c14ae21dee5bf7312210cdc96e5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi21set_DORMANT_WAKE_INTEEbbbbbbbbbbbbbbbbbbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of DORMANT_WAKE_INTE’s bit fields.</p>
<p>(read-write) Interrupt Enable for dormant_wake </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9a31c572ed6b7463bb3a49a342e7acf7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3beda493e60de97fe5bcd194555a5fdc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af768902f8804a1d612f435e39bf6ed96"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1f870b5518f62fac2cdb4a7fddd68a98"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a295ea1789dcbdc9bfcdcdf08a8a9f8e8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6bfa708cf18ad297c38dad410fa77193"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a67ebf89462b0d45910fd79e48bc67536"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi50toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi50toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi50toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1bca014b5094e617d3acb3dbeb95162e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi50toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae5233e63bd95b7bf2bf7843bf49f683e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1afa5cd42b6e0e4a1042b111eac56a26b4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a452f8d5ab2eae5224907320d2b1ee7d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae4b212f0bcc2120269feede81d450709"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1abe8da7b88ddea7da0a0158d63dab573e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1abc0287439e8ca70c7e8fca29a2f0c527"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a69fa120b9398adc17db3602b8d52ae8b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af50101fba6e8b361e179cdc3aadfb85c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a089a032821f1e4d93c3c6b94cae665f3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7b0b0ecc0aac0bc07deb75e15ee2722d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8d9511a6c8f36cfeb5267fd7bd00a460"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a41893667c6a94c2a67f88055f61ae70f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6fedf906d75225e77dc2aa98380f26a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7427d6f59e1f66abeacafa824d55e3ed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1adab85b3f63126d71c518fdd71ac772b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3b3188ace7fcc8ab4be79c3f314c4486"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi43get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi43get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi43get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a50cdc02189722166bb1644bacee7c764"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi43get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi43set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi43set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi43set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1acf2c17ea82fd5cc97972f03476cba070"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi43set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa0b21ae2da0b61e5697337af2dfc5267"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a44e2236c42c13616932bebf29d09b78e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4253aec53db553a1dd26baac01c8d499"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9818a5acaaa7e0a5f023e0c49b33b6ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab9fe4bb4585cb04e0f22125bf91f9609"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1adde529068b96538f1cb5c89f5efe8ee9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abef9aa7c4c7a5dc4d0886eac10aebf0d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3ff27dd6d5cc55a938edc07d185dfe5d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac965fcf00a3eb0087d31c718a8a48d4c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a83815cd4781772ef5c64b4c6504d9b3f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae22a9d8f5ac9cab058981081c7284aea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae8aea1ae6d309cda414f199ad8a19a4c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac3ab4cd1af075846416f603f80379475"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2c03323a1c6ae941b492168bd1651ae6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a79e54e4a9ff6f13e90274ca5f0412547"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa4d2dd1a5e566489841b4bca86343c49"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6915405209475d201f5b82b6c7e83a29"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4286a9acd3f4f787c952821023b3246d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a24e7c3932b861f165d5f9aea0ad7e56a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3a5b5ecc44ae8ee4d55856838efe4e06"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1adef176b889192d84c114448b97a6f1d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab30a7474810e7842345a0b7db47511dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a91b8dbf58bf69b15b4c141058a47b900"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a45182f9bbd276a79eff1522a0dda11d9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa4656765119ad0868fa047e9b926c42b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae23dfb4d1665a11ecb3ff6a042683371"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1408ef40e4491e762842ddf1b74fc359"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac18b6362b10a4c986dc7105e5d810027"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3c7ec020916c3faee37b1f48219c605c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa329ae167bdedbc89f6af4f3ec4757ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af9044b85076dc2da7df71b13b178732a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae73c2ea32e159fc9e043358b3bd8e857"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6f3aa8ece3a3c098b4d948418abef2f0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1afc2942c8e63fe69736160d465170f253"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aef0c8795c3ef11221c6853b4897a95dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac429dcc6645990f867590c54877b1e70"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aee873c9ce22343f147201514a7589b80"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5761d9f9cf7806dd2eb5d7577130ff53"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a787526a9ea707b0ea27a98379796a874"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a875180a7568ba1bef24c6204ac15038c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5716ab8ff5dbd1586b0a206639eeb9c1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1afd68f1c4e2ac160bab6f911182e60848"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7db60e9c40d6eaa5bf8ece4299b1f8b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a13e4582572ce52ef77ba6287779c830e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a712c7df5ee2c1a1d6ebe0edc7f1a656a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7cd8184ffa0230cb31f74a57753a7228"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab73eb638d2fd4635d393a4b56c85c2e6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a69187de300712c79c583a75f0f10e449"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aab5bbe51b714e1016748bfeff4dd5632"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac4b495a1db78433fdab13d737c323b5e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8937e218e9ab92bee2d666b5a55fab3d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1abcc8974ded7c70b4c01f6a1c4864fd75"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac465ebc212c3375e22ba0892cf0b1b10"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4ea5dbd901fd2c41b08d9008e1660b6b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aac859bd69cb21948c2ca2234fd325279"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1fc292b319ef6f05a1c24877c8f39fd3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3e3b468fde4e7c0425085e51c5db61d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a170baa0503595598bdea97293baf2f5c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad582954606c13da34a87282f363721e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2ec1af0989a2f7b458941ceb88f1700a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8790bcf084e364b90993bf5c7b93376b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a96b93f257f3f76666db8d75ca093656a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5e18c819b6ca7e241c51edcb7e63062d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9b6dae73e57ecf6c1eb67b2d9f6d3699"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af6e6dbf8a0980c3c22b4f1643ff37ffb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a25835db38dac76e4c7a2317320e9a206"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a37c5e051b96f314aeb97125514355ec6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTF’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aca04261515ecbb15d7a31d4b8366a939"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTF’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5e1742ea1a3f43de4055f63d65356555"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTF’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae0569488d811bf743583cc0625115cbc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTF’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi21get_DORMANT_WAKE_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi21get_DORMANT_WAKE_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi21get_DORMANT_WAKE_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a828bf7cc3767014a0d96a85e9eb29b02"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi21get_DORMANT_WAKE_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of DORMANT_WAKE_INTF’s bit fields.</p>
<p>(read-write) Interrupt Force for dormant_wake </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi21set_DORMANT_WAKE_INTFEbbbbbbbbbbbbbbbbbbbbbbbb">
<span id="_CPPv3NV6RP20407io_qspi21set_DORMANT_WAKE_INTFEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20407io_qspi21set_DORMANT_WAKE_INTFEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF__b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6aac384fb8ad1a5cce2fa7591e8bdc3e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi21set_DORMANT_WAKE_INTFEbbbbbbbbbbbbbbbbbbbbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of DORMANT_WAKE_INTF’s bit fields.</p>
<p>(read-write) Interrupt Force for dormant_wake </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4ccd2e461f7317c99a191d3f287bc9b5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a119b6ecb1fbeb33662eb7219704f7236"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a58033f6f29215ce699755b7ede32e01c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a91b46f6711250cf183327c05df68cd75"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a195b0adc1fbb854af0deb8795622dc48"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a29abec0082a35606c52314ca8c7fe564"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi43get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi43get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi43get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac1491a0bc78f41429e7e5bce59066345"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi43get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a89a49f425ea9e3adfc1d842c3dc0a4fd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8f9c3b1e707f4a3371714b00cc73d5a1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9d8483138efe4ddf8eab05d319a10594"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0f8695a33bb0fa8108333f1e7ad88546"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae019027bc4e50bca953bf99c621da808"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae90c649ebdfbb69d768655f517072951"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a188524299eae8378095bff8f5c142442"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1b0ea6f5805939575993e8584c13a84d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5498e749513a7d49f3c8b4250e91ea4a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1dd4442220bd16d6f1e06536ec0f6f2f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1c85a8b055ec5486266957f7b6accfcc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5a13a9bcc672912ef89c3e09a495c666"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5ac702c05e788fb26d1f73e0bf1811fe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7ebe2cf43d6673bf48b8071d368bdb47"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad9e690a8a95280adba0646a07a791a05"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a170b0470d8faeb5bed613515329b47a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOWEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a61eec84e6fa9ced03393d0c60f6ebdec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTS’s GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi21get_DORMANT_WAKE_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi21get_DORMANT_WAKE_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi21get_DORMANT_WAKE_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5996ad43ac0c95c9c305b0bdecb50a1a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi21get_DORMANT_WAKE_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of DORMANT_WAKE_INTS’s bit fields.</p>
<p>(read-only) Interrupt status after masking &amp; forcing for dormant_wake </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi21GPIO_QSPI_SCLK_STATUSE">
<span id="_CPPv3N6RP20407io_qspi21GPIO_QSPI_SCLK_STATUSE"></span><span id="_CPPv2N6RP20407io_qspi21GPIO_QSPI_SCLK_STATUSE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SCLK_STATUS__uint32_tC"></span><span class="target" id="structRP2040_1_1io__qspi_1ad65fd2df4c171105cdf193495407962e"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SCLK_STATUS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi21GPIO_QSPI_SCLK_STATUSE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi19GPIO_QSPI_SCLK_CTRLE">
<span id="_CPPv3N6RP20407io_qspi19GPIO_QSPI_SCLK_CTRLE"></span><span id="_CPPv2N6RP20407io_qspi19GPIO_QSPI_SCLK_CTRLE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SCLK_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1a5f38ff978e5a0b31abcc89b23babc453"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SCLK_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi19GPIO_QSPI_SCLK_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi19GPIO_QSPI_SS_STATUSE">
<span id="_CPPv3N6RP20407io_qspi19GPIO_QSPI_SS_STATUSE"></span><span id="_CPPv2N6RP20407io_qspi19GPIO_QSPI_SS_STATUSE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SS_STATUS__uint32_tC"></span><span class="target" id="structRP2040_1_1io__qspi_1a3e8453394bc42898f8f3745786c5c297"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SS_STATUS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi19GPIO_QSPI_SS_STATUSE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi17GPIO_QSPI_SS_CTRLE">
<span id="_CPPv3N6RP20407io_qspi17GPIO_QSPI_SS_CTRLE"></span><span id="_CPPv2N6RP20407io_qspi17GPIO_QSPI_SS_CTRLE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SS_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1a10d1da565040fa0f345b888686f3afe8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SS_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi17GPIO_QSPI_SS_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD0_STATUSE">
<span id="_CPPv3N6RP20407io_qspi20GPIO_QSPI_SD0_STATUSE"></span><span id="_CPPv2N6RP20407io_qspi20GPIO_QSPI_SD0_STATUSE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SD0_STATUS__uint32_tC"></span><span class="target" id="structRP2040_1_1io__qspi_1aac1fa1ee8a3f93f966376f7375c5cbe0"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SD0_STATUS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD0_STATUSE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD0_CTRLE">
<span id="_CPPv3N6RP20407io_qspi18GPIO_QSPI_SD0_CTRLE"></span><span id="_CPPv2N6RP20407io_qspi18GPIO_QSPI_SD0_CTRLE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SD0_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1ae589a92d2b884c18ac434e1c2e48779e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SD0_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD0_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD1_STATUSE">
<span id="_CPPv3N6RP20407io_qspi20GPIO_QSPI_SD1_STATUSE"></span><span id="_CPPv2N6RP20407io_qspi20GPIO_QSPI_SD1_STATUSE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SD1_STATUS__uint32_tC"></span><span class="target" id="structRP2040_1_1io__qspi_1aedccdbae3407d5f41fdd84d6cf708e91"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SD1_STATUS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD1_STATUSE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD1_CTRLE">
<span id="_CPPv3N6RP20407io_qspi18GPIO_QSPI_SD1_CTRLE"></span><span id="_CPPv2N6RP20407io_qspi18GPIO_QSPI_SD1_CTRLE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SD1_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1ac2782bc7da10346775c8c71bd2015d0f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SD1_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD1_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD2_STATUSE">
<span id="_CPPv3N6RP20407io_qspi20GPIO_QSPI_SD2_STATUSE"></span><span id="_CPPv2N6RP20407io_qspi20GPIO_QSPI_SD2_STATUSE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SD2_STATUS__uint32_tC"></span><span class="target" id="structRP2040_1_1io__qspi_1a0f4b3279fbacc27828e90de548f7adc9"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SD2_STATUS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD2_STATUSE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD2_CTRLE">
<span id="_CPPv3N6RP20407io_qspi18GPIO_QSPI_SD2_CTRLE"></span><span id="_CPPv2N6RP20407io_qspi18GPIO_QSPI_SD2_CTRLE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SD2_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1a380586bf20d8167c3bacef54db44bbea"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SD2_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD2_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD3_STATUSE">
<span id="_CPPv3N6RP20407io_qspi20GPIO_QSPI_SD3_STATUSE"></span><span id="_CPPv2N6RP20407io_qspi20GPIO_QSPI_SD3_STATUSE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SD3_STATUS__uint32_tC"></span><span class="target" id="structRP2040_1_1io__qspi_1a6a239bd077ae7443d8d2fa23b251c6c6"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SD3_STATUS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD3_STATUSE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD3_CTRLE">
<span id="_CPPv3N6RP20407io_qspi18GPIO_QSPI_SD3_CTRLE"></span><span id="_CPPv2N6RP20407io_qspi18GPIO_QSPI_SD3_CTRLE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SD3_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1a09a37fb39cc651d4f1140d3b86fe2937"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SD3_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD3_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi4INTRE">
<span id="_CPPv3N6RP20407io_qspi4INTRE"></span><span id="_CPPv2N6RP20407io_qspi4INTRE"></span><span id="RP2040::io_qspi::INTR__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1a59f41e4d1d8caee42db7e28f82f64273"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi4INTRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Raw Interrupts </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi10PROC0_INTEE">
<span id="_CPPv3N6RP20407io_qspi10PROC0_INTEE"></span><span id="_CPPv2N6RP20407io_qspi10PROC0_INTEE"></span><span id="RP2040::io_qspi::PROC0_INTE__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1ae02f0c068ca20cc8edff846b17837f78"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PROC0_INTE</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi10PROC0_INTEE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Enable for proc0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi10PROC0_INTFE">
<span id="_CPPv3N6RP20407io_qspi10PROC0_INTFE"></span><span id="_CPPv2N6RP20407io_qspi10PROC0_INTFE"></span><span id="RP2040::io_qspi::PROC0_INTF__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1af90cf72c77d3fe2a6a330e36b85757e2"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PROC0_INTF</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi10PROC0_INTFE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Force for proc0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi10PROC0_INTSE">
<span id="_CPPv3N6RP20407io_qspi10PROC0_INTSE"></span><span id="_CPPv2N6RP20407io_qspi10PROC0_INTSE"></span><span id="RP2040::io_qspi::PROC0_INTS__uint32_tC"></span><span class="target" id="structRP2040_1_1io__qspi_1a7ca198e5836326bf39e3f3fec69ba2e7"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PROC0_INTS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi10PROC0_INTSE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) Interrupt status after masking &amp; forcing for proc0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi10PROC1_INTEE">
<span id="_CPPv3N6RP20407io_qspi10PROC1_INTEE"></span><span id="_CPPv2N6RP20407io_qspi10PROC1_INTEE"></span><span id="RP2040::io_qspi::PROC1_INTE__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1a8a7784be0844b0f2185b1b9c24c05427"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PROC1_INTE</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi10PROC1_INTEE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Enable for proc1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi10PROC1_INTFE">
<span id="_CPPv3N6RP20407io_qspi10PROC1_INTFE"></span><span id="_CPPv2N6RP20407io_qspi10PROC1_INTFE"></span><span id="RP2040::io_qspi::PROC1_INTF__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1a244fd03620c3c991c66e4931847c209f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PROC1_INTF</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi10PROC1_INTFE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Force for proc1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi10PROC1_INTSE">
<span id="_CPPv3N6RP20407io_qspi10PROC1_INTSE"></span><span id="_CPPv2N6RP20407io_qspi10PROC1_INTSE"></span><span id="RP2040::io_qspi::PROC1_INTS__uint32_tC"></span><span class="target" id="structRP2040_1_1io__qspi_1aafae022f626781be6e34b0b6e663287e"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PROC1_INTS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi10PROC1_INTSE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) Interrupt status after masking &amp; forcing for proc1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi17DORMANT_WAKE_INTEE">
<span id="_CPPv3N6RP20407io_qspi17DORMANT_WAKE_INTEE"></span><span id="_CPPv2N6RP20407io_qspi17DORMANT_WAKE_INTEE"></span><span id="RP2040::io_qspi::DORMANT_WAKE_INTE__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1ae2242ad0773fb84af253f848f7730f12"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DORMANT_WAKE_INTE</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi17DORMANT_WAKE_INTEE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Enable for dormant_wake </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi17DORMANT_WAKE_INTFE">
<span id="_CPPv3N6RP20407io_qspi17DORMANT_WAKE_INTFE"></span><span id="_CPPv2N6RP20407io_qspi17DORMANT_WAKE_INTFE"></span><span id="RP2040::io_qspi::DORMANT_WAKE_INTF__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1a57d621b3c2a174746b4b7bccc60fcd5f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DORMANT_WAKE_INTF</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi17DORMANT_WAKE_INTFE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Force for dormant_wake </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi17DORMANT_WAKE_INTSE">
<span id="_CPPv3N6RP20407io_qspi17DORMANT_WAKE_INTSE"></span><span id="_CPPv2N6RP20407io_qspi17DORMANT_WAKE_INTSE"></span><span id="RP2040::io_qspi::DORMANT_WAKE_INTS__uint32_tC"></span><span class="target" id="structRP2040_1_1io__qspi_1af496fa25f0820e3e7d5ab469f082b2cd"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DORMANT_WAKE_INTS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi17DORMANT_WAKE_INTSE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) Interrupt status after masking &amp; forcing for dormant_wake </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-static-attributes">Public Static Attributes</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi4sizeE">
<span id="_CPPv3N6RP20407io_qspi4sizeE"></span><span id="_CPPv2N6RP20407io_qspi4sizeE"></span><span id="RP2040::io_qspi::size__std::s"></span><span class="target" id="structRP2040_1_1io__qspi_1adc2beec44e0ae79730691d5578bed06a"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">size</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">88</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi4sizeE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><a class="reference internal" href="#structRP2040_1_1io__qspi"><span class="std std-ref">io_qspi</span></a>’s size in bytes. </p>
</dd></dl>

</div>
</dd></dl>

</section>
</section>


                </article>
              

              
              
                <footer class="bd-footer-article">
                  
<div class="footer-article-items footer-article__inner">
  
    <div class="footer-article-item"><!-- Previous / next buttons -->
<div class="prev-next-area">
    <a class="left-prev"
       href="structRP2040_1_1io__bank0.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">previous</p>
        <p class="prev-next-title">Struct io_bank0</p>
      </div>
    </a>
    <a class="right-next"
       href="structRP2040_1_1pads__bank0.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">next</p>
        <p class="prev-next-title">Struct pads_bank0</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div></div>
  
</div>

                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">

  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> Contents
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a></li>
</ul>
  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
By Vaughn Kottler
</p>

  </div>
  
  <div class="footer-item">
    
  <p class="copyright">
    
      © Copyright 2023, Vaughn Kottler.
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../_static/scripts/bootstrap.js?digest=e353d410970836974a52"></script>
<script src="../_static/scripts/pydata-sphinx-theme.js?digest=e353d410970836974a52"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>