
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _537_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.15    0.25    6.28 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.15    0.00    6.28 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.51    6.78 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.78 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.25    7.04 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _031_ (net)
                  0.28    0.00    7.04 ^ _537_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.04   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.34    0.83 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.03                           clknet_2_1__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.08   clock uncertainty
                          0.00    1.08   clock reconvergence pessimism
                          0.52    1.60   library removal time
                                  1.60   data required time
-----------------------------------------------------------------------------
                                  1.60   data required time
                                 -7.04   data arrival time
-----------------------------------------------------------------------------
                                  5.44   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _536_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.15    0.25    6.28 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.15    0.00    6.28 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.51    6.78 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.78 v _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.29    0.26    7.04 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _030_ (net)
                  0.29    0.00    7.04 ^ _536_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.04   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.35    0.83 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_0__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.08   clock uncertainty
                          0.00    1.08   clock reconvergence pessimism
                          0.52    1.60   library removal time
                                  1.60   data required time
-----------------------------------------------------------------------------
                                  1.60   data required time
                                 -7.04   data arrival time
-----------------------------------------------------------------------------
                                  5.44   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _526_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.15    0.25    6.28 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.15    0.00    6.28 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.51    6.78 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.78 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.31    0.50    7.28 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _252_ (net)
                  0.31    0.00    7.28 v _451_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.27    0.23    7.51 ^ _451_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _020_ (net)
                  0.27    0.00    7.51 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.51   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.35    0.83 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_3__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.08   clock uncertainty
                          0.00    1.08   clock reconvergence pessimism
                          0.52    1.60   library removal time
                                  1.60   data required time
-----------------------------------------------------------------------------
                                  1.60   data required time
                                 -7.51   data arrival time
-----------------------------------------------------------------------------
                                  5.91   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _509_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.15    0.25    6.28 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.15    0.00    6.28 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.51    6.78 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.78 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.31    0.50    7.28 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _250_ (net)
                  0.31    0.00    7.28 v _432_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.27    0.23    7.51 ^ _432_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _003_ (net)
                  0.27    0.00    7.51 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.51   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.35    0.83 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_3__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.08   clock uncertainty
                          0.00    1.08   clock reconvergence pessimism
                          0.52    1.60   library removal time
                                  1.60   data required time
-----------------------------------------------------------------------------
                                  1.60   data required time
                                 -7.51   data arrival time
-----------------------------------------------------------------------------
                                  5.91   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _528_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.15    0.25    6.28 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.15    0.00    6.28 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.51    6.78 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.78 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.31    0.50    7.28 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _252_ (net)
                  0.31    0.00    7.28 v _453_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.26    0.23    7.51 ^ _453_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _022_ (net)
                  0.26    0.00    7.51 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.51   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.35    0.83 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_3__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.08   clock uncertainty
                          0.00    1.08   clock reconvergence pessimism
                          0.52    1.60   library removal time
                                  1.60   data required time
-----------------------------------------------------------------------------
                                  1.60   data required time
                                 -7.51   data arrival time
-----------------------------------------------------------------------------
                                  5.91   slack (MET)


Startpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36    0.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.44 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.31    0.75 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.03                           clknet_2_1__leaf_wb_clk_i (net)
                  0.13    0.00    0.75 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.32    1.07    1.82 v _506_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.02                           net64 (net)
                  0.32    0.00    1.82 v _425_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.22    0.20    2.02 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _248_ (net)
                  0.22    0.00    2.02 ^ _426_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.15    0.13    2.15 v _426_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _032_ (net)
                  0.15    0.00    2.15 v _506_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.15   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.34    0.83 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.03                           clknet_2_1__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.08   clock uncertainty
                         -0.08    1.00   clock reconvergence pessimism
                          0.14    1.13   library hold time
                                  1.13   data required time
-----------------------------------------------------------------------------
                                  1.13   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  1.01   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36    0.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.44 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.30    0.74 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.02                           clknet_2_2__leaf_wb_clk_i (net)
                  0.12    0.00    0.74 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.24    1.02    1.76 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           net61 (net)
                  0.24    0.00    1.76 v _263_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.36    0.28    2.04 ^ _263_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01                           _112_ (net)
                  0.36    0.00    2.04 ^ _268_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.19    0.15    2.19 v _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _058_ (net)
                  0.19    0.00    2.19 v _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.19   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.33    0.82 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.02                           clknet_2_2__leaf_wb_clk_i (net)
                  0.12    0.00    0.82 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.07   clock uncertainty
                         -0.08    0.99   clock reconvergence pessimism
                          0.12    1.11   library hold time
                                  1.11   data required time
-----------------------------------------------------------------------------
                                  1.11   data required time
                                 -2.19   data arrival time
-----------------------------------------------------------------------------
                                  1.08   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36    0.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.44 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.31    0.75 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_3__leaf_wb_clk_i (net)
                  0.13    0.00    0.75 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.39    1.13    1.88 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03                           net50 (net)
                  0.39    0.00    1.88 v _330_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.23    0.21    2.09 ^ _330_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00                           _169_ (net)
                  0.23    0.00    2.09 ^ _331_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.15    0.13    2.22 v _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _048_ (net)
                  0.15    0.00    2.22 v _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.22   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.35    0.83 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_3__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.08   clock uncertainty
                         -0.08    1.00   clock reconvergence pessimism
                          0.14    1.14   library hold time
                                  1.14   data required time
-----------------------------------------------------------------------------
                                  1.14   data required time
                                 -2.22   data arrival time
-----------------------------------------------------------------------------
                                  1.08   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36    0.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.44 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.31    0.75 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_0__leaf_wb_clk_i (net)
                  0.13    0.00    0.75 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.27    1.04    1.79 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02                           net58 (net)
                  0.27    0.00    1.79 v _274_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.36    0.28    2.08 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _121_ (net)
                  0.36    0.00    2.08 ^ _279_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.17    0.14    2.22 v _279_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _056_ (net)
                  0.17    0.00    2.22 v _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.22   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.35    0.83 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_0__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.08   clock uncertainty
                         -0.08    1.00   clock reconvergence pessimism
                          0.13    1.13   library hold time
                                  1.13   data required time
-----------------------------------------------------------------------------
                                  1.13   data required time
                                 -2.22   data arrival time
-----------------------------------------------------------------------------
                                  1.09   slack (MET)


Startpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36    0.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.44 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.31    0.75 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_0__leaf_wb_clk_i (net)
                  0.13    0.00    0.75 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.28    1.04    1.80 v _536_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02                           net62 (net)
                  0.28    0.00    1.80 v _477_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.36    0.29    2.08 ^ _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _077_ (net)
                  0.36    0.00    2.08 ^ _483_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.17    0.14    2.22 v _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _062_ (net)
                  0.17    0.00    2.22 v _536_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.22   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.35    0.83 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_0__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.08   clock uncertainty
                         -0.08    1.00   clock reconvergence pessimism
                          0.13    1.13   library hold time
                                  1.13   data required time
-----------------------------------------------------------------------------
                                  1.13   data required time
                                 -2.22   data arrival time
-----------------------------------------------------------------------------
                                  1.09   slack (MET)


