Title: Archive
Status: published

# Talks

## Computing

[Error-correcting codes]({{'talks/ECC-May20.pdf'|asset}}),<br>
Introduction to ECC schemes and SECDED implementation in hardware, May 2020.

[New chips for machine intelligence]({{'MI-chips/new-chips-for-MI.pdf'|asset}}),<br>
Guest lecture given to the University of Bristol Advanced Computer Architecture class, November 2019.

[netlist-paths: A command line tool for querying paths in a Verilog
design](/files/netlist-paths-orconf19-slides.pdf),<br>
Lightning talk presented at [ORConf 2019](https://orconf.org/) in Bordeaux, France
([video on YouTube](https://www.youtube.com/watch?v=sKjs5rxH8Fo)).

[Compiling for dual issue](/files/dual-issue-talk.pdf),
<br>[ENTRA](http://entraproject.eu/) meeting, May 2015.

[Scalable data abstractions for distributed parallel computations](/files/server-talk.pdf),
<br>Imperial College London. January 2013.

[The resurgence of parallel programming languages](/files/parallel-languages-BCS.pdf),
<br>BCS Advance Programming Specialist Group, London. April 2012.


## Sustainablility

Next Generation Innovation Lab. C.H.E.E.S.E.,<br>
A talk given with Mike Andrews for the
[Next Generation Innovation Lab webinar series](https://www.next-generation.org.uk/learning),
March 2021 (video on [YouTube](https://www.youtube.com/watch?v=TD60w-6DZWk)).

[An overview of The CHEESE Project]({{'talks/CHEESE-overview-Jan20.pdf'|asset}}),<br>
A talk given for the High Kingsdown Eco program, January 2020.


------------------------------

# Documents

## University

These documents are from my undergraduate and PhD degrees.

[Emulating a large memory with a collection of smaller ones](/files/emulation.pdf),
<br>unpublished 2014 ([arXiv](http://arxiv.org/abs/1210.1158v2)).

[Scalable abstractions for general-purpose parallel computation]({filename}/thesis.md),
<br>Ph.D. Thesis, University of Bristol. March 2014.

The Sire programming language [definition]({{'sire/sire-definition.pdf'|asset}}) and
[syntax]({{'sire/sire-syntax.pdf'|asset}}) (excerpts from my PhD thesis),
<br>unpublished, 2014.

Scalable data abstractions for distributed parallel computations,
<br>unpublished, 2012 ([arXiv](https://arxiv.org/abs/1210.1157)).

[Fast distributed process creation with the XMOS XS1 architecture](/files/cpa11-paper.pdf),
<br>Communicating Process Architectures, University of Limerick. June 2011
([arXiv](http://arxiv.org/abs/1105.3843), [slides](files/cpa11-slides.pdf)).

[A network simulator with reconfigurable routing and topology](/files/network-simulator.pdf),
<br>unpublished 2011 ([GitHub](https://github.com/jameshanlon/network-simulator)).

[The XMOS XK-XMP-64 development board](http://ieeexplore.ieee.org/document/5948572),
<br>Networks on Chip (NoCS), 2011 Fifth IEEE/ACM International Symposium on,
Pittsburgh, PA, 2011, pp. 255-256.

[Dynamic generation of parallel computations](/files/ukef10-paper.pdf),
<br>UK Electronics Forum, Newcastle University, June 2010 ([slides](/files/ukef10-slides.pdf)).

[XMP-64 performance experiments](/files/xmp64experiments.pdf),
<br>unpublished 2010 ([GitHub](https://github.com/jameshanlon/xmp64-experiments)).

[Universal routing in processor networks](/files/dissertation.pdf),
<br>Masters Thesis, University of Bristol. May 2009.

