TimeQuest Timing Analyzer report for Do_An
Mon Dec 18 12:01:06 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clk'
 24. Fast Model Hold: 'clk'
 25. Fast Model Minimum Pulse Width: 'clk'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Do_An                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 167.84 MHz ; 167.84 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -4.958 ; -2148.931     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.627 ; -2113.796             ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.958 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[5]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg9  ; clk          ; clk         ; 1.000        ; 0.042      ; 5.965      ;
; -4.953 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[5]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg9  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.984      ;
; -4.942 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg9               ; clk          ; clk         ; 1.000        ; 0.047      ; 5.954      ;
; -4.940 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[5]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg9 ; clk          ; clk         ; 1.000        ; 0.065      ; 5.970      ;
; -4.936 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[5]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg9 ; clk          ; clk         ; 1.000        ; 0.050      ; 5.951      ;
; -4.931 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a8~porta_address_reg9               ; clk          ; clk         ; 1.000        ; 0.053      ; 5.949      ;
; -4.925 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[5]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a8~porta_address_reg9  ; clk          ; clk         ; 1.000        ; 0.062      ; 5.952      ;
; -4.923 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg9              ; clk          ; clk         ; 1.000        ; 0.061      ; 5.949      ;
; -4.921 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[6]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg9  ; clk          ; clk         ; 1.000        ; 0.042      ; 5.928      ;
; -4.918 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[5]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg9 ; clk          ; clk         ; 1.000        ; 0.062      ; 5.945      ;
; -4.916 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[6]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg9  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.947      ;
; -4.914 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[5]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~porta_address_reg9 ; clk          ; clk         ; 1.000        ; 0.057      ; 5.936      ;
; -4.904 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[5]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg8  ; clk          ; clk         ; 1.000        ; 0.042      ; 5.911      ;
; -4.903 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[6]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg9 ; clk          ; clk         ; 1.000        ; 0.065      ; 5.933      ;
; -4.902 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg8               ; clk          ; clk         ; 1.000        ; 0.061      ; 5.928      ;
; -4.899 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[6]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg9 ; clk          ; clk         ; 1.000        ; 0.050      ; 5.914      ;
; -4.897 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~porta_address_reg9              ; clk          ; clk         ; 1.000        ; 0.063      ; 5.925      ;
; -4.891 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[5]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg8 ; clk          ; clk         ; 1.000        ; 0.050      ; 5.906      ;
; -4.891 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg9              ; clk          ; clk         ; 1.000        ; 0.062      ; 5.918      ;
; -4.891 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[9]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg9  ; clk          ; clk         ; 1.000        ; 0.042      ; 5.898      ;
; -4.888 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[6]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a8~porta_address_reg9  ; clk          ; clk         ; 1.000        ; 0.062      ; 5.915      ;
; -4.886 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[9]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg9  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.917      ;
; -4.881 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[6]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg9 ; clk          ; clk         ; 1.000        ; 0.062      ; 5.908      ;
; -4.877 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[6]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~porta_address_reg9 ; clk          ; clk         ; 1.000        ; 0.057      ; 5.899      ;
; -4.876 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg9              ; clk          ; clk         ; 1.000        ; 0.056      ; 5.897      ;
; -4.873 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[9]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg9 ; clk          ; clk         ; 1.000        ; 0.065      ; 5.903      ;
; -4.872 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[5]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~porta_address_reg8 ; clk          ; clk         ; 1.000        ; 0.057      ; 5.894      ;
; -4.869 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[9]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg9 ; clk          ; clk         ; 1.000        ; 0.050      ; 5.884      ;
; -4.867 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[6]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg8  ; clk          ; clk         ; 1.000        ; 0.042      ; 5.874      ;
; -4.866 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a20~porta_address_reg9              ; clk          ; clk         ; 1.000        ; 0.059      ; 5.890      ;
; -4.858 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[9]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a8~porta_address_reg9  ; clk          ; clk         ; 1.000        ; 0.062      ; 5.885      ;
; -4.854 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[6]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg8 ; clk          ; clk         ; 1.000        ; 0.050      ; 5.869      ;
; -4.853 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[5]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg8  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.884      ;
; -4.853 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[5]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg8 ; clk          ; clk         ; 1.000        ; 0.065      ; 5.883      ;
; -4.851 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[9]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg9 ; clk          ; clk         ; 1.000        ; 0.062      ; 5.878      ;
; -4.850 ; LIFO:lf2|lifo_memory:lfm|pointer[9]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg9               ; clk          ; clk         ; 1.000        ; 0.047      ; 5.862      ;
; -4.847 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[9]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~porta_address_reg9 ; clk          ; clk         ; 1.000        ; 0.057      ; 5.869      ;
; -4.839 ; LIFO:lf2|lifo_memory:lfm|pointer[9]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a8~porta_address_reg9               ; clk          ; clk         ; 1.000        ; 0.053      ; 5.857      ;
; -4.837 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[9]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg8  ; clk          ; clk         ; 1.000        ; 0.042      ; 5.844      ;
; -4.835 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[6]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~porta_address_reg8 ; clk          ; clk         ; 1.000        ; 0.057      ; 5.857      ;
; -4.831 ; LIFO:lf2|lifo_memory:lfm|pointer[9]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg9              ; clk          ; clk         ; 1.000        ; 0.061      ; 5.857      ;
; -4.827 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg7               ; clk          ; clk         ; 1.000        ; 0.061      ; 5.853      ;
; -4.824 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[5]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a8~porta_address_reg8  ; clk          ; clk         ; 1.000        ; 0.062      ; 5.851      ;
; -4.824 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[9]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg8 ; clk          ; clk         ; 1.000        ; 0.050      ; 5.839      ;
; -4.816 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[6]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg8  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.847      ;
; -4.816 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[6]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg8 ; clk          ; clk         ; 1.000        ; 0.065      ; 5.846      ;
; -4.810 ; LIFO:lf2|lifo_memory:lfm|pointer[9]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg8               ; clk          ; clk         ; 1.000        ; 0.061      ; 5.836      ;
; -4.805 ; LIFO:lf2|lifo_memory:lfm|pointer[9]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~porta_address_reg9              ; clk          ; clk         ; 1.000        ; 0.063      ; 5.833      ;
; -4.805 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[9]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~porta_address_reg8 ; clk          ; clk         ; 1.000        ; 0.057      ; 5.827      ;
; -4.799 ; LIFO:lf2|lifo_memory:lfm|pointer[9]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg9              ; clk          ; clk         ; 1.000        ; 0.062      ; 5.826      ;
; -4.787 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[6]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a8~porta_address_reg8  ; clk          ; clk         ; 1.000        ; 0.062      ; 5.814      ;
; -4.786 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[9]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg8  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.817      ;
; -4.786 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[9]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg8 ; clk          ; clk         ; 1.000        ; 0.065      ; 5.816      ;
; -4.784 ; LIFO:lf2|lifo_memory:lfm|pointer[9]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg9              ; clk          ; clk         ; 1.000        ; 0.056      ; 5.805      ;
; -4.774 ; LIFO:lf2|lifo_memory:lfm|pointer[9]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a20~porta_address_reg9              ; clk          ; clk         ; 1.000        ; 0.059      ; 5.798      ;
; -4.773 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg8               ; clk          ; clk         ; 1.000        ; 0.047      ; 5.785      ;
; -4.770 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[5]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a20~porta_address_reg6 ; clk          ; clk         ; 1.000        ; 0.059      ; 5.794      ;
; -4.762 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a8~porta_address_reg8               ; clk          ; clk         ; 1.000        ; 0.053      ; 5.780      ;
; -4.762 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg8              ; clk          ; clk         ; 1.000        ; 0.061      ; 5.788      ;
; -4.757 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[9]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a8~porta_address_reg8  ; clk          ; clk         ; 1.000        ; 0.062      ; 5.784      ;
; -4.752 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg8              ; clk          ; clk         ; 1.000        ; 0.062      ; 5.779      ;
; -4.751 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[7]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg9  ; clk          ; clk         ; 1.000        ; 0.042      ; 5.758      ;
; -4.747 ; LIFO:lf2|lifo_memory:lfm|pointer[8]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg9               ; clk          ; clk         ; 1.000        ; 0.047      ; 5.759      ;
; -4.746 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[7]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg9  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.777      ;
; -4.738 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~porta_address_reg8              ; clk          ; clk         ; 1.000        ; 0.063      ; 5.766      ;
; -4.736 ; LIFO:lf2|lifo_memory:lfm|pointer[8]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a8~porta_address_reg9               ; clk          ; clk         ; 1.000        ; 0.053      ; 5.754      ;
; -4.735 ; LIFO:lf2|lifo_memory:lfm|pointer[9]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg7               ; clk          ; clk         ; 1.000        ; 0.061      ; 5.761      ;
; -4.733 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[7]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg9 ; clk          ; clk         ; 1.000        ; 0.065      ; 5.763      ;
; -4.733 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[6]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a20~porta_address_reg6 ; clk          ; clk         ; 1.000        ; 0.059      ; 5.757      ;
; -4.731 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg8              ; clk          ; clk         ; 1.000        ; 0.056      ; 5.752      ;
; -4.729 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[7]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg9 ; clk          ; clk         ; 1.000        ; 0.050      ; 5.744      ;
; -4.728 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[5]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg7  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.759      ;
; -4.728 ; LIFO:lf2|lifo_memory:lfm|pointer[8]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg9              ; clk          ; clk         ; 1.000        ; 0.061      ; 5.754      ;
; -4.720 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg7              ; clk          ; clk         ; 1.000        ; 0.061      ; 5.746      ;
; -4.720 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a20~porta_address_reg8              ; clk          ; clk         ; 1.000        ; 0.059      ; 5.744      ;
; -4.718 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg7              ; clk          ; clk         ; 1.000        ; 0.062      ; 5.745      ;
; -4.718 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[7]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a8~porta_address_reg9  ; clk          ; clk         ; 1.000        ; 0.062      ; 5.745      ;
; -4.711 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg7               ; clk          ; clk         ; 1.000        ; 0.047      ; 5.723      ;
; -4.711 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[7]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg9 ; clk          ; clk         ; 1.000        ; 0.062      ; 5.738      ;
; -4.707 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[7]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~porta_address_reg9 ; clk          ; clk         ; 1.000        ; 0.057      ; 5.729      ;
; -4.707 ; LIFO:lf2|lifo_memory:lfm|pointer[8]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg8               ; clk          ; clk         ; 1.000        ; 0.061      ; 5.733      ;
; -4.706 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[5]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg7  ; clk          ; clk         ; 1.000        ; 0.042      ; 5.713      ;
; -4.704 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1] ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~portb_address_reg8                       ; clk          ; clk         ; 1.000        ; 0.074      ; 5.743      ;
; -4.704 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1] ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~portb_address_reg7                       ; clk          ; clk         ; 1.000        ; 0.074      ; 5.743      ;
; -4.704 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1] ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~portb_address_reg6                       ; clk          ; clk         ; 1.000        ; 0.074      ; 5.743      ;
; -4.704 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1] ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~portb_address_reg5                       ; clk          ; clk         ; 1.000        ; 0.074      ; 5.743      ;
; -4.704 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1] ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~portb_address_reg4                       ; clk          ; clk         ; 1.000        ; 0.074      ; 5.743      ;
; -4.704 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1] ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~portb_address_reg3                       ; clk          ; clk         ; 1.000        ; 0.074      ; 5.743      ;
; -4.704 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1] ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~portb_address_reg2                       ; clk          ; clk         ; 1.000        ; 0.074      ; 5.743      ;
; -4.704 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1] ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~portb_address_reg1                       ; clk          ; clk         ; 1.000        ; 0.074      ; 5.743      ;
; -4.704 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1] ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~portb_address_reg0                       ; clk          ; clk         ; 1.000        ; 0.074      ; 5.743      ;
; -4.703 ; LIFO:lf2|lifo_memory:lfm|pointer[3]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg9               ; clk          ; clk         ; 1.000        ; 0.048      ; 5.716      ;
; -4.703 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[9]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a20~porta_address_reg6 ; clk          ; clk         ; 1.000        ; 0.059      ; 5.727      ;
; -4.702 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[5]     ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg7 ; clk          ; clk         ; 1.000        ; 0.050      ; 5.717      ;
; -4.702 ; LIFO:lf2|lifo_memory:lfm|pointer[8]                  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~porta_address_reg9              ; clk          ; clk         ; 1.000        ; 0.063      ; 5.730      ;
; -4.699 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1] ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a9~portb_address_reg8                        ; clk          ; clk         ; 1.000        ; 0.087      ; 5.751      ;
; -4.699 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1] ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a9~portb_address_reg7                        ; clk          ; clk         ; 1.000        ; 0.087      ; 5.751      ;
; -4.699 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1] ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a9~portb_address_reg6                        ; clk          ; clk         ; 1.000        ; 0.087      ; 5.751      ;
; -4.699 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1] ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a9~portb_address_reg5                        ; clk          ; clk         ; 1.000        ; 0.087      ; 5.751      ;
; -4.699 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1] ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a9~portb_address_reg4                        ; clk          ; clk         ; 1.000        ; 0.087      ; 5.751      ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; security:se1|fifo_mem:ff1|read_pointer:top2|rptr[0]      ; security:se1|fifo_mem:ff1|read_pointer:top2|rptr[0]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[0]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[0]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.518 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~16 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[15]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.677 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_address_reg2               ; clk          ; clk         ; 0.000        ; 0.089      ; 1.000      ;
; 0.787 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~18 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[17]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.053      ;
; 0.789 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~24 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[23]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.055      ;
; 0.790 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~22 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[21]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.056      ;
; 0.809 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[8]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[8]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.075      ;
; 0.814 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[6]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[6]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.080      ;
; 0.817 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.083      ;
; 0.824 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~3  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[2]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.090      ;
; 0.834 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~0  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[12]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.100      ;
; 0.835 ; security:se1|fifo_mem:ff1|read_pointer:top2|rptr[9]      ; security:se1|fifo_mem:ff1|read_pointer:top2|rptr[9]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.101      ;
; 0.840 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~0  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[17]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.106      ;
; 0.841 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~0  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[13]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.107      ;
; 0.846 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[9]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[9]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.112      ;
; 0.848 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[7]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[7]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.114      ;
; 0.856 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[5]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[5]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.122      ;
; 0.857 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[3]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[3]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.123      ;
; 0.858 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[2]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[2]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.124      ;
; 0.858 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~0  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[16]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.124      ;
; 0.864 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~0  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[10]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.130      ;
; 0.880 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[14] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_datain_reg2               ; clk          ; clk         ; 0.000        ; 0.077      ; 1.191      ;
; 0.920 ; LIFO:lf2|lifo_memory:lfm|pointer[5]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_address_reg5               ; clk          ; clk         ; 0.000        ; 0.090      ; 1.244      ;
; 0.920 ; LIFO:lf2|lifo_memory:lfm|pointer[0]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_address_reg0               ; clk          ; clk         ; 0.000        ; 0.090      ; 1.244      ;
; 0.920 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[12] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_datain_reg0               ; clk          ; clk         ; 0.000        ; 0.075      ; 1.229      ;
; 0.921 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[2]         ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a20~portb_address_reg2 ; clk          ; clk         ; 0.000        ; 0.087      ; 1.242      ;
; 0.921 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[15] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_datain_reg3               ; clk          ; clk         ; 0.000        ; 0.075      ; 1.230      ;
; 0.922 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[0]         ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a20~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.087      ; 1.243      ;
; 0.928 ; LIFO:lf2|lifo_memory:lfm|pointer[4]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_address_reg4               ; clk          ; clk         ; 0.000        ; 0.089      ; 1.251      ;
; 0.936 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[13] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_datain_reg1               ; clk          ; clk         ; 0.000        ; 0.075      ; 1.245      ;
; 0.941 ; LIFO:lf2|lifo_memory:lfm|pointer[1]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_address_reg1               ; clk          ; clk         ; 0.000        ; 0.090      ; 1.265      ;
; 0.942 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[1]         ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a20~portb_address_reg1 ; clk          ; clk         ; 0.000        ; 0.087      ; 1.263      ;
; 0.944 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[19] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~portb_datain_reg3               ; clk          ; clk         ; 0.000        ; 0.079      ; 1.257      ;
; 0.957 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[17] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~portb_datain_reg1               ; clk          ; clk         ; 0.000        ; 0.076      ; 1.267      ;
; 0.969 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~29 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[28]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.001      ; 1.236      ;
; 0.969 ; LIFO:lf2|lifo_memory:lfm|pointer[3]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_address_reg3               ; clk          ; clk         ; 0.000        ; 0.090      ; 1.293      ;
; 0.971 ; LIFO:lf2|lifo_memory:lfm|pointer[8]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_address_reg8               ; clk          ; clk         ; 0.000        ; 0.089      ; 1.294      ;
; 0.971 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a20~portb_address_reg2              ; clk          ; clk         ; 0.000        ; 0.087      ; 1.292      ;
; 0.974 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~13 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[12]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.001      ; 1.241      ;
; 0.976 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~14 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[13]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.001      ; 1.243      ;
; 0.987 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~portb_address_reg2              ; clk          ; clk         ; 0.000        ; 0.090      ; 1.311      ;
; 0.991 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg2              ; clk          ; clk         ; 0.000        ; 0.089      ; 1.314      ;
; 0.991 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~portb_address_reg2              ; clk          ; clk         ; 0.000        ; 0.084      ; 1.309      ;
; 0.993 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[4]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[4]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.259      ;
; 0.993 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~11 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[10]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.008      ; 1.267      ;
; 0.996 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~17 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[16]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.008      ; 1.270      ;
; 1.000 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~0  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[15]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.266      ;
; 1.001 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~20 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[19]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.004      ; 1.271      ;
; 1.005 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1]     ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a9~porta_address_reg1                        ; clk          ; clk         ; 0.000        ; 0.059      ; 1.298      ;
; 1.005 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[0]     ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a9~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.059      ; 1.298      ;
; 1.009 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~15 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[14]                                                                                                     ; clk          ; clk         ; 0.000        ; -0.001     ; 1.274      ;
; 1.010 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~31 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[30]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.001      ; 1.277      ;
; 1.011 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~32 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[31]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.001      ; 1.278      ;
; 1.013 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~30 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[29]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.001      ; 1.280      ;
; 1.023 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a8~portb_address_reg2               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.338      ;
; 1.024 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~21 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[20]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.001      ; 1.291      ;
; 1.027 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1]     ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_address_reg1                       ; clk          ; clk         ; 0.000        ; 0.055      ; 1.316      ;
; 1.027 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~23 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[22]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.001      ; 1.294      ;
; 1.032 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1]     ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_address_reg1                        ; clk          ; clk         ; 0.000        ; 0.051      ; 1.317      ;
; 1.036 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[0]     ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_address_reg0                       ; clk          ; clk         ; 0.000        ; 0.055      ; 1.325      ;
; 1.043 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1]     ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~porta_address_reg1                       ; clk          ; clk         ; 0.000        ; 0.046      ; 1.323      ;
; 1.052 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[0]     ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.051      ; 1.337      ;
; 1.053 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[0]     ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~porta_address_reg0                       ; clk          ; clk         ; 0.000        ; 0.046      ; 1.333      ;
; 1.095 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~0  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[25]                                                                                                     ; clk          ; clk         ; 0.000        ; -0.003     ; 1.358      ;
; 1.098 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~0  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[19]                                                                                                     ; clk          ; clk         ; 0.000        ; -0.003     ; 1.361      ;
; 1.100 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~0  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[29]                                                                                                     ; clk          ; clk         ; 0.000        ; -0.012     ; 1.354      ;
; 1.176 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[16] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~portb_datain_reg0               ; clk          ; clk         ; 0.000        ; 0.076      ; 1.486      ;
; 1.183 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[18] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~portb_datain_reg2               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.498      ;
; 1.191 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~5  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[4]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.004      ; 1.461      ;
; 1.192 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[8]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[9]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.458      ;
; 1.197 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[6]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[7]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.463      ;
; 1.198 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~portb_address_reg2              ; clk          ; clk         ; 0.000        ; 0.091      ; 1.523      ;
; 1.199 ; LIFO:lf2|lifo_memory:lfm|pointer[0]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~portb_address_reg0              ; clk          ; clk         ; 0.000        ; 0.092      ; 1.525      ;
; 1.200 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[2]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.466      ;
; 1.201 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[6]  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_datain_reg2                ; clk          ; clk         ; 0.000        ; 0.075      ; 1.510      ;
; 1.204 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~8  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[7]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.004      ; 1.474      ;
; 1.204 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[7]  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_datain_reg3                ; clk          ; clk         ; 0.000        ; 0.075      ; 1.513      ;
; 1.206 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~7  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[6]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.004      ; 1.476      ;
; 1.206 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[0]         ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.085      ; 1.525      ;
; 1.209 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[4]  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_datain_reg0                ; clk          ; clk         ; 0.000        ; 0.075      ; 1.518      ;
; 1.216 ; LIFO:lf2|lifo_memory:lfm|pointer[0]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a8~portb_address_reg0               ; clk          ; clk         ; 0.000        ; 0.082      ; 1.532      ;
; 1.222 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[2]         ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg2 ; clk          ; clk         ; 0.000        ; 0.090      ; 1.546      ;
; 1.223 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[4]         ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a8~portb_address_reg4  ; clk          ; clk         ; 0.000        ; 0.090      ; 1.547      ;
; 1.223 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[0]         ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.090      ; 1.547      ;
; 1.224 ; LIFO:lf2|lifo_memory:lfm|pointer[0]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~portb_address_reg0              ; clk          ; clk         ; 0.000        ; 0.091      ; 1.549      ;
; 1.227 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[8]         ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_address_reg8  ; clk          ; clk         ; 0.000        ; 0.094      ; 1.555      ;
; 1.227 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[30] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~portb_datain_reg2               ; clk          ; clk         ; 0.000        ; 0.089      ; 1.550      ;
; 1.229 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[1]         ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a8~portb_address_reg1  ; clk          ; clk         ; 0.000        ; 0.090      ; 1.553      ;
; 1.231 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[0]         ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a8~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.090      ; 1.555      ;
; 1.231 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~9  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[8]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.003      ; 1.500      ;
; 1.234 ; LIFO:lf2|lifo_memory:lfm|pointer[8]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~portb_address_reg8              ; clk          ; clk         ; 0.000        ; 0.091      ; 1.559      ;
; 1.234 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[7]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[8]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.500      ;
; 1.236 ; LIFO:lf2|lifo_memory:lfm|pointer[4]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~portb_address_reg4              ; clk          ; clk         ; 0.000        ; 0.091      ; 1.561      ;
; 1.237 ; LIFO:lf2|lifo_memory:lfm|pointer[7]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg7              ; clk          ; clk         ; 0.000        ; 0.090      ; 1.561      ;
; 1.238 ; LIFO:lf2|lifo_memory:lfm|pointer[4]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a20~portb_address_reg4              ; clk          ; clk         ; 0.000        ; 0.087      ; 1.559      ;
; 1.239 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg2               ; clk          ; clk         ; 0.000        ; 0.075      ; 1.548      ;
; 1.239 ; LIFO:lf2|lifo_memory:lfm|pointer[1]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~portb_address_reg1              ; clk          ; clk         ; 0.000        ; 0.092      ; 1.565      ;
; 1.240 ; LIFO:lf2|lifo_memory:lfm|pointer[3]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~portb_address_reg3              ; clk          ; clk         ; 0.000        ; 0.091      ; 1.565      ;
; 1.241 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[2]         ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_address_reg2  ; clk          ; clk         ; 0.000        ; 0.094      ; 1.569      ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_datain_reg1  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; data_in[*]   ; clk        ; 5.161 ; 5.161 ; Rise       ; clk             ;
;  data_in[0]  ; clk        ; 3.585 ; 3.585 ; Rise       ; clk             ;
;  data_in[1]  ; clk        ; 5.161 ; 5.161 ; Rise       ; clk             ;
;  data_in[2]  ; clk        ; 3.401 ; 3.401 ; Rise       ; clk             ;
;  data_in[3]  ; clk        ; 4.587 ; 4.587 ; Rise       ; clk             ;
;  data_in[4]  ; clk        ; 3.708 ; 3.708 ; Rise       ; clk             ;
;  data_in[5]  ; clk        ; 4.318 ; 4.318 ; Rise       ; clk             ;
;  data_in[6]  ; clk        ; 3.560 ; 3.560 ; Rise       ; clk             ;
;  data_in[7]  ; clk        ; 4.892 ; 4.892 ; Rise       ; clk             ;
;  data_in[8]  ; clk        ; 3.412 ; 3.412 ; Rise       ; clk             ;
;  data_in[9]  ; clk        ; 3.949 ; 3.949 ; Rise       ; clk             ;
;  data_in[10] ; clk        ; 3.433 ; 3.433 ; Rise       ; clk             ;
;  data_in[11] ; clk        ; 4.565 ; 4.565 ; Rise       ; clk             ;
;  data_in[12] ; clk        ; 3.447 ; 3.447 ; Rise       ; clk             ;
;  data_in[13] ; clk        ; 4.111 ; 4.111 ; Rise       ; clk             ;
;  data_in[14] ; clk        ; 3.780 ; 3.780 ; Rise       ; clk             ;
;  data_in[15] ; clk        ; 4.061 ; 4.061 ; Rise       ; clk             ;
;  data_in[16] ; clk        ; 3.589 ; 3.589 ; Rise       ; clk             ;
;  data_in[17] ; clk        ; 4.389 ; 4.389 ; Rise       ; clk             ;
;  data_in[18] ; clk        ; 3.572 ; 3.572 ; Rise       ; clk             ;
;  data_in[19] ; clk        ; 4.076 ; 4.076 ; Rise       ; clk             ;
;  data_in[20] ; clk        ; 3.790 ; 3.790 ; Rise       ; clk             ;
;  data_in[21] ; clk        ; 4.624 ; 4.624 ; Rise       ; clk             ;
;  data_in[22] ; clk        ; 3.530 ; 3.530 ; Rise       ; clk             ;
;  data_in[23] ; clk        ; 4.280 ; 4.280 ; Rise       ; clk             ;
;  data_in[24] ; clk        ; 3.840 ; 3.840 ; Rise       ; clk             ;
;  data_in[25] ; clk        ; 4.597 ; 4.597 ; Rise       ; clk             ;
;  data_in[26] ; clk        ; 3.699 ; 3.699 ; Rise       ; clk             ;
;  data_in[27] ; clk        ; 4.605 ; 4.605 ; Rise       ; clk             ;
;  data_in[28] ; clk        ; 3.394 ; 3.394 ; Rise       ; clk             ;
;  data_in[29] ; clk        ; 3.946 ; 3.946 ; Rise       ; clk             ;
;  data_in[30] ; clk        ; 3.388 ; 3.388 ; Rise       ; clk             ;
;  data_in[31] ; clk        ; 4.049 ; 4.049 ; Rise       ; clk             ;
; rd1          ; clk        ; 6.202 ; 6.202 ; Rise       ; clk             ;
; rd2          ; clk        ; 8.002 ; 8.002 ; Rise       ; clk             ;
; rd3          ; clk        ; 7.919 ; 7.919 ; Rise       ; clk             ;
; rst_n        ; clk        ; 1.213 ; 1.213 ; Rise       ; clk             ;
; wr1          ; clk        ; 5.730 ; 5.730 ; Rise       ; clk             ;
; wr2          ; clk        ; 5.629 ; 5.629 ; Rise       ; clk             ;
; wr3          ; clk        ; 5.458 ; 5.458 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; data_in[*]   ; clk        ; -3.119 ; -3.119 ; Rise       ; clk             ;
;  data_in[0]  ; clk        ; -3.316 ; -3.316 ; Rise       ; clk             ;
;  data_in[1]  ; clk        ; -4.892 ; -4.892 ; Rise       ; clk             ;
;  data_in[2]  ; clk        ; -3.132 ; -3.132 ; Rise       ; clk             ;
;  data_in[3]  ; clk        ; -4.318 ; -4.318 ; Rise       ; clk             ;
;  data_in[4]  ; clk        ; -3.439 ; -3.439 ; Rise       ; clk             ;
;  data_in[5]  ; clk        ; -4.049 ; -4.049 ; Rise       ; clk             ;
;  data_in[6]  ; clk        ; -3.291 ; -3.291 ; Rise       ; clk             ;
;  data_in[7]  ; clk        ; -4.623 ; -4.623 ; Rise       ; clk             ;
;  data_in[8]  ; clk        ; -3.143 ; -3.143 ; Rise       ; clk             ;
;  data_in[9]  ; clk        ; -3.680 ; -3.680 ; Rise       ; clk             ;
;  data_in[10] ; clk        ; -3.164 ; -3.164 ; Rise       ; clk             ;
;  data_in[11] ; clk        ; -4.296 ; -4.296 ; Rise       ; clk             ;
;  data_in[12] ; clk        ; -3.178 ; -3.178 ; Rise       ; clk             ;
;  data_in[13] ; clk        ; -3.842 ; -3.842 ; Rise       ; clk             ;
;  data_in[14] ; clk        ; -3.511 ; -3.511 ; Rise       ; clk             ;
;  data_in[15] ; clk        ; -3.792 ; -3.792 ; Rise       ; clk             ;
;  data_in[16] ; clk        ; -3.320 ; -3.320 ; Rise       ; clk             ;
;  data_in[17] ; clk        ; -4.120 ; -4.120 ; Rise       ; clk             ;
;  data_in[18] ; clk        ; -3.303 ; -3.303 ; Rise       ; clk             ;
;  data_in[19] ; clk        ; -3.807 ; -3.807 ; Rise       ; clk             ;
;  data_in[20] ; clk        ; -3.521 ; -3.521 ; Rise       ; clk             ;
;  data_in[21] ; clk        ; -4.355 ; -4.355 ; Rise       ; clk             ;
;  data_in[22] ; clk        ; -3.261 ; -3.261 ; Rise       ; clk             ;
;  data_in[23] ; clk        ; -4.011 ; -4.011 ; Rise       ; clk             ;
;  data_in[24] ; clk        ; -3.571 ; -3.571 ; Rise       ; clk             ;
;  data_in[25] ; clk        ; -4.328 ; -4.328 ; Rise       ; clk             ;
;  data_in[26] ; clk        ; -3.430 ; -3.430 ; Rise       ; clk             ;
;  data_in[27] ; clk        ; -4.336 ; -4.336 ; Rise       ; clk             ;
;  data_in[28] ; clk        ; -3.125 ; -3.125 ; Rise       ; clk             ;
;  data_in[29] ; clk        ; -3.677 ; -3.677 ; Rise       ; clk             ;
;  data_in[30] ; clk        ; -3.119 ; -3.119 ; Rise       ; clk             ;
;  data_in[31] ; clk        ; -3.780 ; -3.780 ; Rise       ; clk             ;
; rd1          ; clk        ; -5.151 ; -5.151 ; Rise       ; clk             ;
; rd2          ; clk        ; -4.924 ; -4.924 ; Rise       ; clk             ;
; rd3          ; clk        ; -4.882 ; -4.882 ; Rise       ; clk             ;
; rst_n        ; clk        ; 0.580  ; 0.580  ; Rise       ; clk             ;
; wr1          ; clk        ; -4.036 ; -4.036 ; Rise       ; clk             ;
; wr2          ; clk        ; -4.367 ; -4.367 ; Rise       ; clk             ;
; wr3          ; clk        ; -4.500 ; -4.500 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; data_out[*]         ; clk        ; 8.739  ; 8.739  ; Rise       ; clk             ;
;  data_out[0]        ; clk        ; 8.739  ; 8.739  ; Rise       ; clk             ;
;  data_out[1]        ; clk        ; 8.561  ; 8.561  ; Rise       ; clk             ;
;  data_out[2]        ; clk        ; 8.165  ; 8.165  ; Rise       ; clk             ;
;  data_out[3]        ; clk        ; 7.396  ; 7.396  ; Rise       ; clk             ;
;  data_out[4]        ; clk        ; 7.371  ; 7.371  ; Rise       ; clk             ;
;  data_out[5]        ; clk        ; 6.873  ; 6.873  ; Rise       ; clk             ;
;  data_out[6]        ; clk        ; 7.803  ; 7.803  ; Rise       ; clk             ;
;  data_out[7]        ; clk        ; 7.600  ; 7.600  ; Rise       ; clk             ;
;  data_out[8]        ; clk        ; 8.052  ; 8.052  ; Rise       ; clk             ;
;  data_out[9]        ; clk        ; 8.413  ; 8.413  ; Rise       ; clk             ;
;  data_out[10]       ; clk        ; 8.282  ; 8.282  ; Rise       ; clk             ;
;  data_out[11]       ; clk        ; 7.970  ; 7.970  ; Rise       ; clk             ;
;  data_out[12]       ; clk        ; 7.658  ; 7.658  ; Rise       ; clk             ;
;  data_out[13]       ; clk        ; 7.428  ; 7.428  ; Rise       ; clk             ;
;  data_out[14]       ; clk        ; 6.883  ; 6.883  ; Rise       ; clk             ;
;  data_out[15]       ; clk        ; 7.142  ; 7.142  ; Rise       ; clk             ;
;  data_out[16]       ; clk        ; 7.520  ; 7.520  ; Rise       ; clk             ;
;  data_out[17]       ; clk        ; 8.540  ; 8.540  ; Rise       ; clk             ;
;  data_out[18]       ; clk        ; 7.318  ; 7.318  ; Rise       ; clk             ;
;  data_out[19]       ; clk        ; 7.766  ; 7.766  ; Rise       ; clk             ;
;  data_out[20]       ; clk        ; 7.296  ; 7.296  ; Rise       ; clk             ;
;  data_out[21]       ; clk        ; 8.179  ; 8.179  ; Rise       ; clk             ;
;  data_out[22]       ; clk        ; 7.510  ; 7.510  ; Rise       ; clk             ;
;  data_out[23]       ; clk        ; 7.573  ; 7.573  ; Rise       ; clk             ;
;  data_out[24]       ; clk        ; 7.547  ; 7.547  ; Rise       ; clk             ;
;  data_out[25]       ; clk        ; 8.314  ; 8.314  ; Rise       ; clk             ;
;  data_out[26]       ; clk        ; 7.316  ; 7.316  ; Rise       ; clk             ;
;  data_out[27]       ; clk        ; 7.329  ; 7.329  ; Rise       ; clk             ;
;  data_out[28]       ; clk        ; 7.777  ; 7.777  ; Rise       ; clk             ;
;  data_out[29]       ; clk        ; 7.463  ; 7.463  ; Rise       ; clk             ;
;  data_out[30]       ; clk        ; 7.354  ; 7.354  ; Rise       ; clk             ;
;  data_out[31]       ; clk        ; 7.302  ; 7.302  ; Rise       ; clk             ;
; data_out_final[*]   ; clk        ; 11.277 ; 11.277 ; Rise       ; clk             ;
;  data_out_final[0]  ; clk        ; 10.701 ; 10.701 ; Rise       ; clk             ;
;  data_out_final[1]  ; clk        ; 10.501 ; 10.501 ; Rise       ; clk             ;
;  data_out_final[2]  ; clk        ; 10.612 ; 10.612 ; Rise       ; clk             ;
;  data_out_final[3]  ; clk        ; 10.092 ; 10.092 ; Rise       ; clk             ;
;  data_out_final[4]  ; clk        ; 11.011 ; 11.011 ; Rise       ; clk             ;
;  data_out_final[5]  ; clk        ; 10.783 ; 10.783 ; Rise       ; clk             ;
;  data_out_final[6]  ; clk        ; 10.838 ; 10.838 ; Rise       ; clk             ;
;  data_out_final[7]  ; clk        ; 11.277 ; 11.277 ; Rise       ; clk             ;
;  data_out_final[8]  ; clk        ; 10.807 ; 10.807 ; Rise       ; clk             ;
;  data_out_final[9]  ; clk        ; 10.563 ; 10.563 ; Rise       ; clk             ;
;  data_out_final[10] ; clk        ; 10.735 ; 10.735 ; Rise       ; clk             ;
;  data_out_final[11] ; clk        ; 10.706 ; 10.706 ; Rise       ; clk             ;
;  data_out_final[12] ; clk        ; 10.378 ; 10.378 ; Rise       ; clk             ;
;  data_out_final[13] ; clk        ; 10.518 ; 10.518 ; Rise       ; clk             ;
;  data_out_final[14] ; clk        ; 11.001 ; 11.001 ; Rise       ; clk             ;
;  data_out_final[15] ; clk        ; 10.792 ; 10.792 ; Rise       ; clk             ;
;  data_out_final[16] ; clk        ; 10.876 ; 10.876 ; Rise       ; clk             ;
;  data_out_final[17] ; clk        ; 11.088 ; 11.088 ; Rise       ; clk             ;
;  data_out_final[18] ; clk        ; 11.168 ; 11.168 ; Rise       ; clk             ;
;  data_out_final[19] ; clk        ; 11.237 ; 11.237 ; Rise       ; clk             ;
;  data_out_final[20] ; clk        ; 10.541 ; 10.541 ; Rise       ; clk             ;
;  data_out_final[21] ; clk        ; 10.555 ; 10.555 ; Rise       ; clk             ;
;  data_out_final[22] ; clk        ; 10.585 ; 10.585 ; Rise       ; clk             ;
;  data_out_final[23] ; clk        ; 9.894  ; 9.894  ; Rise       ; clk             ;
;  data_out_final[24] ; clk        ; 10.785 ; 10.785 ; Rise       ; clk             ;
;  data_out_final[25] ; clk        ; 10.603 ; 10.603 ; Rise       ; clk             ;
;  data_out_final[26] ; clk        ; 10.574 ; 10.574 ; Rise       ; clk             ;
;  data_out_final[27] ; clk        ; 10.593 ; 10.593 ; Rise       ; clk             ;
;  data_out_final[28] ; clk        ; 10.132 ; 10.132 ; Rise       ; clk             ;
;  data_out_final[29] ; clk        ; 10.997 ; 10.997 ; Rise       ; clk             ;
;  data_out_final[30] ; clk        ; 10.377 ; 10.377 ; Rise       ; clk             ;
;  data_out_final[31] ; clk        ; 10.982 ; 10.982 ; Rise       ; clk             ;
; empty               ; clk        ; 10.610 ; 10.610 ; Rise       ; clk             ;
; full                ; clk        ; 11.008 ; 11.008 ; Rise       ; clk             ;
+---------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; data_out[*]         ; clk        ; 6.873  ; 6.873  ; Rise       ; clk             ;
;  data_out[0]        ; clk        ; 8.739  ; 8.739  ; Rise       ; clk             ;
;  data_out[1]        ; clk        ; 8.561  ; 8.561  ; Rise       ; clk             ;
;  data_out[2]        ; clk        ; 8.165  ; 8.165  ; Rise       ; clk             ;
;  data_out[3]        ; clk        ; 7.396  ; 7.396  ; Rise       ; clk             ;
;  data_out[4]        ; clk        ; 7.371  ; 7.371  ; Rise       ; clk             ;
;  data_out[5]        ; clk        ; 6.873  ; 6.873  ; Rise       ; clk             ;
;  data_out[6]        ; clk        ; 7.803  ; 7.803  ; Rise       ; clk             ;
;  data_out[7]        ; clk        ; 7.600  ; 7.600  ; Rise       ; clk             ;
;  data_out[8]        ; clk        ; 8.052  ; 8.052  ; Rise       ; clk             ;
;  data_out[9]        ; clk        ; 8.413  ; 8.413  ; Rise       ; clk             ;
;  data_out[10]       ; clk        ; 8.282  ; 8.282  ; Rise       ; clk             ;
;  data_out[11]       ; clk        ; 7.970  ; 7.970  ; Rise       ; clk             ;
;  data_out[12]       ; clk        ; 7.658  ; 7.658  ; Rise       ; clk             ;
;  data_out[13]       ; clk        ; 7.428  ; 7.428  ; Rise       ; clk             ;
;  data_out[14]       ; clk        ; 6.883  ; 6.883  ; Rise       ; clk             ;
;  data_out[15]       ; clk        ; 7.142  ; 7.142  ; Rise       ; clk             ;
;  data_out[16]       ; clk        ; 7.520  ; 7.520  ; Rise       ; clk             ;
;  data_out[17]       ; clk        ; 8.540  ; 8.540  ; Rise       ; clk             ;
;  data_out[18]       ; clk        ; 7.318  ; 7.318  ; Rise       ; clk             ;
;  data_out[19]       ; clk        ; 7.766  ; 7.766  ; Rise       ; clk             ;
;  data_out[20]       ; clk        ; 7.296  ; 7.296  ; Rise       ; clk             ;
;  data_out[21]       ; clk        ; 8.179  ; 8.179  ; Rise       ; clk             ;
;  data_out[22]       ; clk        ; 7.510  ; 7.510  ; Rise       ; clk             ;
;  data_out[23]       ; clk        ; 7.573  ; 7.573  ; Rise       ; clk             ;
;  data_out[24]       ; clk        ; 7.547  ; 7.547  ; Rise       ; clk             ;
;  data_out[25]       ; clk        ; 8.314  ; 8.314  ; Rise       ; clk             ;
;  data_out[26]       ; clk        ; 7.316  ; 7.316  ; Rise       ; clk             ;
;  data_out[27]       ; clk        ; 7.329  ; 7.329  ; Rise       ; clk             ;
;  data_out[28]       ; clk        ; 7.777  ; 7.777  ; Rise       ; clk             ;
;  data_out[29]       ; clk        ; 7.463  ; 7.463  ; Rise       ; clk             ;
;  data_out[30]       ; clk        ; 7.354  ; 7.354  ; Rise       ; clk             ;
;  data_out[31]       ; clk        ; 7.302  ; 7.302  ; Rise       ; clk             ;
; data_out_final[*]   ; clk        ; 9.894  ; 9.894  ; Rise       ; clk             ;
;  data_out_final[0]  ; clk        ; 10.701 ; 10.701 ; Rise       ; clk             ;
;  data_out_final[1]  ; clk        ; 10.501 ; 10.501 ; Rise       ; clk             ;
;  data_out_final[2]  ; clk        ; 10.612 ; 10.612 ; Rise       ; clk             ;
;  data_out_final[3]  ; clk        ; 10.092 ; 10.092 ; Rise       ; clk             ;
;  data_out_final[4]  ; clk        ; 11.011 ; 11.011 ; Rise       ; clk             ;
;  data_out_final[5]  ; clk        ; 10.783 ; 10.783 ; Rise       ; clk             ;
;  data_out_final[6]  ; clk        ; 10.838 ; 10.838 ; Rise       ; clk             ;
;  data_out_final[7]  ; clk        ; 11.277 ; 11.277 ; Rise       ; clk             ;
;  data_out_final[8]  ; clk        ; 10.807 ; 10.807 ; Rise       ; clk             ;
;  data_out_final[9]  ; clk        ; 10.563 ; 10.563 ; Rise       ; clk             ;
;  data_out_final[10] ; clk        ; 10.735 ; 10.735 ; Rise       ; clk             ;
;  data_out_final[11] ; clk        ; 10.706 ; 10.706 ; Rise       ; clk             ;
;  data_out_final[12] ; clk        ; 10.378 ; 10.378 ; Rise       ; clk             ;
;  data_out_final[13] ; clk        ; 10.518 ; 10.518 ; Rise       ; clk             ;
;  data_out_final[14] ; clk        ; 11.001 ; 11.001 ; Rise       ; clk             ;
;  data_out_final[15] ; clk        ; 10.792 ; 10.792 ; Rise       ; clk             ;
;  data_out_final[16] ; clk        ; 10.876 ; 10.876 ; Rise       ; clk             ;
;  data_out_final[17] ; clk        ; 11.088 ; 11.088 ; Rise       ; clk             ;
;  data_out_final[18] ; clk        ; 11.168 ; 11.168 ; Rise       ; clk             ;
;  data_out_final[19] ; clk        ; 11.237 ; 11.237 ; Rise       ; clk             ;
;  data_out_final[20] ; clk        ; 10.541 ; 10.541 ; Rise       ; clk             ;
;  data_out_final[21] ; clk        ; 10.555 ; 10.555 ; Rise       ; clk             ;
;  data_out_final[22] ; clk        ; 10.585 ; 10.585 ; Rise       ; clk             ;
;  data_out_final[23] ; clk        ; 9.894  ; 9.894  ; Rise       ; clk             ;
;  data_out_final[24] ; clk        ; 10.785 ; 10.785 ; Rise       ; clk             ;
;  data_out_final[25] ; clk        ; 10.603 ; 10.603 ; Rise       ; clk             ;
;  data_out_final[26] ; clk        ; 10.574 ; 10.574 ; Rise       ; clk             ;
;  data_out_final[27] ; clk        ; 10.593 ; 10.593 ; Rise       ; clk             ;
;  data_out_final[28] ; clk        ; 10.132 ; 10.132 ; Rise       ; clk             ;
;  data_out_final[29] ; clk        ; 10.997 ; 10.997 ; Rise       ; clk             ;
;  data_out_final[30] ; clk        ; 10.377 ; 10.377 ; Rise       ; clk             ;
;  data_out_final[31] ; clk        ; 10.982 ; 10.982 ; Rise       ; clk             ;
; empty               ; clk        ; 9.232  ; 9.232  ; Rise       ; clk             ;
; full                ; clk        ; 9.584  ; 9.584  ; Rise       ; clk             ;
+---------------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.963 ; -733.629      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.627 ; -2113.796             ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.963 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg0  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.957      ;
; -1.963 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg1  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.957      ;
; -1.963 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg2  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.957      ;
; -1.963 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg3  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.957      ;
; -1.963 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg4  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.957      ;
; -1.963 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg5  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.957      ;
; -1.963 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg6  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.957      ;
; -1.963 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg7  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.957      ;
; -1.963 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg8  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.957      ;
; -1.963 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg9  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.957      ;
; -1.946 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg0  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~3                                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 2.936      ;
; -1.946 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg1  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~3                                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 2.936      ;
; -1.946 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg2  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~3                                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 2.936      ;
; -1.946 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg3  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~3                                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 2.936      ;
; -1.946 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg4  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~3                                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 2.936      ;
; -1.946 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg5  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~3                                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 2.936      ;
; -1.946 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg6  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~3                                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 2.936      ;
; -1.946 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg7  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~3                                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 2.936      ;
; -1.946 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg8  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~3                                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 2.936      ;
; -1.946 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg9  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~3                                                                               ; clk          ; clk         ; 1.000        ; -0.042     ; 2.936      ;
; -1.935 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg0 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_datain_reg8 ; clk          ; clk         ; 1.000        ; 0.001      ; 2.935      ;
; -1.935 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg1 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_datain_reg8 ; clk          ; clk         ; 1.000        ; 0.001      ; 2.935      ;
; -1.935 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg2 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_datain_reg8 ; clk          ; clk         ; 1.000        ; 0.001      ; 2.935      ;
; -1.935 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg3 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_datain_reg8 ; clk          ; clk         ; 1.000        ; 0.001      ; 2.935      ;
; -1.935 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg4 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_datain_reg8 ; clk          ; clk         ; 1.000        ; 0.001      ; 2.935      ;
; -1.935 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg5 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_datain_reg8 ; clk          ; clk         ; 1.000        ; 0.001      ; 2.935      ;
; -1.935 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg6 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_datain_reg8 ; clk          ; clk         ; 1.000        ; 0.001      ; 2.935      ;
; -1.935 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg7 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_datain_reg8 ; clk          ; clk         ; 1.000        ; 0.001      ; 2.935      ;
; -1.935 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg8 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_datain_reg8 ; clk          ; clk         ; 1.000        ; 0.001      ; 2.935      ;
; -1.935 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg9 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_datain_reg8 ; clk          ; clk         ; 1.000        ; 0.001      ; 2.935      ;
; -1.927 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg0 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~20                                                                              ; clk          ; clk         ; 1.000        ; -0.053     ; 2.906      ;
; -1.927 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg1 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~20                                                                              ; clk          ; clk         ; 1.000        ; -0.053     ; 2.906      ;
; -1.927 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg2 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~20                                                                              ; clk          ; clk         ; 1.000        ; -0.053     ; 2.906      ;
; -1.927 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg3 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~20                                                                              ; clk          ; clk         ; 1.000        ; -0.053     ; 2.906      ;
; -1.927 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg4 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~20                                                                              ; clk          ; clk         ; 1.000        ; -0.053     ; 2.906      ;
; -1.927 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg5 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~20                                                                              ; clk          ; clk         ; 1.000        ; -0.053     ; 2.906      ;
; -1.927 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg6 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~20                                                                              ; clk          ; clk         ; 1.000        ; -0.053     ; 2.906      ;
; -1.927 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg7 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~20                                                                              ; clk          ; clk         ; 1.000        ; -0.053     ; 2.906      ;
; -1.927 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg8 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~20                                                                              ; clk          ; clk         ; 1.000        ; -0.053     ; 2.906      ;
; -1.927 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~porta_address_reg9 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~20                                                                              ; clk          ; clk         ; 1.000        ; -0.053     ; 2.906      ;
; -1.923 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg0  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.019      ; 2.941      ;
; -1.923 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg1  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.019      ; 2.941      ;
; -1.923 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg2  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.019      ; 2.941      ;
; -1.923 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg3  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.019      ; 2.941      ;
; -1.923 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg4  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.019      ; 2.941      ;
; -1.923 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg5  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.019      ; 2.941      ;
; -1.923 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg6  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.019      ; 2.941      ;
; -1.923 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg7  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.019      ; 2.941      ;
; -1.923 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg8  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.019      ; 2.941      ;
; -1.923 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg9  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.019      ; 2.941      ;
; -1.920 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg0  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.914      ;
; -1.920 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg0  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.914      ;
; -1.920 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg1  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.914      ;
; -1.920 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg2  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.914      ;
; -1.920 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg3  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.914      ;
; -1.920 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg4  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.914      ;
; -1.920 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg5  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.914      ;
; -1.920 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg6  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.914      ;
; -1.920 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg7  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.914      ;
; -1.920 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg8  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.914      ;
; -1.920 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg9  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.914      ;
; -1.920 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg1  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.914      ;
; -1.920 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg2  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.914      ;
; -1.920 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg3  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.914      ;
; -1.920 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg4  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.914      ;
; -1.920 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg5  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.914      ;
; -1.920 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg6  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.914      ;
; -1.920 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg7  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.914      ;
; -1.920 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg8  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.914      ;
; -1.920 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg9  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.914      ;
; -1.919 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg0 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.008     ; 2.910      ;
; -1.919 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg1 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.008     ; 2.910      ;
; -1.919 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg2 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.008     ; 2.910      ;
; -1.919 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg3 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.008     ; 2.910      ;
; -1.919 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg4 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.008     ; 2.910      ;
; -1.919 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg5 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.008     ; 2.910      ;
; -1.919 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg6 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.008     ; 2.910      ;
; -1.919 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg7 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.008     ; 2.910      ;
; -1.919 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg8 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.008     ; 2.910      ;
; -1.919 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg9 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~porta_datain_reg0 ; clk          ; clk         ; 1.000        ; -0.008     ; 2.910      ;
; -1.917 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg0 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_datain_reg7 ; clk          ; clk         ; 1.000        ; 0.001      ; 2.917      ;
; -1.917 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg1 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_datain_reg7 ; clk          ; clk         ; 1.000        ; 0.001      ; 2.917      ;
; -1.917 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg2 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_datain_reg7 ; clk          ; clk         ; 1.000        ; 0.001      ; 2.917      ;
; -1.917 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg3 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_datain_reg7 ; clk          ; clk         ; 1.000        ; 0.001      ; 2.917      ;
; -1.917 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg4 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_datain_reg7 ; clk          ; clk         ; 1.000        ; 0.001      ; 2.917      ;
; -1.917 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg5 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_datain_reg7 ; clk          ; clk         ; 1.000        ; 0.001      ; 2.917      ;
; -1.917 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg6 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_datain_reg7 ; clk          ; clk         ; 1.000        ; 0.001      ; 2.917      ;
; -1.917 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg7 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_datain_reg7 ; clk          ; clk         ; 1.000        ; 0.001      ; 2.917      ;
; -1.917 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg8 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_datain_reg7 ; clk          ; clk         ; 1.000        ; 0.001      ; 2.917      ;
; -1.917 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~porta_address_reg9 ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_datain_reg7 ; clk          ; clk         ; 1.000        ; 0.001      ; 2.917      ;
; -1.914 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg0  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.908      ;
; -1.914 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg1  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.908      ;
; -1.914 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg2  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.908      ;
; -1.914 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg3  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.908      ;
; -1.914 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg4  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.908      ;
; -1.914 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg5  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.908      ;
; -1.914 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg6  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.908      ;
; -1.914 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg7  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.908      ;
; -1.914 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg8  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.908      ;
; -1.914 ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~porta_address_reg9  ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.908      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; security:se1|fifo_mem:ff1|read_pointer:top2|rptr[0]      ; security:se1|fifo_mem:ff1|read_pointer:top2|rptr[0]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[0]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[0]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~16 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[15]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.291 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_address_reg2               ; clk          ; clk         ; 0.000        ; 0.070      ; 0.499      ;
; 0.359 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~18 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[17]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~24 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[23]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~22 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[21]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[8]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[8]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[6]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[6]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~3  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[2]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.369 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; security:se1|fifo_mem:ff1|read_pointer:top2|rptr[9]      ; security:se1|fifo_mem:ff1|read_pointer:top2|rptr[9]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[14] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_datain_reg2               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.579      ;
; 0.376 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[9]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[9]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[7]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[7]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[5]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[5]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[2]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[2]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[3]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[3]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~0  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[12]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~0  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[16]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[15] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_datain_reg3               ; clk          ; clk         ; 0.000        ; 0.069      ; 0.590      ;
; 0.383 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[12] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_datain_reg0               ; clk          ; clk         ; 0.000        ; 0.069      ; 0.590      ;
; 0.389 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~0  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[10]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.541      ;
; 0.389 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~0  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[17]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.541      ;
; 0.390 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~0  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[13]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.542      ;
; 0.390 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[13] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_datain_reg1               ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.399 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[19] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~portb_datain_reg3               ; clk          ; clk         ; 0.000        ; 0.074      ; 0.611      ;
; 0.405 ; LIFO:lf2|lifo_memory:lfm|pointer[5]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_address_reg5               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.614      ;
; 0.405 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[17] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~portb_datain_reg1               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.614      ;
; 0.407 ; LIFO:lf2|lifo_memory:lfm|pointer[0]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_address_reg0               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.616      ;
; 0.408 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[2]         ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a20~portb_address_reg2 ; clk          ; clk         ; 0.000        ; 0.069      ; 0.615      ;
; 0.411 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[0]         ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a20~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.069      ; 0.618      ;
; 0.413 ; LIFO:lf2|lifo_memory:lfm|pointer[4]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_address_reg4               ; clk          ; clk         ; 0.000        ; 0.070      ; 0.621      ;
; 0.418 ; LIFO:lf2|lifo_memory:lfm|pointer[1]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_address_reg1               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.627      ;
; 0.420 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[1]         ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a20~portb_address_reg1 ; clk          ; clk         ; 0.000        ; 0.069      ; 0.627      ;
; 0.426 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a20~portb_address_reg2              ; clk          ; clk         ; 0.000        ; 0.068      ; 0.632      ;
; 0.431 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1]     ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a9~porta_address_reg1                        ; clk          ; clk         ; 0.000        ; 0.064      ; 0.633      ;
; 0.431 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[0]     ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a9~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.064      ; 0.633      ;
; 0.433 ; LIFO:lf2|lifo_memory:lfm|pointer[3]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_address_reg3               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.642      ;
; 0.435 ; LIFO:lf2|lifo_memory:lfm|pointer[8]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_address_reg8               ; clk          ; clk         ; 0.000        ; 0.070      ; 0.643      ;
; 0.438 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~29 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[28]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.001      ; 0.591      ;
; 0.438 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~portb_address_reg2              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.647      ;
; 0.441 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~20 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[19]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.004      ; 0.597      ;
; 0.441 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~13 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[12]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.001      ; 0.594      ;
; 0.442 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a24~portb_address_reg2              ; clk          ; clk         ; 0.000        ; 0.066      ; 0.646      ;
; 0.443 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~14 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[13]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.001      ; 0.596      ;
; 0.445 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg2              ; clk          ; clk         ; 0.000        ; 0.069      ; 0.652      ;
; 0.448 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1]     ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_address_reg1                       ; clk          ; clk         ; 0.000        ; 0.062      ; 0.648      ;
; 0.448 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~32 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[31]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.001      ; 0.601      ;
; 0.448 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~0  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[15]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.600      ;
; 0.450 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~15 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[14]                                                                                                     ; clk          ; clk         ; 0.000        ; -0.002     ; 0.600      ;
; 0.450 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~31 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[30]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.001      ; 0.603      ;
; 0.451 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[4]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[4]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.603      ;
; 0.451 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~30 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[29]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.001      ; 0.604      ;
; 0.452 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~11 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[10]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.008      ; 0.612      ;
; 0.453 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[0]     ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a18~porta_address_reg0                       ; clk          ; clk         ; 0.000        ; 0.062      ; 0.653      ;
; 0.453 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~17 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[16]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.008      ; 0.613      ;
; 0.456 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1]     ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_address_reg1                        ; clk          ; clk         ; 0.000        ; 0.058      ; 0.652      ;
; 0.457 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~21 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[20]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.001      ; 0.610      ;
; 0.458 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~23 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[22]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.001      ; 0.611      ;
; 0.464 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a8~portb_address_reg2               ; clk          ; clk         ; 0.000        ; 0.062      ; 0.664      ;
; 0.466 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1]     ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~porta_address_reg1                       ; clk          ; clk         ; 0.000        ; 0.053      ; 0.657      ;
; 0.468 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[0]     ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a0~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.058      ; 0.664      ;
; 0.474 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[0]     ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a27~porta_address_reg0                       ; clk          ; clk         ; 0.000        ; 0.053      ; 0.665      ;
; 0.498 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[16] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~portb_datain_reg0               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.707      ;
; 0.500 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[8]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[9]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[6]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[7]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.653      ;
; 0.504 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[2]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.656      ;
; 0.509 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~0  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[25]                                                                                                     ; clk          ; clk         ; 0.000        ; -0.003     ; 0.658      ;
; 0.510 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~0  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[19]                                                                                                     ; clk          ; clk         ; 0.000        ; -0.003     ; 0.659      ;
; 0.511 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[18] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~portb_datain_reg2               ; clk          ; clk         ; 0.000        ; 0.076      ; 0.725      ;
; 0.518 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[7]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[8]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.670      ;
; 0.520 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[5]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[6]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~0  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[29]                                                                                                     ; clk          ; clk         ; 0.000        ; -0.012     ; 0.660      ;
; 0.521 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[2]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[3]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.673      ;
; 0.521 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[3]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[4]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.673      ;
; 0.523 ; LIFO:lf2|lifo_memory:lfm|pointer[0]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~portb_address_reg0              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.734      ;
; 0.524 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[6]  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_datain_reg2                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.733      ;
; 0.524 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[4]  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_datain_reg0                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.733      ;
; 0.526 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[7]  ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a4~portb_datain_reg3                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.735      ;
; 0.529 ; LIFO:lf2|lifo_memory:lfm|pointer[2]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~portb_address_reg2              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.739      ;
; 0.530 ; security:se1|fifo_mem:ff1|read_pointer:top2|rptr[7]      ; security:se1|fifo_mem:ff1|read_pointer:top2|rptr[9]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.682      ;
; 0.532 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[30] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~portb_datain_reg2               ; clk          ; clk         ; 0.000        ; 0.084      ; 0.754      ;
; 0.534 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~5  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[4]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.004      ; 0.690      ;
; 0.536 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[6]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[8]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.688      ;
; 0.538 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[0]         ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.741      ;
; 0.539 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[1]     ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[3]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.691      ;
; 0.541 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[2]         ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg2 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.751      ;
; 0.542 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[4]         ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a8~portb_address_reg4  ; clk          ; clk         ; 0.000        ; 0.070      ; 0.750      ;
; 0.542 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~8  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[7]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.004      ; 0.698      ;
; 0.543 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[1]         ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a8~portb_address_reg1  ; clk          ; clk         ; 0.000        ; 0.070      ; 0.751      ;
; 0.544 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2~7  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[6]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.004      ; 0.700      ;
; 0.544 ; security:se1|LIFO:lf1|lifo_memory:lfm|pointer[0]         ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.754      ;
; 0.544 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[28] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~portb_datain_reg0               ; clk          ; clk         ; 0.000        ; 0.084      ; 0.766      ;
; 0.545 ; LIFO:lf2|lifo_memory:lfm|pointer[0]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a16~portb_address_reg0              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.755      ;
; 0.545 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[31] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~portb_datain_reg3               ; clk          ; clk         ; 0.000        ; 0.084      ; 0.767      ;
; 0.545 ; security:se1|fifo_mem:ff1|memory_array:top8|data_out[29] ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~portb_datain_reg1               ; clk          ; clk         ; 0.000        ; 0.084      ; 0.767      ;
; 0.545 ; LIFO:lf2|lifo_memory:lfm|pointer[1]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~portb_address_reg1              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.756      ;
; 0.547 ; security:se1|fifo_mem:ff1|write_pointer:top1|wptr[3]     ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ram_block1a9~porta_address_reg3                        ; clk          ; clk         ; 0.000        ; 0.064      ; 0.749      ;
; 0.547 ; LIFO:lf2|lifo_memory:lfm|pointer[8]                      ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a28~portb_address_reg8              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.757      ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ram_block2a12~portb_datain_reg1  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; data_in[*]   ; clk        ; 2.656 ; 2.656 ; Rise       ; clk             ;
;  data_in[0]  ; clk        ; 1.930 ; 1.930 ; Rise       ; clk             ;
;  data_in[1]  ; clk        ; 2.656 ; 2.656 ; Rise       ; clk             ;
;  data_in[2]  ; clk        ; 1.834 ; 1.834 ; Rise       ; clk             ;
;  data_in[3]  ; clk        ; 2.354 ; 2.354 ; Rise       ; clk             ;
;  data_in[4]  ; clk        ; 1.965 ; 1.965 ; Rise       ; clk             ;
;  data_in[5]  ; clk        ; 2.232 ; 2.232 ; Rise       ; clk             ;
;  data_in[6]  ; clk        ; 1.930 ; 1.930 ; Rise       ; clk             ;
;  data_in[7]  ; clk        ; 2.498 ; 2.498 ; Rise       ; clk             ;
;  data_in[8]  ; clk        ; 1.830 ; 1.830 ; Rise       ; clk             ;
;  data_in[9]  ; clk        ; 2.064 ; 2.064 ; Rise       ; clk             ;
;  data_in[10] ; clk        ; 1.850 ; 1.850 ; Rise       ; clk             ;
;  data_in[11] ; clk        ; 2.369 ; 2.369 ; Rise       ; clk             ;
;  data_in[12] ; clk        ; 1.848 ; 1.848 ; Rise       ; clk             ;
;  data_in[13] ; clk        ; 2.177 ; 2.177 ; Rise       ; clk             ;
;  data_in[14] ; clk        ; 2.025 ; 2.025 ; Rise       ; clk             ;
;  data_in[15] ; clk        ; 2.132 ; 2.132 ; Rise       ; clk             ;
;  data_in[16] ; clk        ; 1.926 ; 1.926 ; Rise       ; clk             ;
;  data_in[17] ; clk        ; 2.276 ; 2.276 ; Rise       ; clk             ;
;  data_in[18] ; clk        ; 1.925 ; 1.925 ; Rise       ; clk             ;
;  data_in[19] ; clk        ; 2.123 ; 2.123 ; Rise       ; clk             ;
;  data_in[20] ; clk        ; 2.022 ; 2.022 ; Rise       ; clk             ;
;  data_in[21] ; clk        ; 2.373 ; 2.373 ; Rise       ; clk             ;
;  data_in[22] ; clk        ; 1.907 ; 1.907 ; Rise       ; clk             ;
;  data_in[23] ; clk        ; 2.238 ; 2.238 ; Rise       ; clk             ;
;  data_in[24] ; clk        ; 2.063 ; 2.063 ; Rise       ; clk             ;
;  data_in[25] ; clk        ; 2.361 ; 2.361 ; Rise       ; clk             ;
;  data_in[26] ; clk        ; 1.962 ; 1.962 ; Rise       ; clk             ;
;  data_in[27] ; clk        ; 2.364 ; 2.364 ; Rise       ; clk             ;
;  data_in[28] ; clk        ; 1.821 ; 1.821 ; Rise       ; clk             ;
;  data_in[29] ; clk        ; 2.076 ; 2.076 ; Rise       ; clk             ;
;  data_in[30] ; clk        ; 1.819 ; 1.819 ; Rise       ; clk             ;
;  data_in[31] ; clk        ; 2.148 ; 2.148 ; Rise       ; clk             ;
; rd1          ; clk        ; 3.132 ; 3.132 ; Rise       ; clk             ;
; rd2          ; clk        ; 3.877 ; 3.877 ; Rise       ; clk             ;
; rd3          ; clk        ; 3.824 ; 3.824 ; Rise       ; clk             ;
; rst_n        ; clk        ; 0.298 ; 0.298 ; Rise       ; clk             ;
; wr1          ; clk        ; 3.020 ; 3.020 ; Rise       ; clk             ;
; wr2          ; clk        ; 2.967 ; 2.967 ; Rise       ; clk             ;
; wr3          ; clk        ; 2.859 ; 2.859 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; data_in[*]   ; clk        ; -1.680 ; -1.680 ; Rise       ; clk             ;
;  data_in[0]  ; clk        ; -1.791 ; -1.791 ; Rise       ; clk             ;
;  data_in[1]  ; clk        ; -2.517 ; -2.517 ; Rise       ; clk             ;
;  data_in[2]  ; clk        ; -1.695 ; -1.695 ; Rise       ; clk             ;
;  data_in[3]  ; clk        ; -2.215 ; -2.215 ; Rise       ; clk             ;
;  data_in[4]  ; clk        ; -1.826 ; -1.826 ; Rise       ; clk             ;
;  data_in[5]  ; clk        ; -2.093 ; -2.093 ; Rise       ; clk             ;
;  data_in[6]  ; clk        ; -1.791 ; -1.791 ; Rise       ; clk             ;
;  data_in[7]  ; clk        ; -2.359 ; -2.359 ; Rise       ; clk             ;
;  data_in[8]  ; clk        ; -1.691 ; -1.691 ; Rise       ; clk             ;
;  data_in[9]  ; clk        ; -1.925 ; -1.925 ; Rise       ; clk             ;
;  data_in[10] ; clk        ; -1.711 ; -1.711 ; Rise       ; clk             ;
;  data_in[11] ; clk        ; -2.230 ; -2.230 ; Rise       ; clk             ;
;  data_in[12] ; clk        ; -1.709 ; -1.709 ; Rise       ; clk             ;
;  data_in[13] ; clk        ; -2.038 ; -2.038 ; Rise       ; clk             ;
;  data_in[14] ; clk        ; -1.886 ; -1.886 ; Rise       ; clk             ;
;  data_in[15] ; clk        ; -1.993 ; -1.993 ; Rise       ; clk             ;
;  data_in[16] ; clk        ; -1.787 ; -1.787 ; Rise       ; clk             ;
;  data_in[17] ; clk        ; -2.137 ; -2.137 ; Rise       ; clk             ;
;  data_in[18] ; clk        ; -1.786 ; -1.786 ; Rise       ; clk             ;
;  data_in[19] ; clk        ; -1.984 ; -1.984 ; Rise       ; clk             ;
;  data_in[20] ; clk        ; -1.883 ; -1.883 ; Rise       ; clk             ;
;  data_in[21] ; clk        ; -2.234 ; -2.234 ; Rise       ; clk             ;
;  data_in[22] ; clk        ; -1.768 ; -1.768 ; Rise       ; clk             ;
;  data_in[23] ; clk        ; -2.099 ; -2.099 ; Rise       ; clk             ;
;  data_in[24] ; clk        ; -1.924 ; -1.924 ; Rise       ; clk             ;
;  data_in[25] ; clk        ; -2.222 ; -2.222 ; Rise       ; clk             ;
;  data_in[26] ; clk        ; -1.823 ; -1.823 ; Rise       ; clk             ;
;  data_in[27] ; clk        ; -2.225 ; -2.225 ; Rise       ; clk             ;
;  data_in[28] ; clk        ; -1.682 ; -1.682 ; Rise       ; clk             ;
;  data_in[29] ; clk        ; -1.937 ; -1.937 ; Rise       ; clk             ;
;  data_in[30] ; clk        ; -1.680 ; -1.680 ; Rise       ; clk             ;
;  data_in[31] ; clk        ; -2.009 ; -2.009 ; Rise       ; clk             ;
; rd1          ; clk        ; -2.704 ; -2.704 ; Rise       ; clk             ;
; rd2          ; clk        ; -2.584 ; -2.584 ; Rise       ; clk             ;
; rd3          ; clk        ; -2.529 ; -2.529 ; Rise       ; clk             ;
; rst_n        ; clk        ; 0.574  ; 0.574  ; Rise       ; clk             ;
; wr1          ; clk        ; -2.163 ; -2.163 ; Rise       ; clk             ;
; wr2          ; clk        ; -2.286 ; -2.286 ; Rise       ; clk             ;
; wr3          ; clk        ; -2.323 ; -2.323 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; data_out[*]         ; clk        ; 4.835 ; 4.835 ; Rise       ; clk             ;
;  data_out[0]        ; clk        ; 4.835 ; 4.835 ; Rise       ; clk             ;
;  data_out[1]        ; clk        ; 4.618 ; 4.618 ; Rise       ; clk             ;
;  data_out[2]        ; clk        ; 4.493 ; 4.493 ; Rise       ; clk             ;
;  data_out[3]        ; clk        ; 4.125 ; 4.125 ; Rise       ; clk             ;
;  data_out[4]        ; clk        ; 4.127 ; 4.127 ; Rise       ; clk             ;
;  data_out[5]        ; clk        ; 3.912 ; 3.912 ; Rise       ; clk             ;
;  data_out[6]        ; clk        ; 4.334 ; 4.334 ; Rise       ; clk             ;
;  data_out[7]        ; clk        ; 4.245 ; 4.245 ; Rise       ; clk             ;
;  data_out[8]        ; clk        ; 4.377 ; 4.377 ; Rise       ; clk             ;
;  data_out[9]        ; clk        ; 4.570 ; 4.570 ; Rise       ; clk             ;
;  data_out[10]       ; clk        ; 4.563 ; 4.563 ; Rise       ; clk             ;
;  data_out[11]       ; clk        ; 4.402 ; 4.402 ; Rise       ; clk             ;
;  data_out[12]       ; clk        ; 4.288 ; 4.288 ; Rise       ; clk             ;
;  data_out[13]       ; clk        ; 4.185 ; 4.185 ; Rise       ; clk             ;
;  data_out[14]       ; clk        ; 3.943 ; 3.943 ; Rise       ; clk             ;
;  data_out[15]       ; clk        ; 4.050 ; 4.050 ; Rise       ; clk             ;
;  data_out[16]       ; clk        ; 4.186 ; 4.186 ; Rise       ; clk             ;
;  data_out[17]       ; clk        ; 4.715 ; 4.715 ; Rise       ; clk             ;
;  data_out[18]       ; clk        ; 4.104 ; 4.104 ; Rise       ; clk             ;
;  data_out[19]       ; clk        ; 4.307 ; 4.307 ; Rise       ; clk             ;
;  data_out[20]       ; clk        ; 4.086 ; 4.086 ; Rise       ; clk             ;
;  data_out[21]       ; clk        ; 4.520 ; 4.520 ; Rise       ; clk             ;
;  data_out[22]       ; clk        ; 4.186 ; 4.186 ; Rise       ; clk             ;
;  data_out[23]       ; clk        ; 4.228 ; 4.228 ; Rise       ; clk             ;
;  data_out[24]       ; clk        ; 4.213 ; 4.213 ; Rise       ; clk             ;
;  data_out[25]       ; clk        ; 4.507 ; 4.507 ; Rise       ; clk             ;
;  data_out[26]       ; clk        ; 4.096 ; 4.096 ; Rise       ; clk             ;
;  data_out[27]       ; clk        ; 4.113 ; 4.113 ; Rise       ; clk             ;
;  data_out[28]       ; clk        ; 4.323 ; 4.323 ; Rise       ; clk             ;
;  data_out[29]       ; clk        ; 4.152 ; 4.152 ; Rise       ; clk             ;
;  data_out[30]       ; clk        ; 4.142 ; 4.142 ; Rise       ; clk             ;
;  data_out[31]       ; clk        ; 4.104 ; 4.104 ; Rise       ; clk             ;
; data_out_final[*]   ; clk        ; 6.506 ; 6.506 ; Rise       ; clk             ;
;  data_out_final[0]  ; clk        ; 6.226 ; 6.226 ; Rise       ; clk             ;
;  data_out_final[1]  ; clk        ; 6.142 ; 6.142 ; Rise       ; clk             ;
;  data_out_final[2]  ; clk        ; 6.110 ; 6.110 ; Rise       ; clk             ;
;  data_out_final[3]  ; clk        ; 5.892 ; 5.892 ; Rise       ; clk             ;
;  data_out_final[4]  ; clk        ; 6.377 ; 6.377 ; Rise       ; clk             ;
;  data_out_final[5]  ; clk        ; 6.283 ; 6.283 ; Rise       ; clk             ;
;  data_out_final[6]  ; clk        ; 6.292 ; 6.292 ; Rise       ; clk             ;
;  data_out_final[7]  ; clk        ; 6.506 ; 6.506 ; Rise       ; clk             ;
;  data_out_final[8]  ; clk        ; 6.280 ; 6.280 ; Rise       ; clk             ;
;  data_out_final[9]  ; clk        ; 6.174 ; 6.174 ; Rise       ; clk             ;
;  data_out_final[10] ; clk        ; 6.254 ; 6.254 ; Rise       ; clk             ;
;  data_out_final[11] ; clk        ; 6.217 ; 6.217 ; Rise       ; clk             ;
;  data_out_final[12] ; clk        ; 6.127 ; 6.127 ; Rise       ; clk             ;
;  data_out_final[13] ; clk        ; 6.146 ; 6.146 ; Rise       ; clk             ;
;  data_out_final[14] ; clk        ; 6.372 ; 6.372 ; Rise       ; clk             ;
;  data_out_final[15] ; clk        ; 6.289 ; 6.289 ; Rise       ; clk             ;
;  data_out_final[16] ; clk        ; 6.358 ; 6.358 ; Rise       ; clk             ;
;  data_out_final[17] ; clk        ; 6.435 ; 6.435 ; Rise       ; clk             ;
;  data_out_final[18] ; clk        ; 6.461 ; 6.461 ; Rise       ; clk             ;
;  data_out_final[19] ; clk        ; 6.486 ; 6.486 ; Rise       ; clk             ;
;  data_out_final[20] ; clk        ; 6.178 ; 6.178 ; Rise       ; clk             ;
;  data_out_final[21] ; clk        ; 6.181 ; 6.181 ; Rise       ; clk             ;
;  data_out_final[22] ; clk        ; 6.196 ; 6.196 ; Rise       ; clk             ;
;  data_out_final[23] ; clk        ; 5.814 ; 5.814 ; Rise       ; clk             ;
;  data_out_final[24] ; clk        ; 6.288 ; 6.288 ; Rise       ; clk             ;
;  data_out_final[25] ; clk        ; 6.110 ; 6.110 ; Rise       ; clk             ;
;  data_out_final[26] ; clk        ; 6.081 ; 6.081 ; Rise       ; clk             ;
;  data_out_final[27] ; clk        ; 6.090 ; 6.090 ; Rise       ; clk             ;
;  data_out_final[28] ; clk        ; 6.003 ; 6.003 ; Rise       ; clk             ;
;  data_out_final[29] ; clk        ; 6.377 ; 6.377 ; Rise       ; clk             ;
;  data_out_final[30] ; clk        ; 6.114 ; 6.114 ; Rise       ; clk             ;
;  data_out_final[31] ; clk        ; 6.354 ; 6.354 ; Rise       ; clk             ;
; empty               ; clk        ; 5.568 ; 5.568 ; Rise       ; clk             ;
; full                ; clk        ; 5.717 ; 5.717 ; Rise       ; clk             ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; data_out[*]         ; clk        ; 3.912 ; 3.912 ; Rise       ; clk             ;
;  data_out[0]        ; clk        ; 4.835 ; 4.835 ; Rise       ; clk             ;
;  data_out[1]        ; clk        ; 4.618 ; 4.618 ; Rise       ; clk             ;
;  data_out[2]        ; clk        ; 4.493 ; 4.493 ; Rise       ; clk             ;
;  data_out[3]        ; clk        ; 4.125 ; 4.125 ; Rise       ; clk             ;
;  data_out[4]        ; clk        ; 4.127 ; 4.127 ; Rise       ; clk             ;
;  data_out[5]        ; clk        ; 3.912 ; 3.912 ; Rise       ; clk             ;
;  data_out[6]        ; clk        ; 4.334 ; 4.334 ; Rise       ; clk             ;
;  data_out[7]        ; clk        ; 4.245 ; 4.245 ; Rise       ; clk             ;
;  data_out[8]        ; clk        ; 4.377 ; 4.377 ; Rise       ; clk             ;
;  data_out[9]        ; clk        ; 4.570 ; 4.570 ; Rise       ; clk             ;
;  data_out[10]       ; clk        ; 4.563 ; 4.563 ; Rise       ; clk             ;
;  data_out[11]       ; clk        ; 4.402 ; 4.402 ; Rise       ; clk             ;
;  data_out[12]       ; clk        ; 4.288 ; 4.288 ; Rise       ; clk             ;
;  data_out[13]       ; clk        ; 4.185 ; 4.185 ; Rise       ; clk             ;
;  data_out[14]       ; clk        ; 3.943 ; 3.943 ; Rise       ; clk             ;
;  data_out[15]       ; clk        ; 4.050 ; 4.050 ; Rise       ; clk             ;
;  data_out[16]       ; clk        ; 4.186 ; 4.186 ; Rise       ; clk             ;
;  data_out[17]       ; clk        ; 4.715 ; 4.715 ; Rise       ; clk             ;
;  data_out[18]       ; clk        ; 4.104 ; 4.104 ; Rise       ; clk             ;
;  data_out[19]       ; clk        ; 4.307 ; 4.307 ; Rise       ; clk             ;
;  data_out[20]       ; clk        ; 4.086 ; 4.086 ; Rise       ; clk             ;
;  data_out[21]       ; clk        ; 4.520 ; 4.520 ; Rise       ; clk             ;
;  data_out[22]       ; clk        ; 4.186 ; 4.186 ; Rise       ; clk             ;
;  data_out[23]       ; clk        ; 4.228 ; 4.228 ; Rise       ; clk             ;
;  data_out[24]       ; clk        ; 4.213 ; 4.213 ; Rise       ; clk             ;
;  data_out[25]       ; clk        ; 4.507 ; 4.507 ; Rise       ; clk             ;
;  data_out[26]       ; clk        ; 4.096 ; 4.096 ; Rise       ; clk             ;
;  data_out[27]       ; clk        ; 4.113 ; 4.113 ; Rise       ; clk             ;
;  data_out[28]       ; clk        ; 4.323 ; 4.323 ; Rise       ; clk             ;
;  data_out[29]       ; clk        ; 4.152 ; 4.152 ; Rise       ; clk             ;
;  data_out[30]       ; clk        ; 4.142 ; 4.142 ; Rise       ; clk             ;
;  data_out[31]       ; clk        ; 4.104 ; 4.104 ; Rise       ; clk             ;
; data_out_final[*]   ; clk        ; 5.814 ; 5.814 ; Rise       ; clk             ;
;  data_out_final[0]  ; clk        ; 6.226 ; 6.226 ; Rise       ; clk             ;
;  data_out_final[1]  ; clk        ; 6.142 ; 6.142 ; Rise       ; clk             ;
;  data_out_final[2]  ; clk        ; 6.110 ; 6.110 ; Rise       ; clk             ;
;  data_out_final[3]  ; clk        ; 5.892 ; 5.892 ; Rise       ; clk             ;
;  data_out_final[4]  ; clk        ; 6.377 ; 6.377 ; Rise       ; clk             ;
;  data_out_final[5]  ; clk        ; 6.283 ; 6.283 ; Rise       ; clk             ;
;  data_out_final[6]  ; clk        ; 6.292 ; 6.292 ; Rise       ; clk             ;
;  data_out_final[7]  ; clk        ; 6.506 ; 6.506 ; Rise       ; clk             ;
;  data_out_final[8]  ; clk        ; 6.280 ; 6.280 ; Rise       ; clk             ;
;  data_out_final[9]  ; clk        ; 6.174 ; 6.174 ; Rise       ; clk             ;
;  data_out_final[10] ; clk        ; 6.254 ; 6.254 ; Rise       ; clk             ;
;  data_out_final[11] ; clk        ; 6.217 ; 6.217 ; Rise       ; clk             ;
;  data_out_final[12] ; clk        ; 6.127 ; 6.127 ; Rise       ; clk             ;
;  data_out_final[13] ; clk        ; 6.146 ; 6.146 ; Rise       ; clk             ;
;  data_out_final[14] ; clk        ; 6.372 ; 6.372 ; Rise       ; clk             ;
;  data_out_final[15] ; clk        ; 6.289 ; 6.289 ; Rise       ; clk             ;
;  data_out_final[16] ; clk        ; 6.358 ; 6.358 ; Rise       ; clk             ;
;  data_out_final[17] ; clk        ; 6.435 ; 6.435 ; Rise       ; clk             ;
;  data_out_final[18] ; clk        ; 6.461 ; 6.461 ; Rise       ; clk             ;
;  data_out_final[19] ; clk        ; 6.486 ; 6.486 ; Rise       ; clk             ;
;  data_out_final[20] ; clk        ; 6.178 ; 6.178 ; Rise       ; clk             ;
;  data_out_final[21] ; clk        ; 6.181 ; 6.181 ; Rise       ; clk             ;
;  data_out_final[22] ; clk        ; 6.196 ; 6.196 ; Rise       ; clk             ;
;  data_out_final[23] ; clk        ; 5.814 ; 5.814 ; Rise       ; clk             ;
;  data_out_final[24] ; clk        ; 6.288 ; 6.288 ; Rise       ; clk             ;
;  data_out_final[25] ; clk        ; 6.110 ; 6.110 ; Rise       ; clk             ;
;  data_out_final[26] ; clk        ; 6.081 ; 6.081 ; Rise       ; clk             ;
;  data_out_final[27] ; clk        ; 6.090 ; 6.090 ; Rise       ; clk             ;
;  data_out_final[28] ; clk        ; 6.003 ; 6.003 ; Rise       ; clk             ;
;  data_out_final[29] ; clk        ; 6.377 ; 6.377 ; Rise       ; clk             ;
;  data_out_final[30] ; clk        ; 6.114 ; 6.114 ; Rise       ; clk             ;
;  data_out_final[31] ; clk        ; 6.354 ; 6.354 ; Rise       ; clk             ;
; empty               ; clk        ; 4.945 ; 4.945 ; Rise       ; clk             ;
; full                ; clk        ; 5.109 ; 5.109 ; Rise       ; clk             ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.958    ; 0.215 ; N/A      ; N/A     ; -1.627              ;
;  clk             ; -4.958    ; 0.215 ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS  ; -2148.931 ; 0.0   ; 0.0      ; 0.0     ; -2113.796           ;
;  clk             ; -2148.931 ; 0.000 ; N/A      ; N/A     ; -2113.796           ;
+------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; data_in[*]   ; clk        ; 5.161 ; 5.161 ; Rise       ; clk             ;
;  data_in[0]  ; clk        ; 3.585 ; 3.585 ; Rise       ; clk             ;
;  data_in[1]  ; clk        ; 5.161 ; 5.161 ; Rise       ; clk             ;
;  data_in[2]  ; clk        ; 3.401 ; 3.401 ; Rise       ; clk             ;
;  data_in[3]  ; clk        ; 4.587 ; 4.587 ; Rise       ; clk             ;
;  data_in[4]  ; clk        ; 3.708 ; 3.708 ; Rise       ; clk             ;
;  data_in[5]  ; clk        ; 4.318 ; 4.318 ; Rise       ; clk             ;
;  data_in[6]  ; clk        ; 3.560 ; 3.560 ; Rise       ; clk             ;
;  data_in[7]  ; clk        ; 4.892 ; 4.892 ; Rise       ; clk             ;
;  data_in[8]  ; clk        ; 3.412 ; 3.412 ; Rise       ; clk             ;
;  data_in[9]  ; clk        ; 3.949 ; 3.949 ; Rise       ; clk             ;
;  data_in[10] ; clk        ; 3.433 ; 3.433 ; Rise       ; clk             ;
;  data_in[11] ; clk        ; 4.565 ; 4.565 ; Rise       ; clk             ;
;  data_in[12] ; clk        ; 3.447 ; 3.447 ; Rise       ; clk             ;
;  data_in[13] ; clk        ; 4.111 ; 4.111 ; Rise       ; clk             ;
;  data_in[14] ; clk        ; 3.780 ; 3.780 ; Rise       ; clk             ;
;  data_in[15] ; clk        ; 4.061 ; 4.061 ; Rise       ; clk             ;
;  data_in[16] ; clk        ; 3.589 ; 3.589 ; Rise       ; clk             ;
;  data_in[17] ; clk        ; 4.389 ; 4.389 ; Rise       ; clk             ;
;  data_in[18] ; clk        ; 3.572 ; 3.572 ; Rise       ; clk             ;
;  data_in[19] ; clk        ; 4.076 ; 4.076 ; Rise       ; clk             ;
;  data_in[20] ; clk        ; 3.790 ; 3.790 ; Rise       ; clk             ;
;  data_in[21] ; clk        ; 4.624 ; 4.624 ; Rise       ; clk             ;
;  data_in[22] ; clk        ; 3.530 ; 3.530 ; Rise       ; clk             ;
;  data_in[23] ; clk        ; 4.280 ; 4.280 ; Rise       ; clk             ;
;  data_in[24] ; clk        ; 3.840 ; 3.840 ; Rise       ; clk             ;
;  data_in[25] ; clk        ; 4.597 ; 4.597 ; Rise       ; clk             ;
;  data_in[26] ; clk        ; 3.699 ; 3.699 ; Rise       ; clk             ;
;  data_in[27] ; clk        ; 4.605 ; 4.605 ; Rise       ; clk             ;
;  data_in[28] ; clk        ; 3.394 ; 3.394 ; Rise       ; clk             ;
;  data_in[29] ; clk        ; 3.946 ; 3.946 ; Rise       ; clk             ;
;  data_in[30] ; clk        ; 3.388 ; 3.388 ; Rise       ; clk             ;
;  data_in[31] ; clk        ; 4.049 ; 4.049 ; Rise       ; clk             ;
; rd1          ; clk        ; 6.202 ; 6.202 ; Rise       ; clk             ;
; rd2          ; clk        ; 8.002 ; 8.002 ; Rise       ; clk             ;
; rd3          ; clk        ; 7.919 ; 7.919 ; Rise       ; clk             ;
; rst_n        ; clk        ; 1.213 ; 1.213 ; Rise       ; clk             ;
; wr1          ; clk        ; 5.730 ; 5.730 ; Rise       ; clk             ;
; wr2          ; clk        ; 5.629 ; 5.629 ; Rise       ; clk             ;
; wr3          ; clk        ; 5.458 ; 5.458 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; data_in[*]   ; clk        ; -1.680 ; -1.680 ; Rise       ; clk             ;
;  data_in[0]  ; clk        ; -1.791 ; -1.791 ; Rise       ; clk             ;
;  data_in[1]  ; clk        ; -2.517 ; -2.517 ; Rise       ; clk             ;
;  data_in[2]  ; clk        ; -1.695 ; -1.695 ; Rise       ; clk             ;
;  data_in[3]  ; clk        ; -2.215 ; -2.215 ; Rise       ; clk             ;
;  data_in[4]  ; clk        ; -1.826 ; -1.826 ; Rise       ; clk             ;
;  data_in[5]  ; clk        ; -2.093 ; -2.093 ; Rise       ; clk             ;
;  data_in[6]  ; clk        ; -1.791 ; -1.791 ; Rise       ; clk             ;
;  data_in[7]  ; clk        ; -2.359 ; -2.359 ; Rise       ; clk             ;
;  data_in[8]  ; clk        ; -1.691 ; -1.691 ; Rise       ; clk             ;
;  data_in[9]  ; clk        ; -1.925 ; -1.925 ; Rise       ; clk             ;
;  data_in[10] ; clk        ; -1.711 ; -1.711 ; Rise       ; clk             ;
;  data_in[11] ; clk        ; -2.230 ; -2.230 ; Rise       ; clk             ;
;  data_in[12] ; clk        ; -1.709 ; -1.709 ; Rise       ; clk             ;
;  data_in[13] ; clk        ; -2.038 ; -2.038 ; Rise       ; clk             ;
;  data_in[14] ; clk        ; -1.886 ; -1.886 ; Rise       ; clk             ;
;  data_in[15] ; clk        ; -1.993 ; -1.993 ; Rise       ; clk             ;
;  data_in[16] ; clk        ; -1.787 ; -1.787 ; Rise       ; clk             ;
;  data_in[17] ; clk        ; -2.137 ; -2.137 ; Rise       ; clk             ;
;  data_in[18] ; clk        ; -1.786 ; -1.786 ; Rise       ; clk             ;
;  data_in[19] ; clk        ; -1.984 ; -1.984 ; Rise       ; clk             ;
;  data_in[20] ; clk        ; -1.883 ; -1.883 ; Rise       ; clk             ;
;  data_in[21] ; clk        ; -2.234 ; -2.234 ; Rise       ; clk             ;
;  data_in[22] ; clk        ; -1.768 ; -1.768 ; Rise       ; clk             ;
;  data_in[23] ; clk        ; -2.099 ; -2.099 ; Rise       ; clk             ;
;  data_in[24] ; clk        ; -1.924 ; -1.924 ; Rise       ; clk             ;
;  data_in[25] ; clk        ; -2.222 ; -2.222 ; Rise       ; clk             ;
;  data_in[26] ; clk        ; -1.823 ; -1.823 ; Rise       ; clk             ;
;  data_in[27] ; clk        ; -2.225 ; -2.225 ; Rise       ; clk             ;
;  data_in[28] ; clk        ; -1.682 ; -1.682 ; Rise       ; clk             ;
;  data_in[29] ; clk        ; -1.937 ; -1.937 ; Rise       ; clk             ;
;  data_in[30] ; clk        ; -1.680 ; -1.680 ; Rise       ; clk             ;
;  data_in[31] ; clk        ; -2.009 ; -2.009 ; Rise       ; clk             ;
; rd1          ; clk        ; -2.704 ; -2.704 ; Rise       ; clk             ;
; rd2          ; clk        ; -2.584 ; -2.584 ; Rise       ; clk             ;
; rd3          ; clk        ; -2.529 ; -2.529 ; Rise       ; clk             ;
; rst_n        ; clk        ; 0.580  ; 0.580  ; Rise       ; clk             ;
; wr1          ; clk        ; -2.163 ; -2.163 ; Rise       ; clk             ;
; wr2          ; clk        ; -2.286 ; -2.286 ; Rise       ; clk             ;
; wr3          ; clk        ; -2.323 ; -2.323 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; data_out[*]         ; clk        ; 8.739  ; 8.739  ; Rise       ; clk             ;
;  data_out[0]        ; clk        ; 8.739  ; 8.739  ; Rise       ; clk             ;
;  data_out[1]        ; clk        ; 8.561  ; 8.561  ; Rise       ; clk             ;
;  data_out[2]        ; clk        ; 8.165  ; 8.165  ; Rise       ; clk             ;
;  data_out[3]        ; clk        ; 7.396  ; 7.396  ; Rise       ; clk             ;
;  data_out[4]        ; clk        ; 7.371  ; 7.371  ; Rise       ; clk             ;
;  data_out[5]        ; clk        ; 6.873  ; 6.873  ; Rise       ; clk             ;
;  data_out[6]        ; clk        ; 7.803  ; 7.803  ; Rise       ; clk             ;
;  data_out[7]        ; clk        ; 7.600  ; 7.600  ; Rise       ; clk             ;
;  data_out[8]        ; clk        ; 8.052  ; 8.052  ; Rise       ; clk             ;
;  data_out[9]        ; clk        ; 8.413  ; 8.413  ; Rise       ; clk             ;
;  data_out[10]       ; clk        ; 8.282  ; 8.282  ; Rise       ; clk             ;
;  data_out[11]       ; clk        ; 7.970  ; 7.970  ; Rise       ; clk             ;
;  data_out[12]       ; clk        ; 7.658  ; 7.658  ; Rise       ; clk             ;
;  data_out[13]       ; clk        ; 7.428  ; 7.428  ; Rise       ; clk             ;
;  data_out[14]       ; clk        ; 6.883  ; 6.883  ; Rise       ; clk             ;
;  data_out[15]       ; clk        ; 7.142  ; 7.142  ; Rise       ; clk             ;
;  data_out[16]       ; clk        ; 7.520  ; 7.520  ; Rise       ; clk             ;
;  data_out[17]       ; clk        ; 8.540  ; 8.540  ; Rise       ; clk             ;
;  data_out[18]       ; clk        ; 7.318  ; 7.318  ; Rise       ; clk             ;
;  data_out[19]       ; clk        ; 7.766  ; 7.766  ; Rise       ; clk             ;
;  data_out[20]       ; clk        ; 7.296  ; 7.296  ; Rise       ; clk             ;
;  data_out[21]       ; clk        ; 8.179  ; 8.179  ; Rise       ; clk             ;
;  data_out[22]       ; clk        ; 7.510  ; 7.510  ; Rise       ; clk             ;
;  data_out[23]       ; clk        ; 7.573  ; 7.573  ; Rise       ; clk             ;
;  data_out[24]       ; clk        ; 7.547  ; 7.547  ; Rise       ; clk             ;
;  data_out[25]       ; clk        ; 8.314  ; 8.314  ; Rise       ; clk             ;
;  data_out[26]       ; clk        ; 7.316  ; 7.316  ; Rise       ; clk             ;
;  data_out[27]       ; clk        ; 7.329  ; 7.329  ; Rise       ; clk             ;
;  data_out[28]       ; clk        ; 7.777  ; 7.777  ; Rise       ; clk             ;
;  data_out[29]       ; clk        ; 7.463  ; 7.463  ; Rise       ; clk             ;
;  data_out[30]       ; clk        ; 7.354  ; 7.354  ; Rise       ; clk             ;
;  data_out[31]       ; clk        ; 7.302  ; 7.302  ; Rise       ; clk             ;
; data_out_final[*]   ; clk        ; 11.277 ; 11.277 ; Rise       ; clk             ;
;  data_out_final[0]  ; clk        ; 10.701 ; 10.701 ; Rise       ; clk             ;
;  data_out_final[1]  ; clk        ; 10.501 ; 10.501 ; Rise       ; clk             ;
;  data_out_final[2]  ; clk        ; 10.612 ; 10.612 ; Rise       ; clk             ;
;  data_out_final[3]  ; clk        ; 10.092 ; 10.092 ; Rise       ; clk             ;
;  data_out_final[4]  ; clk        ; 11.011 ; 11.011 ; Rise       ; clk             ;
;  data_out_final[5]  ; clk        ; 10.783 ; 10.783 ; Rise       ; clk             ;
;  data_out_final[6]  ; clk        ; 10.838 ; 10.838 ; Rise       ; clk             ;
;  data_out_final[7]  ; clk        ; 11.277 ; 11.277 ; Rise       ; clk             ;
;  data_out_final[8]  ; clk        ; 10.807 ; 10.807 ; Rise       ; clk             ;
;  data_out_final[9]  ; clk        ; 10.563 ; 10.563 ; Rise       ; clk             ;
;  data_out_final[10] ; clk        ; 10.735 ; 10.735 ; Rise       ; clk             ;
;  data_out_final[11] ; clk        ; 10.706 ; 10.706 ; Rise       ; clk             ;
;  data_out_final[12] ; clk        ; 10.378 ; 10.378 ; Rise       ; clk             ;
;  data_out_final[13] ; clk        ; 10.518 ; 10.518 ; Rise       ; clk             ;
;  data_out_final[14] ; clk        ; 11.001 ; 11.001 ; Rise       ; clk             ;
;  data_out_final[15] ; clk        ; 10.792 ; 10.792 ; Rise       ; clk             ;
;  data_out_final[16] ; clk        ; 10.876 ; 10.876 ; Rise       ; clk             ;
;  data_out_final[17] ; clk        ; 11.088 ; 11.088 ; Rise       ; clk             ;
;  data_out_final[18] ; clk        ; 11.168 ; 11.168 ; Rise       ; clk             ;
;  data_out_final[19] ; clk        ; 11.237 ; 11.237 ; Rise       ; clk             ;
;  data_out_final[20] ; clk        ; 10.541 ; 10.541 ; Rise       ; clk             ;
;  data_out_final[21] ; clk        ; 10.555 ; 10.555 ; Rise       ; clk             ;
;  data_out_final[22] ; clk        ; 10.585 ; 10.585 ; Rise       ; clk             ;
;  data_out_final[23] ; clk        ; 9.894  ; 9.894  ; Rise       ; clk             ;
;  data_out_final[24] ; clk        ; 10.785 ; 10.785 ; Rise       ; clk             ;
;  data_out_final[25] ; clk        ; 10.603 ; 10.603 ; Rise       ; clk             ;
;  data_out_final[26] ; clk        ; 10.574 ; 10.574 ; Rise       ; clk             ;
;  data_out_final[27] ; clk        ; 10.593 ; 10.593 ; Rise       ; clk             ;
;  data_out_final[28] ; clk        ; 10.132 ; 10.132 ; Rise       ; clk             ;
;  data_out_final[29] ; clk        ; 10.997 ; 10.997 ; Rise       ; clk             ;
;  data_out_final[30] ; clk        ; 10.377 ; 10.377 ; Rise       ; clk             ;
;  data_out_final[31] ; clk        ; 10.982 ; 10.982 ; Rise       ; clk             ;
; empty               ; clk        ; 10.610 ; 10.610 ; Rise       ; clk             ;
; full                ; clk        ; 11.008 ; 11.008 ; Rise       ; clk             ;
+---------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; data_out[*]         ; clk        ; 3.912 ; 3.912 ; Rise       ; clk             ;
;  data_out[0]        ; clk        ; 4.835 ; 4.835 ; Rise       ; clk             ;
;  data_out[1]        ; clk        ; 4.618 ; 4.618 ; Rise       ; clk             ;
;  data_out[2]        ; clk        ; 4.493 ; 4.493 ; Rise       ; clk             ;
;  data_out[3]        ; clk        ; 4.125 ; 4.125 ; Rise       ; clk             ;
;  data_out[4]        ; clk        ; 4.127 ; 4.127 ; Rise       ; clk             ;
;  data_out[5]        ; clk        ; 3.912 ; 3.912 ; Rise       ; clk             ;
;  data_out[6]        ; clk        ; 4.334 ; 4.334 ; Rise       ; clk             ;
;  data_out[7]        ; clk        ; 4.245 ; 4.245 ; Rise       ; clk             ;
;  data_out[8]        ; clk        ; 4.377 ; 4.377 ; Rise       ; clk             ;
;  data_out[9]        ; clk        ; 4.570 ; 4.570 ; Rise       ; clk             ;
;  data_out[10]       ; clk        ; 4.563 ; 4.563 ; Rise       ; clk             ;
;  data_out[11]       ; clk        ; 4.402 ; 4.402 ; Rise       ; clk             ;
;  data_out[12]       ; clk        ; 4.288 ; 4.288 ; Rise       ; clk             ;
;  data_out[13]       ; clk        ; 4.185 ; 4.185 ; Rise       ; clk             ;
;  data_out[14]       ; clk        ; 3.943 ; 3.943 ; Rise       ; clk             ;
;  data_out[15]       ; clk        ; 4.050 ; 4.050 ; Rise       ; clk             ;
;  data_out[16]       ; clk        ; 4.186 ; 4.186 ; Rise       ; clk             ;
;  data_out[17]       ; clk        ; 4.715 ; 4.715 ; Rise       ; clk             ;
;  data_out[18]       ; clk        ; 4.104 ; 4.104 ; Rise       ; clk             ;
;  data_out[19]       ; clk        ; 4.307 ; 4.307 ; Rise       ; clk             ;
;  data_out[20]       ; clk        ; 4.086 ; 4.086 ; Rise       ; clk             ;
;  data_out[21]       ; clk        ; 4.520 ; 4.520 ; Rise       ; clk             ;
;  data_out[22]       ; clk        ; 4.186 ; 4.186 ; Rise       ; clk             ;
;  data_out[23]       ; clk        ; 4.228 ; 4.228 ; Rise       ; clk             ;
;  data_out[24]       ; clk        ; 4.213 ; 4.213 ; Rise       ; clk             ;
;  data_out[25]       ; clk        ; 4.507 ; 4.507 ; Rise       ; clk             ;
;  data_out[26]       ; clk        ; 4.096 ; 4.096 ; Rise       ; clk             ;
;  data_out[27]       ; clk        ; 4.113 ; 4.113 ; Rise       ; clk             ;
;  data_out[28]       ; clk        ; 4.323 ; 4.323 ; Rise       ; clk             ;
;  data_out[29]       ; clk        ; 4.152 ; 4.152 ; Rise       ; clk             ;
;  data_out[30]       ; clk        ; 4.142 ; 4.142 ; Rise       ; clk             ;
;  data_out[31]       ; clk        ; 4.104 ; 4.104 ; Rise       ; clk             ;
; data_out_final[*]   ; clk        ; 5.814 ; 5.814 ; Rise       ; clk             ;
;  data_out_final[0]  ; clk        ; 6.226 ; 6.226 ; Rise       ; clk             ;
;  data_out_final[1]  ; clk        ; 6.142 ; 6.142 ; Rise       ; clk             ;
;  data_out_final[2]  ; clk        ; 6.110 ; 6.110 ; Rise       ; clk             ;
;  data_out_final[3]  ; clk        ; 5.892 ; 5.892 ; Rise       ; clk             ;
;  data_out_final[4]  ; clk        ; 6.377 ; 6.377 ; Rise       ; clk             ;
;  data_out_final[5]  ; clk        ; 6.283 ; 6.283 ; Rise       ; clk             ;
;  data_out_final[6]  ; clk        ; 6.292 ; 6.292 ; Rise       ; clk             ;
;  data_out_final[7]  ; clk        ; 6.506 ; 6.506 ; Rise       ; clk             ;
;  data_out_final[8]  ; clk        ; 6.280 ; 6.280 ; Rise       ; clk             ;
;  data_out_final[9]  ; clk        ; 6.174 ; 6.174 ; Rise       ; clk             ;
;  data_out_final[10] ; clk        ; 6.254 ; 6.254 ; Rise       ; clk             ;
;  data_out_final[11] ; clk        ; 6.217 ; 6.217 ; Rise       ; clk             ;
;  data_out_final[12] ; clk        ; 6.127 ; 6.127 ; Rise       ; clk             ;
;  data_out_final[13] ; clk        ; 6.146 ; 6.146 ; Rise       ; clk             ;
;  data_out_final[14] ; clk        ; 6.372 ; 6.372 ; Rise       ; clk             ;
;  data_out_final[15] ; clk        ; 6.289 ; 6.289 ; Rise       ; clk             ;
;  data_out_final[16] ; clk        ; 6.358 ; 6.358 ; Rise       ; clk             ;
;  data_out_final[17] ; clk        ; 6.435 ; 6.435 ; Rise       ; clk             ;
;  data_out_final[18] ; clk        ; 6.461 ; 6.461 ; Rise       ; clk             ;
;  data_out_final[19] ; clk        ; 6.486 ; 6.486 ; Rise       ; clk             ;
;  data_out_final[20] ; clk        ; 6.178 ; 6.178 ; Rise       ; clk             ;
;  data_out_final[21] ; clk        ; 6.181 ; 6.181 ; Rise       ; clk             ;
;  data_out_final[22] ; clk        ; 6.196 ; 6.196 ; Rise       ; clk             ;
;  data_out_final[23] ; clk        ; 5.814 ; 5.814 ; Rise       ; clk             ;
;  data_out_final[24] ; clk        ; 6.288 ; 6.288 ; Rise       ; clk             ;
;  data_out_final[25] ; clk        ; 6.110 ; 6.110 ; Rise       ; clk             ;
;  data_out_final[26] ; clk        ; 6.081 ; 6.081 ; Rise       ; clk             ;
;  data_out_final[27] ; clk        ; 6.090 ; 6.090 ; Rise       ; clk             ;
;  data_out_final[28] ; clk        ; 6.003 ; 6.003 ; Rise       ; clk             ;
;  data_out_final[29] ; clk        ; 6.377 ; 6.377 ; Rise       ; clk             ;
;  data_out_final[30] ; clk        ; 6.114 ; 6.114 ; Rise       ; clk             ;
;  data_out_final[31] ; clk        ; 6.354 ; 6.354 ; Rise       ; clk             ;
; empty               ; clk        ; 4.945 ; 4.945 ; Rise       ; clk             ;
; full                ; clk        ; 5.109 ; 5.109 ; Rise       ; clk             ;
+---------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 49381    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 49381    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 39    ; 39   ;
; Unconstrained Input Port Paths  ; 639   ; 639  ;
; Unconstrained Output Ports      ; 66    ; 66   ;
; Unconstrained Output Port Paths ; 392   ; 392  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 18 12:01:05 2023
Info: Command: quartus_sta Do_An -c Do_An
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Do_An.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.958
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.958     -2148.931 clk 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -2113.796 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.963
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.963      -733.629 clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -2113.796 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4548 megabytes
    Info: Processing ended: Mon Dec 18 12:01:06 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


