--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 238812 paths analyzed, 30305 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.784ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000019 (SLICE_X78Y191.CIN), 120 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk00000019 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.784ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_subfp/blk00000019
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.YQ      Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X68Y160.F4     net (fanout=761)      5.831   tfm_inst/CalculateTa_mux
    SLICE_X68Y160.X      Tilo                  0.195   tfm_inst/subfpa<27>5
                                                       tfm_inst/subfpa<27>5
    SLICE_X71Y183.F1     net (fanout=1)        1.185   tfm_inst/subfpa<27>5
    SLICE_X71Y183.X      Tilo                  0.194   tfm_inst/inst_subfp/sig00000322
                                                       tfm_inst/subfpa<27>30
    SLICE_X78Y190.G4     net (fanout=5)        1.055   tfm_inst/subfpa<27>
    SLICE_X78Y190.COUT   Topcyg                0.561   tfm_inst/inst_subfp/sig00000341
                                                       tfm_inst/inst_subfp/blk00000299
                                                       tfm_inst/inst_subfp/blk00000051
    SLICE_X78Y191.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig00000341
    SLICE_X78Y191.CLK    Tcinck                0.423   tfm_inst/inst_subfp/sig00000423
                                                       tfm_inst/inst_subfp/sig00000341_rt
                                                       tfm_inst/inst_subfp/blk00000019
    -------------------------------------------------  ---------------------------
    Total                                      9.784ns (1.713ns logic, 8.071ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk00000019 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.406ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_subfp/blk00000019
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.YQ      Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X67Y156.F4     net (fanout=761)      5.749   tfm_inst/CalculateTa_mux
    SLICE_X67Y156.X      Tilo                  0.194   tfm_inst/subfpa<30>5
                                                       tfm_inst/subfpa<30>5
    SLICE_X68Y181.F4     net (fanout=1)        0.874   tfm_inst/subfpa<30>5
    SLICE_X68Y181.X      Tilo                  0.195   tfm_inst/inst_subfp/sig00000325
                                                       tfm_inst/subfpa<30>30
    SLICE_X78Y190.G3     net (fanout=5)        1.070   tfm_inst/subfpa<30>
    SLICE_X78Y190.COUT   Topcyg                0.561   tfm_inst/inst_subfp/sig00000341
                                                       tfm_inst/inst_subfp/blk00000299
                                                       tfm_inst/inst_subfp/blk00000051
    SLICE_X78Y191.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig00000341
    SLICE_X78Y191.CLK    Tcinck                0.423   tfm_inst/inst_subfp/sig00000423
                                                       tfm_inst/inst_subfp/sig00000341_rt
                                                       tfm_inst/inst_subfp/blk00000019
    -------------------------------------------------  ---------------------------
    Total                                      9.406ns (1.713ns logic, 7.693ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk00000019 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.152ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_subfp/blk00000019
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.YQ      Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X66Y179.F3     net (fanout=761)      5.361   tfm_inst/CalculateTa_mux
    SLICE_X66Y179.X      Tilo                  0.195   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/subfpa<31>
                                                       tfm_inst/subfpa<25>30_SW0_f51
    SLICE_X73Y180.F2     net (fanout=1)        1.048   N4691
    SLICE_X73Y180.X      Tilo                  0.194   tfm_inst/inst_subfp/sig00000320
                                                       tfm_inst/subfpa<25>30
    SLICE_X78Y190.F3     net (fanout=5)        1.015   tfm_inst/subfpa<25>
    SLICE_X78Y190.COUT   Topcyf                0.576   tfm_inst/inst_subfp/sig00000341
                                                       tfm_inst/inst_subfp/blk000002a1
                                                       tfm_inst/inst_subfp/blk00000052
                                                       tfm_inst/inst_subfp/blk00000051
    SLICE_X78Y191.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig00000341
    SLICE_X78Y191.CLK    Tcinck                0.423   tfm_inst/inst_subfp/sig00000423
                                                       tfm_inst/inst_subfp/sig00000341_rt
                                                       tfm_inst/inst_subfp/blk00000019
    -------------------------------------------------  ---------------------------
    Total                                      9.152ns (1.728ns logic, 7.424ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk000000b5 (SLICE_X70Y185.CIN), 630 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk000000b5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.783ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_subfp/blk000000b5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.YQ      Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X70Y161.F1     net (fanout=761)      6.068   tfm_inst/CalculateTa_mux
    SLICE_X70Y161.X      Tilo                  0.195   N4707
                                                       tfm_inst/subfpa<19>30_SW0_f511
    SLICE_X71Y174.F3     net (fanout=1)        0.640   N4707
    SLICE_X71Y174.X      Tilo                  0.194   tfm_inst/inst_subfp/sig0000001d
                                                       tfm_inst/subfpa<19>30
    SLICE_X70Y179.G2     net (fanout=3)        0.809   tfm_inst/subfpa<19>
    SLICE_X70Y179.COUT   Topcyg                0.561   tfm_inst/inst_subfp/sig00000413
                                                       tfm_inst/inst_subfp/blk00000325
                                                       tfm_inst/inst_subfp/blk000000b1
    SLICE_X70Y180.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig00000413
    SLICE_X70Y180.COUT   Tbyp                  0.089   tfm_inst/inst_subfp/sig0000020e
                                                       tfm_inst/inst_subfp/blk000000b0
                                                       tfm_inst/inst_subfp/blk000000af
    SLICE_X70Y181.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig00000415
    SLICE_X70Y181.COUT   Tbyp                  0.089   tfm_inst/inst_subfp/sig000001f5
                                                       tfm_inst/inst_subfp/blk000000ae
                                                       tfm_inst/inst_subfp/blk000000ad
    SLICE_X70Y182.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig00000417
    SLICE_X70Y182.COUT   Tbyp                  0.089   tfm_inst/inst_subfp/sig00000409
                                                       tfm_inst/inst_subfp/blk000000ac
                                                       tfm_inst/inst_subfp/blk000000ab
    SLICE_X70Y183.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig00000409
    SLICE_X70Y183.COUT   Tbyp                  0.089   tfm_inst/inst_subfp/sig0000020a
                                                       tfm_inst/inst_subfp/blk000000aa
                                                       tfm_inst/inst_subfp/blk000000a9
    SLICE_X70Y184.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000040b
    SLICE_X70Y184.COUT   Tbyp                  0.089   tfm_inst/inst_subfp/sig0000040d
                                                       tfm_inst/inst_subfp/blk000000a8
                                                       tfm_inst/inst_subfp/blk000000a7
    SLICE_X70Y185.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000040d
    SLICE_X70Y185.CLK    Tcinck                0.531   tfm_inst/inst_subfp/sig00000419
                                                       tfm_inst/inst_subfp/blk000000a6
                                                       tfm_inst/inst_subfp/blk000000b5
    -------------------------------------------------  ---------------------------
    Total                                      9.783ns (2.266ns logic, 7.517ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk000000b5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.671ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_subfp/blk000000b5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.YQ      Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X56Y154.G1     net (fanout=761)      4.718   tfm_inst/CalculateTa_mux
    SLICE_X56Y154.Y      Tilo                  0.195   tfm_inst/inst_subfp/sig000000bc
                                                       tfm_inst/subfpa<22>5
    SLICE_X57Y169.F2     net (fanout=1)        0.741   tfm_inst/subfpa<22>5
    SLICE_X57Y169.X      Tilo                  0.194   tfm_inst/inst_subfp/sig00000021
                                                       tfm_inst/subfpa<22>30
    SLICE_X70Y181.F3     net (fanout=3)        2.109   tfm_inst/subfpa<22>
    SLICE_X70Y181.COUT   Topcyf                0.576   tfm_inst/inst_subfp/sig000001f5
                                                       tfm_inst/inst_subfp/blk00000320
                                                       tfm_inst/inst_subfp/blk000000ae
                                                       tfm_inst/inst_subfp/blk000000ad
    SLICE_X70Y182.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig00000417
    SLICE_X70Y182.COUT   Tbyp                  0.089   tfm_inst/inst_subfp/sig00000409
                                                       tfm_inst/inst_subfp/blk000000ac
                                                       tfm_inst/inst_subfp/blk000000ab
    SLICE_X70Y183.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig00000409
    SLICE_X70Y183.COUT   Tbyp                  0.089   tfm_inst/inst_subfp/sig0000020a
                                                       tfm_inst/inst_subfp/blk000000aa
                                                       tfm_inst/inst_subfp/blk000000a9
    SLICE_X70Y184.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000040b
    SLICE_X70Y184.COUT   Tbyp                  0.089   tfm_inst/inst_subfp/sig0000040d
                                                       tfm_inst/inst_subfp/blk000000a8
                                                       tfm_inst/inst_subfp/blk000000a7
    SLICE_X70Y185.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000040d
    SLICE_X70Y185.CLK    Tcinck                0.531   tfm_inst/inst_subfp/sig00000419
                                                       tfm_inst/inst_subfp/blk000000a6
                                                       tfm_inst/inst_subfp/blk000000b5
    -------------------------------------------------  ---------------------------
    Total                                      9.671ns (2.103ns logic, 7.568ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk000000b5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.670ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_subfp/blk000000b5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.YQ      Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X56Y154.G1     net (fanout=761)      4.718   tfm_inst/CalculateTa_mux
    SLICE_X56Y154.Y      Tilo                  0.195   tfm_inst/inst_subfp/sig000000bc
                                                       tfm_inst/subfpa<22>5
    SLICE_X57Y169.F2     net (fanout=1)        0.741   tfm_inst/subfpa<22>5
    SLICE_X57Y169.X      Tilo                  0.194   tfm_inst/inst_subfp/sig00000021
                                                       tfm_inst/subfpa<22>30
    SLICE_X70Y181.F3     net (fanout=3)        2.109   tfm_inst/subfpa<22>
    SLICE_X70Y181.COUT   Topcyf                0.575   tfm_inst/inst_subfp/sig000001f5
                                                       tfm_inst/inst_subfp/blk000000ae
                                                       tfm_inst/inst_subfp/blk000000ad
    SLICE_X70Y182.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig00000417
    SLICE_X70Y182.COUT   Tbyp                  0.089   tfm_inst/inst_subfp/sig00000409
                                                       tfm_inst/inst_subfp/blk000000ac
                                                       tfm_inst/inst_subfp/blk000000ab
    SLICE_X70Y183.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig00000409
    SLICE_X70Y183.COUT   Tbyp                  0.089   tfm_inst/inst_subfp/sig0000020a
                                                       tfm_inst/inst_subfp/blk000000aa
                                                       tfm_inst/inst_subfp/blk000000a9
    SLICE_X70Y184.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000040b
    SLICE_X70Y184.COUT   Tbyp                  0.089   tfm_inst/inst_subfp/sig0000040d
                                                       tfm_inst/inst_subfp/blk000000a8
                                                       tfm_inst/inst_subfp/blk000000a7
    SLICE_X70Y185.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000040d
    SLICE_X70Y185.CLK    Tcinck                0.531   tfm_inst/inst_subfp/sig00000419
                                                       tfm_inst/inst_subfp/blk000000a6
                                                       tfm_inst/inst_subfp/blk000000b5
    -------------------------------------------------  ---------------------------
    Total                                      9.670ns (2.102ns logic, 7.568ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000018 (SLICE_X78Y189.CIN), 120 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk00000018 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.778ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_subfp/blk00000018
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.YQ      Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X68Y160.F4     net (fanout=761)      5.831   tfm_inst/CalculateTa_mux
    SLICE_X68Y160.X      Tilo                  0.195   tfm_inst/subfpa<27>5
                                                       tfm_inst/subfpa<27>5
    SLICE_X71Y183.F1     net (fanout=1)        1.185   tfm_inst/subfpa<27>5
    SLICE_X71Y183.X      Tilo                  0.194   tfm_inst/inst_subfp/sig00000322
                                                       tfm_inst/subfpa<27>30
    SLICE_X78Y188.G4     net (fanout=5)        1.049   tfm_inst/subfpa<27>
    SLICE_X78Y188.COUT   Topcyg                0.561   tfm_inst/inst_subfp/sig0000033d
                                                       tfm_inst/inst_subfp/blk0000029a
                                                       tfm_inst/inst_subfp/blk0000004f
    SLICE_X78Y189.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000033d
    SLICE_X78Y189.CLK    Tcinck                0.423   tfm_inst/inst_subfp/sig00000422
                                                       tfm_inst/inst_subfp/sig0000033d_rt
                                                       tfm_inst/inst_subfp/blk00000018
    -------------------------------------------------  ---------------------------
    Total                                      9.778ns (1.713ns logic, 8.065ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk00000018 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.240ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_subfp/blk00000018
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.YQ      Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X67Y156.F4     net (fanout=761)      5.749   tfm_inst/CalculateTa_mux
    SLICE_X67Y156.X      Tilo                  0.194   tfm_inst/subfpa<30>5
                                                       tfm_inst/subfpa<30>5
    SLICE_X68Y181.F4     net (fanout=1)        0.874   tfm_inst/subfpa<30>5
    SLICE_X68Y181.X      Tilo                  0.195   tfm_inst/inst_subfp/sig00000325
                                                       tfm_inst/subfpa<30>30
    SLICE_X78Y188.G3     net (fanout=5)        0.904   tfm_inst/subfpa<30>
    SLICE_X78Y188.COUT   Topcyg                0.561   tfm_inst/inst_subfp/sig0000033d
                                                       tfm_inst/inst_subfp/blk0000029a
                                                       tfm_inst/inst_subfp/blk0000004f
    SLICE_X78Y189.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000033d
    SLICE_X78Y189.CLK    Tcinck                0.423   tfm_inst/inst_subfp/sig00000422
                                                       tfm_inst/inst_subfp/sig0000033d_rt
                                                       tfm_inst/inst_subfp/blk00000018
    -------------------------------------------------  ---------------------------
    Total                                      9.240ns (1.713ns logic, 7.527ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk00000018 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.148ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_subfp/blk00000018
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.YQ      Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X66Y179.F3     net (fanout=761)      5.361   tfm_inst/CalculateTa_mux
    SLICE_X66Y179.X      Tilo                  0.195   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/subfpa<31>
                                                       tfm_inst/subfpa<25>30_SW0_f51
    SLICE_X73Y180.F2     net (fanout=1)        1.048   N4691
    SLICE_X73Y180.X      Tilo                  0.194   tfm_inst/inst_subfp/sig00000320
                                                       tfm_inst/subfpa<25>30
    SLICE_X78Y188.F3     net (fanout=5)        1.011   tfm_inst/subfpa<25>
    SLICE_X78Y188.COUT   Topcyf                0.576   tfm_inst/inst_subfp/sig0000033d
                                                       tfm_inst/inst_subfp/blk000002a2
                                                       tfm_inst/inst_subfp/blk00000050
                                                       tfm_inst/inst_subfp/blk0000004f
    SLICE_X78Y189.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000033d
    SLICE_X78Y189.CLK    Tcinck                0.423   tfm_inst/inst_subfp/sig00000422
                                                       tfm_inst/inst_subfp/sig0000033d_rt
                                                       tfm_inst/inst_subfp/blk00000018
    -------------------------------------------------  ---------------------------
    Total                                      9.148ns (1.728ns logic, 7.420ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000a0 (DSP48_X2Y23.BCIN0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk0000009e (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000a0 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.130 - 0.132)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk0000009e to tfm_inst/inst_mulfp/blk000000a0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y22.BCOUT0   Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk0000009e
                                                       tfm_inst/inst_mulfp/blk0000009e
    DSP48_X2Y23.BCIN0    net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000e8
    DSP48_X2Y23.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000a0
                                                       tfm_inst/inst_mulfp/blk000000a0
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000a0 (DSP48_X2Y23.BCIN1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk0000009e (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000a0 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.130 - 0.132)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk0000009e to tfm_inst/inst_mulfp/blk000000a0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y22.BCOUT1   Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk0000009e
                                                       tfm_inst/inst_mulfp/blk0000009e
    DSP48_X2Y23.BCIN1    net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000f1
    DSP48_X2Y23.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000a0
                                                       tfm_inst/inst_mulfp/blk000000a0
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000a0 (DSP48_X2Y23.BCIN10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk0000009e (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000a0 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.130 - 0.132)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk0000009e to tfm_inst/inst_mulfp/blk000000a0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y22.BCOUT10  Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk0000009e
                                                       tfm_inst/inst_mulfp/blk0000009e
    DSP48_X2Y23.BCIN10   net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000e9
    DSP48_X2Y23.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000a0
                                                       tfm_inst/inst_mulfp/blk000000a0
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X4Y12.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X4Y13.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tdspper_BP)
  Physical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Logical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Location pin: DSP48_X2Y19.CLK
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.784|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 238812 paths, 0 nets, and 60950 connections

Design statistics:
   Minimum period:   9.784ns{1}   (Maximum frequency: 102.208MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 15 00:44:26 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 688 MB



