Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 13:08:41 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 131 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 83 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.500        0.000                      0                10560        0.041        0.000                      0                10560        3.225        0.000                       0                  4666  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.500        0.000                      0                10560        0.041        0.000                      0                10560        3.225        0.000                       0                  4666  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 fsm/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 1.416ns (31.607%)  route 3.064ns (68.393%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.036     0.036    fsm/clk
    SLICE_X26Y29         FDRE                                         r  fsm/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm/out_reg[1]/Q
                         net (fo=13, routed)          0.392     0.524    fsm/Q[1]
    SLICE_X27Y31         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     0.640 f  fsm/out[3]_i_8__4/O
                         net (fo=2, routed)           0.197     0.837    fsm/out_reg[1]_0
    SLICE_X27Y29         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     0.986 f  fsm/mem[11][0][31]_i_15__1/O
                         net (fo=4, routed)           0.254     1.240    A0_1/done_reg_0
    SLICE_X27Y32         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     1.356 r  A0_1/mem[11][0][31]_i_7__0/O
                         net (fo=33, routed)          0.399     1.755    j2_0/mem[11][0][31]_i_6__2_1
    SLICE_X24Y29         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     1.932 r  j2_0/mem[11][0][31]_i_12__1/O
                         net (fo=1, routed)           0.118     2.050    fsm6/mem_reg[5][0][0]_12
    SLICE_X24Y29         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     2.224 r  fsm6/mem[11][0][31]_i_5__2/O
                         net (fo=216, routed)         0.919     3.143    A0_1/out_reg[0]_3
    SLICE_X33Y11         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     3.290 r  A0_1/out[15]_i_6__0/O
                         net (fo=1, routed)           0.010     3.300    A0_1/out[15]_i_6__0_n_0
    SLICE_X33Y11         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.382 r  A0_1/out_reg[15]_i_3/O
                         net (fo=1, routed)           0.281     3.663    A0_1/out_reg[15]_i_3_n_0
    SLICE_X31Y11         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     3.845 r  A0_1/out[15]_i_1__0/O
                         net (fo=3, routed)           0.436     4.281    A_sh_read0_0/A0_1_read_data[15]
    SLICE_X23Y16         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     4.458 r  A_sh_read0_0/out[15]_i_1__3/O
                         net (fo=1, routed)           0.058     4.516    A_sh_read0_0/out[15]_i_1__3_n_0
    SLICE_X23Y16         FDRE                                         r  A_sh_read0_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4809, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X23Y16         FDRE                                         r  A_sh_read0_0/out_reg[15]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y16         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.516    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 fsm/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 1.139ns (25.527%)  route 3.323ns (74.473%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.036     0.036    fsm/clk
    SLICE_X26Y29         FDRE                                         r  fsm/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm/out_reg[1]/Q
                         net (fo=13, routed)          0.392     0.524    fsm/Q[1]
    SLICE_X27Y31         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     0.640 f  fsm/out[3]_i_8__4/O
                         net (fo=2, routed)           0.197     0.837    fsm/out_reg[1]_0
    SLICE_X27Y29         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     0.986 f  fsm/mem[11][0][31]_i_15__1/O
                         net (fo=4, routed)           0.254     1.240    A0_1/done_reg_0
    SLICE_X27Y32         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     1.356 r  A0_1/mem[11][0][31]_i_7__0/O
                         net (fo=33, routed)          0.399     1.755    j2_0/mem[11][0][31]_i_6__2_1
    SLICE_X24Y29         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     1.932 r  j2_0/mem[11][0][31]_i_12__1/O
                         net (fo=1, routed)           0.118     2.050    fsm6/mem_reg[5][0][0]_12
    SLICE_X24Y29         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     2.224 r  fsm6/mem[11][0][31]_i_5__2/O
                         net (fo=216, routed)         1.041     3.265    A0_1/out_reg[0]_3
    SLICE_X33Y6          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     3.413 r  A0_1/out[23]_i_7__0/O
                         net (fo=1, routed)           0.011     3.424    A0_1/out[23]_i_7__0_n_0
    SLICE_X33Y6          MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.507 r  A0_1/out_reg[23]_i_3/O
                         net (fo=1, routed)           0.198     3.705    A0_1/out_reg[23]_i_3_n_0
    SLICE_X32Y5          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     3.745 r  A0_1/out[23]_i_1__0/O
                         net (fo=3, routed)           0.655     4.400    A_sh_read0_0/A0_1_read_data[23]
    SLICE_X23Y15         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.040     4.440 r  A_sh_read0_0/out[23]_i_1__3/O
                         net (fo=1, routed)           0.058     4.498    A_sh_read0_0/out[23]_i_1__3_n_0
    SLICE_X23Y15         FDRE                                         r  A_sh_read0_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4809, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X23Y15         FDRE                                         r  A_sh_read0_0/out_reg[23]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y15         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 fsm/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.283ns (29.001%)  route 3.141ns (70.999%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.036     0.036    fsm/clk
    SLICE_X26Y29         FDRE                                         r  fsm/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm/out_reg[1]/Q
                         net (fo=13, routed)          0.392     0.524    fsm/Q[1]
    SLICE_X27Y31         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     0.640 f  fsm/out[3]_i_8__4/O
                         net (fo=2, routed)           0.197     0.837    fsm/out_reg[1]_0
    SLICE_X27Y29         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     0.986 f  fsm/mem[11][0][31]_i_15__1/O
                         net (fo=4, routed)           0.254     1.240    A0_1/done_reg_0
    SLICE_X27Y32         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     1.356 r  A0_1/mem[11][0][31]_i_7__0/O
                         net (fo=33, routed)          0.399     1.755    j2_0/mem[11][0][31]_i_6__2_1
    SLICE_X24Y29         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     1.932 r  j2_0/mem[11][0][31]_i_12__1/O
                         net (fo=1, routed)           0.118     2.050    fsm6/mem_reg[5][0][0]_12
    SLICE_X24Y29         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     2.224 r  fsm6/mem[11][0][31]_i_5__2/O
                         net (fo=216, routed)         0.907     3.131    A0_1/out_reg[0]_3
    SLICE_X28Y3          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.245 r  A0_1/out[21]_i_6__0/O
                         net (fo=1, routed)           0.027     3.272    A0_1/out[21]_i_6__0_n_0
    SLICE_X28Y3          MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.362 r  A0_1/out_reg[21]_i_3/O
                         net (fo=1, routed)           0.243     3.605    A0_1/out_reg[21]_i_3_n_0
    SLICE_X29Y4          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     3.756 r  A0_1/out[21]_i_1__0/O
                         net (fo=3, routed)           0.546     4.302    A_sh_read0_0/A0_1_read_data[21]
    SLICE_X25Y16         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     4.402 r  A_sh_read0_0/out[21]_i_1__3/O
                         net (fo=1, routed)           0.058     4.460    A_sh_read0_0/out[21]_i_1__3_n_0
    SLICE_X25Y16         FDRE                                         r  A_sh_read0_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4809, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X25Y16         FDRE                                         r  A_sh_read0_0/out_reg[21]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y16         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 fsm/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.149ns (25.972%)  route 3.275ns (74.028%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.036     0.036    fsm/clk
    SLICE_X26Y29         FDRE                                         r  fsm/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm/out_reg[1]/Q
                         net (fo=13, routed)          0.392     0.524    fsm/Q[1]
    SLICE_X27Y31         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     0.640 f  fsm/out[3]_i_8__4/O
                         net (fo=2, routed)           0.197     0.837    fsm/out_reg[1]_0
    SLICE_X27Y29         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     0.986 f  fsm/mem[11][0][31]_i_15__1/O
                         net (fo=4, routed)           0.254     1.240    A0_1/done_reg_0
    SLICE_X27Y32         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     1.356 r  A0_1/mem[11][0][31]_i_7__0/O
                         net (fo=33, routed)          0.399     1.755    j2_0/mem[11][0][31]_i_6__2_1
    SLICE_X24Y29         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     1.932 r  j2_0/mem[11][0][31]_i_12__1/O
                         net (fo=1, routed)           0.118     2.050    fsm6/mem_reg[5][0][0]_12
    SLICE_X24Y29         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     2.224 r  fsm6/mem[11][0][31]_i_5__2/O
                         net (fo=216, routed)         1.046     3.270    A0_1/out_reg[0]_3
    SLICE_X33Y9          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     3.308 r  A0_1/out[18]_i_7__0/O
                         net (fo=1, routed)           0.011     3.319    A0_1/out[18]_i_7__0_n_0
    SLICE_X33Y9          MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.402 r  A0_1/out_reg[18]_i_3/O
                         net (fo=1, routed)           0.423     3.825    A0_1/out_reg[18]_i_3_n_0
    SLICE_X31Y10         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     3.925 r  A0_1/out[18]_i_1__0/O
                         net (fo=3, routed)           0.367     4.292    A_sh_read0_0/A0_1_read_data[18]
    SLICE_X24Y15         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     4.392 r  A_sh_read0_0/out[18]_i_1__3/O
                         net (fo=1, routed)           0.068     4.460    A_sh_read0_0/out[18]_i_1__3_n_0
    SLICE_X24Y15         FDRE                                         r  A_sh_read0_0/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4809, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X24Y15         FDRE                                         r  A_sh_read0_0/out_reg[18]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y15         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 fsm/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.342ns (30.542%)  route 3.052ns (69.458%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.036     0.036    fsm/clk
    SLICE_X26Y29         FDRE                                         r  fsm/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm/out_reg[1]/Q
                         net (fo=13, routed)          0.392     0.524    fsm/Q[1]
    SLICE_X27Y31         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     0.640 f  fsm/out[3]_i_8__4/O
                         net (fo=2, routed)           0.197     0.837    fsm/out_reg[1]_0
    SLICE_X27Y29         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     0.986 f  fsm/mem[11][0][31]_i_15__1/O
                         net (fo=4, routed)           0.254     1.240    A0_1/done_reg_0
    SLICE_X27Y32         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     1.356 r  A0_1/mem[11][0][31]_i_7__0/O
                         net (fo=33, routed)          0.399     1.755    j2_0/mem[11][0][31]_i_6__2_1
    SLICE_X24Y29         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     1.932 r  j2_0/mem[11][0][31]_i_12__1/O
                         net (fo=1, routed)           0.118     2.050    fsm6/mem_reg[5][0][0]_12
    SLICE_X24Y29         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     2.224 r  fsm6/mem[11][0][31]_i_5__2/O
                         net (fo=216, routed)         0.835     3.059    A0_1/out_reg[0]_3
    SLICE_X31Y9          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     3.206 r  A0_1/out[12]_i_6__0/O
                         net (fo=1, routed)           0.027     3.233    A0_1/out[12]_i_6__0_n_0
    SLICE_X31Y9          MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.323 r  A0_1/out_reg[12]_i_3/O
                         net (fo=1, routed)           0.179     3.502    A0_1/out_reg[12]_i_3_n_0
    SLICE_X30Y9          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.681 r  A0_1/out[12]_i_1__0/O
                         net (fo=3, routed)           0.574     4.255    A_sh_read0_0/A0_1_read_data[12]
    SLICE_X24Y17         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     4.353 r  A_sh_read0_0/out[12]_i_1__3/O
                         net (fo=1, routed)           0.077     4.430    A_sh_read0_0/out[12]_i_1__3_n_0
    SLICE_X24Y17         FDRE                                         r  A_sh_read0_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4809, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X24Y17         FDRE                                         r  A_sh_read0_0/out_reg[12]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y17         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.430    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.591ns  (required time - arrival time)
  Source:                 fsm/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_i_k_10/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.049ns (23.901%)  route 3.340ns (76.099%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.036     0.036    fsm/clk
    SLICE_X26Y29         FDRE                                         r  fsm/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm/out_reg[1]/Q
                         net (fo=13, routed)          0.392     0.524    fsm/Q[1]
    SLICE_X27Y31         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     0.640 f  fsm/out[3]_i_8__4/O
                         net (fo=2, routed)           0.197     0.837    fsm/out_reg[1]_0
    SLICE_X27Y29         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     0.986 f  fsm/mem[11][0][31]_i_15__1/O
                         net (fo=4, routed)           0.254     1.240    A0_1/done_reg_0
    SLICE_X27Y32         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     1.356 r  A0_1/mem[11][0][31]_i_7__0/O
                         net (fo=33, routed)          0.399     1.755    j2_0/mem[11][0][31]_i_6__2_1
    SLICE_X24Y29         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     1.932 r  j2_0/mem[11][0][31]_i_12__1/O
                         net (fo=1, routed)           0.118     2.050    fsm6/mem_reg[5][0][0]_12
    SLICE_X24Y29         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     2.224 r  fsm6/mem[11][0][31]_i_5__2/O
                         net (fo=216, routed)         1.046     3.270    A0_1/out_reg[0]_3
    SLICE_X33Y9          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     3.308 r  A0_1/out[18]_i_7__0/O
                         net (fo=1, routed)           0.011     3.319    A0_1/out[18]_i_7__0_n_0
    SLICE_X33Y9          MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.402 r  A0_1/out_reg[18]_i_3/O
                         net (fo=1, routed)           0.423     3.825    A0_1/out_reg[18]_i_3_n_0
    SLICE_X31Y10         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     3.925 r  A0_1/out[18]_i_1__0/O
                         net (fo=3, routed)           0.500     4.425    A_i_k_10/A0_1_read_data[18]
    SLICE_X27Y5          FDRE                                         r  A_i_k_10/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4809, unset)         0.024     7.024    A_i_k_10/clk
    SLICE_X27Y5          FDRE                                         r  A_i_k_10/out_reg[18]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X27Y5          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    A_i_k_10/out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                  2.591    

Slack (MET) :             2.599ns  (required time - arrival time)
  Source:                 done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_00/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.917ns (20.922%)  route 3.466ns (79.078%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.036     0.036    done_reg8/clk
    SLICE_X26Y26         FDRE                                         r  done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg8/out_reg[0]/Q
                         net (fo=2, routed)           0.236     0.368    fsm11/done_reg8_out
    SLICE_X26Y28         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.542 f  fsm11/out[0]_i_2__12/O
                         net (fo=8, routed)           0.245     0.787    fsm8/out_reg[0]_6
    SLICE_X25Y25         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     0.901 f  fsm8/out[3]_i_3__2/O
                         net (fo=7, routed)           0.165     1.066    fsm6/done_reg_2
    SLICE_X24Y26         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     1.107 f  fsm6/out[31]_i_2__8/O
                         net (fo=12, routed)          0.205     1.312    fsm6/out_reg[0]_5
    SLICE_X23Y27         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     1.375 r  fsm6/out[31]_i_2__5/O
                         net (fo=41, routed)          0.375     1.750    fsm6/A_i_k_00_write_en
    SLICE_X25Y30         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     1.863 r  fsm6/mem[11][0][31]_i_13/O
                         net (fo=1, routed)           0.049     1.912    fsm6/mem[11][0][31]_i_13_n_0
    SLICE_X25Y30         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     2.012 r  fsm6/mem[11][0][31]_i_6/O
                         net (fo=88, routed)          0.795     2.807    A0_0/A0_0_addr0[2]
    SLICE_X20Y44         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     2.907 r  A0_0/out[6]_i_3/O
                         net (fo=1, routed)           0.441     3.348    A0_0/out[6]_i_3_n_0
    SLICE_X17Y41         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     3.464 r  A0_0/out[6]_i_1/O
                         net (fo=3, routed)           0.955     4.419    A_read0_00/A0_0_read_data[6]
    SLICE_X28Y19         FDRE                                         r  A_read0_00/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4809, unset)         0.026     7.026    A_read0_00/clk
    SLICE_X28Y19         FDRE                                         r  A_read0_00/out_reg[6]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y19         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_00/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  2.599    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 fsm/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.311ns (29.966%)  route 3.064ns (70.034%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.036     0.036    fsm/clk
    SLICE_X26Y29         FDRE                                         r  fsm/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm/out_reg[1]/Q
                         net (fo=13, routed)          0.392     0.524    fsm/Q[1]
    SLICE_X27Y31         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     0.640 f  fsm/out[3]_i_8__4/O
                         net (fo=2, routed)           0.197     0.837    fsm/out_reg[1]_0
    SLICE_X27Y29         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     0.986 f  fsm/mem[11][0][31]_i_15__1/O
                         net (fo=4, routed)           0.254     1.240    A0_1/done_reg_0
    SLICE_X27Y32         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     1.356 r  A0_1/mem[11][0][31]_i_7__0/O
                         net (fo=33, routed)          0.399     1.755    j2_0/mem[11][0][31]_i_6__2_1
    SLICE_X24Y29         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     1.932 r  j2_0/mem[11][0][31]_i_12__1/O
                         net (fo=1, routed)           0.118     2.050    fsm6/mem_reg[5][0][0]_12
    SLICE_X24Y29         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     2.224 r  fsm6/mem[11][0][31]_i_5__2/O
                         net (fo=216, routed)         0.977     3.201    A0_1/out_reg[0]_3
    SLICE_X31Y14         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     3.299 r  A0_1/out[16]_i_6__0/O
                         net (fo=1, routed)           0.027     3.326    A0_1/out[16]_i_6__0_n_0
    SLICE_X31Y14         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.416 r  A0_1/out_reg[16]_i_3/O
                         net (fo=1, routed)           0.184     3.600    A0_1/out_reg[16]_i_3_n_0
    SLICE_X31Y15         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     3.782 r  A0_1/out[16]_i_1__0/O
                         net (fo=3, routed)           0.457     4.239    A_sh_read0_0/A0_1_read_data[16]
    SLICE_X22Y14         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113     4.352 r  A_sh_read0_0/out[16]_i_1__3/O
                         net (fo=1, routed)           0.059     4.411    A_sh_read0_0/out[16]_i_1__3_n_0
    SLICE_X22Y14         FDRE                                         r  A_sh_read0_0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4809, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X22Y14         FDRE                                         r  A_sh_read0_0/out_reg[16]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X22Y14         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[16]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 fsm/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.394ns (32.053%)  route 2.955ns (67.947%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.036     0.036    fsm/clk
    SLICE_X26Y29         FDRE                                         r  fsm/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm/out_reg[1]/Q
                         net (fo=13, routed)          0.392     0.524    fsm/Q[1]
    SLICE_X27Y31         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     0.640 f  fsm/out[3]_i_8__4/O
                         net (fo=2, routed)           0.197     0.837    fsm/out_reg[1]_0
    SLICE_X27Y29         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     0.986 f  fsm/mem[11][0][31]_i_15__1/O
                         net (fo=4, routed)           0.254     1.240    A0_1/done_reg_0
    SLICE_X27Y32         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     1.356 r  A0_1/mem[11][0][31]_i_7__0/O
                         net (fo=33, routed)          0.399     1.755    j2_0/mem[11][0][31]_i_6__2_1
    SLICE_X24Y29         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     1.932 r  j2_0/mem[11][0][31]_i_12__1/O
                         net (fo=1, routed)           0.118     2.050    fsm6/mem_reg[5][0][0]_12
    SLICE_X24Y29         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     2.224 r  fsm6/mem[11][0][31]_i_5__2/O
                         net (fo=216, routed)         0.891     3.115    A0_1/out_reg[0]_3
    SLICE_X29Y6          LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     3.262 r  A0_1/out[1]_i_7__0/O
                         net (fo=1, routed)           0.023     3.285    A0_1/out[1]_i_7__0_n_0
    SLICE_X29Y6          MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     3.374 r  A0_1/out_reg[1]_i_3/O
                         net (fo=1, routed)           0.184     3.558    A0_1/out_reg[1]_i_3_n_0
    SLICE_X29Y7          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     3.740 r  A0_1/out[1]_i_1__0/O
                         net (fo=3, routed)           0.428     4.168    A_sh_read0_0/A0_1_read_data[1]
    SLICE_X24Y17         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.148     4.316 r  A_sh_read0_0/out[1]_i_1__3/O
                         net (fo=1, routed)           0.069     4.385    A_sh_read0_0/out[1]_i_1__3_n_0
    SLICE_X24Y17         FDRE                                         r  A_sh_read0_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4809, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X24Y17         FDRE                                         r  A_sh_read0_0/out_reg[1]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y17         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.385    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 fsm/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.214ns (27.959%)  route 3.128ns (72.041%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.036     0.036    fsm/clk
    SLICE_X26Y29         FDRE                                         r  fsm/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm/out_reg[1]/Q
                         net (fo=13, routed)          0.392     0.524    fsm/Q[1]
    SLICE_X27Y31         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     0.640 f  fsm/out[3]_i_8__4/O
                         net (fo=2, routed)           0.197     0.837    fsm/out_reg[1]_0
    SLICE_X27Y29         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     0.986 f  fsm/mem[11][0][31]_i_15__1/O
                         net (fo=4, routed)           0.254     1.240    A0_1/done_reg_0
    SLICE_X27Y32         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     1.356 r  A0_1/mem[11][0][31]_i_7__0/O
                         net (fo=33, routed)          0.399     1.755    j2_0/mem[11][0][31]_i_6__2_1
    SLICE_X24Y29         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     1.932 r  j2_0/mem[11][0][31]_i_12__1/O
                         net (fo=1, routed)           0.118     2.050    fsm6/mem_reg[5][0][0]_12
    SLICE_X24Y29         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     2.224 r  fsm6/mem[11][0][31]_i_5__2/O
                         net (fo=216, routed)         0.954     3.178    A0_1/out_reg[0]_3
    SLICE_X31Y4          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     3.276 r  A0_1/out[20]_i_6__0/O
                         net (fo=1, routed)           0.027     3.303    A0_1/out[20]_i_6__0_n_0
    SLICE_X31Y4          MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.393 r  A0_1/out_reg[20]_i_3/O
                         net (fo=1, routed)           0.253     3.646    A0_1/out_reg[20]_i_3_n_0
    SLICE_X31Y4          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     3.746 r  A0_1/out[20]_i_1__0/O
                         net (fo=3, routed)           0.475     4.221    A_sh_read0_0/A0_1_read_data[20]
    SLICE_X25Y16         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     4.319 r  A_sh_read0_0/out[20]_i_1__3/O
                         net (fo=1, routed)           0.059     4.378    A_sh_read0_0/out[20]_i_1__3_n_0
    SLICE_X25Y16         FDRE                                         r  A_sh_read0_0/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4809, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X25Y16         FDRE                                         r  A_sh_read0_0/out_reg[20]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y16         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.378    
  -------------------------------------------------------------------
                         slack                                  2.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bin_read8_0/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_30/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.013     0.013    bin_read8_0/clk
    SLICE_X7Y13          FDRE                                         r  bin_read8_0/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read8_0/out_reg[24]/Q
                         net (fo=1, routed)           0.055     0.107    t_30/out_reg[24]_1
    SLICE_X8Y13          FDRE                                         r  t_30/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.019     0.019    t_30/clk
    SLICE_X8Y13          FDRE                                         r  t_30/out_reg[24]/C
                         clock pessimism              0.000     0.019    
    SLICE_X8Y13          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    t_30/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fsm5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.012     0.012    fsm5/clk
    SLICE_X7Y17          FDRE                                         r  fsm5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  fsm5/out_reg[0]/Q
                         net (fo=8, routed)           0.025     0.076    fsm5/out_reg_n_0_[0]
    SLICE_X7Y17          LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.091 r  fsm5/out[0]_i_1__9/O
                         net (fo=1, routed)           0.015     0.106    fsm5/fsm5_in[0]
    SLICE_X7Y17          FDRE                                         r  fsm5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.018     0.018    fsm5/clk
    SLICE_X7Y17          FDRE                                         r  fsm5/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X7Y17          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    fsm5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 i00/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i00/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.458%)  route 0.037ns (38.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.013     0.013    i00/clk
    SLICE_X25Y30         FDRE                                         r  i00/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  i00/out_reg[2]/Q
                         net (fo=8, routed)           0.031     0.083    i00/Q[2]
    SLICE_X25Y30         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.103 r  i00/out[3]_i_2__8/O
                         net (fo=1, routed)           0.006     0.109    i00/i00_in[3]
    SLICE_X25Y30         FDRE                                         r  i00/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.019     0.019    i00/clk
    SLICE_X25Y30         FDRE                                         r  i00/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y30         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    i00/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe2/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X27Y16         FDRE                                         r  mult_pipe2/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y16         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe2/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.056     0.109    mult_pipe2/p_1_in[9]
    SLICE_X26Y16         FDRE                                         r  mult_pipe2/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.018     0.018    mult_pipe2/clk
    SLICE_X26Y16         FDRE                                         r  mult_pipe2/out_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y16         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe2/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.012     0.012    cond_stored0/clk
    SLICE_X27Y32         FDRE                                         r  cond_stored0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored0/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    j00/cond_stored0_out
    SLICE_X27Y32         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.093 r  j00/out[0]_i_1__26/O
                         net (fo=1, routed)           0.015     0.108    cond_stored0/out_reg[0]_0
    SLICE_X27Y32         FDRE                                         r  cond_stored0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.018     0.018    cond_stored0/clk
    SLICE_X27Y32         FDRE                                         r  cond_stored0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y32         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.012     0.012    cond_stored1/clk
    SLICE_X26Y32         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored1/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    j00/cond_stored1_out
    SLICE_X26Y32         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.093 r  j00/out[0]_i_1__29/O
                         net (fo=1, routed)           0.015     0.108    cond_stored1/out_reg[0]_0
    SLICE_X26Y32         FDRE                                         r  cond_stored1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.018     0.018    cond_stored1/clk
    SLICE_X26Y32         FDRE                                         r  cond_stored1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y32         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.012     0.012    mult_pipe0/clk
    SLICE_X6Y7           FDRE                                         r  mult_pipe0/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe0/out_reg[9]/Q
                         net (fo=1, routed)           0.059     0.111    bin_read0_0/Q[9]
    SLICE_X6Y8           FDRE                                         r  bin_read0_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X6Y8           FDRE                                         r  bin_read0_0/out_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X6Y8           FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe4/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.037ns (37.755%)  route 0.061ns (62.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X28Y12         FDRE                                         r  mult_pipe4/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe4/out_reg[21]/Q
                         net (fo=1, routed)           0.061     0.111    bin_read4_0/Q[21]
    SLICE_X27Y12         FDRE                                         r  bin_read4_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.019     0.019    bin_read4_0/clk
    SLICE_X27Y12         FDRE                                         r  bin_read4_0/out_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y12         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cond_stored0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.012     0.012    cond_stored0/clk
    SLICE_X27Y32         FDRE                                         r  cond_stored0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  cond_stored0/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    done_reg0/cond_stored0_out
    SLICE_X27Y32         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.093 r  done_reg0/out[0]_i_1__27/O
                         net (fo=1, routed)           0.016     0.109    done_reg0/out[0]_i_1__27_n_0
    SLICE_X27Y32         FDRE                                         r  done_reg0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.018     0.018    done_reg0/clk
    SLICE_X27Y32         FDRE                                         r  done_reg0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y32         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.012     0.012    cond_stored1/clk
    SLICE_X26Y32         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  cond_stored1/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    done_reg1/cond_stored1_out
    SLICE_X26Y32         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.093 r  done_reg1/out[0]_i_1__30/O
                         net (fo=1, routed)           0.016     0.109    done_reg1/out[0]_i_1__30_n_0
    SLICE_X26Y32         FDRE                                         r  done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.018     0.018    done_reg1/clk
    SLICE_X26Y32         FDRE                                         r  done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y32         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y2   mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y10  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y8   mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y4   mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y1   mult_pipe4/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y6   mult_pipe5/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y4   mult_pipe6/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y10  mult_pipe7/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y5   mult_pipe8/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y4   mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y33   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y33   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y40   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y40   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y43   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y43   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y43   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y43   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y40   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y40   A0_0/mem_reg[0][0][13]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y33   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y33   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y40   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y40   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y43   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y43   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y43   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y43   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y40   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y40   A0_0/mem_reg[0][0][12]/C



