

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_44_3'
================================================================
* Date:           Tue Feb  3 21:10:48 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_42_2_VITIS_LOOP_44_3  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.98>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:44]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:42]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln42_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln42"   --->   Operation 10 'read' 'sext_ln42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln42_cast = sext i62 %sext_ln42_read"   --->   Operation 11 'sext' 'sext_ln42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %denom_row, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_13, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%store_ln42 = store i9 0, i9 %i" [top.cpp:42]   --->   Operation 23 'store' 'store_ln42' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln44 = store i7 0, i7 %j" [top.cpp:44]   --->   Operation 24 'store' 'store_ln44' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [top.cpp:42]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%icmp_ln42 = icmp_eq  i15 %indvar_flatten_load, i15 16384" [top.cpp:42]   --->   Operation 29 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%add_ln42_1 = add i15 %indvar_flatten_load, i15 1" [top.cpp:42]   --->   Operation 30 'add' 'add_ln42_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.end20, void %for.body32.preheader.exitStub" [top.cpp:42]   --->   Operation 31 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.48ns)   --->   "%store_ln42 = store i15 %add_ln42_1, i15 %indvar_flatten" [top.cpp:42]   --->   Operation 32 'store' 'store_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln42_cast" [top.cpp:42]   --->   Operation 33 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (7.30ns)   --->   "%A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:46]   --->   Operation 34 'read' 'A_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%a = trunc i32 %A_addr_read" [top.cpp:46]   --->   Operation 35 'trunc' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (icmp_ln42)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 5.77>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:42]   --->   Operation 36 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:44]   --->   Operation 37 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:42]   --->   Operation 38 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.92ns)   --->   "%add_ln42 = add i9 %i_load, i9 1" [top.cpp:42]   --->   Operation 39 'add' 'add_ln42' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_42_2_VITIS_LOOP_44_3_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.89ns)   --->   "%icmp_ln44 = icmp_eq  i7 %j_load, i7 64" [top.cpp:44]   --->   Operation 42 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.42ns)   --->   "%select_ln42 = select i1 %icmp_ln44, i7 0, i7 %j_load" [top.cpp:42]   --->   Operation 43 'select' 'select_ln42' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.43ns)   --->   "%select_ln42_1 = select i1 %icmp_ln44, i24 0, i24 %p_load" [top.cpp:42]   --->   Operation 44 'select' 'select_ln42_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.45ns)   --->   "%select_ln42_2 = select i1 %icmp_ln44, i9 %add_ln42, i9 %i_load" [top.cpp:42]   --->   Operation 45 'select' 'select_ln42_2' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i9 %select_ln42_2" [top.cpp:42]   --->   Operation 46 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i9 %select_ln42_2" [top.cpp:42]   --->   Operation 47 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i7 %select_ln42" [top.cpp:44]   --->   Operation 48 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [top.cpp:45]   --->   Operation 49 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln42, i32 3, i32 5" [top.cpp:44]   --->   Operation 50 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln42, i3 %lshr_ln" [top.cpp:47]   --->   Operation 51 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i11 %tmp_7" [top.cpp:47]   --->   Operation 52 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i64 0, i64 %zext_ln47" [top.cpp:47]   --->   Operation 53 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i64 0, i64 %zext_ln47" [top.cpp:47]   --->   Operation 54 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i64 0, i64 %zext_ln47" [top.cpp:47]   --->   Operation 55 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i64 0, i64 %zext_ln47" [top.cpp:47]   --->   Operation 56 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 0, i64 %zext_ln47" [top.cpp:47]   --->   Operation 57 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 0, i64 %zext_ln47" [top.cpp:47]   --->   Operation 58 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 0, i64 %zext_ln47" [top.cpp:47]   --->   Operation 59 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 0, i64 %zext_ln47" [top.cpp:47]   --->   Operation 60 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.74ns)   --->   "%switch_ln47 = switch i3 %trunc_ln44, void %arrayidx176.case.7, i3 0, void %arrayidx176.case.0, i3 1, void %arrayidx176.case.1, i3 2, void %arrayidx176.case.2, i3 3, void %arrayidx176.case.3, i3 4, void %arrayidx176.case.4, i3 5, void %arrayidx176.case.5, i3 6, void %arrayidx176.case.6" [top.cpp:47]   --->   Operation 61 'switch' 'switch_ln47' <Predicate = true> <Delay = 0.74>
ST_3 : Operation 62 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln47 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr" [top.cpp:47]   --->   Operation 62 'store' 'store_ln47' <Predicate = (trunc_ln44 == 6)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx176.exit" [top.cpp:47]   --->   Operation 63 'br' 'br_ln47' <Predicate = (trunc_ln44 == 6)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln47 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr" [top.cpp:47]   --->   Operation 64 'store' 'store_ln47' <Predicate = (trunc_ln44 == 5)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx176.exit" [top.cpp:47]   --->   Operation 65 'br' 'br_ln47' <Predicate = (trunc_ln44 == 5)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln47 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr" [top.cpp:47]   --->   Operation 66 'store' 'store_ln47' <Predicate = (trunc_ln44 == 4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx176.exit" [top.cpp:47]   --->   Operation 67 'br' 'br_ln47' <Predicate = (trunc_ln44 == 4)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln47 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr" [top.cpp:47]   --->   Operation 68 'store' 'store_ln47' <Predicate = (trunc_ln44 == 3)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx176.exit" [top.cpp:47]   --->   Operation 69 'br' 'br_ln47' <Predicate = (trunc_ln44 == 3)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln47 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr" [top.cpp:47]   --->   Operation 70 'store' 'store_ln47' <Predicate = (trunc_ln44 == 2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx176.exit" [top.cpp:47]   --->   Operation 71 'br' 'br_ln47' <Predicate = (trunc_ln44 == 2)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln47 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr" [top.cpp:47]   --->   Operation 72 'store' 'store_ln47' <Predicate = (trunc_ln44 == 1)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx176.exit" [top.cpp:47]   --->   Operation 73 'br' 'br_ln47' <Predicate = (trunc_ln44 == 1)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln47 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr" [top.cpp:47]   --->   Operation 74 'store' 'store_ln47' <Predicate = (trunc_ln44 == 0)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx176.exit" [top.cpp:47]   --->   Operation 75 'br' 'br_ln47' <Predicate = (trunc_ln44 == 0)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln47 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr" [top.cpp:47]   --->   Operation 76 'store' 'store_ln47' <Predicate = (trunc_ln44 == 7)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx176.exit" [top.cpp:47]   --->   Operation 77 'br' 'br_ln47' <Predicate = (trunc_ln44 == 7)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i24 %select_ln42_1" [top.cpp:48]   --->   Operation 78 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln48_1 = sext i24 %a" [top.cpp:48]   --->   Operation 79 'sext' 'sext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.10ns)   --->   "%add_ln48 = add i24 %a, i24 %select_ln42_1" [top.cpp:48]   --->   Operation 80 'add' 'add_ln48' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.10ns)   --->   "%add_ln48_1 = add i25 %sext_ln48_1, i25 %sext_ln48" [top.cpp:48]   --->   Operation 81 'add' 'add_ln48_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln48_1, i32 24" [top.cpp:48]   --->   Operation 82 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln48, i32 23" [top.cpp:48]   --->   Operation 83 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln48_1)   --->   "%xor_ln48 = xor i1 %tmp, i1 1" [top.cpp:48]   --->   Operation 84 'xor' 'xor_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln48_1)   --->   "%and_ln48 = and i1 %tmp_77, i1 %xor_ln48" [top.cpp:48]   --->   Operation 85 'and' 'and_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln48_1)   --->   "%xor_ln48_1 = xor i1 %tmp, i1 %tmp_77" [top.cpp:48]   --->   Operation 86 'xor' 'xor_ln48_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln48_1)   --->   "%select_ln48 = select i1 %and_ln48, i24 8388607, i24 8388608" [top.cpp:48]   --->   Operation 87 'select' 'select_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln48_1 = select i1 %xor_ln48_1, i24 %select_ln48, i24 %add_ln48" [top.cpp:48]   --->   Operation 88 'select' 'select_ln48_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.89ns)   --->   "%add_ln44 = add i7 %select_ln42, i7 1" [top.cpp:44]   --->   Operation 89 'add' 'add_ln44' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.89ns)   --->   "%icmp_ln44_1 = icmp_eq  i7 %add_ln44, i7 64" [top.cpp:44]   --->   Operation 90 'icmp' 'icmp_ln44_1' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i24 %select_ln48_1" [top.cpp:50]   --->   Operation 91 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.10ns)   --->   "%add_ln50 = add i25 %sext_ln50, i25 16384" [top.cpp:50]   --->   Operation 92 'add' 'add_ln50' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln50, i32 24" [top.cpp:50]   --->   Operation 93 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%trunc_ln50 = trunc i25 %add_ln50" [top.cpp:50]   --->   Operation 94 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln50, i32 23" [top.cpp:50]   --->   Operation 95 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%xor_ln50 = xor i1 %tmp_78, i1 1" [top.cpp:50]   --->   Operation 96 'xor' 'xor_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%and_ln50 = and i1 %tmp_79, i1 %xor_ln50" [top.cpp:50]   --->   Operation 97 'and' 'and_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%xor_ln50_1 = xor i1 %tmp_78, i1 %tmp_79" [top.cpp:50]   --->   Operation 98 'xor' 'xor_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%select_ln50 = select i1 %and_ln50, i24 8388607, i24 8388608" [top.cpp:50]   --->   Operation 99 'select' 'select_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln50_1 = select i1 %xor_ln50_1, i24 %select_ln50, i24 %trunc_ln50" [top.cpp:50]   --->   Operation 100 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%denom_row_addr = getelementptr i24 %denom_row, i64 0, i64 %zext_ln42" [top.cpp:50]   --->   Operation 101 'getelementptr' 'denom_row_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44_1, void %new.latch.arrayidx176.exit, void %last.iter.arrayidx176.exit" [top.cpp:44]   --->   Operation 102 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln50 = store i24 %select_ln50_1, i8 %denom_row_addr" [top.cpp:50]   --->   Operation 103 'store' 'store_ln50' <Predicate = (icmp_ln44_1)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln44 = br void %new.latch.arrayidx176.exit" [top.cpp:44]   --->   Operation 104 'br' 'br_ln44' <Predicate = (icmp_ln44_1)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.48ns)   --->   "%store_ln42 = store i9 %select_ln42_2, i9 %i" [top.cpp:42]   --->   Operation 105 'store' 'store_ln42' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 106 [1/1] (0.48ns)   --->   "%store_ln44 = store i7 %add_ln44, i7 %j" [top.cpp:44]   --->   Operation 106 'store' 'store_ln44' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 107 [1/1] (0.48ns)   --->   "%store_ln48 = store i24 %select_ln48_1, i24 %empty" [top.cpp:48]   --->   Operation 107 'store' 'store_ln48' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.body9" [top.cpp:44]   --->   Operation 108 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln42]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ denom_row]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                                                   (alloca           ) [ 0111]
j                                                       (alloca           ) [ 0111]
i                                                       (alloca           ) [ 0111]
indvar_flatten                                          (alloca           ) [ 0100]
sext_ln42_read                                          (read             ) [ 0000]
sext_ln42_cast                                          (sext             ) [ 0110]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specinterface_ln0                                       (specinterface    ) [ 0000]
store_ln0                                               (store            ) [ 0000]
store_ln42                                              (store            ) [ 0000]
store_ln44                                              (store            ) [ 0000]
store_ln0                                               (store            ) [ 0000]
br_ln0                                                  (br               ) [ 0000]
indvar_flatten_load                                     (load             ) [ 0000]
specbitsmap_ln0                                         (specbitsmap      ) [ 0000]
icmp_ln42                                               (icmp             ) [ 0110]
add_ln42_1                                              (add              ) [ 0000]
br_ln42                                                 (br               ) [ 0000]
store_ln42                                              (store            ) [ 0000]
A_addr                                                  (getelementptr    ) [ 0000]
A_addr_read                                             (read             ) [ 0000]
a                                                       (trunc            ) [ 0101]
p_load                                                  (load             ) [ 0000]
j_load                                                  (load             ) [ 0000]
i_load                                                  (load             ) [ 0000]
add_ln42                                                (add              ) [ 0000]
specloopname_ln0                                        (specloopname     ) [ 0000]
speclooptripcount_ln0                                   (speclooptripcount) [ 0000]
icmp_ln44                                               (icmp             ) [ 0000]
select_ln42                                             (select           ) [ 0000]
select_ln42_1                                           (select           ) [ 0000]
select_ln42_2                                           (select           ) [ 0000]
trunc_ln42                                              (trunc            ) [ 0000]
zext_ln42                                               (zext             ) [ 0000]
trunc_ln44                                              (trunc            ) [ 0101]
specpipeline_ln45                                       (specpipeline     ) [ 0000]
lshr_ln                                                 (partselect       ) [ 0000]
tmp_7                                                   (bitconcatenate   ) [ 0000]
zext_ln47                                               (zext             ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr (getelementptr    ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr (getelementptr    ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr (getelementptr    ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr (getelementptr    ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr (getelementptr    ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr (getelementptr    ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr (getelementptr    ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr   (getelementptr    ) [ 0000]
switch_ln47                                             (switch           ) [ 0000]
store_ln47                                              (store            ) [ 0000]
br_ln47                                                 (br               ) [ 0000]
store_ln47                                              (store            ) [ 0000]
br_ln47                                                 (br               ) [ 0000]
store_ln47                                              (store            ) [ 0000]
br_ln47                                                 (br               ) [ 0000]
store_ln47                                              (store            ) [ 0000]
br_ln47                                                 (br               ) [ 0000]
store_ln47                                              (store            ) [ 0000]
br_ln47                                                 (br               ) [ 0000]
store_ln47                                              (store            ) [ 0000]
br_ln47                                                 (br               ) [ 0000]
store_ln47                                              (store            ) [ 0000]
br_ln47                                                 (br               ) [ 0000]
store_ln47                                              (store            ) [ 0000]
br_ln47                                                 (br               ) [ 0000]
sext_ln48                                               (sext             ) [ 0000]
sext_ln48_1                                             (sext             ) [ 0000]
add_ln48                                                (add              ) [ 0000]
add_ln48_1                                              (add              ) [ 0000]
tmp                                                     (bitselect        ) [ 0000]
tmp_77                                                  (bitselect        ) [ 0000]
xor_ln48                                                (xor              ) [ 0000]
and_ln48                                                (and              ) [ 0000]
xor_ln48_1                                              (xor              ) [ 0000]
select_ln48                                             (select           ) [ 0000]
select_ln48_1                                           (select           ) [ 0000]
add_ln44                                                (add              ) [ 0000]
icmp_ln44_1                                             (icmp             ) [ 0101]
sext_ln50                                               (sext             ) [ 0000]
add_ln50                                                (add              ) [ 0000]
tmp_78                                                  (bitselect        ) [ 0000]
trunc_ln50                                              (trunc            ) [ 0000]
tmp_79                                                  (bitselect        ) [ 0000]
xor_ln50                                                (xor              ) [ 0000]
and_ln50                                                (and              ) [ 0000]
xor_ln50_1                                              (xor              ) [ 0000]
select_ln50                                             (select           ) [ 0000]
select_ln50_1                                           (select           ) [ 0000]
denom_row_addr                                          (getelementptr    ) [ 0000]
br_ln44                                                 (br               ) [ 0000]
store_ln50                                              (store            ) [ 0000]
br_ln44                                                 (br               ) [ 0000]
store_ln42                                              (store            ) [ 0000]
store_ln44                                              (store            ) [ 0000]
store_ln48                                              (store            ) [ 0000]
br_ln44                                                 (br               ) [ 0000]
ret_ln0                                                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln42">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="denom_row">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="denom_row"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_42_2_VITIS_LOOP_44_3_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="empty_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="j_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln42_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="62" slack="0"/>
<pin id="142" dir="0" index="1" bw="62" slack="0"/>
<pin id="143" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln42_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="24" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="11" slack="0"/>
<pin id="150" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="24" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="11" slack="0"/>
<pin id="157" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="24" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="11" slack="0"/>
<pin id="164" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="24" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="11" slack="0"/>
<pin id="171" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="24" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="11" slack="0"/>
<pin id="178" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="24" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="11" slack="0"/>
<pin id="185" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="24" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="11" slack="0"/>
<pin id="192" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="24" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="11" slack="0"/>
<pin id="199" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln47_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="0"/>
<pin id="204" dir="0" index="1" bw="24" slack="1"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln47_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="0" index="1" bw="24" slack="1"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln47_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="0" index="1" bw="24" slack="1"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln47_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="0" index="1" bw="24" slack="1"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln47_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="0"/>
<pin id="228" dir="0" index="1" bw="24" slack="1"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln47_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="11" slack="0"/>
<pin id="234" dir="0" index="1" bw="24" slack="1"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln47_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="0"/>
<pin id="240" dir="0" index="1" bw="24" slack="1"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln47_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="0" index="1" bw="24" slack="1"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="denom_row_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="24" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="9" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="denom_row_addr/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln50_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="24" slack="0"/>
<pin id="260" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="A_addr_read_read_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_addr_read/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sext_ln42_cast_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="62" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_cast/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln0_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="15" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln42_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="9" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln44_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="7" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln0_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="24" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="indvar_flatten_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="15" slack="0"/>
<pin id="294" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln42_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="15" slack="0"/>
<pin id="297" dir="0" index="1" bw="15" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln42_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="15" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln42_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="15" slack="0"/>
<pin id="309" dir="0" index="1" bw="15" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="A_addr_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="62" slack="1"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="a_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_load_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="24" slack="2"/>
<pin id="324" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="j_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="2"/>
<pin id="327" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="i_load_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="2"/>
<pin id="330" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln42_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="9" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln44_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="7" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln42_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="7" slack="0"/>
<pin id="347" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln42_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="24" slack="0"/>
<pin id="355" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_1/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln42_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="9" slack="0"/>
<pin id="362" dir="0" index="2" bw="9" slack="0"/>
<pin id="363" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_2/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln42_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="0"/>
<pin id="369" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln42_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln44_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="7" slack="0"/>
<pin id="378" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="lshr_ln_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="0"/>
<pin id="382" dir="0" index="1" bw="7" slack="0"/>
<pin id="383" dir="0" index="2" bw="3" slack="0"/>
<pin id="384" dir="0" index="3" bw="4" slack="0"/>
<pin id="385" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_7_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="0" index="2" bw="3" slack="0"/>
<pin id="394" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln47_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="11" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="switch_ln47_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="0" index="3" bw="3" slack="0"/>
<pin id="415" dir="0" index="4" bw="3" slack="0"/>
<pin id="416" dir="0" index="5" bw="3" slack="0"/>
<pin id="417" dir="0" index="6" bw="3" slack="0"/>
<pin id="418" dir="0" index="7" bw="2" slack="0"/>
<pin id="419" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln47/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sext_ln48_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="24" slack="0"/>
<pin id="430" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sext_ln48_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="24" slack="1"/>
<pin id="434" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48_1/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln48_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="24" slack="1"/>
<pin id="437" dir="0" index="1" bw="24" slack="0"/>
<pin id="438" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln48_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="24" slack="0"/>
<pin id="442" dir="0" index="1" bw="24" slack="0"/>
<pin id="443" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="25" slack="0"/>
<pin id="449" dir="0" index="2" bw="6" slack="0"/>
<pin id="450" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_77_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="24" slack="0"/>
<pin id="457" dir="0" index="2" bw="6" slack="0"/>
<pin id="458" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_77/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="xor_ln48_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln48/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="and_ln48_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln48/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="xor_ln48_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln48_1/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="select_ln48_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="24" slack="0"/>
<pin id="483" dir="0" index="2" bw="24" slack="0"/>
<pin id="484" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="select_ln48_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="24" slack="0"/>
<pin id="491" dir="0" index="2" bw="24" slack="0"/>
<pin id="492" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48_1/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln44_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="7" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln44_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="7" slack="0"/>
<pin id="504" dir="0" index="1" bw="7" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44_1/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sext_ln50_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="24" slack="0"/>
<pin id="510" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln50_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="24" slack="0"/>
<pin id="514" dir="0" index="1" bw="16" slack="0"/>
<pin id="515" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_78_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="25" slack="0"/>
<pin id="521" dir="0" index="2" bw="6" slack="0"/>
<pin id="522" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_78/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="trunc_ln50_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="25" slack="0"/>
<pin id="528" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_79_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="25" slack="0"/>
<pin id="533" dir="0" index="2" bw="6" slack="0"/>
<pin id="534" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_79/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="xor_ln50_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="and_ln50_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="xor_ln50_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_1/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln50_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="24" slack="0"/>
<pin id="559" dir="0" index="2" bw="24" slack="0"/>
<pin id="560" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln50_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="24" slack="0"/>
<pin id="567" dir="0" index="2" bw="24" slack="0"/>
<pin id="568" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_1/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln42_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="9" slack="0"/>
<pin id="575" dir="0" index="1" bw="9" slack="2"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="store_ln44_store_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="7" slack="0"/>
<pin id="580" dir="0" index="1" bw="7" slack="2"/>
<pin id="581" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="store_ln48_store_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="24" slack="0"/>
<pin id="585" dir="0" index="1" bw="24" slack="2"/>
<pin id="586" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/3 "/>
</bind>
</comp>

<comp id="588" class="1005" name="empty_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="24" slack="0"/>
<pin id="590" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="595" class="1005" name="j_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="7" slack="0"/>
<pin id="597" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="602" class="1005" name="i_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="9" slack="0"/>
<pin id="604" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="609" class="1005" name="indvar_flatten_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="15" slack="0"/>
<pin id="611" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="616" class="1005" name="sext_ln42_cast_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="1"/>
<pin id="618" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln42_cast "/>
</bind>
</comp>

<comp id="621" class="1005" name="icmp_ln42_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="625" class="1005" name="a_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="24" slack="1"/>
<pin id="627" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="90" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="90" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="90" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="90" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="90" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="90" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="90" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="90" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="188" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="181" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="174" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="167" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="160" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="153" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="146" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="195" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="90" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="66" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="140" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="52" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="54" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="56" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="58" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="299"><net_src comp="292" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="62" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="292" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="64" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="0" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="312" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="321"><net_src comp="263" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="335"><net_src comp="328" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="68" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="325" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="78" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="56" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="325" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="356"><net_src comp="337" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="58" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="322" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="364"><net_src comp="337" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="331" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="328" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="359" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="379"><net_src comp="343" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="82" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="343" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="84" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="86" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="395"><net_src comp="88" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="367" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="380" pin="4"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="407"><net_src comp="398" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="409"><net_src comp="398" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="420"><net_src comp="376" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="421"><net_src comp="92" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="94" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="423"><net_src comp="96" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="424"><net_src comp="98" pin="0"/><net_sink comp="410" pin=4"/></net>

<net id="425"><net_src comp="100" pin="0"/><net_sink comp="410" pin=5"/></net>

<net id="426"><net_src comp="102" pin="0"/><net_sink comp="410" pin=6"/></net>

<net id="427"><net_src comp="104" pin="0"/><net_sink comp="410" pin=7"/></net>

<net id="431"><net_src comp="351" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="439"><net_src comp="351" pin="3"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="432" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="428" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="106" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="440" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="108" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="459"><net_src comp="110" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="435" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="112" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="466"><net_src comp="446" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="114" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="454" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="446" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="454" pin="3"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="468" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="116" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="118" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="493"><net_src comp="474" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="480" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="435" pin="2"/><net_sink comp="488" pin=2"/></net>

<net id="500"><net_src comp="343" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="120" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="78" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="488" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="122" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="106" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="108" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="512" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="106" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="512" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="112" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="542"><net_src comp="518" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="114" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="530" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="518" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="530" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="544" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="116" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="118" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="569"><net_src comp="550" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="556" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="526" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="572"><net_src comp="564" pin="3"/><net_sink comp="257" pin=1"/></net>

<net id="577"><net_src comp="359" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="496" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="488" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="124" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="594"><net_src comp="588" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="598"><net_src comp="128" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="605"><net_src comp="132" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="608"><net_src comp="602" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="612"><net_src comp="136" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="615"><net_src comp="609" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="619"><net_src comp="268" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="624"><net_src comp="295" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="318" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="631"><net_src comp="625" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="632"><net_src comp="625" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="634"><net_src comp="625" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="635"><net_src comp="625" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="636"><net_src comp="625" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="637"><net_src comp="625" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="638"><net_src comp="625" pin="1"/><net_sink comp="435" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: denom_row | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7 | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6 | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5 | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4 | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3 | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2 | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1 | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A | {3 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_44_3 : A | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_44_3 : sext_ln42 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln42 : 1
		store_ln44 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln42 : 2
		add_ln42_1 : 2
		br_ln42 : 3
		store_ln42 : 3
	State 2
		A_addr_read : 1
		a : 1
	State 3
		add_ln42 : 1
		icmp_ln44 : 1
		select_ln42 : 2
		select_ln42_1 : 2
		select_ln42_2 : 2
		trunc_ln42 : 3
		zext_ln42 : 3
		trunc_ln44 : 3
		lshr_ln : 3
		tmp_7 : 4
		zext_ln47 : 5
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr : 6
		switch_ln47 : 4
		store_ln47 : 7
		store_ln47 : 7
		store_ln47 : 7
		store_ln47 : 7
		store_ln47 : 7
		store_ln47 : 7
		store_ln47 : 7
		store_ln47 : 7
		sext_ln48 : 3
		add_ln48 : 3
		add_ln48_1 : 4
		tmp : 5
		tmp_77 : 4
		xor_ln48 : 6
		and_ln48 : 6
		xor_ln48_1 : 6
		select_ln48 : 6
		select_ln48_1 : 7
		add_ln44 : 3
		icmp_ln44_1 : 4
		sext_ln50 : 8
		add_ln50 : 9
		tmp_78 : 10
		trunc_ln50 : 10
		tmp_79 : 10
		xor_ln50 : 11
		and_ln50 : 11
		xor_ln50_1 : 11
		select_ln50 : 11
		select_ln50_1 : 12
		denom_row_addr : 4
		br_ln44 : 5
		store_ln50 : 13
		store_ln42 : 3
		store_ln44 : 4
		store_ln48 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln42_1_fu_301     |    0    |    22   |
|          |       add_ln42_fu_331      |    0    |    16   |
|    add   |       add_ln48_fu_435      |    0    |    31   |
|          |      add_ln48_1_fu_440     |    0    |    31   |
|          |       add_ln44_fu_496      |    0    |    14   |
|          |       add_ln50_fu_512      |    0    |    31   |
|----------|----------------------------|---------|---------|
|          |     select_ln42_fu_343     |    0    |    7    |
|          |    select_ln42_1_fu_351    |    0    |    24   |
|          |    select_ln42_2_fu_359    |    0    |    8    |
|  select  |     select_ln48_fu_480     |    0    |    24   |
|          |    select_ln48_1_fu_488    |    0    |    24   |
|          |     select_ln50_fu_556     |    0    |    24   |
|          |    select_ln50_1_fu_564    |    0    |    24   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln42_fu_295      |    0    |    22   |
|   icmp   |      icmp_ln44_fu_337      |    0    |    14   |
|          |     icmp_ln44_1_fu_502     |    0    |    14   |
|----------|----------------------------|---------|---------|
|          |       xor_ln48_fu_462      |    0    |    2    |
|    xor   |      xor_ln48_1_fu_474     |    0    |    2    |
|          |       xor_ln50_fu_538      |    0    |    2    |
|          |      xor_ln50_1_fu_550     |    0    |    2    |
|----------|----------------------------|---------|---------|
|    and   |       and_ln48_fu_468      |    0    |    2    |
|          |       and_ln50_fu_544      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln42_read_read_fu_140 |    0    |    0    |
|          |   A_addr_read_read_fu_263  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    sext_ln42_cast_fu_268   |    0    |    0    |
|   sext   |      sext_ln48_fu_428      |    0    |    0    |
|          |     sext_ln48_1_fu_432     |    0    |    0    |
|          |      sext_ln50_fu_508      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |          a_fu_318          |    0    |    0    |
|   trunc  |      trunc_ln42_fu_367     |    0    |    0    |
|          |      trunc_ln44_fu_376     |    0    |    0    |
|          |      trunc_ln50_fu_526     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln42_fu_371      |    0    |    0    |
|          |      zext_ln47_fu_398      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       lshr_ln_fu_380       |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_7_fu_390        |    0    |    0    |
|----------|----------------------------|---------|---------|
|  switch  |     switch_ln47_fu_410     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_446         |    0    |    0    |
| bitselect|        tmp_77_fu_454       |    0    |    0    |
|          |        tmp_78_fu_518       |    0    |    0    |
|          |        tmp_79_fu_530       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   342   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       a_reg_625      |   24   |
|     empty_reg_588    |   24   |
|       i_reg_602      |    9   |
|   icmp_ln42_reg_621  |    1   |
|indvar_flatten_reg_609|   15   |
|       j_reg_595      |    7   |
|sext_ln42_cast_reg_616|   64   |
+----------------------+--------+
|         Total        |   144  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   342  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   144  |    -   |
+-----------+--------+--------+
|   Total   |   144  |   342  |
+-----------+--------+--------+
