<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: /home/runner/work/etiss_test/etiss_test/ArchImpl/RISCV/RISCVArch.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">ExtendableTranslatingInstructionSetSimulator(version0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7708fcaabbeb928b08436566fd91c8ff.html">etiss_test</a></li><li class="navelem"><a class="el" href="dir_34f23bec3c47321db1070563eb6b0479.html">ArchImpl</a></li><li class="navelem"><a class="el" href="dir_fea5415b8315257ab94363758b1914c4.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RISCVArch.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RISCVArch_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">        @copyright</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">        &lt;pre&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">        Copyright 2018 Chair of Electronic Design Automation, TUM</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">        This file is part of ETISS tool, see &lt;https://github.com/tum-ei-eda/etiss&gt;.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">        The initial version of this software has been created with the funding support by the German Federal</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">        Ministry of Education and Research (BMBF) in the project EffektiV under grant 01IS13022.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">        Redistribution and use in source and binary forms, with or without modification, are permitted</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">        provided that the following conditions are met:</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">        1. Redistributions of source code must retain the above copyright notice, this list of conditions and</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">        the following disclaimer.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">        2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">        and the following disclaimer in the documentation and/or other materials provided with the distribution.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">        3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">        or promote products derived from this software without specific prior written permission.</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">        THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">        WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">        PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">        DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">        PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">        HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">        NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">        POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">        &lt;/pre&gt;</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">        @author Chair of Electronic Design Automation, TUM</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">        @version 0.1</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// This file was generated on Wed Jul 11 15:24:00 CEST 2018</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// If necessary please modify this file according to the instructions</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">// Contact: eda@tum</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#ifndef ETISS_RISCVArch_RISCVArch_H_</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define ETISS_RISCVArch_RISCVArch_H_</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="etiss__test_2ArchImpl_2RISCV_2RISCV_8h.html">RISCV.h</a>&quot;</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVGDBCore_8h.html">RISCVGDBCore.h</a>&quot;</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CPUArch_8h.html">etiss/CPUArch.h</a>&quot;</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Instruction_8h.html">etiss/Instruction.h</a>&quot;</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InterruptVector_8h.html">etiss/InterruptVector.h</a>&quot;</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classRISCVArch.html">   58</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRISCVArch.html">RISCVArch</a> : <span class="keyword">public</span> <a class="code" href="classetiss_1_1CPUArch.html">etiss::CPUArch</a></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;{</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keyword">public</span>:</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <a class="code" href="classRISCVArch.html#af01f58dd4f526311383389507a527c23">RISCVArch</a>();</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="keyword">virtual</span> <span class="keyword">const</span> std::set&lt;std::string&gt; &amp;<a class="code" href="classRISCVArch.html#a522738b688473f83146d23e635cc3238">getListenerSupportedRegisters</a>();</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *<a class="code" href="classRISCVArch.html#a1646f763d086af4e999295e5c5552584">newCPU</a>();</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classRISCVArch.html#a39f9bbceb62307c077347a015742fc14">resetCPU</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu, <a class="code" href="386-GCC_8h.html#afaa37edb86065f42a0ad0a0f6c13aac2">etiss::uint64</a> *startpointer);</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classRISCVArch.html#a6faff47753ddf78f2338d15143396fb4">deleteCPU</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *);</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="keyword">virtual</span> std::shared_ptr&lt;etiss::VirtualStruct&gt; <a class="code" href="classRISCVArch.html#ad39f9e5877730482056cb012126b68d7">getVirtualStruct</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classRISCVArch.html#a9756c6001a38a4afb2e71ab4346ce353">getMaximumInstructionSizeInBytes</a>();</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classRISCVArch.html#af460d28df9fb2ef69aba9c317f23b345">getInstructionSizeInBytes</a>();</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="keyword">virtual</span> <span class="keyword">const</span> std::set&lt;std::string&gt; &amp;<a class="code" href="classRISCVArch.html#a41ddd77fed3b72938510a25ea9aa6687">getHeaders</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a> <a class="code" href="classRISCVArch.html#a8189cc902106c49b67d0baa18d38e1a9">handleException</a>(<a class="code" href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a> code, <a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu);</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classRISCVArch.html#ac984aa0e1c086f4460b30644b69bda42">initInstrSet</a>(<a class="code" href="classetiss_1_1instr_1_1ModedInstructionSet.html">etiss::instr::ModedInstructionSet</a> &amp;) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classRISCVArch.html#a0966cad99ed72bb544b2ade34a186449">initCodeBlock</a>(<a class="code" href="classetiss_1_1CodeBlock.html">etiss::CodeBlock</a> &amp;cb) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classRISCVArch.html#a0a9cf4b3217e56f48280dec5ba597773">compensateEndianess</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu, <a class="code" href="classetiss_1_1instr_1_1BitArray.html">etiss::instr::BitArray</a> &amp;ba) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a> *<a class="code" href="classRISCVArch.html#a936a36cbb7ff667bce303d8b8fcf2d3f">createInterruptVector</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classRISCVArch.html#ae7255826bf5faa610ace3ecd8d7a02e9">deleteInterruptVector</a>(<a class="code" href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a> *vec, <a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu);</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html">etiss::plugin::gdb::GDBCore</a> &amp;<a class="code" href="classRISCVArch.html#a05092bf775463b51ee02ad7483ea125b">getGDBCore</a>();</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keyword">private</span>:</div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classRISCVArch.html#a76ed28c97ac56d3881768ceb22af7f13">  132</a></span>&#160;    std::set&lt;std::string&gt; <a class="code" href="classRISCVArch.html#a76ed28c97ac56d3881768ceb22af7f13">listenerSupportedRegisters_</a>;</div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classRISCVArch.html#a8a027daed30f5cbb5c21a501de893610">  133</a></span>&#160;    std::set&lt;std::string&gt; <a class="code" href="classRISCVArch.html#a8a027daed30f5cbb5c21a501de893610">headers_</a>;</div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="classRISCVArch.html#aaa97680b582b3c1323765fb8a8f9ea95">  134</a></span>&#160;    <a class="code" href="classRISCVGDBCore.html">RISCVGDBCore</a> <a class="code" href="classRISCVArch.html#aaa97680b582b3c1323765fb8a8f9ea95">gdbcore_</a>;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;};</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassRISCVArch_html_a0966cad99ed72bb544b2ade34a186449"><div class="ttname"><a href="classRISCVArch.html#a0966cad99ed72bb544b2ade34a186449">RISCVArch::initCodeBlock</a></div><div class="ttdeci">virtual void initCodeBlock(etiss::CodeBlock &amp;cb) const</div><div class="ttdoc">called before instructions are translated for the code block</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArch_8cpp_source.html#l00217">RISCVArch.cpp:217</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_ae7255826bf5faa610ace3ecd8d7a02e9"><div class="ttname"><a href="classRISCVArch.html#ae7255826bf5faa610ace3ecd8d7a02e9">RISCVArch::deleteInterruptVector</a></div><div class="ttdeci">virtual void deleteInterruptVector(etiss::InterruptVector *vec, ETISS_CPU *cpu)</div><div class="ttdoc">delete an allocated interrupt vector object</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00670">RISCVArchSpecificImp.h:670</a></div></div>
<div class="ttc" id="aclassRISCVGDBCore_html"><div class="ttname"><a href="classRISCVGDBCore.html">RISCVGDBCore</a></div><div class="ttdoc">This class is the brige between RISCV architecture and gdbserver.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVGDBCore_8h_source.html#l00070">RISCVGDBCore.h:70</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_a76ed28c97ac56d3881768ceb22af7f13"><div class="ttname"><a href="classRISCVArch.html#a76ed28c97ac56d3881768ceb22af7f13">RISCVArch::listenerSupportedRegisters_</a></div><div class="ttdeci">std::set&lt; std::string &gt; listenerSupportedRegisters_</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArch_8h_source.html#l00132">RISCVArch.h:132</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1BitArray_html"><div class="ttname"><a href="classetiss_1_1instr_1_1BitArray.html">etiss::instr::BitArray</a></div><div class="ttdoc">stores a bit vector</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00084">Instruction.h:84</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_a1646f763d086af4e999295e5c5552584"><div class="ttname"><a href="classRISCVArch.html#a1646f763d086af4e999295e5c5552584">RISCVArch::newCPU</a></div><div class="ttdeci">virtual ETISS_CPU * newCPU()</div><div class="ttdoc">allocate new cpu structure</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArch_8cpp_source.html#l00054">RISCVArch.cpp:54</a></div></div>
<div class="ttc" id="aCPUArch_8h_html"><div class="ttname"><a href="CPUArch_8h.html">CPUArch.h</a></div><div class="ttdoc">contains neccesary interfaces for instruction translation.</div></div>
<div class="ttc" id="aclassRISCVArch_html_af01f58dd4f526311383389507a527c23"><div class="ttname"><a href="classRISCVArch.html#af01f58dd4f526311383389507a527c23">RISCVArch::RISCVArch</a></div><div class="ttdeci">RISCVArch()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArch_8cpp_source.html#l00044">RISCVArch.cpp:44</a></div></div>
<div class="ttc" id="aclassetiss_1_1plugin_1_1gdb_1_1GDBCore_html"><div class="ttname"><a href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html">etiss::plugin::gdb::GDBCore</a></div><div class="ttdoc">provides to architecture dependent registers as defined by gdb</div><div class="ttdef"><b>Definition:</b> <a href="GDBCore_8h_source.html#l00076">GDBCore.h:76</a></div></div>
<div class="ttc" id="aRISCVGDBCore_8h_html"><div class="ttname"><a href="RISCVGDBCore_8h.html">RISCVGDBCore.h</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_a6faff47753ddf78f2338d15143396fb4"><div class="ttname"><a href="classRISCVArch.html#a6faff47753ddf78f2338d15143396fb4">RISCVArch::deleteCPU</a></div><div class="ttdeci">virtual void deleteCPU(ETISS_CPU *)</div><div class="ttdoc">delete cpu structure</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArch_8cpp_source.html#l00189">RISCVArch.cpp:189</a></div></div>
<div class="ttc" id="astructETISS__CPU_html"><div class="ttname"><a href="structETISS__CPU.html">ETISS_CPU</a></div><div class="ttdoc">basic cpu state structure needed for execution of any cpu architecture.</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00088">CPU.h:88</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_af460d28df9fb2ef69aba9c317f23b345"><div class="ttname"><a href="classRISCVArch.html#af460d28df9fb2ef69aba9c317f23b345">RISCVArch::getInstructionSizeInBytes</a></div><div class="ttdeci">virtual unsigned getInstructionSizeInBytes()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArch_8cpp_source.html#l00205">RISCVArch.cpp:205</a></div></div>
<div class="ttc" id="aInstruction_8h_html"><div class="ttname"><a href="Instruction_8h.html">Instruction.h</a></div><div class="ttdoc">contains container classes to store instruction definitions + translation functions and build a trans...</div></div>
<div class="ttc" id="aclassRISCVArch_html"><div class="ttname"><a href="classRISCVArch.html">RISCVArch</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVArch_8h_source.html#l00058">RISCVArch.h:58</a></div></div>
<div class="ttc" id="aclassetiss_1_1CPUArch_html"><div class="ttname"><a href="classetiss_1_1CPUArch.html">etiss::CPUArch</a></div><div class="ttdoc">the interface to translate instructions of and processor architecture</div><div class="ttdef"><b>Definition:</b> <a href="CPUArch_8h_source.html#l00157">CPUArch.h:157</a></div></div>
<div class="ttc" id="a386-GCC_8h_html_a414f0173400e449eed05f3d8cc6e72e0"><div class="ttname"><a href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">int32</a></div><div class="ttdeci">etiss_int32 int32</div><div class="ttdef"><b>Definition:</b> <a href="386-GCC_8h_source.html#l00081">386-GCC.h:81</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_ac984aa0e1c086f4460b30644b69bda42"><div class="ttname"><a href="classRISCVArch.html#ac984aa0e1c086f4460b30644b69bda42">RISCVArch::initInstrSet</a></div><div class="ttdeci">virtual void initInstrSet(etiss::instr::ModedInstructionSet &amp;) const</div><div class="ttdoc">This function is called during CPUArch initialization.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00358">RISCVArchSpecificImp.h:358</a></div></div>
<div class="ttc" id="aetiss__test_2ArchImpl_2RISCV_2RISCV_8h_html"><div class="ttname"><a href="etiss__test_2ArchImpl_2RISCV_2RISCV_8h.html">RISCV.h</a></div></div>
<div class="ttc" id="aInterruptVector_8h_html"><div class="ttname"><a href="InterruptVector_8h.html">InterruptVector.h</a></div><div class="ttdoc">defines a general interface to set interrupt bits</div></div>
<div class="ttc" id="aclassRISCVArch_html_a8189cc902106c49b67d0baa18d38e1a9"><div class="ttname"><a href="classRISCVArch.html#a8189cc902106c49b67d0baa18d38e1a9">RISCVArch::handleException</a></div><div class="ttdeci">virtual etiss::int32 handleException(etiss::int32 code, ETISS_CPU *cpu)</div><div class="ttdoc">This function will be called automatically in order to handling architecure dependent exceptions such...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00078">RISCVArchSpecificImp.h:78</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_a39f9bbceb62307c077347a015742fc14"><div class="ttname"><a href="classRISCVArch.html#a39f9bbceb62307c077347a015742fc14">RISCVArch::resetCPU</a></div><div class="ttdeci">virtual void resetCPU(ETISS_CPU *cpu, etiss::uint64 *startpointer)</div><div class="ttdoc">reset cpu (structure)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArch_8cpp_source.html#l00061">RISCVArch.cpp:61</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_aaa97680b582b3c1323765fb8a8f9ea95"><div class="ttname"><a href="classRISCVArch.html#aaa97680b582b3c1323765fb8a8f9ea95">RISCVArch::gdbcore_</a></div><div class="ttdeci">RISCVGDBCore gdbcore_</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArch_8h_source.html#l00134">RISCVArch.h:134</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_a05092bf775463b51ee02ad7483ea125b"><div class="ttname"><a href="classRISCVArch.html#a05092bf775463b51ee02ad7483ea125b">RISCVArch::getGDBCore</a></div><div class="ttdeci">virtual etiss::plugin::gdb::GDBCore &amp; getGDBCore()</div><div class="ttdoc">get the GDBcore for RISCV architecture</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArch_8cpp_source.html#l00222">RISCVArch.cpp:222</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_a936a36cbb7ff667bce303d8b8fcf2d3f"><div class="ttname"><a href="classRISCVArch.html#a936a36cbb7ff667bce303d8b8fcf2d3f">RISCVArch::createInterruptVector</a></div><div class="ttdeci">virtual etiss::InterruptVector * createInterruptVector(ETISS_CPU *cpu)</div><div class="ttdoc">If interrupt handling is expected, vector table could be provided to support interrupt triggering.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00659">RISCVArchSpecificImp.h:659</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_a8a027daed30f5cbb5c21a501de893610"><div class="ttname"><a href="classRISCVArch.html#a8a027daed30f5cbb5c21a501de893610">RISCVArch::headers_</a></div><div class="ttdeci">std::set&lt; std::string &gt; headers_</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArch_8h_source.html#l00133">RISCVArch.h:133</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_a0a9cf4b3217e56f48280dec5ba597773"><div class="ttname"><a href="classRISCVArch.html#a0a9cf4b3217e56f48280dec5ba597773">RISCVArch::compensateEndianess</a></div><div class="ttdeci">virtual void compensateEndianess(ETISS_CPU *cpu, etiss::instr::BitArray &amp;ba) const</div><div class="ttdoc">Target architecture may have inconsistent endianess.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00510">RISCVArchSpecificImp.h:510</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_a522738b688473f83146d23e635cc3238"><div class="ttname"><a href="classRISCVArch.html#a522738b688473f83146d23e635cc3238">RISCVArch::getListenerSupportedRegisters</a></div><div class="ttdeci">virtual const std::set&lt; std::string &gt; &amp; getListenerSupportedRegisters()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArch_8cpp_source.html#l00049">RISCVArch.cpp:49</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_a9756c6001a38a4afb2e71ab4346ce353"><div class="ttname"><a href="classRISCVArch.html#a9756c6001a38a4afb2e71ab4346ce353">RISCVArch::getMaximumInstructionSizeInBytes</a></div><div class="ttdeci">virtual unsigned getMaximumInstructionSizeInBytes()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArch_8cpp_source.html#l00198">RISCVArch.cpp:198</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1ModedInstructionSet_html"><div class="ttname"><a href="classetiss_1_1instr_1_1ModedInstructionSet.html">etiss::instr::ModedInstructionSet</a></div><div class="ttdoc">holds etiss::instr::VariableInstructionSet instances for different modes.</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00814">Instruction.h:814</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_ad39f9e5877730482056cb012126b68d7"><div class="ttname"><a href="classRISCVArch.html#ad39f9e5877730482056cb012126b68d7">RISCVArch::getVirtualStruct</a></div><div class="ttdeci">virtual std::shared_ptr&lt; etiss::VirtualStruct &gt; getVirtualStruct(ETISS_CPU *cpu)</div><div class="ttdoc">get the VirtualStruct of the core to mitigate register access</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArchSpecificImp_8h_source.html#l00621">RISCVArchSpecificImp.h:621</a></div></div>
<div class="ttc" id="aclassetiss_1_1InterruptVector_html"><div class="ttname"><a href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a></div><div class="ttdoc">interface to set interrupt bits</div><div class="ttdef"><b>Definition:</b> <a href="InterruptVector_8h_source.html#l00069">InterruptVector.h:69</a></div></div>
<div class="ttc" id="aclassRISCVArch_html_a41ddd77fed3b72938510a25ea9aa6687"><div class="ttname"><a href="classRISCVArch.html#a41ddd77fed3b72938510a25ea9aa6687">RISCVArch::getHeaders</a></div><div class="ttdeci">virtual const std::set&lt; std::string &gt; &amp; getHeaders() const</div><div class="ttdoc">required headers (RISCV.h)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVArch_8cpp_source.html#l00212">RISCVArch.cpp:212</a></div></div>
<div class="ttc" id="a386-GCC_8h_html_afaa37edb86065f42a0ad0a0f6c13aac2"><div class="ttname"><a href="386-GCC_8h.html#afaa37edb86065f42a0ad0a0f6c13aac2">uint64</a></div><div class="ttdeci">etiss_uint64 uint64</div><div class="ttdef"><b>Definition:</b> <a href="386-GCC_8h_source.html#l00082">386-GCC.h:82</a></div></div>
<div class="ttc" id="aclassetiss_1_1CodeBlock_html"><div class="ttname"><a href="classetiss_1_1CodeBlock.html">etiss::CodeBlock</a></div><div class="ttdoc">A list of CodeSets.</div><div class="ttdef"><b>Definition:</b> <a href="CodePart_8h_source.html#l00569">CodePart.h:569</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Aug 19 2022 12:53:08 for ETISS 0.8.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
