Maria J. Avedillo , Jose M. Quintana, A Threshold Logic Synthesis Tool for RTD Circuits, Proceedings of the Digital System Design, EUROMICRO Systems, p.624-627, August 31-September 03, 2004[doi>10.1109/DSD.2004.16]
Valeriu Beiu , Hanna E. Makaruk, Deeper Sparsely Nets can be Optimal, Neural Processing Letters, v.8 n.3, p.201-210, Dec. 1998[doi>10.1023/A:1009665432594]
V. Beiu , J. M. Quintana , M. J. Avedillo, VLSI implementations of threshold logic-a comprehensive survey, IEEE Transactions on Neural Networks, v.14 n.5, p.1217-1243, September 2003[doi>10.1109/TNN.2003.816365]
Beiu, V., Quintana, J. M., Avedillo, M. J., and Sulieman, M. 2003b. Threshold logic: from vacuum tubes to nanoelectronics. In Proceedings of the IEEE International Symposium on Micro NanoMechatronics and Human Science 2. 930--935.
Beiu, V., Quintana, J. M., Avedilo, M. J., and Andonie, R. 2003c. Differential implementations of threshold logic gates. In Proceedings of the International Symposium on Signals, Circuits and Systems 2. 489--492.
Current-Mode Threshold Logic Gates, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.235, September 17-20, 2000
Karl S. Brace , Richard L. Rudell , Randal E. Bryant, Efficient implementation of a BDD package, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.40-45, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123222]
Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]
Celinski, P., AlSarawi, S., and Abbott, D. 2000. Delay analysis of neuron mos and capacitive threshold logic. In Proceedings of the 7th IEEE International Conference on Electronics, Circuits and Systems. 932--935.
Dertouzos, M. L. 1965. Threshold Logic: A Synthesis Approach. MIT Press, Cambridge, MA.
Don Edenfeld , Andrew B. Kahng , Mike Rodgers , Yervant Zorian, 2003 Technology Roadmap for Semiconductors, Computer, v.37 n.1, p.47-56, January 2004[doi>10.1109/MC.2004.1260725]
Franco, L., Subirats, J. L., Anthony, M., and Jerez, J. M. 2006. A new constructive approach for creating all linearly separable (threshold) functions. In Proceedings of the International Joint Conference on Neural Networks. 4791--4796.
Manoj Kumar Goparaju , Ashok Kumar Palaniswamy , Spyros Tragoudas, A Fault Tolerance Aware Synthesis Methodology for Threshold Logic Gate Networks, Proceedings of the 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, p.176-183, October 01-03, 2008[doi>10.1109/DFT.2008.44]
Tejaswi Gowda , Sarma Vrudhula, Decomposition based approach for synthesis of multi-level threshold logic circuits, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Gary D. Hachtel , Fabio Somenzi, Logic Synthesis and Verification Algorithms, Springer-Verlag New York, Inc., Secaucus, NJ, 2006
Zvi Kohavi , Richard W. Hamming , Edward A. Feigenbaum, Switching and Finite Automata Theory: Computer Science Series, McGraw-Hill Higher Education, 1990
Vasilios Lirigis , Elena Dubrova, Evaluation and Comparison of Threshold Logic Gates, Proceedings of the 37th International Symposium on Multiple-Valued Logic, p.52, May 13-16, 2007[doi>10.1109/ISMVL.2007.18]
Muroga, S. 1971. Threshold Logic and Its Applications. John Wiley and Sons, New York.
Muroga, S., Toda, I., and Kondo, M. 1962. Majority decision functions of up to six variables. Math. Comput. 16, 80, 459--472.
S. Muroga , T. Tsuboi , C. R. Baugh, Enumeration of Threshold Functions of Eight Variables, IEEE Transactions on Computers, v.19 n.9, p.818-825, September 1970[doi>10.1109/T-C.1970.223046]
Ryan O'Donnell , Rocco A. Servedio, The chow parameters problem, Proceedings of the 40th annual ACM symposium on Theory of computing, May 17-20, 2008, Victoria, British Columbia, Canada[doi>10.1145/1374376.1374450]
Pal, A. 1981. An iterative algorithm for testing two-asummability of boolean functions. Proc. IEEE 69, 9, 1164--1166.
Ashok Kumar Palaniswamy , Manoj Kumar Goparaju , Spyros Tragoudas, A fault tolerant threshold logic gate design, Proceedings of the 13th WSEAS international conference on Circuits, p.162-167, July 22-24, 2009, Rodos, Greece
Ashok kumar Palaniswamy , Manoj kumar Goparaju , Spyros Tragoudas, Scalable identification of threshold logic functions, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785545]
Jose M. Quintana , Maria J. Avedillo , Juan Nunez, Design Guides for a Correct DC Operation in RTD-based Threshold Gates, Proceedings of the 9th EUROMICRO Conference on Digital System Design, p.530-536, August 30-September 01, 2006[doi>10.1109/DSD.2006.42]
José M. Quintana , María J. Avedillo , Juan Núñez , Héctor Pettenghi Roldán, Operation limits for RTD-based MOBILE circuits, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.56 n.2, p.350-363, February 2009[doi>10.1109/TCSI.2008.925943]
A. K. Sarje , N. N. Biswas, An Algorithm for Testing 2-Asummability of Boolean Functions, IEEE Transactions on Computers, v.26 n.10, p.1049-1053, October 1977[doi>10.1109/TC.1977.1674745]
Shinogi, T., Arakawa, K., and Hayashi, T. 2009. Probabilistic metric of gate logical fault occurrence due to manufacturing inaccuracy of threshold logic gates for efficient testing. In Proceedings of the 4th International Conference on Design Technology of Integrated Systems in Nanoscal Era.
Somenzi, F. 2001. Cudd: Cu decision diagram package release 2.3.1. University of Colorado at Boulder.
Subirats, J. L., Jerez, J. M., and Franco, L. 2008. A new decomposition algorithm for threshold synthesis and generalization of boolean functions. IEEE Trans. Circ. Syst. 55, 10, 3188--3196.
R. O. Winder, Threshold Gate Approximations Based on Chow Parameters, IEEE Transactions on Computers, v.18 n.4, p.372-375, April 1969[doi>10.1109/T-C.1969.222665]
Robert O. Winder, Chow Parameters in Threshold Logic, Journal of the ACM (JACM), v.18 n.2, p.265-289, April 1971[doi>10.1145/321637.321647]
Zhang, L. and Cotofana, S. 2005. An input weights aware synthesis tool for threshold logic networks. In Proceedings of the16th Annual Workshop on Circuits, Systems and Signal Processing. 578--583.
Rui Zhang , P. Gupta , Lin Zhong , N. K. Jha, Threshold network synthesis and optimization and its application to nanotechnologies, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.1, p.107-118, November 2006[doi>10.1109/TCAD.2004.839468(410) 24]
