# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name input_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_0_val \
    op interface \
    ports { input_0_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 166 \
    name input_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_val \
    op interface \
    ports { input_1_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 167 \
    name input_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_2_val \
    op interface \
    ports { input_2_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 168 \
    name input_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_3_val \
    op interface \
    ports { input_3_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 169 \
    name input_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_4_val \
    op interface \
    ports { input_4_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 170 \
    name input_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_5_val \
    op interface \
    ports { input_5_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name input_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_6_val \
    op interface \
    ports { input_6_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name input_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_7_val \
    op interface \
    ports { input_7_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name input_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_8_val \
    op interface \
    ports { input_8_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name input_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_9_val \
    op interface \
    ports { input_9_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name input_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_10_val \
    op interface \
    ports { input_10_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name input_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_11_val \
    op interface \
    ports { input_11_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name input_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_12_val \
    op interface \
    ports { input_12_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name input_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_13_val \
    op interface \
    ports { input_13_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name input_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_14_val \
    op interface \
    ports { input_14_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name input_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_15_val \
    op interface \
    ports { input_15_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name input_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_16_val \
    op interface \
    ports { input_16_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name input_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_17_val \
    op interface \
    ports { input_17_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name input_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_18_val \
    op interface \
    ports { input_18_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name input_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_19_val \
    op interface \
    ports { input_19_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name input_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_20_val \
    op interface \
    ports { input_20_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 186 \
    name input_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_21_val \
    op interface \
    ports { input_21_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name input_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_22_val \
    op interface \
    ports { input_22_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 188 \
    name input_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_23_val \
    op interface \
    ports { input_23_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 189 \
    name input_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_24_val \
    op interface \
    ports { input_24_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 190 \
    name input_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_25_val \
    op interface \
    ports { input_25_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 191 \
    name input_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_26_val \
    op interface \
    ports { input_26_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 192 \
    name input_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_27_val \
    op interface \
    ports { input_27_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 193 \
    name input_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_28_val \
    op interface \
    ports { input_28_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 194 \
    name input_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_29_val \
    op interface \
    ports { input_29_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 195 \
    name input_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_30_val \
    op interface \
    ports { input_30_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 196 \
    name input_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_31_val \
    op interface \
    ports { input_31_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 197 \
    name input_32_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_32_val \
    op interface \
    ports { input_32_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 198 \
    name input_33_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_33_val \
    op interface \
    ports { input_33_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 199 \
    name input_34_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_34_val \
    op interface \
    ports { input_34_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 200 \
    name input_35_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_35_val \
    op interface \
    ports { input_35_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 201 \
    name input_36_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_36_val \
    op interface \
    ports { input_36_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 202 \
    name input_37_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_37_val \
    op interface \
    ports { input_37_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 203 \
    name input_38_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_38_val \
    op interface \
    ports { input_38_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 204 \
    name input_39_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_39_val \
    op interface \
    ports { input_39_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 205 \
    name input_40_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_40_val \
    op interface \
    ports { input_40_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 206 \
    name input_41_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_41_val \
    op interface \
    ports { input_41_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 207 \
    name input_42_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_42_val \
    op interface \
    ports { input_42_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 208 \
    name input_43_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_43_val \
    op interface \
    ports { input_43_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 209 \
    name input_44_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_44_val \
    op interface \
    ports { input_44_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 210 \
    name input_45_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_45_val \
    op interface \
    ports { input_45_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 211 \
    name input_46_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_46_val \
    op interface \
    ports { input_46_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 212 \
    name input_47_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_47_val \
    op interface \
    ports { input_47_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 213 \
    name input_48_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_48_val \
    op interface \
    ports { input_48_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 214 \
    name input_49_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_49_val \
    op interface \
    ports { input_49_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 215 \
    name input_50_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_50_val \
    op interface \
    ports { input_50_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 216 \
    name input_51_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_51_val \
    op interface \
    ports { input_51_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 217 \
    name input_52_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_52_val \
    op interface \
    ports { input_52_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 218 \
    name input_53_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_53_val \
    op interface \
    ports { input_53_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 219 \
    name input_54_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_54_val \
    op interface \
    ports { input_54_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 220 \
    name input_55_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_55_val \
    op interface \
    ports { input_55_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 221 \
    name input_56_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_56_val \
    op interface \
    ports { input_56_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 222 \
    name input_57_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_57_val \
    op interface \
    ports { input_57_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 223 \
    name input_58_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_58_val \
    op interface \
    ports { input_58_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 224 \
    name input_59_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_59_val \
    op interface \
    ports { input_59_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 225 \
    name input_60_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_60_val \
    op interface \
    ports { input_60_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 226 \
    name input_61_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_61_val \
    op interface \
    ports { input_61_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 227 \
    name input_62_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_62_val \
    op interface \
    ports { input_62_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 228 \
    name input_63_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_63_val \
    op interface \
    ports { input_63_val { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 229 \
    name hidden_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_0 \
    op interface \
    ports { hidden_0 { O 2 vector } hidden_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 230 \
    name hidden_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_1 \
    op interface \
    ports { hidden_1 { O 2 vector } hidden_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 231 \
    name hidden_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_2 \
    op interface \
    ports { hidden_2 { O 2 vector } hidden_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 232 \
    name hidden_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_3 \
    op interface \
    ports { hidden_3 { O 2 vector } hidden_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 233 \
    name hidden_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_4 \
    op interface \
    ports { hidden_4 { O 2 vector } hidden_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 234 \
    name hidden_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_5 \
    op interface \
    ports { hidden_5 { O 2 vector } hidden_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 235 \
    name hidden_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_6 \
    op interface \
    ports { hidden_6 { O 2 vector } hidden_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 236 \
    name hidden_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_7 \
    op interface \
    ports { hidden_7 { O 2 vector } hidden_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 237 \
    name hidden_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_8 \
    op interface \
    ports { hidden_8 { O 2 vector } hidden_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 238 \
    name hidden_9 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_9 \
    op interface \
    ports { hidden_9 { O 2 vector } hidden_9_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 239 \
    name hidden_10 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_10 \
    op interface \
    ports { hidden_10 { O 2 vector } hidden_10_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 240 \
    name hidden_11 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_11 \
    op interface \
    ports { hidden_11 { O 2 vector } hidden_11_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 241 \
    name hidden_12 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_12 \
    op interface \
    ports { hidden_12 { O 2 vector } hidden_12_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 242 \
    name hidden_13 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_13 \
    op interface \
    ports { hidden_13 { O 2 vector } hidden_13_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 243 \
    name hidden_14 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_14 \
    op interface \
    ports { hidden_14 { O 2 vector } hidden_14_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 244 \
    name hidden_15 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_15 \
    op interface \
    ports { hidden_15 { O 2 vector } hidden_15_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 245 \
    name hidden_16 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_16 \
    op interface \
    ports { hidden_16 { O 2 vector } hidden_16_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 246 \
    name hidden_17 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_17 \
    op interface \
    ports { hidden_17 { O 2 vector } hidden_17_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 247 \
    name hidden_18 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_18 \
    op interface \
    ports { hidden_18 { O 2 vector } hidden_18_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 248 \
    name hidden_19 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_19 \
    op interface \
    ports { hidden_19 { O 2 vector } hidden_19_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 249 \
    name hidden_20 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_20 \
    op interface \
    ports { hidden_20 { O 2 vector } hidden_20_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 250 \
    name hidden_21 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_21 \
    op interface \
    ports { hidden_21 { O 2 vector } hidden_21_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 251 \
    name hidden_22 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_22 \
    op interface \
    ports { hidden_22 { O 2 vector } hidden_22_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 252 \
    name hidden_23 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_23 \
    op interface \
    ports { hidden_23 { O 2 vector } hidden_23_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 253 \
    name hidden_24 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_24 \
    op interface \
    ports { hidden_24 { O 2 vector } hidden_24_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 254 \
    name hidden_25 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_25 \
    op interface \
    ports { hidden_25 { O 2 vector } hidden_25_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 255 \
    name hidden_26 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_26 \
    op interface \
    ports { hidden_26 { O 2 vector } hidden_26_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 256 \
    name hidden_27 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_27 \
    op interface \
    ports { hidden_27 { O 2 vector } hidden_27_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 257 \
    name hidden_28 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_28 \
    op interface \
    ports { hidden_28 { O 2 vector } hidden_28_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 258 \
    name hidden_29 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_29 \
    op interface \
    ports { hidden_29 { O 2 vector } hidden_29_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 259 \
    name hidden_30 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_30 \
    op interface \
    ports { hidden_30 { O 2 vector } hidden_30_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 260 \
    name hidden_31 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_31 \
    op interface \
    ports { hidden_31 { O 2 vector } hidden_31_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 261 \
    name WEIGHTS \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_WEIGHTS \
    op interface \
    ports { m_axi_WEIGHTS_0_AWVALID { O 1 bit } m_axi_WEIGHTS_0_AWREADY { I 1 bit } m_axi_WEIGHTS_0_AWADDR { O 64 vector } m_axi_WEIGHTS_0_AWID { O 1 vector } m_axi_WEIGHTS_0_AWLEN { O 32 vector } m_axi_WEIGHTS_0_AWSIZE { O 3 vector } m_axi_WEIGHTS_0_AWBURST { O 2 vector } m_axi_WEIGHTS_0_AWLOCK { O 2 vector } m_axi_WEIGHTS_0_AWCACHE { O 4 vector } m_axi_WEIGHTS_0_AWPROT { O 3 vector } m_axi_WEIGHTS_0_AWQOS { O 4 vector } m_axi_WEIGHTS_0_AWREGION { O 4 vector } m_axi_WEIGHTS_0_AWUSER { O 1 vector } m_axi_WEIGHTS_0_WVALID { O 1 bit } m_axi_WEIGHTS_0_WREADY { I 1 bit } m_axi_WEIGHTS_0_WDATA { O 8 vector } m_axi_WEIGHTS_0_WSTRB { O 1 vector } m_axi_WEIGHTS_0_WLAST { O 1 bit } m_axi_WEIGHTS_0_WID { O 1 vector } m_axi_WEIGHTS_0_WUSER { O 1 vector } m_axi_WEIGHTS_0_ARVALID { O 1 bit } m_axi_WEIGHTS_0_ARREADY { I 1 bit } m_axi_WEIGHTS_0_ARADDR { O 64 vector } m_axi_WEIGHTS_0_ARID { O 1 vector } m_axi_WEIGHTS_0_ARLEN { O 32 vector } m_axi_WEIGHTS_0_ARSIZE { O 3 vector } m_axi_WEIGHTS_0_ARBURST { O 2 vector } m_axi_WEIGHTS_0_ARLOCK { O 2 vector } m_axi_WEIGHTS_0_ARCACHE { O 4 vector } m_axi_WEIGHTS_0_ARPROT { O 3 vector } m_axi_WEIGHTS_0_ARQOS { O 4 vector } m_axi_WEIGHTS_0_ARREGION { O 4 vector } m_axi_WEIGHTS_0_ARUSER { O 1 vector } m_axi_WEIGHTS_0_RVALID { I 1 bit } m_axi_WEIGHTS_0_RREADY { O 1 bit } m_axi_WEIGHTS_0_RDATA { I 8 vector } m_axi_WEIGHTS_0_RLAST { I 1 bit } m_axi_WEIGHTS_0_RID { I 1 vector } m_axi_WEIGHTS_0_RFIFONUM { I 11 vector } m_axi_WEIGHTS_0_RUSER { I 1 vector } m_axi_WEIGHTS_0_RRESP { I 2 vector } m_axi_WEIGHTS_0_BVALID { I 1 bit } m_axi_WEIGHTS_0_BREADY { O 1 bit } m_axi_WEIGHTS_0_BRESP { I 2 vector } m_axi_WEIGHTS_0_BID { I 1 vector } m_axi_WEIGHTS_0_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 262 \
    name W1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_W1 \
    op interface \
    ports { W1 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


