// Seed: 1955635286
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = !id_8;
  assign id_5 = (id_6);
  supply1 id_9;
  tri id_10;
  assign id_9  = 1'b0;
  assign id_10 = 1;
  wire id_11;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input uwire id_3,
    input supply1 id_4
);
  always disable id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6
  );
endmodule
