macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/ptrace.h&gt;
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;linux/kernel_stat.h&gt;
macro_line|#include &lt;linux/signal.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/timex.h&gt;
macro_line|#include &lt;linux/malloc.h&gt;
macro_line|#include &lt;linux/random.h&gt;
macro_line|#include &lt;linux/smp.h&gt;
macro_line|#include &lt;linux/smp_lock.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/bitops.h&gt;
macro_line|#include &lt;asm/smp.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/delay.h&gt;
macro_line|#include &lt;asm/desc.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
multiline_comment|/*&n; * Intel specific no controller code&n; * odd that no-controller should be architecture dependent&n; * but see the ifdef __SMP__ &n; */
DECL|function|enable_none
r_static
r_void
id|enable_none
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
)brace
DECL|function|startup_none
r_static
r_int
r_int
id|startup_none
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|disable_none
r_static
r_void
id|disable_none
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
)brace
DECL|function|ack_none
r_static
r_void
id|ack_none
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
macro_line|#ifdef __SMP__
multiline_comment|/*&n;&t; * [currently unexpected vectors happen only on SMP and APIC.&n;&t; *  if we want to have non-APIC and non-8259A controllers&n;&t; *  in the future with unexpected vectors, this ack should&n;&t; *  probably be made controller-specific.]&n;&t; */
id|ack_APIC_irq
c_func
(paren
)paren
suffix:semicolon
macro_line|#endif
)brace
multiline_comment|/* startup is the same as &quot;enable&quot;, shutdown is same as &quot;disable&quot; */
DECL|macro|shutdown_none
mdefine_line|#define shutdown_none&t;disable_none
DECL|macro|end_none
mdefine_line|#define end_none&t;enable_none
DECL|variable|no_irq_type
r_struct
id|hw_interrupt_type
id|no_irq_type
op_assign
(brace
l_string|&quot;none&quot;
comma
id|startup_none
comma
id|shutdown_none
comma
id|enable_none
comma
id|disable_none
comma
id|ack_none
comma
id|end_none
)brace
suffix:semicolon
multiline_comment|/*&n; * This is the &squot;legacy&squot; 8259A Programmable Interrupt Controller,&n; * present in the majority of PC/AT boxes.&n; * plus some generic x86 specific things if generic specifics makes&n; * any sense at all.&n; * this file should become arch/i386/kernel/irq.c when the old irq.c&n; * moves to arch independent land&n; */
multiline_comment|/*&n; * This builds up the IRQ handler stubs using some ugly macros in irq.h&n; *&n; * These macros create the low-level assembly IRQ routines that save&n; * register context and call do_IRQ(). do_IRQ() then does all the&n; * operations that are needed to keep the AT (or SMP IOAPIC)&n; * interrupt-controller happy.&n; */
id|BUILD_COMMON_IRQ
c_func
(paren
)paren
DECL|macro|BI
mdefine_line|#define BI(x,y) &bslash;&n;&t;BUILD_IRQ(##x##y)
DECL|macro|BUILD_16_IRQS
mdefine_line|#define BUILD_16_IRQS(x) &bslash;&n;&t;BI(x,0) BI(x,1) BI(x,2) BI(x,3) &bslash;&n;&t;BI(x,4) BI(x,5) BI(x,6) BI(x,7) &bslash;&n;&t;BI(x,8) BI(x,9) BI(x,a) BI(x,b) &bslash;&n;&t;BI(x,c) BI(x,d) BI(x,e) BI(x,f)
multiline_comment|/*&n; * ISA PIC or low IO-APIC triggered (INTA-cycle or APIC) interrupts:&n; * (these are usually mapped to vectors 0x20-0x30)&n; */
id|BUILD_16_IRQS
c_func
(paren
l_int|0x0
)paren
macro_line|#ifdef CONFIG_X86_IO_APIC
multiline_comment|/*&n; * The IO-APIC gives us many more interrupt sources. Most of these &n; * are unused but an SMP system is supposed to have enough memory ...&n; * sometimes (mostly wrt. hw bugs) we get corrupted vectors all&n; * across the spectrum, so we really want to be prepared to get all&n; * of these. Plus, more powerful systems might have more than 64&n; * IO-APIC registers.&n; *&n; * (these are usually mapped into the 0x30-0xff vector range)&n; */
id|BUILD_16_IRQS
c_func
(paren
l_int|0x1
)paren
id|BUILD_16_IRQS
c_func
(paren
l_int|0x2
)paren
id|BUILD_16_IRQS
c_func
(paren
l_int|0x3
)paren
id|BUILD_16_IRQS
c_func
(paren
l_int|0x4
)paren
id|BUILD_16_IRQS
c_func
(paren
l_int|0x5
)paren
id|BUILD_16_IRQS
c_func
(paren
l_int|0x6
)paren
id|BUILD_16_IRQS
c_func
(paren
l_int|0x7
)paren
id|BUILD_16_IRQS
c_func
(paren
l_int|0x8
)paren
id|BUILD_16_IRQS
c_func
(paren
l_int|0x9
)paren
id|BUILD_16_IRQS
c_func
(paren
l_int|0xa
)paren
id|BUILD_16_IRQS
c_func
(paren
l_int|0xb
)paren
id|BUILD_16_IRQS
c_func
(paren
l_int|0xc
)paren
id|BUILD_16_IRQS
c_func
(paren
l_int|0xd
)paren
macro_line|#endif
DECL|macro|BUILD_16_IRQS
macro_line|#undef BUILD_16_IRQS
DECL|macro|BI
macro_line|#undef BI
macro_line|#ifdef __SMP__
multiline_comment|/*&n; * The following vectors are part of the Linux architecture, there&n; * is no hardware IRQ pin equivalent for them, they are triggered&n; * through the ICC by us (IPIs)&n; */
id|BUILD_SMP_INTERRUPT
c_func
(paren
id|reschedule_interrupt
comma
id|RESCHEDULE_VECTOR
)paren
id|BUILD_SMP_INTERRUPT
c_func
(paren
id|invalidate_interrupt
comma
id|INVALIDATE_TLB_VECTOR
)paren
id|BUILD_SMP_INTERRUPT
c_func
(paren
id|stop_cpu_interrupt
comma
id|STOP_CPU_VECTOR
)paren
id|BUILD_SMP_INTERRUPT
c_func
(paren
id|call_function_interrupt
comma
id|CALL_FUNCTION_VECTOR
)paren
id|BUILD_SMP_INTERRUPT
c_func
(paren
id|spurious_interrupt
comma
id|SPURIOUS_APIC_VECTOR
)paren
multiline_comment|/*&n; * every pentium local APIC has two &squot;local interrupts&squot;, with a&n; * soft-definable vector attached to both interrupts, one of&n; * which is a timer interrupt, the other one is error counter&n; * overflow. Linux uses the local APIC timer interrupt to get&n; * a much simpler SMP time architecture:&n; */
id|BUILD_SMP_TIMER_INTERRUPT
c_func
(paren
id|apic_timer_interrupt
comma
id|LOCAL_TIMER_VECTOR
)paren
macro_line|#endif
DECL|macro|IRQ
mdefine_line|#define IRQ(x,y) &bslash;&n;&t;IRQ##x##y##_interrupt
DECL|macro|IRQLIST_16
mdefine_line|#define IRQLIST_16(x) &bslash;&n;&t;IRQ(x,0), IRQ(x,1), IRQ(x,2), IRQ(x,3), &bslash;&n;&t;IRQ(x,4), IRQ(x,5), IRQ(x,6), IRQ(x,7), &bslash;&n;&t;IRQ(x,8), IRQ(x,9), IRQ(x,a), IRQ(x,b), &bslash;&n;&t;IRQ(x,c), IRQ(x,d), IRQ(x,e), IRQ(x,f)
DECL|variable|interrupt
r_static
r_void
(paren
op_star
id|interrupt
(braket
id|NR_IRQS
)braket
)paren
(paren
r_void
)paren
op_assign
(brace
id|IRQLIST_16
c_func
(paren
l_int|0x0
)paren
comma
macro_line|#ifdef CONFIG_X86_IO_APIC
id|IRQLIST_16
c_func
(paren
l_int|0x1
)paren
comma
id|IRQLIST_16
c_func
(paren
l_int|0x2
)paren
comma
id|IRQLIST_16
c_func
(paren
l_int|0x3
)paren
comma
id|IRQLIST_16
c_func
(paren
l_int|0x4
)paren
comma
id|IRQLIST_16
c_func
(paren
l_int|0x5
)paren
comma
id|IRQLIST_16
c_func
(paren
l_int|0x6
)paren
comma
id|IRQLIST_16
c_func
(paren
l_int|0x7
)paren
comma
id|IRQLIST_16
c_func
(paren
l_int|0x8
)paren
comma
id|IRQLIST_16
c_func
(paren
l_int|0x9
)paren
comma
id|IRQLIST_16
c_func
(paren
l_int|0xa
)paren
comma
id|IRQLIST_16
c_func
(paren
l_int|0xb
)paren
comma
id|IRQLIST_16
c_func
(paren
l_int|0xc
)paren
comma
id|IRQLIST_16
c_func
(paren
l_int|0xd
)paren
macro_line|#endif
)brace
suffix:semicolon
DECL|macro|IRQ
macro_line|#undef IRQ
DECL|macro|IRQLIST_16
macro_line|#undef IRQLIST_16
r_static
r_void
id|enable_8259A_irq
c_func
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
r_void
id|disable_8259A_irq
c_func
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
multiline_comment|/* shutdown is same as &quot;disable&quot; */
DECL|macro|end_8259A_irq
mdefine_line|#define end_8259A_irq&t;&t;enable_8259A_irq
DECL|macro|shutdown_8259A_irq
mdefine_line|#define shutdown_8259A_irq&t;disable_8259A_irq
r_static
r_void
id|mask_and_ack_8259A
c_func
(paren
r_int
r_int
)paren
suffix:semicolon
DECL|function|startup_8259A_irq
r_static
r_int
r_int
id|startup_8259A_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|enable_8259A_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
multiline_comment|/* never anything pending */
)brace
DECL|variable|i8259A_irq_type
r_static
r_struct
id|hw_interrupt_type
id|i8259A_irq_type
op_assign
(brace
l_string|&quot;XT-PIC&quot;
comma
id|startup_8259A_irq
comma
id|shutdown_8259A_irq
comma
id|enable_8259A_irq
comma
id|disable_8259A_irq
comma
id|mask_and_ack_8259A
comma
id|end_8259A_irq
)brace
suffix:semicolon
multiline_comment|/*&n; * 8259A PIC functions to handle ISA devices:&n; */
multiline_comment|/*&n; * This contains the irq mask for both 8259A irq controllers,&n; */
DECL|variable|cached_irq_mask
r_static
r_int
r_int
id|cached_irq_mask
op_assign
l_int|0xffff
suffix:semicolon
DECL|macro|__byte
mdefine_line|#define __byte(x,y) &t;(((unsigned char *)&amp;(y))[x])
DECL|macro|cached_21
mdefine_line|#define cached_21&t;(__byte(0,cached_irq_mask))
DECL|macro|cached_A1
mdefine_line|#define cached_A1&t;(__byte(1,cached_irq_mask))
multiline_comment|/*&n; * Not all IRQs can be routed through the IO-APIC, eg. on certain (older)&n; * boards the timer interrupt is not connected to any IO-APIC pin, it&squot;s&n; * fed to the CPU IRQ line directly.&n; *&n; * Any &squot;1&squot; bit in this mask means the IRQ is routed through the IO-APIC.&n; * this &squot;mixed mode&squot; IRQ handling costs nothing because it&squot;s only used&n; * at IRQ setup time.&n; */
DECL|variable|io_apic_irqs
r_int
r_int
id|io_apic_irqs
op_assign
l_int|0
suffix:semicolon
multiline_comment|/*&n; * These have to be protected by the irq controller spinlock&n; * before being called.&n; */
DECL|function|disable_8259A_irq
r_void
id|disable_8259A_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|mask
op_assign
l_int|1
op_lshift
id|irq
suffix:semicolon
id|cached_irq_mask
op_or_assign
id|mask
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_amp
l_int|8
)paren
(brace
id|outb
c_func
(paren
id|cached_A1
comma
l_int|0xA1
)paren
suffix:semicolon
)brace
r_else
(brace
id|outb
c_func
(paren
id|cached_21
comma
l_int|0x21
)paren
suffix:semicolon
)brace
)brace
DECL|function|enable_8259A_irq
r_static
r_void
id|enable_8259A_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|mask
op_assign
op_complement
(paren
l_int|1
op_lshift
id|irq
)paren
suffix:semicolon
id|cached_irq_mask
op_and_assign
id|mask
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_amp
l_int|8
)paren
(brace
id|outb
c_func
(paren
id|cached_A1
comma
l_int|0xA1
)paren
suffix:semicolon
)brace
r_else
(brace
id|outb
c_func
(paren
id|cached_21
comma
l_int|0x21
)paren
suffix:semicolon
)brace
)brace
DECL|function|i8259A_irq_pending
r_int
id|i8259A_irq_pending
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|mask
op_assign
l_int|1
op_lshift
id|irq
suffix:semicolon
r_if
c_cond
(paren
id|irq
OL
l_int|8
)paren
r_return
(paren
id|inb
c_func
(paren
l_int|0x20
)paren
op_amp
id|mask
)paren
suffix:semicolon
r_return
(paren
id|inb
c_func
(paren
l_int|0xA0
)paren
op_amp
(paren
id|mask
op_rshift
l_int|8
)paren
)paren
suffix:semicolon
)brace
DECL|function|make_8259A_irq
r_void
id|make_8259A_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|disable_irq_nosync
c_func
(paren
id|irq
)paren
suffix:semicolon
id|io_apic_irqs
op_and_assign
op_complement
(paren
l_int|1
op_lshift
id|irq
)paren
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|handler
op_assign
op_amp
id|i8259A_irq_type
suffix:semicolon
id|enable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Careful! The 8259A is a fragile beast, it pretty&n; * much _has_ to be done exactly like this (mask it&n; * first, _then_ send the EOI, and the order of EOI&n; * to the two 8259s is important!&n; */
DECL|function|mask_and_ack_8259A
r_static
r_void
id|mask_and_ack_8259A
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|cached_irq_mask
op_or_assign
l_int|1
op_lshift
id|irq
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_amp
l_int|8
)paren
(brace
id|inb
c_func
(paren
l_int|0xA1
)paren
suffix:semicolon
multiline_comment|/* DUMMY */
id|outb
c_func
(paren
id|cached_A1
comma
l_int|0xA1
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x62
comma
l_int|0x20
)paren
suffix:semicolon
multiline_comment|/* Specific EOI to cascade */
id|outb
c_func
(paren
l_int|0x20
comma
l_int|0xA0
)paren
suffix:semicolon
)brace
r_else
(brace
id|inb
c_func
(paren
l_int|0x21
)paren
suffix:semicolon
multiline_comment|/* DUMMY */
id|outb
c_func
(paren
id|cached_21
comma
l_int|0x21
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x20
comma
l_int|0x20
)paren
suffix:semicolon
)brace
)brace
macro_line|#ifndef CONFIG_VISWS
multiline_comment|/*&n; * Note that on a 486, we don&squot;t want to do a SIGFPE on an irq13&n; * as the irq is unreliable, and exception 16 works correctly&n; * (ie as explained in the intel literature). On a 386, you&n; * can&squot;t use exception 16 due to bad IBM design, so we have to&n; * rely on the less exact irq13.&n; *&n; * Careful.. Not only is IRQ13 unreliable, but it is also&n; * leads to races. IBM designers who came up with it should&n; * be shot.&n; */
DECL|function|math_error_irq
r_static
r_void
id|math_error_irq
c_func
(paren
r_int
id|cpl
comma
r_void
op_star
id|dev_id
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
id|outb
c_func
(paren
l_int|0
comma
l_int|0xF0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ignore_irq13
op_logical_or
op_logical_neg
id|boot_cpu_data.hard_math
)paren
r_return
suffix:semicolon
id|math_error
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|variable|irq13
r_static
r_struct
id|irqaction
id|irq13
op_assign
(brace
id|math_error_irq
comma
l_int|0
comma
l_int|0
comma
l_string|&quot;fpu&quot;
comma
l_int|NULL
comma
l_int|NULL
)brace
suffix:semicolon
multiline_comment|/*&n; * IRQ2 is cascade interrupt to second interrupt controller&n; */
DECL|variable|irq2
r_static
r_struct
id|irqaction
id|irq2
op_assign
(brace
id|no_action
comma
l_int|0
comma
l_int|0
comma
l_string|&quot;cascade&quot;
comma
l_int|NULL
comma
l_int|NULL
)brace
suffix:semicolon
macro_line|#endif
DECL|function|init_ISA_irqs
r_void
id|init_ISA_irqs
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_IRQS
suffix:semicolon
id|i
op_increment
)paren
(brace
id|irq_desc
(braket
id|i
)braket
dot
id|status
op_assign
id|IRQ_DISABLED
suffix:semicolon
id|irq_desc
(braket
id|i
)braket
dot
id|action
op_assign
l_int|0
suffix:semicolon
id|irq_desc
(braket
id|i
)braket
dot
id|depth
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|i
OL
l_int|16
)paren
(brace
multiline_comment|/*&n;&t;&t;&t; * 16 old-style INTA-cycle interrupts:&n;&t;&t;&t; */
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|i8259A_irq_type
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/*&n;&t;&t;&t; * &squot;high&squot; PCI IRQs filled in on demand&n;&t;&t;&t; */
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|no_irq_type
suffix:semicolon
)brace
)brace
)brace
DECL|function|init_IRQ
r_void
id|__init
id|init_IRQ
c_func
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
macro_line|#ifndef CONFIG_X86_VISWS_APIC
id|init_ISA_irqs
c_func
(paren
)paren
suffix:semicolon
macro_line|#else
id|init_VISWS_APIC_irqs
c_func
(paren
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/*&n;&t; * Cover the whole vector space, no vector can escape&n;&t; * us. (some of these will be overridden and become&n;&t; * &squot;special&squot; SMP interrupts)&n;&t; */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_IRQS
suffix:semicolon
id|i
op_increment
)paren
(brace
r_int
id|vector
op_assign
id|FIRST_EXTERNAL_VECTOR
op_plus
id|i
suffix:semicolon
r_if
c_cond
(paren
id|vector
op_ne
id|SYSCALL_VECTOR
)paren
id|set_intr_gate
c_func
(paren
id|vector
comma
id|interrupt
(braket
id|i
)braket
)paren
suffix:semicolon
)brace
macro_line|#ifdef __SMP__&t;
multiline_comment|/*&n;&t;  IRQ0 must be given a fixed assignment and initialized&n;&t;  before init_IRQ_SMP.&n;&t;*/
id|set_intr_gate
c_func
(paren
id|IRQ0_TRAP_VECTOR
comma
id|interrupt
(braket
l_int|0
)braket
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * The reschedule interrupt is a CPU-to-CPU reschedule-helper&n;&t; * IPI, driven by wakeup.&n;&t; */
id|set_intr_gate
c_func
(paren
id|RESCHEDULE_VECTOR
comma
id|reschedule_interrupt
)paren
suffix:semicolon
multiline_comment|/* IPI for invalidation */
id|set_intr_gate
c_func
(paren
id|INVALIDATE_TLB_VECTOR
comma
id|invalidate_interrupt
)paren
suffix:semicolon
multiline_comment|/* IPI for CPU halt */
id|set_intr_gate
c_func
(paren
id|STOP_CPU_VECTOR
comma
id|stop_cpu_interrupt
)paren
suffix:semicolon
multiline_comment|/* self generated IPI for local APIC timer */
id|set_intr_gate
c_func
(paren
id|LOCAL_TIMER_VECTOR
comma
id|apic_timer_interrupt
)paren
suffix:semicolon
multiline_comment|/* IPI for generic function call */
id|set_intr_gate
c_func
(paren
id|CALL_FUNCTION_VECTOR
comma
id|call_function_interrupt
)paren
suffix:semicolon
multiline_comment|/* IPI vector for APIC spurious interrupts */
id|set_intr_gate
c_func
(paren
id|SPURIOUS_APIC_VECTOR
comma
id|spurious_interrupt
)paren
suffix:semicolon
macro_line|#endif&t;
multiline_comment|/*&n;&t; * Set the clock to 100 Hz, we already have a valid&n;&t; * vector now:&n;&t; */
id|outb_p
c_func
(paren
l_int|0x34
comma
l_int|0x43
)paren
suffix:semicolon
multiline_comment|/* binary, mode 2, LSB/MSB, ch 0 */
id|outb_p
c_func
(paren
id|LATCH
op_amp
l_int|0xff
comma
l_int|0x40
)paren
suffix:semicolon
multiline_comment|/* LSB */
id|outb
c_func
(paren
id|LATCH
op_rshift
l_int|8
comma
l_int|0x40
)paren
suffix:semicolon
multiline_comment|/* MSB */
macro_line|#ifndef CONFIG_VISWS
id|setup_irq
c_func
(paren
l_int|2
comma
op_amp
id|irq2
)paren
suffix:semicolon
id|setup_irq
c_func
(paren
l_int|13
comma
op_amp
id|irq13
)paren
suffix:semicolon
macro_line|#endif
)brace
macro_line|#ifdef CONFIG_X86_IO_APIC
DECL|function|init_IRQ_SMP
r_void
id|__init
id|init_IRQ_SMP
c_func
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_IRQS
suffix:semicolon
id|i
op_increment
)paren
r_if
c_cond
(paren
id|IO_APIC_VECTOR
c_func
(paren
id|i
)paren
OG
l_int|0
)paren
id|set_intr_gate
c_func
(paren
id|IO_APIC_VECTOR
c_func
(paren
id|i
)paren
comma
id|interrupt
(braket
id|i
)braket
)paren
suffix:semicolon
)brace
macro_line|#endif
eof
