// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module local_sin_subFloat64Sigs (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a,
        b,
        zSign,
        float_exception_flags_i,
        float_exception_flags_o,
        float_exception_flags_o_ap_vld,
        ap_return
);

parameter    ap_ST_fsm_state1 = 35'd1;
parameter    ap_ST_fsm_state2 = 35'd2;
parameter    ap_ST_fsm_state3 = 35'd4;
parameter    ap_ST_fsm_state4 = 35'd8;
parameter    ap_ST_fsm_state5 = 35'd16;
parameter    ap_ST_fsm_state6 = 35'd32;
parameter    ap_ST_fsm_state7 = 35'd64;
parameter    ap_ST_fsm_state8 = 35'd128;
parameter    ap_ST_fsm_state9 = 35'd256;
parameter    ap_ST_fsm_state10 = 35'd512;
parameter    ap_ST_fsm_state11 = 35'd1024;
parameter    ap_ST_fsm_state12 = 35'd2048;
parameter    ap_ST_fsm_state13 = 35'd4096;
parameter    ap_ST_fsm_state14 = 35'd8192;
parameter    ap_ST_fsm_state15 = 35'd16384;
parameter    ap_ST_fsm_state16 = 35'd32768;
parameter    ap_ST_fsm_state17 = 35'd65536;
parameter    ap_ST_fsm_state18 = 35'd131072;
parameter    ap_ST_fsm_state19 = 35'd262144;
parameter    ap_ST_fsm_state20 = 35'd524288;
parameter    ap_ST_fsm_state21 = 35'd1048576;
parameter    ap_ST_fsm_state22 = 35'd2097152;
parameter    ap_ST_fsm_state23 = 35'd4194304;
parameter    ap_ST_fsm_state24 = 35'd8388608;
parameter    ap_ST_fsm_state25 = 35'd16777216;
parameter    ap_ST_fsm_state26 = 35'd33554432;
parameter    ap_ST_fsm_state27 = 35'd67108864;
parameter    ap_ST_fsm_state28 = 35'd134217728;
parameter    ap_ST_fsm_state29 = 35'd268435456;
parameter    ap_ST_fsm_state30 = 35'd536870912;
parameter    ap_ST_fsm_state31 = 35'd1073741824;
parameter    ap_ST_fsm_state32 = 35'd2147483648;
parameter    ap_ST_fsm_state33 = 35'd4294967296;
parameter    ap_ST_fsm_state34 = 35'd8589934592;
parameter    ap_ST_fsm_state35 = 35'd17179869184;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] a;
input  [63:0] b;
input  [0:0] zSign;
input  [31:0] float_exception_flags_i;
output  [31:0] float_exception_flags_o;
output   float_exception_flags_o_ap_vld;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] float_exception_flags_o;
reg float_exception_flags_o_ap_vld;
reg[63:0] ap_return;

(* fsm_encoding = "none" *) reg   [34:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] countLeadingZerosHigh_address0;
reg    countLeadingZerosHigh_ce0;
wire   [3:0] countLeadingZerosHigh_q0;
wire   [51:0] empty_27_fu_563_p1;
reg   [51:0] empty_27_reg_1761;
wire   [51:0] empty_28_fu_567_p1;
reg   [51:0] empty_28_reg_1767;
wire   [10:0] aExp_fu_571_p4;
reg   [10:0] aExp_reg_1772;
wire   [10:0] bExp_fu_585_p4;
reg   [10:0] bExp_reg_1778;
wire   [61:0] aSig_fu_609_p3;
reg   [61:0] aSig_reg_1784;
wire   [63:0] zext_ln370_fu_617_p1;
reg   [63:0] zext_ln370_reg_1790;
wire   [62:0] zext_ln370_1_fu_621_p1;
reg   [62:0] zext_ln370_1_reg_1795;
wire   [61:0] bSig_fu_625_p3;
reg   [61:0] bSig_reg_1800;
wire   [63:0] zext_ln370_2_fu_633_p1;
reg   [63:0] zext_ln370_2_reg_1806;
wire   [62:0] zext_ln370_3_fu_637_p1;
reg   [62:0] zext_ln370_3_reg_1811;
wire   [0:0] icmp_ln380_fu_641_p2;
reg   [0:0] icmp_ln380_reg_1817;
reg   [31:0] float_exception_flags_load_reg_1821;
wire   [31:0] or_ln69_fu_651_p2;
reg   [31:0] or_ln69_reg_1826;
wire   [0:0] tmp_4_fu_657_p3;
reg   [0:0] tmp_4_reg_1837;
wire   [0:0] and_ln100_7_fu_701_p2;
reg   [0:0] and_ln100_7_reg_1844;
wire   [0:0] grp_fu_515_p2;
reg   [0:0] icmp_ln100_11_reg_1850;
wire   [0:0] icmp_ln402_fu_707_p2;
reg   [0:0] icmp_ln402_reg_1855;
wire   [62:0] select_ln408_fu_735_p3;
reg   [62:0] select_ln408_reg_1859;
wire   [11:0] expDiff_4_fu_743_p3;
reg   [11:0] expDiff_4_reg_1865;
wire   [5:0] trunc_ln371_2_fu_751_p1;
reg   [5:0] trunc_ln371_2_reg_1871;
wire   [0:0] grp_fu_510_p2;
reg   [0:0] icmp_ln100_5_reg_1879;
reg   [0:0] icmp_ln100_7_reg_1884;
wire   [0:0] icmp_ln420_fu_761_p2;
reg   [0:0] icmp_ln420_reg_1889;
wire   [0:0] icmp_ln426_fu_767_p2;
reg   [0:0] icmp_ln426_reg_1893;
wire   [10:0] expDiff_2_fu_779_p3;
reg   [10:0] expDiff_2_reg_1898;
wire   [5:0] trunc_ln371_1_fu_787_p1;
reg   [5:0] trunc_ln371_1_reg_1905;
reg   [0:0] icmp_ln100_1_reg_1913;
wire   [0:0] and_ln100_1_fu_821_p2;
reg   [0:0] and_ln100_1_reg_1918;
wire   [63:0] grp_fu_534_p2;
wire    ap_CS_fsm_state8;
wire   [0:0] or_ln121_2_fu_857_p2;
wire   [63:0] select_ln123_5_fu_870_p3;
wire   [0:0] icmp_ln396_fu_877_p2;
reg   [0:0] icmp_ln396_reg_1942;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln398_fu_881_p2;
reg   [0:0] icmp_ln398_reg_1946;
wire   [63:0] zext_ln408_fu_885_p1;
wire    ap_CS_fsm_state10;
wire   [63:0] zext_ln77_1_fu_919_p1;
wire   [63:0] z_3_fu_968_p3;
wire   [63:0] zSig_1_fu_990_p2;
reg   [63:0] zSig_1_reg_1971;
wire    ap_CS_fsm_state11;
wire   [0:0] grp_fu_539_p2;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln291_fu_1006_p2;
reg   [0:0] icmp_ln291_reg_1981;
wire   [0:0] icmp_ln265_fu_1034_p2;
reg   [0:0] icmp_ln265_reg_1986;
reg   [7:0] tmp_14_reg_1992;
reg   [7:0] tmp_15_reg_1998;
wire    ap_CS_fsm_state19;
wire   [0:0] or_ln121_1_fu_1123_p2;
wire   [63:0] select_ln123_3_fu_1137_p3;
wire   [63:0] or_ln146_fu_1153_p2;
wire    ap_CS_fsm_state20;
wire   [63:0] zext_ln426_fu_1174_p1;
wire    ap_CS_fsm_state21;
wire   [0:0] icmp_ln67_fu_1178_p2;
reg   [0:0] icmp_ln67_reg_2032;
wire   [0:0] icmp_ln71_fu_1192_p2;
reg   [0:0] icmp_ln71_reg_2036;
wire   [63:0] zext_ln77_fu_1204_p1;
wire   [0:0] icmp_ln73_fu_1232_p2;
reg   [0:0] icmp_ln73_reg_2045;
wire   [0:0] trunc_ln73_fu_1238_p1;
reg   [0:0] trunc_ln73_reg_2050;
reg   [62:0] tmp_reg_2055;
wire   [63:0] zSig_fu_1278_p2;
reg   [63:0] zSig_reg_2060;
wire    ap_CS_fsm_state22;
wire   [11:0] zExp_fu_1288_p2;
reg   [11:0] zExp_reg_2065;
wire    ap_CS_fsm_state23;
wire   [0:0] icmp_ln270_fu_1294_p2;
reg   [0:0] icmp_ln270_reg_2071;
wire  signed [11:0] sext_ln246_fu_1358_p1;
reg  signed [11:0] sext_ln246_reg_2081;
wire    ap_CS_fsm_state24;
wire   [11:0] sub_ln249_fu_1362_p2;
reg   [11:0] sub_ln249_reg_2086;
wire   [5:0] trunc_ln249_fu_1367_p1;
reg   [5:0] trunc_ln249_reg_2097;
wire   [63:0] shl_ln249_fu_1379_p2;
reg   [63:0] shl_ln249_reg_2102;
wire   [9:0] roundBits_fu_1385_p1;
reg   [9:0] roundBits_reg_2113;
wire   [0:0] icmp_ln204_fu_1389_p2;
reg   [0:0] icmp_ln204_reg_2119;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln206_fu_1394_p2;
reg   [0:0] icmp_ln206_reg_2123;
wire   [0:0] and_ln207_fu_1417_p2;
reg   [0:0] and_ln207_reg_2127;
wire   [0:0] tmp_17_fu_1423_p3;
reg   [0:0] tmp_17_reg_2131;
wire   [63:0] z_6_fu_1498_p3;
wire   [63:0] zext_ln77_2_fu_1511_p1;
wire   [0:0] xor_ln220_fu_1531_p2;
wire    ap_CS_fsm_state26;
wire   [31:0] select_ln220_fu_1537_p3;
wire   [0:0] icmp_ln224_fu_1544_p2;
reg   [0:0] icmp_ln224_reg_2161;
wire   [53:0] and_ln227_fu_1586_p2;
reg   [53:0] and_ln227_reg_2167;
wire   [31:0] or_ln69_1_fu_1669_p2;
wire    ap_CS_fsm_state28;
wire   [63:0] or_ln146_1_fu_1682_p2;
wire    ap_CS_fsm_state35;
wire   [0:0] or_ln121_fu_1718_p2;
wire   [63:0] select_ln123_1_fu_1731_p3;
reg   [10:0] bExp_1_reg_199;
reg   [10:0] aExp_1_reg_211;
reg   [63:0] z_9_reg_223;
wire   [0:0] icmp_ln67_1_fu_893_p2;
wire   [0:0] icmp_ln71_1_fu_908_p2;
reg   [63:0] ap_phi_mux_aSig_4_phi_fu_237_p4;
reg   [63:0] aSig_4_reg_234;
wire   [62:0] bSig_4_fu_976_p4;
reg   [62:0] ap_phi_mux_empty_29_phi_fu_247_p4;
reg   [62:0] empty_29_reg_244;
reg   [10:0] bExp_3_reg_253;
reg   [10:0] aExp_3_reg_264;
reg   [63:0] ap_phi_mux_zSig_2_phi_fu_278_p4;
reg   [63:0] zSig_2_reg_275;
wire   [63:0] z_fu_1256_p3;
reg   [63:0] ap_phi_mux_z_10_phi_fu_288_p6;
reg   [63:0] z_10_reg_285;
reg   [63:0] ap_phi_mux_bSig_3_phi_fu_299_p4;
reg   [63:0] bSig_3_reg_296;
wire   [62:0] aSig_2_fu_1264_p4;
reg   [62:0] ap_phi_mux_empty_30_phi_fu_309_p4;
reg   [62:0] empty_30_reg_306;
reg   [10:0] zExp_2_reg_315;
reg   [0:0] zSign_assign_1_reg_326;
reg   [63:0] z_8_reg_336;
wire   [0:0] icmp_ln67_2_fu_1435_p2;
wire   [0:0] icmp_ln71_2_fu_1449_p2;
reg   [63:0] ap_phi_mux_empty_31_phi_fu_350_p6;
reg   [63:0] empty_31_reg_347;
wire   [9:0] roundBits_1_fu_1515_p1;
reg   [9:0] ap_phi_mux_roundBits_2_phi_fu_362_p6;
reg   [9:0] roundBits_2_reg_359;
reg   [0:0] float_exception_flags_flag_4_reg_370;
reg   [31:0] float_exception_flags_loc_1_reg_384;
reg   [11:0] zExp_assign_2_reg_395;
reg   [0:0] ap_phi_mux_float_exception_flags_flag_6_phi_fu_413_p24;
reg   [0:0] float_exception_flags_flag_6_reg_408;
wire   [0:0] and_ln100_9_fu_852_p2;
wire   [0:0] icmp_ln386_fu_671_p2;
wire   [0:0] icmp_ln422_fu_791_p2;
wire   [0:0] or_ln224_fu_1592_p2;
wire    ap_CS_fsm_state27;
wire   [0:0] and_ln100_5_fu_1118_p2;
reg   [31:0] ap_phi_mux_float_exception_flags_new_6_phi_fu_448_p24;
reg   [31:0] float_exception_flags_new_6_reg_444;
wire   [31:0] or_ln224_1_fu_1617_p3;
reg   [63:0] ap_phi_mux_retval_0_phi_fu_482_p24;
reg   [63:0] retval_0_reg_477;
wire   [63:0] add_ln146_fu_1656_p2;
wire   [63:0] zext_ln275_fu_1305_p1;
wire   [50:0] empty_26_fu_558_p1;
wire   [0:0] icmp_ln404_fu_755_p2;
wire   [50:0] empty_fu_553_p1;
wire   [11:0] zext_ln369_fu_581_p1;
wire   [11:0] zext_ln369_1_fu_595_p1;
wire   [11:0] expDiff_fu_599_p2;
wire   [61:0] or_ln386_fu_665_p2;
wire   [11:0] tmp_10_fu_677_p4;
wire   [62:0] and_ln100_8_fu_687_p3;
wire   [0:0] icmp_ln100_8_fu_695_p2;
wire   [0:0] icmp_ln408_fu_713_p2;
wire   [62:0] aSig_1_fu_725_p4;
wire   [11:0] expDiff_3_fu_719_p2;
wire   [10:0] trunc_ln371_fu_605_p1;
wire   [10:0] expDiff_1_fu_773_p2;
wire   [11:0] tmp_8_fu_797_p4;
wire   [62:0] and_ln100_2_fu_807_p3;
wire   [0:0] icmp_ln100_2_fu_815_p2;
wire   [63:0] shl_ln87_2_fu_827_p2;
wire   [11:0] grp_fu_520_p4;
wire   [62:0] and_ln100_s_fu_838_p3;
wire   [0:0] icmp_ln100_10_fu_846_p2;
wire   [0:0] icmp_ln87_2_fu_832_p2;
wire   [63:0] grp_fu_529_p2;
wire   [63:0] select_ln123_4_fu_862_p3;
wire   [11:0] sub_ln412_fu_888_p2;
wire   [5:0] tmp_7_fu_898_p4;
wire   [0:0] z_4_fu_914_p2;
wire   [63:0] zext_ln73_2_fu_923_p1;
wire   [63:0] zext_ln73_3_fu_933_p1;
wire   [63:0] shl_ln73_1_fu_936_p2;
wire   [63:0] lshr_ln73_1_fu_927_p2;
wire   [0:0] trunc_ln73_1_fu_948_p1;
wire   [0:0] icmp_ln73_1_fu_942_p2;
wire   [62:0] tmp_1_fu_958_p4;
wire   [0:0] or_ln73_1_fu_952_p2;
wire   [63:0] zext_ln370_5_fu_986_p1;
wire   [31:0] tmp_12_fu_996_p4;
wire   [31:0] trunc_ln291_fu_1012_p1;
wire   [31:0] select_ln291_fu_1016_p3;
wire   [15:0] tmp_13_fu_1024_p4;
wire   [31:0] shl_ln268_fu_1040_p2;
wire   [31:0] select_ln265_1_fu_1046_p3;
wire   [11:0] grp_fu_544_p4;
wire   [62:0] and_ln100_4_fu_1074_p3;
wire   [0:0] icmp_ln100_4_fu_1082_p2;
wire   [63:0] shl_ln87_1_fu_1093_p2;
wire   [62:0] and_ln100_6_fu_1104_p3;
wire   [0:0] icmp_ln100_6_fu_1112_p2;
wire   [0:0] and_ln100_3_fu_1088_p2;
wire   [0:0] icmp_ln87_1_fu_1098_p2;
wire   [63:0] select_ln123_2_fu_1129_p3;
wire   [63:0] shl_ln1_fu_1145_p3;
wire   [62:0] bSig_1_fu_1159_p4;
wire   [62:0] select_ln426_fu_1168_p3;
wire   [4:0] tmp_5_fu_1183_p4;
wire   [0:0] z_1_fu_1198_p2;
wire   [63:0] zext_ln73_fu_1208_p1;
wire   [5:0] sub_ln73_fu_1217_p2;
wire   [63:0] zext_ln73_1_fu_1222_p1;
wire   [63:0] shl_ln73_fu_1226_p2;
wire   [63:0] lshr_ln73_fu_1211_p2;
wire   [0:0] or_ln73_fu_1252_p2;
wire   [63:0] zext_ln370_4_fu_1274_p1;
wire   [11:0] zext_ln367_fu_1284_p1;
wire   [7:0] select_ln270_fu_1299_p3;
wire   [4:0] shiftCount_1_fu_1317_p3;
wire   [4:0] shiftCount_fu_1310_p3;
wire   [4:0] shiftCount_2_fu_1324_p3;
wire   [6:0] select_ln248_fu_1339_p3;
wire   [6:0] zext_ln270_fu_1331_p1;
wire   [6:0] add_ln248_fu_1346_p2;
wire   [6:0] zext_ln262_fu_1335_p1;
wire  signed [6:0] shiftCount_3_fu_1352_p2;
wire  signed [31:0] sext_ln249_fu_1371_p1;
wire   [63:0] zext_ln249_fu_1375_p1;
wire   [63:0] add_ln207_fu_1404_p2;
wire   [0:0] icmp_ln207_fu_1399_p2;
wire   [0:0] tmp_16_fu_1409_p3;
wire   [11:0] sub_ln217_fu_1430_p2;
wire   [1:0] tmp_18_fu_1439_p4;
wire   [63:0] zext_ln73_4_fu_1455_p1;
wire   [63:0] zext_ln73_5_fu_1464_p1;
wire   [63:0] shl_ln73_2_fu_1467_p2;
wire   [63:0] lshr_ln73_2_fu_1459_p2;
wire   [0:0] trunc_ln73_2_fu_1478_p1;
wire   [0:0] icmp_ln73_2_fu_1472_p2;
wire   [62:0] tmp_2_fu_1488_p4;
wire   [0:0] or_ln73_2_fu_1482_p2;
wire   [0:0] z_7_fu_1506_p2;
wire   [0:0] icmp_ln220_fu_1520_p2;
wire   [31:0] or_ln69_2_fu_1526_p2;
wire   [63:0] add_ln226_fu_1550_p2;
wire   [0:0] icmp_ln227_fu_1566_p2;
wire   [1:0] zext_ln227_fu_1572_p1;
wire   [1:0] xor_ln227_fu_1576_p2;
wire   [53:0] trunc_ln5_fu_1556_p4;
wire  signed [53:0] sext_ln227_fu_1582_p1;
wire   [0:0] trunc_ln224_fu_1598_p1;
wire   [30:0] tmp_3_fu_1607_p4;
wire   [0:0] or_ln224_2_fu_1602_p2;
wire   [0:0] icmp_ln228_fu_1626_p2;
wire   [11:0] select_ln146_fu_1631_p3;
wire   [63:0] shl_ln146_2_fu_1639_p3;
wire   [63:0] or_ln146_2_fu_1647_p4;
wire   [63:0] shl_ln146_1_fu_1674_p3;
wire   [62:0] and_ln_fu_1688_p3;
wire   [0:0] icmp_ln100_fu_1696_p2;
wire   [63:0] shl_ln87_fu_1707_p2;
wire   [0:0] and_ln100_fu_1702_p2;
wire   [0:0] icmp_ln87_fu_1712_p2;
wire   [63:0] select_ln123_fu_1723_p3;
reg   [63:0] ap_return_preg;
reg   [34:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_condition_1516;
reg    ap_condition_360;
reg    ap_condition_368;
reg    ap_condition_1286;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 35'd1;
#0 ap_return_preg = 64'd0;
end

local_sin_float64_mul_countLeadingZerosHigh_ROM_AUTO_1R #(
    .DataWidth( 4 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
countLeadingZerosHigh_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(countLeadingZerosHigh_address0),
    .ce0(countLeadingZerosHigh_ce0),
    .q0(countLeadingZerosHigh_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 64'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            ap_return_preg <= ap_phi_mux_retval_0_phi_fu_482_p24;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1516)) begin
        if ((~(11'd2047 == aExp_fu_571_p4) & ~(11'd0 == aExp_fu_571_p4))) begin
            aExp_1_reg_211 <= {{a[62:52]}};
        end else if ((11'd0 == aExp_fu_571_p4)) begin
            aExp_1_reg_211 <= 11'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln396_fu_877_p2 == 1'd1))) begin
        aExp_3_reg_264 <= aExp_1_reg_211;
    end else if (((icmp_ln380_reg_1817 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        aExp_3_reg_264 <= aExp_reg_1772;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln398_fu_881_p2 == 1'd1) & (icmp_ln396_fu_877_p2 == 1'd0))) begin
        aSig_4_reg_234 <= zext_ln370_reg_1790;
    end else if (((1'b1 == ap_CS_fsm_state11) & (tmp_4_reg_1837 == 1'd1))) begin
        aSig_4_reg_234 <= z_9_reg_223;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1516)) begin
        if ((~(11'd2047 == aExp_fu_571_p4) & ~(11'd0 == aExp_fu_571_p4))) begin
            bExp_1_reg_199 <= {{b[62:52]}};
        end else if ((11'd0 == aExp_fu_571_p4)) begin
            bExp_1_reg_199 <= 11'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln398_fu_881_p2 == 1'd1) & (icmp_ln396_fu_877_p2 == 1'd0))) begin
        bExp_3_reg_253 <= bExp_1_reg_199;
    end else if (((1'b1 == ap_CS_fsm_state11) & (tmp_4_reg_1837 == 1'd1))) begin
        bExp_3_reg_253 <= bExp_reg_1778;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln396_fu_877_p2 == 1'd1))) begin
        bSig_3_reg_296 <= zext_ln370_2_reg_1806;
    end else if (((icmp_ln380_reg_1817 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        bSig_3_reg_296 <= ap_phi_mux_z_10_phi_fu_288_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln398_fu_881_p2 == 1'd1) & (icmp_ln396_fu_877_p2 == 1'd0))) begin
                empty_29_reg_244[62 : 10] <= zext_ln370_3_reg_1811[62 : 10];
    end else if (((1'b1 == ap_CS_fsm_state11) & (tmp_4_reg_1837 == 1'd1))) begin
                empty_29_reg_244[62 : 10] <= bSig_4_fu_976_p4[62 : 10];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln396_fu_877_p2 == 1'd1))) begin
                empty_30_reg_306[62 : 10] <= zext_ln370_1_reg_1795[62 : 10];
    end else if (((icmp_ln380_reg_1817 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                empty_30_reg_306[62 : 10] <= aSig_2_fu_1264_p4[62 : 10];
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln204_fu_1389_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((1'd0 == and_ln207_fu_1417_p2) & (tmp_17_fu_1423_p3 == 1'd0) & (icmp_ln206_fu_1394_p2 == 1'd0) & (icmp_ln204_fu_1389_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25)))) begin
        empty_31_reg_347 <= shl_ln249_reg_2102;
    end else if (((tmp_17_reg_2131 == 1'd1) & (icmp_ln204_reg_2119 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        empty_31_reg_347 <= z_8_reg_336;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln204_fu_1389_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((1'd0 == and_ln207_fu_1417_p2) & (tmp_17_fu_1423_p3 == 1'd0) & (icmp_ln206_fu_1394_p2 == 1'd0) & (icmp_ln204_fu_1389_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25)))) begin
        float_exception_flags_flag_4_reg_370 <= 1'd0;
    end else if (((tmp_17_reg_2131 == 1'd1) & (icmp_ln204_reg_2119 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        float_exception_flags_flag_4_reg_370 <= xor_ln220_fu_1531_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln100_5_fu_1118_p2) & (1'b1 == ap_CS_fsm_state19)) | ((1'd1 == and_ln100_5_fu_1118_p2) & (1'b1 == ap_CS_fsm_state19)))) begin
        float_exception_flags_flag_6_reg_408 <= or_ln121_1_fu_1123_p2;
    end else if (((1'b1 == ap_CS_fsm_state27) & (((((((((icmp_ln380_reg_1817 == 1'd1) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln420_reg_1889 == 1'd0)) | ((icmp_ln380_reg_1817 == 1'd1) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln420_reg_1889 == 1'd0))) | ((icmp_ln380_reg_1817 == 1'd0) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln402_reg_1855 == 1'd0) & (tmp_4_reg_1837 == 1'd1))) | ((icmp_ln380_reg_1817 == 1'd0) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln402_reg_1855 == 1'd0) & (tmp_4_reg_1837 == 1'd1))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln398_reg_1946 == 1'd1) & (tmp_4_reg_1837 == 1'd0))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln398_reg_1946 == 1'd1) & (tmp_4_reg_1837 == 1'd0))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln396_reg_1942 
    == 1'd1) & (tmp_4_reg_1837 == 1'd0))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln396_reg_1942 == 1'd1) & (tmp_4_reg_1837 == 1'd0))))) begin
        float_exception_flags_flag_6_reg_408 <= or_ln224_fu_1592_p2;
    end else if ((((1'd0 == and_ln100_1_reg_1918) & (1'b1 == ap_CS_fsm_state35)) | ((1'd1 == and_ln100_1_reg_1918) & (1'b1 == ap_CS_fsm_state35)))) begin
        float_exception_flags_flag_6_reg_408 <= or_ln121_fu_1718_p2;
    end else if (((1'b1 == ap_CS_fsm_state20) | ((icmp_ln380_fu_641_p2 == 1'd1) & (icmp_ln422_fu_791_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln420_fu_761_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln398_fu_881_p2 == 1'd0) & (icmp_ln396_fu_877_p2 == 1'd0)))) begin
        float_exception_flags_flag_6_reg_408 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state28) | ((icmp_ln380_fu_641_p2 == 1'd0) & (icmp_ln386_fu_671_p2 == 1'd1) & (ap_start == 1'b1) & (11'd2047 == aExp_fu_571_p4) & (1'b1 == ap_CS_fsm_state1) & (tmp_4_fu_657_p3 == 1'd0)))) begin
        float_exception_flags_flag_6_reg_408 <= 1'd1;
    end else if ((((1'd0 == and_ln100_9_fu_852_p2) & (1'b1 == ap_CS_fsm_state8)) | ((1'd1 == and_ln100_9_fu_852_p2) & (1'b1 == ap_CS_fsm_state8)))) begin
        float_exception_flags_flag_6_reg_408 <= or_ln121_2_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln204_fu_1389_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((1'd0 == and_ln207_fu_1417_p2) & (tmp_17_fu_1423_p3 == 1'd0) & (icmp_ln206_fu_1394_p2 == 1'd0) & (icmp_ln204_fu_1389_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25)))) begin
        float_exception_flags_loc_1_reg_384 <= float_exception_flags_i;
    end else if (((tmp_17_reg_2131 == 1'd1) & (icmp_ln204_reg_2119 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        float_exception_flags_loc_1_reg_384 <= select_ln220_fu_1537_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (((((((((icmp_ln380_reg_1817 == 1'd1) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln420_reg_1889 == 1'd0)) | ((icmp_ln380_reg_1817 == 1'd1) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln420_reg_1889 == 1'd0))) | ((icmp_ln380_reg_1817 == 1'd0) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln402_reg_1855 == 1'd0) & (tmp_4_reg_1837 == 1'd1))) | ((icmp_ln380_reg_1817 == 1'd0) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln402_reg_1855 == 1'd0) & (tmp_4_reg_1837 == 1'd1))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln398_reg_1946 == 1'd1) & (tmp_4_reg_1837 == 1'd0))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln398_reg_1946 == 1'd1) & (tmp_4_reg_1837 == 1'd0))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln396_reg_1942 
    == 1'd1) & (tmp_4_reg_1837 == 1'd0))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln396_reg_1942 == 1'd1) & (tmp_4_reg_1837 == 1'd0))))) begin
        float_exception_flags_new_6_reg_444 <= or_ln224_1_fu_1617_p3;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        float_exception_flags_new_6_reg_444 <= or_ln69_1_fu_1669_p2;
    end else if (((icmp_ln380_fu_641_p2 == 1'd0) & (icmp_ln386_fu_671_p2 == 1'd1) & (ap_start == 1'b1) & (11'd2047 == aExp_fu_571_p4) & (1'b1 == ap_CS_fsm_state1) & (tmp_4_fu_657_p3 == 1'd0))) begin
        float_exception_flags_new_6_reg_444 <= or_ln69_fu_651_p2;
    end else if ((((1'd0 == and_ln100_5_fu_1118_p2) & (1'b1 == ap_CS_fsm_state19)) | ((1'd1 == and_ln100_5_fu_1118_p2) & (1'b1 == ap_CS_fsm_state19)) | ((1'd0 == and_ln100_1_reg_1918) & (1'b1 == ap_CS_fsm_state35)) | ((1'd1 == and_ln100_1_reg_1918) & (1'b1 == ap_CS_fsm_state35)) | ((1'd0 == and_ln100_9_fu_852_p2) & (1'b1 == ap_CS_fsm_state8)) | ((1'd1 == and_ln100_9_fu_852_p2) & (1'b1 == ap_CS_fsm_state8)))) begin
        float_exception_flags_new_6_reg_444 <= or_ln69_reg_1826;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln398_fu_881_p2 == 1'd0) & (icmp_ln396_fu_877_p2 == 1'd0))) begin
        retval_0_reg_477 <= 64'd0;
    end else if (((1'd0 == and_ln100_5_fu_1118_p2) & (1'b1 == ap_CS_fsm_state19))) begin
        retval_0_reg_477 <= select_ln123_3_fu_1137_p3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        retval_0_reg_477 <= or_ln146_fu_1153_p2;
    end else if (((1'b1 == ap_CS_fsm_state27) & (((((((((icmp_ln380_reg_1817 == 1'd1) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln420_reg_1889 == 1'd0)) | ((icmp_ln380_reg_1817 == 1'd1) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln420_reg_1889 == 1'd0))) | ((icmp_ln380_reg_1817 == 1'd0) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln402_reg_1855 == 1'd0) & (tmp_4_reg_1837 == 1'd1))) | ((icmp_ln380_reg_1817 == 1'd0) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln402_reg_1855 == 1'd0) & (tmp_4_reg_1837 == 1'd1))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln398_reg_1946 == 1'd1) & (tmp_4_reg_1837 == 1'd0))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln398_reg_1946 == 1'd1) & (tmp_4_reg_1837 == 1'd0))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln396_reg_1942 
    == 1'd1) & (tmp_4_reg_1837 == 1'd0))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln396_reg_1942 == 1'd1) & (tmp_4_reg_1837 == 1'd0))))) begin
        retval_0_reg_477 <= add_ln146_fu_1656_p2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        retval_0_reg_477 <= or_ln146_1_fu_1682_p2;
    end else if (((1'd0 == and_ln100_1_reg_1918) & (1'b1 == ap_CS_fsm_state35))) begin
        retval_0_reg_477 <= select_ln123_1_fu_1731_p3;
    end else if (((icmp_ln380_fu_641_p2 == 1'd1) & (icmp_ln422_fu_791_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln420_fu_761_p2 == 1'd1))) begin
        retval_0_reg_477 <= a;
    end else if (((icmp_ln380_fu_641_p2 == 1'd0) & (icmp_ln386_fu_671_p2 == 1'd1) & (ap_start == 1'b1) & (11'd2047 == aExp_fu_571_p4) & (1'b1 == ap_CS_fsm_state1) & (tmp_4_fu_657_p3 == 1'd0))) begin
        retval_0_reg_477 <= 64'd9223372036854775807;
    end else if (((1'd0 == and_ln100_9_fu_852_p2) & (1'b1 == ap_CS_fsm_state8))) begin
        retval_0_reg_477 <= select_ln123_5_fu_870_p3;
    end else if ((((1'd1 == and_ln100_5_fu_1118_p2) & (1'b1 == ap_CS_fsm_state19)) | ((1'd1 == and_ln100_1_reg_1918) & (1'b1 == ap_CS_fsm_state35)) | ((1'd1 == and_ln100_9_fu_852_p2) & (1'b1 == ap_CS_fsm_state8)))) begin
        retval_0_reg_477 <= grp_fu_534_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln204_fu_1389_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((1'd0 == and_ln207_fu_1417_p2) & (tmp_17_fu_1423_p3 == 1'd0) & (icmp_ln206_fu_1394_p2 == 1'd0) & (icmp_ln204_fu_1389_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25)))) begin
        roundBits_2_reg_359 <= roundBits_reg_2113;
    end else if (((tmp_17_reg_2131 == 1'd1) & (icmp_ln204_reg_2119 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        roundBits_2_reg_359 <= roundBits_1_fu_1515_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        if ((1'b1 == ap_condition_368)) begin
            zExp_2_reg_315 <= bExp_3_reg_253;
        end else if ((1'b1 == ap_condition_360)) begin
            zExp_2_reg_315 <= aExp_3_reg_264;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln204_fu_1389_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((1'd0 == and_ln207_fu_1417_p2) & (tmp_17_fu_1423_p3 == 1'd0) & (icmp_ln206_fu_1394_p2 == 1'd0) & (icmp_ln204_fu_1389_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25)))) begin
        zExp_assign_2_reg_395 <= sub_ln249_reg_2086;
    end else if (((tmp_17_reg_2131 == 1'd1) & (icmp_ln204_reg_2119 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        zExp_assign_2_reg_395 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        if ((1'b1 == ap_condition_368)) begin
            zSig_2_reg_275 <= zSig_1_reg_1971;
        end else if ((1'b1 == ap_condition_360)) begin
            zSig_2_reg_275 <= zSig_reg_2060;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        if ((1'b1 == ap_condition_368)) begin
            zSign_assign_1_reg_326 <= grp_fu_539_p2;
        end else if ((1'b1 == ap_condition_360)) begin
            zSign_assign_1_reg_326 <= zSign;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln67_fu_1178_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        z_10_reg_285 <= zext_ln426_fu_1174_p1;
    end else if (((icmp_ln71_fu_1192_p2 == 1'd0) & (icmp_ln67_fu_1178_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        z_10_reg_285 <= zext_ln77_fu_1204_p1;
    end else if (((icmp_ln380_reg_1817 == 1'd1) & (icmp_ln71_reg_2036 == 1'd1) & (icmp_ln67_reg_2032 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        z_10_reg_285 <= z_fu_1256_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1286)) begin
        if ((icmp_ln67_2_fu_1435_p2 == 1'd1)) begin
            z_8_reg_336 <= shl_ln249_reg_2102;
        end else if (((icmp_ln71_2_fu_1449_p2 == 1'd1) & (icmp_ln67_2_fu_1435_p2 == 1'd0))) begin
            z_8_reg_336 <= zext_ln77_2_fu_1511_p1;
        end else if (((icmp_ln71_2_fu_1449_p2 == 1'd0) & (icmp_ln67_2_fu_1435_p2 == 1'd0))) begin
            z_8_reg_336 <= z_6_fu_1498_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        if ((icmp_ln67_1_fu_893_p2 == 1'd1)) begin
            z_9_reg_223 <= zext_ln408_fu_885_p1;
        end else if (((icmp_ln71_1_fu_908_p2 == 1'd0) & (icmp_ln67_1_fu_893_p2 == 1'd0))) begin
            z_9_reg_223 <= zext_ln77_1_fu_919_p1;
        end else if (((icmp_ln71_1_fu_908_p2 == 1'd1) & (icmp_ln67_1_fu_893_p2 == 1'd0))) begin
            z_9_reg_223 <= z_3_fu_968_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        aExp_reg_1772 <= {{a[62:52]}};
        aSig_reg_1784[61 : 10] <= aSig_fu_609_p3[61 : 10];
        and_ln100_1_reg_1918 <= and_ln100_1_fu_821_p2;
        and_ln100_7_reg_1844 <= and_ln100_7_fu_701_p2;
        bExp_reg_1778 <= {{b[62:52]}};
        bSig_reg_1800[61 : 10] <= bSig_fu_625_p3[61 : 10];
        empty_27_reg_1761 <= empty_27_fu_563_p1;
        empty_28_reg_1767 <= empty_28_fu_567_p1;
        expDiff_2_reg_1898 <= expDiff_2_fu_779_p3;
        expDiff_4_reg_1865 <= expDiff_4_fu_743_p3;
        float_exception_flags_load_reg_1821 <= float_exception_flags_i;
        icmp_ln100_11_reg_1850 <= grp_fu_515_p2;
        icmp_ln100_1_reg_1913 <= grp_fu_510_p2;
        icmp_ln100_5_reg_1879 <= grp_fu_510_p2;
        icmp_ln100_7_reg_1884 <= grp_fu_515_p2;
        icmp_ln380_reg_1817 <= icmp_ln380_fu_641_p2;
        icmp_ln402_reg_1855 <= icmp_ln402_fu_707_p2;
        icmp_ln420_reg_1889 <= icmp_ln420_fu_761_p2;
        icmp_ln426_reg_1893 <= icmp_ln426_fu_767_p2;
        or_ln69_reg_1826[3 : 0] <= or_ln69_fu_651_p2[3 : 0];
or_ln69_reg_1826[31 : 5] <= or_ln69_fu_651_p2[31 : 5];
        select_ln408_reg_1859[62 : 10] <= select_ln408_fu_735_p3[62 : 10];
        tmp_4_reg_1837 <= expDiff_fu_599_p2[32'd11];
        trunc_ln371_1_reg_1905 <= trunc_ln371_1_fu_787_p1;
        trunc_ln371_2_reg_1871 <= trunc_ln371_2_fu_751_p1;
        zext_ln370_1_reg_1795[61 : 10] <= zext_ln370_1_fu_621_p1[61 : 10];
        zext_ln370_2_reg_1806[61 : 10] <= zext_ln370_2_fu_633_p1[61 : 10];
        zext_ln370_3_reg_1811[61 : 10] <= zext_ln370_3_fu_637_p1[61 : 10];
        zext_ln370_reg_1790[61 : 10] <= zext_ln370_fu_617_p1[61 : 10];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        and_ln207_reg_2127 <= and_ln207_fu_1417_p2;
        icmp_ln204_reg_2119 <= icmp_ln204_fu_1389_p2;
        icmp_ln206_reg_2123 <= icmp_ln206_fu_1394_p2;
        tmp_17_reg_2131 <= sub_ln249_reg_2086[32'd11];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        and_ln227_reg_2167 <= and_ln227_fu_1586_p2;
        icmp_ln224_reg_2161 <= icmp_ln224_fu_1544_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        icmp_ln265_reg_1986 <= icmp_ln265_fu_1034_p2;
        icmp_ln291_reg_1981 <= icmp_ln291_fu_1006_p2;
        tmp_14_reg_1992 <= {{select_ln265_1_fu_1046_p3[31:24]}};
        tmp_15_reg_1998 <= {{select_ln265_1_fu_1046_p3[23:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        icmp_ln270_reg_2071 <= icmp_ln270_fu_1294_p2;
        zExp_reg_2065 <= zExp_fu_1288_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        icmp_ln396_reg_1942 <= icmp_ln396_fu_877_p2;
        icmp_ln398_reg_1946 <= icmp_ln398_fu_881_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        icmp_ln67_reg_2032 <= icmp_ln67_fu_1178_p2;
        icmp_ln71_reg_2036 <= icmp_ln71_fu_1192_p2;
        icmp_ln73_reg_2045 <= icmp_ln73_fu_1232_p2;
        tmp_reg_2055 <= {{lshr_ln73_fu_1211_p2[63:1]}};
        trunc_ln73_reg_2050 <= trunc_ln73_fu_1238_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        roundBits_reg_2113 <= roundBits_fu_1385_p1;
        sext_ln246_reg_2081 <= sext_ln246_fu_1358_p1;
        shl_ln249_reg_2102 <= shl_ln249_fu_1379_p2;
        sub_ln249_reg_2086 <= sub_ln249_fu_1362_p2;
        trunc_ln249_reg_2097 <= trunc_ln249_fu_1367_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        zSig_1_reg_1971 <= zSig_1_fu_990_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        zSig_reg_2060 <= zSig_fu_1278_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (tmp_4_reg_1837 == 1'd1))) begin
        ap_phi_mux_aSig_4_phi_fu_237_p4 = z_9_reg_223;
    end else begin
        ap_phi_mux_aSig_4_phi_fu_237_p4 = aSig_4_reg_234;
    end
end

always @ (*) begin
    if (((icmp_ln380_reg_1817 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        ap_phi_mux_bSig_3_phi_fu_299_p4 = ap_phi_mux_z_10_phi_fu_288_p6;
    end else begin
        ap_phi_mux_bSig_3_phi_fu_299_p4 = bSig_3_reg_296;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (tmp_4_reg_1837 == 1'd1))) begin
        ap_phi_mux_empty_29_phi_fu_247_p4 = bSig_4_fu_976_p4;
    end else begin
        ap_phi_mux_empty_29_phi_fu_247_p4 = empty_29_reg_244;
    end
end

always @ (*) begin
    if (((icmp_ln380_reg_1817 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        ap_phi_mux_empty_30_phi_fu_309_p4 = aSig_2_fu_1264_p4;
    end else begin
        ap_phi_mux_empty_30_phi_fu_309_p4 = empty_30_reg_306;
    end
end

always @ (*) begin
    if (((tmp_17_reg_2131 == 1'd1) & (icmp_ln204_reg_2119 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_phi_mux_empty_31_phi_fu_350_p6 = z_8_reg_336;
    end else begin
        ap_phi_mux_empty_31_phi_fu_350_p6 = empty_31_reg_347;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) & (((((((((icmp_ln380_reg_1817 == 1'd1) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln420_reg_1889 == 1'd0)) | ((icmp_ln380_reg_1817 == 1'd1) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln420_reg_1889 == 1'd0))) | ((icmp_ln380_reg_1817 == 1'd0) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln402_reg_1855 == 1'd0) & (tmp_4_reg_1837 == 1'd1))) | ((icmp_ln380_reg_1817 == 1'd0) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln402_reg_1855 == 1'd0) & (tmp_4_reg_1837 == 1'd1))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln398_reg_1946 == 1'd1) & (tmp_4_reg_1837 == 1'd0))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln398_reg_1946 == 1'd1) & (tmp_4_reg_1837 == 1'd0))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln396_reg_1942 
    == 1'd1) & (tmp_4_reg_1837 == 1'd0))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln396_reg_1942 == 1'd1) & (tmp_4_reg_1837 == 1'd0))))) begin
        ap_phi_mux_float_exception_flags_flag_6_phi_fu_413_p24 = or_ln224_fu_1592_p2;
    end else begin
        ap_phi_mux_float_exception_flags_flag_6_phi_fu_413_p24 = float_exception_flags_flag_6_reg_408;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) & (((((((((icmp_ln380_reg_1817 == 1'd1) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln420_reg_1889 == 1'd0)) | ((icmp_ln380_reg_1817 == 1'd1) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln420_reg_1889 == 1'd0))) | ((icmp_ln380_reg_1817 == 1'd0) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln402_reg_1855 == 1'd0) & (tmp_4_reg_1837 == 1'd1))) | ((icmp_ln380_reg_1817 == 1'd0) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln402_reg_1855 == 1'd0) & (tmp_4_reg_1837 == 1'd1))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln398_reg_1946 == 1'd1) & (tmp_4_reg_1837 == 1'd0))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln398_reg_1946 == 1'd1) & (tmp_4_reg_1837 == 1'd0))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln396_reg_1942 
    == 1'd1) & (tmp_4_reg_1837 == 1'd0))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln396_reg_1942 == 1'd1) & (tmp_4_reg_1837 == 1'd0))))) begin
        ap_phi_mux_float_exception_flags_new_6_phi_fu_448_p24 = or_ln224_1_fu_1617_p3;
    end else begin
        ap_phi_mux_float_exception_flags_new_6_phi_fu_448_p24 = float_exception_flags_new_6_reg_444;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) & (((((((((icmp_ln380_reg_1817 == 1'd1) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln420_reg_1889 == 1'd0)) | ((icmp_ln380_reg_1817 == 1'd1) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln420_reg_1889 == 1'd0))) | ((icmp_ln380_reg_1817 == 1'd0) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln402_reg_1855 == 1'd0) & (tmp_4_reg_1837 == 1'd1))) | ((icmp_ln380_reg_1817 == 1'd0) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln402_reg_1855 == 1'd0) & (tmp_4_reg_1837 == 1'd1))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln398_reg_1946 == 1'd1) & (tmp_4_reg_1837 == 1'd0))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln398_reg_1946 == 1'd1) & (tmp_4_reg_1837 == 1'd0))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (1'd0 == and_ln207_reg_2127) & (icmp_ln206_reg_2123 == 1'd0) & (icmp_ln396_reg_1942 
    == 1'd1) & (tmp_4_reg_1837 == 1'd0))) | (~(11'd2047 == aExp_reg_1772) & (icmp_ln380_reg_1817 == 1'd0) & (icmp_ln204_reg_2119 == 1'd0) & (icmp_ln396_reg_1942 == 1'd1) & (tmp_4_reg_1837 == 1'd0))))) begin
        ap_phi_mux_retval_0_phi_fu_482_p24 = add_ln146_fu_1656_p2;
    end else begin
        ap_phi_mux_retval_0_phi_fu_482_p24 = retval_0_reg_477;
    end
end

always @ (*) begin
    if (((tmp_17_reg_2131 == 1'd1) & (icmp_ln204_reg_2119 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_phi_mux_roundBits_2_phi_fu_362_p6 = roundBits_1_fu_1515_p1;
    end else begin
        ap_phi_mux_roundBits_2_phi_fu_362_p6 = roundBits_2_reg_359;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        if ((1'b1 == ap_condition_368)) begin
            ap_phi_mux_zSig_2_phi_fu_278_p4 = zSig_1_reg_1971;
        end else if ((1'b1 == ap_condition_360)) begin
            ap_phi_mux_zSig_2_phi_fu_278_p4 = zSig_reg_2060;
        end else begin
            ap_phi_mux_zSig_2_phi_fu_278_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_zSig_2_phi_fu_278_p4 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln380_reg_1817 == 1'd1) & (icmp_ln71_reg_2036 == 1'd1) & (icmp_ln67_reg_2032 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        ap_phi_mux_z_10_phi_fu_288_p6 = z_fu_1256_p3;
    end else begin
        ap_phi_mux_z_10_phi_fu_288_p6 = z_10_reg_285;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        ap_return = ap_phi_mux_retval_0_phi_fu_482_p24;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        countLeadingZerosHigh_ce0 = 1'b1;
    end else begin
        countLeadingZerosHigh_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_float_exception_flags_flag_6_phi_fu_413_p24 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        float_exception_flags_o = ap_phi_mux_float_exception_flags_new_6_phi_fu_448_p24;
    end else begin
        float_exception_flags_o = float_exception_flags_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_float_exception_flags_flag_6_phi_fu_413_p24 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        float_exception_flags_o_ap_vld = 1'b1;
    end else begin
        float_exception_flags_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln380_fu_641_p2 == 1'd1) & (icmp_ln422_fu_791_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln420_fu_761_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else if (((icmp_ln380_fu_641_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln420_fu_761_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((icmp_ln380_fu_641_p2 == 1'd0) & (icmp_ln404_fu_755_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln402_fu_707_p2 == 1'd1) & (tmp_4_fu_657_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if (((icmp_ln380_fu_641_p2 == 1'd0) & (icmp_ln404_fu_755_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln402_fu_707_p2 == 1'd1) & (tmp_4_fu_657_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((icmp_ln380_fu_641_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln402_fu_707_p2 == 1'd0) & (tmp_4_fu_657_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((icmp_ln380_fu_641_p2 == 1'd1) & (icmp_ln422_fu_791_p2 == 1'd1) & (icmp_ln420_fu_761_p2 == 1'd1)) | ((icmp_ln380_fu_641_p2 == 1'd0) & (icmp_ln386_fu_671_p2 == 1'd1) & (11'd2047 == aExp_fu_571_p4) & (tmp_4_fu_657_p3 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else if (((icmp_ln380_fu_641_p2 == 1'd0) & (icmp_ln386_fu_671_p2 == 1'd0) & (ap_start == 1'b1) & (11'd2047 == aExp_fu_571_p4) & (1'b1 == ap_CS_fsm_state1) & (tmp_4_fu_657_p3 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~(11'd2047 == aExp_fu_571_p4) & (icmp_ln380_fu_641_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (tmp_4_fu_657_p3 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln398_fu_881_p2 == 1'd0) & (icmp_ln396_fu_877_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln398_fu_881_p2 == 1'd1) & (icmp_ln396_fu_877_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_CS_fsm_state25) & (((icmp_ln206_fu_1394_p2 == 1'd1) & (icmp_ln204_fu_1389_p2 == 1'd1)) | ((1'd1 == and_ln207_fu_1417_p2) & (icmp_ln204_fu_1389_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign aExp_fu_571_p4 = {{a[62:52]}};

assign aSig_1_fu_725_p4 = {{{{1'd1}, {empty_28_fu_567_p1}}}, {10'd0}};

assign aSig_2_fu_1264_p4 = {{{{1'd1}, {empty_28_reg_1767}}}, {10'd0}};

assign aSig_fu_609_p3 = {{empty_28_fu_567_p1}, {10'd0}};

assign add_ln146_fu_1656_p2 = (shl_ln146_2_fu_1639_p3 + or_ln146_2_fu_1647_p4);

assign add_ln207_fu_1404_p2 = (shl_ln249_reg_2102 + 64'd512);

assign add_ln226_fu_1550_p2 = (ap_phi_mux_empty_31_phi_fu_350_p6 + 64'd512);

assign add_ln248_fu_1346_p2 = (select_ln248_fu_1339_p3 + zext_ln270_fu_1331_p1);

assign and_ln100_1_fu_821_p2 = (icmp_ln100_2_fu_815_p2 & grp_fu_515_p2);

assign and_ln100_2_fu_807_p3 = {{tmp_8_fu_797_p4}, {51'd0}};

assign and_ln100_3_fu_1088_p2 = (icmp_ln100_5_reg_1879 & icmp_ln100_4_fu_1082_p2);

assign and_ln100_4_fu_1074_p3 = {{grp_fu_544_p4}, {51'd0}};

assign and_ln100_5_fu_1118_p2 = (icmp_ln100_7_reg_1884 & icmp_ln100_6_fu_1112_p2);

assign and_ln100_6_fu_1104_p3 = {{grp_fu_520_p4}, {51'd0}};

assign and_ln100_7_fu_701_p2 = (icmp_ln100_8_fu_695_p2 & grp_fu_510_p2);

assign and_ln100_8_fu_687_p3 = {{tmp_10_fu_677_p4}, {51'd0}};

assign and_ln100_9_fu_852_p2 = (icmp_ln100_11_reg_1850 & icmp_ln100_10_fu_846_p2);

assign and_ln100_fu_1702_p2 = (icmp_ln100_fu_1696_p2 & icmp_ln100_1_reg_1913);

assign and_ln100_s_fu_838_p3 = {{grp_fu_520_p4}, {51'd0}};

assign and_ln207_fu_1417_p2 = (tmp_16_fu_1409_p3 & icmp_ln207_fu_1399_p2);

assign and_ln227_fu_1586_p2 = (trunc_ln5_fu_1556_p4 & sext_ln227_fu_1582_p1);

assign and_ln_fu_1688_p3 = {{grp_fu_544_p4}, {51'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_condition_1286 = ((1'd0 == and_ln207_fu_1417_p2) & (tmp_17_fu_1423_p3 == 1'd1) & (icmp_ln206_fu_1394_p2 == 1'd0) & (icmp_ln204_fu_1389_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25));
end

always @ (*) begin
    ap_condition_1516 = ((icmp_ln380_fu_641_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (tmp_4_fu_657_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_360 = ((icmp_ln380_reg_1817 == 1'd1) | ((icmp_ln396_reg_1942 == 1'd1) & (tmp_4_reg_1837 == 1'd0)));
end

always @ (*) begin
    ap_condition_368 = (((icmp_ln380_reg_1817 == 1'd0) & (icmp_ln398_reg_1946 == 1'd1) & (icmp_ln396_reg_1942 == 1'd0)) | ((icmp_ln380_reg_1817 == 1'd0) & (tmp_4_reg_1837 == 1'd1)));
end

assign bExp_fu_585_p4 = {{b[62:52]}};

assign bSig_1_fu_1159_p4 = {{{{1'd1}, {empty_27_reg_1761}}}, {10'd0}};

assign bSig_4_fu_976_p4 = {{{{1'd1}, {empty_27_reg_1761}}}, {10'd0}};

assign bSig_fu_625_p3 = {{empty_27_fu_563_p1}, {10'd0}};

assign countLeadingZerosHigh_address0 = zext_ln275_fu_1305_p1;

assign empty_26_fu_558_p1 = a[50:0];

assign empty_27_fu_563_p1 = b[51:0];

assign empty_28_fu_567_p1 = a[51:0];

assign empty_fu_553_p1 = b[50:0];

assign expDiff_1_fu_773_p2 = (trunc_ln371_fu_605_p1 + 11'd2047);

assign expDiff_2_fu_779_p3 = ((icmp_ln426_fu_767_p2[0:0] == 1'b1) ? expDiff_1_fu_773_p2 : trunc_ln371_fu_605_p1);

assign expDiff_3_fu_719_p2 = (expDiff_fu_599_p2 + 12'd1);

assign expDiff_4_fu_743_p3 = ((icmp_ln408_fu_713_p2[0:0] == 1'b1) ? expDiff_3_fu_719_p2 : expDiff_fu_599_p2);

assign expDiff_fu_599_p2 = (zext_ln369_fu_581_p1 - zext_ln369_1_fu_595_p1);

assign grp_fu_510_p2 = ((empty_26_fu_558_p1 != 51'd0) ? 1'b1 : 1'b0);

assign grp_fu_515_p2 = ((empty_fu_553_p1 != 51'd0) ? 1'b1 : 1'b0);

assign grp_fu_520_p4 = {{b[62:51]}};

assign grp_fu_529_p2 = (64'd2251799813685248 | a);

assign grp_fu_534_p2 = (b | 64'd2251799813685248);

assign grp_fu_539_p2 = (zSign ^ 1'd1);

assign grp_fu_544_p4 = {{a[62:51]}};

assign icmp_ln100_10_fu_846_p2 = ((and_ln100_s_fu_838_p3 == 63'd9218868437227405312) ? 1'b1 : 1'b0);

assign icmp_ln100_2_fu_815_p2 = ((and_ln100_2_fu_807_p3 == 63'd9218868437227405312) ? 1'b1 : 1'b0);

assign icmp_ln100_4_fu_1082_p2 = ((and_ln100_4_fu_1074_p3 == 63'd9218868437227405312) ? 1'b1 : 1'b0);

assign icmp_ln100_6_fu_1112_p2 = ((and_ln100_6_fu_1104_p3 == 63'd9218868437227405312) ? 1'b1 : 1'b0);

assign icmp_ln100_8_fu_695_p2 = ((and_ln100_8_fu_687_p3 == 63'd9218868437227405312) ? 1'b1 : 1'b0);

assign icmp_ln100_fu_1696_p2 = ((and_ln_fu_1688_p3 == 63'd9218868437227405312) ? 1'b1 : 1'b0);

assign icmp_ln204_fu_1389_p2 = ((sub_ln249_reg_2086 > 12'd2044) ? 1'b1 : 1'b0);

assign icmp_ln206_fu_1394_p2 = (($signed(sub_ln249_reg_2086) > $signed(12'd2045)) ? 1'b1 : 1'b0);

assign icmp_ln207_fu_1399_p2 = ((sub_ln249_reg_2086 == 12'd2045) ? 1'b1 : 1'b0);

assign icmp_ln220_fu_1520_p2 = ((roundBits_1_fu_1515_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln224_fu_1544_p2 = ((ap_phi_mux_roundBits_2_phi_fu_362_p6 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln227_fu_1566_p2 = ((ap_phi_mux_roundBits_2_phi_fu_362_p6 == 10'd512) ? 1'b1 : 1'b0);

assign icmp_ln228_fu_1626_p2 = ((and_ln227_reg_2167 == 54'd0) ? 1'b1 : 1'b0);

assign icmp_ln265_fu_1034_p2 = ((tmp_13_fu_1024_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln270_fu_1294_p2 = ((tmp_14_reg_1992 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln291_fu_1006_p2 = ((tmp_12_fu_996_p4 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln380_fu_641_p2 = (($signed(expDiff_fu_599_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln386_fu_671_p2 = ((or_ln386_fu_665_p2 == 62'd0) ? 1'b1 : 1'b0);

assign icmp_ln396_fu_877_p2 = ((bSig_reg_1800 < aSig_reg_1784) ? 1'b1 : 1'b0);

assign icmp_ln398_fu_881_p2 = ((aSig_reg_1784 < bSig_reg_1800) ? 1'b1 : 1'b0);

assign icmp_ln402_fu_707_p2 = ((bExp_fu_585_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln404_fu_755_p2 = ((empty_27_fu_563_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln408_fu_713_p2 = ((aExp_fu_571_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln420_fu_761_p2 = ((aExp_fu_571_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln422_fu_791_p2 = ((empty_28_fu_567_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln426_fu_767_p2 = ((bExp_fu_585_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln67_1_fu_893_p2 = ((expDiff_4_reg_1865 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln67_2_fu_1435_p2 = ((zExp_reg_2065 == sext_ln246_reg_2081) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_1178_p2 = ((expDiff_2_reg_1898 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln71_1_fu_908_p2 = (($signed(tmp_7_fu_898_p4) < $signed(6'd1)) ? 1'b1 : 1'b0);

assign icmp_ln71_2_fu_1449_p2 = ((tmp_18_fu_1439_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_1192_p2 = ((tmp_5_fu_1183_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln73_1_fu_942_p2 = ((shl_ln73_1_fu_936_p2 != 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln73_2_fu_1472_p2 = ((shl_ln73_2_fu_1467_p2 != 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_1232_p2 = ((shl_ln73_fu_1226_p2 != 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_1_fu_1098_p2 = ((shl_ln87_1_fu_1093_p2 > 64'd18437736874454810624) ? 1'b1 : 1'b0);

assign icmp_ln87_2_fu_832_p2 = ((shl_ln87_2_fu_827_p2 > 64'd18437736874454810624) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_1712_p2 = ((shl_ln87_fu_1707_p2 > 64'd18437736874454810624) ? 1'b1 : 1'b0);

assign lshr_ln73_1_fu_927_p2 = zext_ln408_fu_885_p1 >> zext_ln73_2_fu_923_p1;

assign lshr_ln73_2_fu_1459_p2 = shl_ln249_reg_2102 >> zext_ln73_4_fu_1455_p1;

assign lshr_ln73_fu_1211_p2 = zext_ln426_fu_1174_p1 >> zext_ln73_fu_1208_p1;

assign or_ln121_1_fu_1123_p2 = (and_ln100_5_fu_1118_p2 | and_ln100_3_fu_1088_p2);

assign or_ln121_2_fu_857_p2 = (and_ln100_9_fu_852_p2 | and_ln100_7_reg_1844);

assign or_ln121_fu_1718_p2 = (and_ln100_fu_1702_p2 | and_ln100_1_reg_1918);

assign or_ln146_1_fu_1682_p2 = (shl_ln146_1_fu_1674_p3 | 64'd9218868437227405312);

assign or_ln146_2_fu_1647_p4 = {{{zSign_assign_1_reg_326}, {9'd0}}, {and_ln227_reg_2167}};

assign or_ln146_fu_1153_p2 = (shl_ln1_fu_1145_p3 | 64'd9218868437227405312);

assign or_ln224_1_fu_1617_p3 = {{tmp_3_fu_1607_p4}, {or_ln224_2_fu_1602_p2}};

assign or_ln224_2_fu_1602_p2 = (trunc_ln224_fu_1598_p1 | icmp_ln224_reg_2161);

assign or_ln224_fu_1592_p2 = (icmp_ln224_reg_2161 | float_exception_flags_flag_4_reg_370);

assign or_ln386_fu_665_p2 = (bSig_fu_625_p3 | aSig_fu_609_p3);

assign or_ln69_1_fu_1669_p2 = (float_exception_flags_load_reg_1821 | 32'd9);

assign or_ln69_2_fu_1526_p2 = (float_exception_flags_i | 32'd4);

assign or_ln69_fu_651_p2 = (float_exception_flags_i | 32'd16);

assign or_ln73_1_fu_952_p2 = (trunc_ln73_1_fu_948_p1 | icmp_ln73_1_fu_942_p2);

assign or_ln73_2_fu_1482_p2 = (trunc_ln73_2_fu_1478_p1 | icmp_ln73_2_fu_1472_p2);

assign or_ln73_fu_1252_p2 = (trunc_ln73_reg_2050 | icmp_ln73_reg_2045);

assign roundBits_1_fu_1515_p1 = z_8_reg_336[9:0];

assign roundBits_fu_1385_p1 = shl_ln249_fu_1379_p2[9:0];

assign select_ln123_1_fu_1731_p3 = ((and_ln100_fu_1702_p2[0:0] == 1'b1) ? grp_fu_529_p2 : select_ln123_fu_1723_p3);

assign select_ln123_2_fu_1129_p3 = ((icmp_ln87_1_fu_1098_p2[0:0] == 1'b1) ? grp_fu_534_p2 : grp_fu_529_p2);

assign select_ln123_3_fu_1137_p3 = ((and_ln100_3_fu_1088_p2[0:0] == 1'b1) ? grp_fu_529_p2 : select_ln123_2_fu_1129_p3);

assign select_ln123_4_fu_862_p3 = ((icmp_ln87_2_fu_832_p2[0:0] == 1'b1) ? grp_fu_534_p2 : grp_fu_529_p2);

assign select_ln123_5_fu_870_p3 = ((and_ln100_7_reg_1844[0:0] == 1'b1) ? grp_fu_529_p2 : select_ln123_4_fu_862_p3);

assign select_ln123_fu_1723_p3 = ((icmp_ln87_fu_1712_p2[0:0] == 1'b1) ? grp_fu_534_p2 : grp_fu_529_p2);

assign select_ln146_fu_1631_p3 = ((icmp_ln228_fu_1626_p2[0:0] == 1'b1) ? 12'd0 : zExp_assign_2_reg_395);

assign select_ln220_fu_1537_p3 = ((icmp_ln220_fu_1520_p2[0:0] == 1'b1) ? float_exception_flags_i : or_ln69_2_fu_1526_p2);

assign select_ln248_fu_1339_p3 = ((icmp_ln291_reg_1981[0:0] == 1'b1) ? 7'd31 : 7'd127);

assign select_ln265_1_fu_1046_p3 = ((icmp_ln265_fu_1034_p2[0:0] == 1'b1) ? shl_ln268_fu_1040_p2 : select_ln291_fu_1016_p3);

assign select_ln270_fu_1299_p3 = ((icmp_ln270_fu_1294_p2[0:0] == 1'b1) ? tmp_15_reg_1998 : tmp_14_reg_1992);

assign select_ln291_fu_1016_p3 = ((icmp_ln291_fu_1006_p2[0:0] == 1'b1) ? trunc_ln291_fu_1012_p1 : tmp_12_fu_996_p4);

assign select_ln408_fu_735_p3 = ((icmp_ln408_fu_713_p2[0:0] == 1'b1) ? zext_ln370_1_fu_621_p1 : aSig_1_fu_725_p4);

assign select_ln426_fu_1168_p3 = ((icmp_ln426_reg_1893[0:0] == 1'b1) ? zext_ln370_3_reg_1811 : bSig_1_fu_1159_p4);

assign sext_ln227_fu_1582_p1 = $signed(xor_ln227_fu_1576_p2);

assign sext_ln246_fu_1358_p1 = shiftCount_3_fu_1352_p2;

assign sext_ln249_fu_1371_p1 = shiftCount_3_fu_1352_p2;

assign shiftCount_1_fu_1317_p3 = ((icmp_ln265_reg_1986[0:0] == 1'b1) ? 5'd24 : 5'd8);

assign shiftCount_2_fu_1324_p3 = ((icmp_ln270_reg_2071[0:0] == 1'b1) ? shiftCount_1_fu_1317_p3 : shiftCount_fu_1310_p3);

assign shiftCount_3_fu_1352_p2 = (add_ln248_fu_1346_p2 + zext_ln262_fu_1335_p1);

assign shiftCount_fu_1310_p3 = ((icmp_ln265_reg_1986[0:0] == 1'b1) ? 5'd16 : 5'd0);

assign shl_ln146_1_fu_1674_p3 = {{zSign_assign_1_reg_326}, {63'd0}};

assign shl_ln146_2_fu_1639_p3 = {{select_ln146_fu_1631_p3}, {52'd0}};

assign shl_ln1_fu_1145_p3 = {{grp_fu_539_p2}, {63'd0}};

assign shl_ln249_fu_1379_p2 = zSig_2_reg_275 << zext_ln249_fu_1375_p1;

assign shl_ln268_fu_1040_p2 = select_ln291_fu_1016_p3 << 32'd16;

assign shl_ln73_1_fu_936_p2 = zext_ln408_fu_885_p1 << zext_ln73_3_fu_933_p1;

assign shl_ln73_2_fu_1467_p2 = shl_ln249_reg_2102 << zext_ln73_5_fu_1464_p1;

assign shl_ln73_fu_1226_p2 = zext_ln426_fu_1174_p1 << zext_ln73_1_fu_1222_p1;

assign shl_ln87_1_fu_1093_p2 = b << 64'd1;

assign shl_ln87_2_fu_827_p2 = b << 64'd1;

assign shl_ln87_fu_1707_p2 = b << 64'd1;

assign sub_ln217_fu_1430_p2 = (12'd0 - sub_ln249_reg_2086);

assign sub_ln249_fu_1362_p2 = ($signed(zExp_reg_2065) - $signed(sext_ln246_fu_1358_p1));

assign sub_ln412_fu_888_p2 = (12'd0 - expDiff_4_reg_1865);

assign sub_ln73_fu_1217_p2 = (6'd0 - trunc_ln371_1_reg_1905);

assign tmp_10_fu_677_p4 = {{a[62:51]}};

assign tmp_12_fu_996_p4 = {{ap_phi_mux_zSig_2_phi_fu_278_p4[63:32]}};

assign tmp_13_fu_1024_p4 = {{select_ln291_fu_1016_p3[31:16]}};

assign tmp_16_fu_1409_p3 = add_ln207_fu_1404_p2[32'd63];

assign tmp_17_fu_1423_p3 = sub_ln249_reg_2086[32'd11];

assign tmp_18_fu_1439_p4 = {{sub_ln217_fu_1430_p2[7:6]}};

assign tmp_1_fu_958_p4 = {{lshr_ln73_1_fu_927_p2[63:1]}};

assign tmp_2_fu_1488_p4 = {{lshr_ln73_2_fu_1459_p2[63:1]}};

assign tmp_3_fu_1607_p4 = {{float_exception_flags_loc_1_reg_384[31:1]}};

assign tmp_4_fu_657_p3 = expDiff_fu_599_p2[32'd11];

assign tmp_5_fu_1183_p4 = {{expDiff_2_reg_1898[10:6]}};

assign tmp_7_fu_898_p4 = {{sub_ln412_fu_888_p2[11:6]}};

assign tmp_8_fu_797_p4 = {{b[62:51]}};

assign trunc_ln224_fu_1598_p1 = float_exception_flags_loc_1_reg_384[0:0];

assign trunc_ln249_fu_1367_p1 = sub_ln249_fu_1362_p2[5:0];

assign trunc_ln291_fu_1012_p1 = ap_phi_mux_zSig_2_phi_fu_278_p4[31:0];

assign trunc_ln371_1_fu_787_p1 = expDiff_2_fu_779_p3[5:0];

assign trunc_ln371_2_fu_751_p1 = expDiff_4_fu_743_p3[5:0];

assign trunc_ln371_fu_605_p1 = expDiff_fu_599_p2[10:0];

assign trunc_ln5_fu_1556_p4 = {{add_ln226_fu_1550_p2[63:10]}};

assign trunc_ln73_1_fu_948_p1 = lshr_ln73_1_fu_927_p2[0:0];

assign trunc_ln73_2_fu_1478_p1 = lshr_ln73_2_fu_1459_p2[0:0];

assign trunc_ln73_fu_1238_p1 = lshr_ln73_fu_1211_p2[0:0];

assign xor_ln220_fu_1531_p2 = (icmp_ln220_fu_1520_p2 ^ 1'd1);

assign xor_ln227_fu_1576_p2 = (zext_ln227_fu_1572_p1 ^ 2'd3);

assign zExp_fu_1288_p2 = ($signed(zext_ln367_fu_1284_p1) + $signed(12'd4095));

assign zSig_1_fu_990_p2 = (zext_ln370_5_fu_986_p1 - ap_phi_mux_aSig_4_phi_fu_237_p4);

assign zSig_fu_1278_p2 = (zext_ln370_4_fu_1274_p1 - ap_phi_mux_bSig_3_phi_fu_299_p4);

assign z_1_fu_1198_p2 = ((select_ln426_fu_1168_p3 != 63'd0) ? 1'b1 : 1'b0);

assign z_3_fu_968_p3 = {{tmp_1_fu_958_p4}, {or_ln73_1_fu_952_p2}};

assign z_4_fu_914_p2 = ((select_ln408_reg_1859 != 63'd0) ? 1'b1 : 1'b0);

assign z_6_fu_1498_p3 = {{tmp_2_fu_1488_p4}, {or_ln73_2_fu_1482_p2}};

assign z_7_fu_1506_p2 = ((shl_ln249_reg_2102 != 64'd0) ? 1'b1 : 1'b0);

assign z_fu_1256_p3 = {{tmp_reg_2055}, {or_ln73_fu_1252_p2}};

assign zext_ln227_fu_1572_p1 = icmp_ln227_fu_1566_p2;

assign zext_ln249_fu_1375_p1 = $unsigned(sext_ln249_fu_1371_p1);

assign zext_ln262_fu_1335_p1 = countLeadingZerosHigh_q0;

assign zext_ln270_fu_1331_p1 = shiftCount_2_fu_1324_p3;

assign zext_ln275_fu_1305_p1 = select_ln270_fu_1299_p3;

assign zext_ln367_fu_1284_p1 = zExp_2_reg_315;

assign zext_ln369_1_fu_595_p1 = bExp_fu_585_p4;

assign zext_ln369_fu_581_p1 = aExp_fu_571_p4;

assign zext_ln370_1_fu_621_p1 = aSig_fu_609_p3;

assign zext_ln370_2_fu_633_p1 = bSig_fu_625_p3;

assign zext_ln370_3_fu_637_p1 = bSig_fu_625_p3;

assign zext_ln370_4_fu_1274_p1 = ap_phi_mux_empty_30_phi_fu_309_p4;

assign zext_ln370_5_fu_986_p1 = ap_phi_mux_empty_29_phi_fu_247_p4;

assign zext_ln370_fu_617_p1 = aSig_fu_609_p3;

assign zext_ln408_fu_885_p1 = select_ln408_reg_1859;

assign zext_ln426_fu_1174_p1 = select_ln426_fu_1168_p3;

assign zext_ln73_1_fu_1222_p1 = sub_ln73_fu_1217_p2;

assign zext_ln73_2_fu_923_p1 = sub_ln412_fu_888_p2;

assign zext_ln73_3_fu_933_p1 = trunc_ln371_2_reg_1871;

assign zext_ln73_4_fu_1455_p1 = sub_ln217_fu_1430_p2;

assign zext_ln73_5_fu_1464_p1 = trunc_ln249_reg_2097;

assign zext_ln73_fu_1208_p1 = expDiff_2_reg_1898;

assign zext_ln77_1_fu_919_p1 = z_4_fu_914_p2;

assign zext_ln77_2_fu_1511_p1 = z_7_fu_1506_p2;

assign zext_ln77_fu_1204_p1 = z_1_fu_1198_p2;

always @ (posedge ap_clk) begin
    aSig_reg_1784[9:0] <= 10'b0000000000;
    zext_ln370_reg_1790[9:0] <= 10'b0000000000;
    zext_ln370_reg_1790[63:62] <= 2'b00;
    zext_ln370_1_reg_1795[9:0] <= 10'b0000000000;
    zext_ln370_1_reg_1795[62] <= 1'b0;
    bSig_reg_1800[9:0] <= 10'b0000000000;
    zext_ln370_2_reg_1806[9:0] <= 10'b0000000000;
    zext_ln370_2_reg_1806[63:62] <= 2'b00;
    zext_ln370_3_reg_1811[9:0] <= 10'b0000000000;
    zext_ln370_3_reg_1811[62] <= 1'b0;
    or_ln69_reg_1826[4] <= 1'b1;
    select_ln408_reg_1859[9:0] <= 10'b0000000000;
    empty_29_reg_244[9:0] <= 10'b0000000000;
    empty_30_reg_306[9:0] <= 10'b0000000000;
end

endmodule //local_sin_subFloat64Sigs
