
*** Running vivado
    with args -log design_1_ALU_32bits_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ALU_32bits_top_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_ALU_32bits_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/cg_fpga_2018_1_4'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_ALU_32bits_top_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7576 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 397.539 ; gain = 106.953
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_ALU_32bits_top_0_0' [d:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/bd/design_1/ip/design_1_ALU_32bits_top_0_0/synth/design_1_ALU_32bits_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ALU_32bits_top' [D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/ALU_32bits_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_32bits' [D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/ALU_32bits.sv:4]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/alu.sv:1]
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter XOR bound to: 4'b0010 
	Parameter NAND bound to: 4'b0011 
	Parameter NOT bound to: 4'b0100 
	Parameter SLL bound to: 4'b0101 
	Parameter SRL bound to: 4'b0110 
	Parameter SRA bound to: 4'b0111 
	Parameter MULU bound to: 4'b1000 
	Parameter MUL bound to: 4'b1001 
	Parameter ADD bound to: 4'b1010 
	Parameter ADDU bound to: 4'b1011 
	Parameter SUB bound to: 4'b1100 
	Parameter SUBU bound to: 4'b1101 
	Parameter SLT bound to: 4'b1110 
	Parameter SLTU bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'rca' [D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/rca.sv:7]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/fulladder.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (1#1) [D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/fulladder.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'rca' (2#1) [D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/rca.sv:7]
INFO: [Synth 8-226] default block is never used [D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/alu.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'alu' (3#1) [D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'seg_made' [D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/seg_made.sv:3]
	Parameter SCAN_DELAY bound to: 100000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'decoder' [D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/decoder.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (4#1) [D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/decoder.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'seg_made' (5#1) [D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/seg_made.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU_32bits' (6#1) [D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/ALU_32bits.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ALU_32bits_top' (7#1) [D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/ALU_32bits_top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ALU_32bits_top_0_0' (8#1) [d:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/bd/design_1/ip/design_1_ALU_32bits_top_0_0/synth/design_1_ALU_32bits_top_0_0.v:58]
WARNING: [Synth 8-3331] design ALU_32bits has unconnected port sys_rst_n
WARNING: [Synth 8-3331] design ALU_32bits has unconnected port btn[3]
WARNING: [Synth 8-3331] design ALU_32bits has unconnected port btn[2]
WARNING: [Synth 8-3331] design ALU_32bits has unconnected port btn[1]
WARNING: [Synth 8-3331] design ALU_32bits has unconnected port btn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 453.688 ; gain = 163.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 453.688 ; gain = 163.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 453.688 ; gain = 163.102
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 792.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 792.223 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 795.121 ; gain = 2.898
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 795.121 ; gain = 504.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 795.121 ; gain = 504.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 795.121 ; gain = 504.535
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/alu.sv:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 795.121 ; gain = 504.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fulladder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      8 Bit        Muxes := 1     
Module seg_made 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP inst/ALU_32bits/U0/mul_full_result0, operation Mode is: A*B.
DSP Report: operator inst/ALU_32bits/U0/mul_full_result0 is absorbed into DSP inst/ALU_32bits/U0/mul_full_result0.
DSP Report: operator inst/ALU_32bits/U0/mul_full_result0 is absorbed into DSP inst/ALU_32bits/U0/mul_full_result0.
DSP Report: Generating DSP inst/ALU_32bits/U0/mul_full_result0, operation Mode is: A*B.
DSP Report: operator inst/ALU_32bits/U0/mul_full_result0 is absorbed into DSP inst/ALU_32bits/U0/mul_full_result0.
DSP Report: operator inst/ALU_32bits/U0/mul_full_result0 is absorbed into DSP inst/ALU_32bits/U0/mul_full_result0.
DSP Report: Generating DSP inst/ALU_32bits/U0/mul_full_result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/ALU_32bits/U0/mul_full_result0 is absorbed into DSP inst/ALU_32bits/U0/mul_full_result0.
DSP Report: operator inst/ALU_32bits/U0/mul_full_result0 is absorbed into DSP inst/ALU_32bits/U0/mul_full_result0.
INFO: [Synth 8-3917] design design_1_ALU_32bits_top_0_0 has port seg[7] driven by constant 1
WARNING: [Synth 8-3331] design design_1_ALU_32bits_top_0_0 has unconnected port sys_rst_n
WARNING: [Synth 8-3331] design design_1_ALU_32bits_top_0_0 has unconnected port btn[3]
WARNING: [Synth 8-3331] design design_1_ALU_32bits_top_0_0 has unconnected port btn[2]
WARNING: [Synth 8-3331] design design_1_ALU_32bits_top_0_0 has unconnected port btn[1]
WARNING: [Synth 8-3331] design design_1_ALU_32bits_top_0_0 has unconnected port btn[0]
INFO: [Synth 8-3886] merging instance 'inst/ALU_32bits/U1/dec_reg_reg[8][1]' (FD) to 'inst/ALU_32bits/U1/dec_reg_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'inst/ALU_32bits/U1/dec_reg_reg[8][3]' (FD) to 'inst/ALU_32bits/U1/dec_reg_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'inst/ALU_32bits/U1/dec_reg_reg[8][0]' (FD) to 'inst/ALU_32bits/U1/dec_reg_reg[8][2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/ALU_32bits/U1/dec_reg_reg[8][2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 795.121 ; gain = 504.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 852.453 ; gain = 561.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 852.922 ; gain = 562.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 882.914 ; gain = 592.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 882.914 ; gain = 592.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 882.914 ; gain = 592.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 882.914 ; gain = 592.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 882.914 ; gain = 592.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 882.914 ; gain = 592.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 882.914 ; gain = 592.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    17|
|2     |DSP48E1 |     3|
|3     |LUT1    |     1|
|4     |LUT2    |    21|
|5     |LUT3    |    66|
|6     |LUT4    |   131|
|7     |LUT5    |   103|
|8     |LUT6    |   252|
|9     |MUXF7   |     9|
|10    |FDRE    |    53|
+------+--------+------+

Report Instance Areas: 
+------+---------------+---------------+------+
|      |Instance       |Module         |Cells |
+------+---------------+---------------+------+
|1     |top            |               |   656|
|2     |  inst         |ALU_32bits_top |   650|
|3     |    ALU_32bits |ALU_32bits     |   650|
|4     |      U0       |alu            |    94|
|5     |      U1       |seg_made       |   556|
+------+---------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 882.914 ; gain = 592.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 882.914 ; gain = 250.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 882.914 ; gain = 592.328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 882.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 882.914 ; gain = 605.281
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 882.914 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/shuzisheji/ALU_32bits/ALU_32bits.runs/design_1_ALU_32bits_top_0_0_synth_1/design_1_ALU_32bits_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 882.914 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/shuzisheji/ALU_32bits/ALU_32bits.runs/design_1_ALU_32bits_top_0_0_synth_1/design_1_ALU_32bits_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_ALU_32bits_top_0_0_utilization_synth.rpt -pb design_1_ALU_32bits_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 22 21:45:18 2025...
