[{"judul":"a  basic delay","link":"https:\/\/www.researchgate.net\/profile\/Gu_Yeon_Wei\/publication\/4300041\/figure\/download\/fig1\/AS:670697730891785@1536918208713\/a-Basic-delay-locked-loop-architecture-with-system-interconnections-and-different.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.T-CsS7uyUk8PNX4YEHI_1wHaGx&pid=Api&P=0&w=300&h=300"},{"judul":"patent us7449927 - delay locked loop circuit","link":"https:\/\/patentimages.storage.googleapis.com\/US7449927B2\/US07449927-20081111-D00006.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.vVlFXgcHkgARXi0NgthTpwHaM5&pid=Api&P=0&w=300&h=300"},{"judul":"phase","link":"https:\/\/www.analog.com\/-\/media\/images\/analog-dialogue\/en\/volume-52\/number-3\/articles\/phase-locked-loop-pll-fundamentals\/184330_fig_03.png?la=en","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.qZ42O0tvAzdzFntYFZe3FwHaGF&pid=Api&P=0&w=300&h=300"},{"judul":"clock circuit page 6   meter counter circuits    next gr","link":"http:\/\/www.next.gr\/uploads\/31\/US06625242-20030923-D00003.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.QFf4kPfKevJXh4r7_YChGAHaKF&pid=Api&P=0&w=300&h=300"},{"judul":"delaytion tutorial   pedalsync","link":"https:\/\/www.moltenvoltage.com\/pedalsync\/photos\/delaytion\/Delaytion_schematic_-_v1.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.J49U-E3OidtTjirz068hkAHaFl&pid=Api&P=0&w=300&h=300"},{"judul":"delay-locked loop","link":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/f\/f5\/Delay_locked_loop.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.-Fz1JtfjZApqWXoj8oaUeQHaDD&pid=Api&P=0&w=300&h=300"},{"judul":"ppt","link":"http:\/\/image.slideserve.com\/377608\/delay-locked-loop-l.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.g9fKc9OXLh2eI8qhAqAbwAHaFj&pid=Api&P=0&w=300&h=300"},{"judul":"cn0290 circuit note","link":"https:\/\/www.analog.com\/-\/media\/analog\/en\/reference-circuits\/images\/cn0290-00-1024.gif?la=en","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.kEXK8cfH0o7ZoTibe20z4QHaER&pid=Api&P=0&w=300&h=300"},{"judul":"figure 2 from a delay locked loop with a feedback edge","link":"https:\/\/ai2-s2-public.s3.amazonaws.com\/figures\/2017-08-08\/9c1caea4a45f34e1a767fbd4b6d7ec55ed2e946e\/2-Figure2-1.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.icVYgEMG3fW260KsvuKOAAHaIV&pid=Api&P=0&w=300&h=300"},{"judul":"iram serial link  dll discussion","link":"http:\/\/iram.cs.berkeley.edu\/serialio\/cs254\/DLL.gif","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.vNGWbk54XobzF_w64NHfpAHaCS&pid=Api&P=0&w=300&h=300"},{"judul":"cn0290 circuit note","link":"http:\/\/www.analog.com\/-\/media\/analog\/en\/reference-circuits\/images\/cn0290-01-1024.gif?w=900u0026thn=1u0026la=en","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.plgQ9oskH0wZlYUhQMhbJQHaDb&pid=Api&P=0&w=300&h=300"},{"judul":"figure b1  circuit diagram of two mutually delay","link":"https:\/\/www.researchgate.net\/profile\/David_Joerg\/publication\/267760137\/figure\/fig1\/AS:295740715880454@1447521489302\/Figure-B1-Circuit-diagram-of-two-mutually-delay-coupled-phase-locked-loops-taken-from.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.KnO4TjNjJimMSzCFqR8DkgHaDS&pid=Api&P=0&w=300&h=300"},{"judul":"35 phase locked loop block diagram","link":"https:\/\/p7.hiclipart.com\/preview\/157\/986\/533\/block-diagram-electronic-circuit-analog-to-digital-converter-circuit-diagram-phase-locked-loop-analog-circuits.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.2qAoBMAIOeMGnlZYs1N7vQHaEk&pid=Api&P=0&w=300&h=300"},{"judul":"patent us7162000","link":"https:\/\/patentimages.storage.googleapis.com\/US7162000B2\/US07162000-20070109-D00010.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.L6PaTlVGjzK2ZFTHheydZwHaKK&pid=Api&P=0&w=300&h=300"},{"judul":"analog pll as fm demodulator - basic circuit","link":"http:\/\/www.seekic.com\/uploadfile\/ic-circuit\/200974193556612.gif","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.qXaDr6YmD5snvXRV5P-NLgHaGf&pid=Api&P=0&w=300&h=300"},{"judul":"cn0294 circuit note","link":"http:\/\/www.analog.com\/-\/media\/analog\/en\/reference-circuits\/images\/cn0294-00-1024.ashx?la=en","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.pTs8wLFBSvdX88DTz7deKQHaEm&pid=Api&P=0&w=300&h=300"},{"judul":"memo  phase","link":"https:\/\/fujihita.files.wordpress.com\/2017\/10\/phase-locked-loop-circuit.png?w=660","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.ux9CLeVEOlo8Q_0YeqcwMQHaDk&pid=Api&P=0&w=300&h=300"},{"judul":"overview of the proposed delay locked loop","link":"https:\/\/www.researchgate.net\/profile\/Thomas_Van_Den_Dries\/publication\/334991040\/figure\/fig3\/AS:890297466773513@1589274865995\/Overview-of-the-proposed-Delay-Locked-Loop.ppm","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.s0Lh8mPpBDXY1qPckrRVEwHaEq&pid=Api&P=0&w=300&h=300"},{"judul":"clock and data recovery  structures and types of cdrs  the","link":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/thumb\/7\/77\/Delay_locked_loop%2C_0th_order_type_0_and_1st_order_type_1.png\/530px-Delay_locked_loop%2C_0th_order_type_0_and_1st_order_type_1.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.PA9Mnc1JxG9gVk_nIriDSAHaEu&pid=Api&P=0&w=300&h=300"},{"judul":"phase","link":"https:\/\/www.analog.com\/-\/media\/images\/analog-dialogue\/en\/volume-52\/number-3\/articles\/phase-locked-loop-pll-fundamentals\/184330_fig_08.png?la=en","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.sS5QLt2iXDm4HdE3HrCVfAHaFx&pid=Api&P=0&w=300&h=300"},{"judul":"phase","link":"https:\/\/www.analog.com\/-\/media\/images\/analog-dialogue\/en\/volume-52\/number-3\/articles\/phase-locked-loop-pll-fundamentals\/184330_fig_01.png?la=en","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.Jqsb8u-RzMPh0W4OWYfKiAHaC6&pid=Api&P=0&w=300&h=300"},{"judul":"delay locked loop thesis proposal","link":"http:\/\/ihelptostudy.com\/wp-content\/uploads\/delay-locked-loop-thesis-proposal_2.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.DM347HFQnj2TCPQkw7672AHaFU&pid=Api&P=0&w=300&h=300"},{"judul":"phase","link":"https:\/\/www.analog.com\/-\/media\/images\/analog-dialogue\/en\/volume-52\/number-3\/articles\/phase-locked-loop-pll-fundamentals\/184330_fig_02.png?la=en","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.iuf8g2Pu9s4QjTn17L0BqgHaB_&pid=Api&P=0&w=300&h=300"},{"judul":"phase","link":"https:\/\/www.analog.com\/-\/media\/images\/analog-dialogue\/en\/volume-52\/number-3\/articles\/phase-locked-loop-pll-fundamentals\/184330_fig_23.png?la=en","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.SoIu_4WU2G_CWdqByrpQ_QHaFx&pid=Api&P=0&w=300&h=300"},{"judul":"phase","link":"https:\/\/www.analog.com\/-\/media\/images\/analog-dialogue\/en\/volume-52\/number-3\/articles\/phase-locked-loop-pll-fundamentals\/184330_fig_13.png?la=en","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.wCqf-auxHIi1bR_JU0iPAgHaCm&pid=Api&P=0&w=300&h=300"},{"judul":"phase","link":"http:\/\/www.analog.com\/-\/media\/images\/analog-dialogue\/en\/volume-33\/number-1\/articles\/pll-for-high-frequency-receivers-and-transmitters-1\/pll-for-high-frequency-receivers-and-transmitters-1_fig2.gif?la=en","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.DgN6KPFgOjGPWm83wc406wHaC2&pid=Api&P=0&w=300&h=300"},{"judul":"activity  the phase locked loop   analog devices wiki","link":"http:\/\/wiki.analog.com\/_media\/university\/courses\/electronics\/a31_f1.png?w=600u0026tok=cae073","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.1cnG8yxJTqONgi8dfxpCYwHaDY&pid=Api&P=0&w=300&h=300"},{"judul":"phase","link":"https:\/\/www.analog.com\/-\/media\/images\/analog-dialogue\/en\/volume-52\/number-3\/articles\/phase-locked-loop-pll-fundamentals\/184330_fig_26.png?la=en","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.jz0LjKesBzow_v9HD9QICQHaFx&pid=Api&P=0&w=300&h=300"},{"judul":"electrical","link":"https:\/\/www.omicsonline.org\/articles-images\/electrical-electronics-systems-Delay-cell-5-179-g004.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP._s-fcvlGJAPlW04rmuyuFgHaF-&pid=Api&P=0&w=300&h=300"},{"judul":"phase","link":"https:\/\/www.analog.com\/-\/media\/images\/analog-dialogue\/en\/volume-52\/number-3\/articles\/phase-locked-loop-pll-fundamentals\/184330_fig_16.png?la=en","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.TURVGZkU8MZm6JjaXNl8lAHaGC&pid=Api&P=0&w=300&h=300"},{"judul":"flipflop vco oscillatorcircuit signalprocessing circuit","link":"http:\/\/monang.recoveryedb.org\/i\/QvD8oq\/timer-edit2-analog-circuits-electrical-components.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.qnNe8Cvy5pnCZLIIM9tuvwHaJ4&pid=Api&P=0&w=300&h=300"},{"judul":"phase","link":"https:\/\/www.analog.com\/-\/media\/images\/analog-dialogue\/en\/volume-52\/number-3\/articles\/phase-locked-loop-pll-fundamentals\/184330_fig_19.png?la=en","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.xDvKSjtCT5k6oGU4p-O0lgHaDZ&pid=Api&P=0&w=300&h=300"},{"judul":"digitally programmable delay","link":"https:\/\/img.yumpu.com\/38553156\/1\/500x640\/digitally-programmable-delay-locked-loop-with-variable-charge-.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.F7_4CKB1aIzM7Tod5D2dLwHaJk&pid=Api&P=0&w=300&h=300"},{"judul":"pdf  design of multiplying delay locked loop for","link":"https:\/\/0.academia-photos.com\/attachment_thumbnails\/4106075\/mini_magick20190427-579-1wrh8u7.png?1556378961","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.zFtloPwykj375dTvWj_WFAHaJl&pid=Api&P=0&w=300&h=300"},{"judul":"noise in phase locked loop  pll  circuits diagnosed","link":"https:\/\/img.bhs4.com\/61\/0\/610a5cab5ec4e50471b6a0c1647a71c3c52fddb5_large.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.DQHVKYhKkP_XT2PXPw-geAHaHa&pid=Api&P=0&w=300&h=300"},{"judul":"phase","link":"https:\/\/www.analog.com\/-\/media\/images\/analog-dialogue\/en\/volume-52\/number-3\/articles\/phase-locked-loop-pll-fundamentals\/184330_fig_09.png?la=en","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.AMIRG-SiOVlVo-JnKGEhvQHaHw&pid=Api&P=0&w=300&h=300"},{"judul":"patent us8704569","link":"https:\/\/patentimages.storage.googleapis.com\/US8704569B2\/US08704569-20140422-D00010.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.DStlXyc_1xuzLzw4cwCM5gHaJf&pid=Api&P=0&w=300&h=300"},{"judul":"delay locked loop ip","link":"https:\/\/www.faststreamtech.com\/wp-content\/uploads\/2018\/07\/delay-locked-ip.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.odAbdAFvxryh1mbFZNfvWgHaEx&pid=Api&P=0&w=300&h=300"},{"judul":"cn0174 circuit note","link":"https:\/\/www.analog.com\/-\/media\/analog\/en\/reference-circuits\/images\/cn0174-00-1024.gif?w=900u0026thn=1","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.C3aSPXicbFBKY9Y_1wooRQHaEZ&pid=Api&P=0&w=300&h=300"},{"judul":"phase","link":"http:\/\/www.analog.com\/-\/media\/images\/analog-dialogue\/en\/volume-52\/number-3\/articles\/phase-locked-loop-pll-fundamentals\/184330_fig_10.png?la=en","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.7Rhuk8_ecCULja2-8IYBfwHaDb&pid=Api&P=0&w=300&h=300"},{"judul":"phase","link":"http:\/\/www.analog.com\/-\/media\/images\/analog-dialogue\/en\/volume-52\/number-3\/articles\/phase-locked-loop-pll-fundamentals\/184330_fig_12.png?la=en","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.3LDmmjrvN7eBVlyNvx_JlQHaEx&pid=Api&P=0&w=300&h=300"},{"judul":"phase","link":"https:\/\/www.analog.com\/-\/media\/images\/analog-dialogue\/en\/volume-52\/number-3\/articles\/phase-locked-loop-pll-fundamentals\/184330_fig_17.png?la=en","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.9P0D4xdPtdoWASVD0mDGUQHaFQ&pid=Api&P=0&w=300&h=300"},{"judul":"phase locked loop","link":"http:\/\/electronics-tutorial.net\/wp-content\/uploads\/2015\/05\/PLL.bmp","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.WHNLlxJH8-WDlPVOU9GtCAHaCR&pid=Api&P=0&w=300&h=300"},{"judul":"activity  the phase locked loop   analog devices wiki","link":"https:\/\/wiki.analog.com\/_media\/university\/courses\/alm1k\/alm-signals-labs\/alm-pll-1-fig6.png?w=600u0026tok=71b3d9","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.bRwywe9obatqCe-qBdpoUgHaFa&pid=Api&P=0&w=300&h=300"},{"judul":"pll circuit page 3   rf circuits    next gr","link":"http:\/\/www.next.gr\/uploads\/61\/EET402-Lab1-Figure3.2.1.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.QMfYfxSvWIUEpZdhY-AopAHaDn&pid=Api&P=0&w=300&h=300"},{"judul":"analog phase locked loop using vhdl-ams","link":"https:\/\/www.youspice.com\/wp-content\/uploads\/2016\/03\/Phase-locked-loop-Output.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.SfvrcYlJ7hiP8pxuNOcP9wHaEn&pid=Api&P=0&w=300&h=300"},{"judul":"35 phase locked loop block diagram","link":"https:\/\/www.electronics-notes.com\/images\/phase-locked-loop-pll-basic-02.svg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.ah5FzHNexWRRJD6DqoWLDAHaDx&pid=Api&P=0&w=300&h=300"},{"judul":"phase","link":"https:\/\/www.analog.com\/-\/media\/images\/analog-dialogue\/en\/volume-52\/number-3\/articles\/phase-locked-loop-pll-fundamentals\/184330_fig_04.png?la=en","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.EGp9M-lwD-XNVQy-YGnlhQHaCY&pid=Api&P=0&w=300&h=300"},{"judul":"experimental dds based on a microcontroller","link":"http:\/\/www.qsl.net\/pa2ohh\/04dds1c.gif","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.o1MPUDvH2mAIX6oPTrAuMgHaE2&pid=Api&P=0&w=300&h=300"},{"judul":"patent us6366148","link":"https:\/\/patentimages.storage.googleapis.com\/US6366148B1\/US06366148-20020402-D00001.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.Qh4XhJxyciIee8l_AaHkigDSEp&pid=Api&P=0&w=300&h=300"}]