Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun  6 18:54:57 2024
| Host         : LAPTOP-LCA5B7K9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     54          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (100)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: divider/clk25MHZ_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/FSM_onehot_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (100)
--------------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.553        0.000                      0                  623        0.146        0.000                      0                  623        4.600        0.000                       0                   294  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.553        0.000                      0                  623        0.146        0.000                      0                  623        4.600        0.000                       0                   294  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 1.438ns (22.460%)  route 4.964ns (77.540%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 14.213 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.571     4.586    game0/gamestart/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.204     4.790 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=21, routed)          0.683     5.473    game0/gamestart/square_y[3]
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.123     5.596 r  game0/gamestart/map[199]_i_31/O
                         net (fo=1, routed)           0.000     5.596    game0/gamestart/map[199]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.878 r  game0/gamestart/map_reg[199]_i_22/O[2]
                         net (fo=11, routed)          0.582     6.461    game0/gamestart/map_reg[199]_i_22_n_5
    SLICE_X42Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.281     6.742 r  game0/gamestart/map_reg[195]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.742    game0/gamestart/map_reg[195]_i_12_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.907 f  game0/gamestart/map_reg[195]_i_36/O[1]
                         net (fo=1, routed)           0.456     7.363    game0/gamestart/map_reg[195]_i_36_n_6
    SLICE_X41Y30         LUT4 (Prop_lut4_I2_O)        0.125     7.488 f  game0/gamestart/map[195]_i_35/O
                         net (fo=1, routed)           0.378     7.866    game0/gamestart/map[195]_i_35_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.043     7.909 f  game0/gamestart/map[195]_i_16/O
                         net (fo=1, routed)           0.315     8.224    game0/gamestart/map[195]_i_16_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.043     8.267 f  game0/gamestart/map[195]_i_11/O
                         net (fo=3, routed)           0.694     8.961    game0/gamestart/map[195]_i_11_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.043     9.004 f  game0/gamestart/map[127]_i_10/O
                         net (fo=68, routed)          0.745     9.749    game0/gamestart/map[127]_i_10_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I1_O)        0.043     9.792 r  game0/gamestart/map[125]_i_4/O
                         net (fo=8, routed)           0.786    10.578    game0/gamestart/map[125]_i_4_n_0
    SLICE_X26Y13         LUT6 (Prop_lut6_I0_O)        0.043    10.621 r  game0/gamestart/map[124]_i_2/O
                         net (fo=1, routed)           0.325    10.946    game0/gamestart/map[124]_i_2_n_0
    SLICE_X26Y18         LUT6 (Prop_lut6_I4_O)        0.043    10.989 r  game0/gamestart/map[124]_i_1/O
                         net (fo=1, routed)           0.000    10.989    game0/gamestart/map[124]_i_1_n_0
    SLICE_X26Y18         FDRE                                         r  game0/gamestart/map_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.438    14.213    game0/gamestart/clk_IBUF_BUFG
    SLICE_X26Y18         FDRE                                         r  game0/gamestart/map_reg[124]/C
                         clock pessimism              0.330    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X26Y18         FDRE (Setup_fdre_C_D)        0.034    14.542    game0/gamestart/map_reg[124]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[186]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 1.532ns (24.058%)  route 4.836ns (75.942%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 14.213 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.571     4.586    game0/gamestart/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.204     4.790 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=21, routed)          0.683     5.473    game0/gamestart/square_y[3]
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.123     5.596 r  game0/gamestart/map[199]_i_31/O
                         net (fo=1, routed)           0.000     5.596    game0/gamestart/map[199]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.878 r  game0/gamestart/map_reg[199]_i_22/O[2]
                         net (fo=11, routed)          0.582     6.461    game0/gamestart/map_reg[199]_i_22_n_5
    SLICE_X42Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.281     6.742 r  game0/gamestart/map_reg[195]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.742    game0/gamestart/map_reg[195]_i_12_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.907 f  game0/gamestart/map_reg[195]_i_36/O[1]
                         net (fo=1, routed)           0.456     7.363    game0/gamestart/map_reg[195]_i_36_n_6
    SLICE_X41Y30         LUT4 (Prop_lut4_I2_O)        0.125     7.488 f  game0/gamestart/map[195]_i_35/O
                         net (fo=1, routed)           0.378     7.866    game0/gamestart/map[195]_i_35_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.043     7.909 f  game0/gamestart/map[195]_i_16/O
                         net (fo=1, routed)           0.315     8.224    game0/gamestart/map[195]_i_16_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.043     8.267 f  game0/gamestart/map[195]_i_11/O
                         net (fo=3, routed)           0.694     8.961    game0/gamestart/map[195]_i_11_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.048     9.009 f  game0/gamestart/map[191]_i_21/O
                         net (fo=32, routed)          0.677     9.686    game0/gamestart/map[191]_i_21_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.132     9.818 r  game0/gamestart/map[189]_i_8/O
                         net (fo=10, routed)          0.726    10.543    game0/gamestart/map[189]_i_8_n_0
    SLICE_X24Y14         LUT6 (Prop_lut6_I4_O)        0.043    10.586 r  game0/gamestart/map[186]_i_3/O
                         net (fo=1, routed)           0.325    10.911    game0/gamestart/map[186]_i_3_n_0
    SLICE_X24Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.954 r  game0/gamestart/map[186]_i_1/O
                         net (fo=1, routed)           0.000    10.954    game0/gamestart/map[186]_i_1_n_0
    SLICE_X24Y19         FDRE                                         r  game0/gamestart/map_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.438    14.213    game0/gamestart/clk_IBUF_BUFG
    SLICE_X24Y19         FDRE                                         r  game0/gamestart/map_reg[186]/C
                         clock pessimism              0.330    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X24Y19         FDRE (Setup_fdre_C_D)        0.034    14.542    game0/gamestart/map_reg[186]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -10.954    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 1.787ns (28.083%)  route 4.576ns (71.917%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 14.213 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.571     4.586    game0/gamestart/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.204     4.790 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=21, routed)          0.683     5.473    game0/gamestart/square_y[3]
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.123     5.596 r  game0/gamestart/map[199]_i_31/O
                         net (fo=1, routed)           0.000     5.596    game0/gamestart/map[199]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.863 r  game0/gamestart/map_reg[199]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.863    game0/gamestart/map_reg[199]_i_22_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.974 r  game0/gamestart/map_reg[199]_i_21/O[0]
                         net (fo=11, routed)          0.450     6.424    game0/gamestart/map_reg[199]_i_21_n_7
    SLICE_X43Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.350     6.774 r  game0/gamestart/map_reg[198]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.774    game0/gamestart/map_reg[198]_i_34_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.827 r  game0/gamestart/map_reg[198]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.827    game0/gamestart/map_reg[198]_i_26_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.880 r  game0/gamestart/map_reg[198]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.880    game0/gamestart/map_reg[198]_i_32_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.029 f  game0/gamestart/map_reg[198]_i_27/O[3]
                         net (fo=1, routed)           0.281     7.310    game0/gamestart/map3[23]
    SLICE_X41Y29         LUT4 (Prop_lut4_I3_O)        0.120     7.430 f  game0/gamestart/map[198]_i_33/O
                         net (fo=1, routed)           0.327     7.757    game0/gamestart/map[198]_i_33_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I4_O)        0.043     7.800 f  game0/gamestart/map[198]_i_14/O
                         net (fo=1, routed)           0.317     8.116    game0/gamestart/map[198]_i_14_n_0
    SLICE_X41Y32         LUT5 (Prop_lut5_I3_O)        0.043     8.159 f  game0/gamestart/map[198]_i_9/O
                         net (fo=3, routed)           0.702     8.862    game0/gamestart/map[198]_i_9_n_0
    SLICE_X42Y20         LUT2 (Prop_lut2_I1_O)        0.043     8.905 f  game0/gamestart/map[127]_i_11/O
                         net (fo=18, routed)          0.587     9.492    game0/gamestart/map[127]_i_11_n_0
    SLICE_X39Y13         LUT5 (Prop_lut5_I1_O)        0.049     9.541 r  game0/gamestart/map[95]_i_4/O
                         net (fo=13, routed)          0.863    10.404    game0/gamestart/map[95]_i_4_n_0
    SLICE_X25Y15         LUT6 (Prop_lut6_I0_O)        0.136    10.540 r  game0/gamestart/map[91]_i_2/O
                         net (fo=1, routed)           0.366    10.907    game0/gamestart/map[91]_i_2_n_0
    SLICE_X25Y18         LUT6 (Prop_lut6_I3_O)        0.043    10.950 r  game0/gamestart/map[91]_i_1/O
                         net (fo=1, routed)           0.000    10.950    game0/gamestart/map[91]_i_1_n_0
    SLICE_X25Y18         FDRE                                         r  game0/gamestart/map_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.438    14.213    game0/gamestart/clk_IBUF_BUFG
    SLICE_X25Y18         FDRE                                         r  game0/gamestart/map_reg[91]/C
                         clock pessimism              0.330    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X25Y18         FDRE (Setup_fdre_C_D)        0.034    14.542    game0/gamestart/map_reg[91]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -10.950    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 1.438ns (22.692%)  route 4.899ns (77.308%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 14.213 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.571     4.586    game0/gamestart/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.204     4.790 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=21, routed)          0.683     5.473    game0/gamestart/square_y[3]
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.123     5.596 r  game0/gamestart/map[199]_i_31/O
                         net (fo=1, routed)           0.000     5.596    game0/gamestart/map[199]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.878 r  game0/gamestart/map_reg[199]_i_22/O[2]
                         net (fo=11, routed)          0.582     6.461    game0/gamestart/map_reg[199]_i_22_n_5
    SLICE_X42Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.281     6.742 r  game0/gamestart/map_reg[195]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.742    game0/gamestart/map_reg[195]_i_12_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.907 f  game0/gamestart/map_reg[195]_i_36/O[1]
                         net (fo=1, routed)           0.456     7.363    game0/gamestart/map_reg[195]_i_36_n_6
    SLICE_X41Y30         LUT4 (Prop_lut4_I2_O)        0.125     7.488 f  game0/gamestart/map[195]_i_35/O
                         net (fo=1, routed)           0.378     7.866    game0/gamestart/map[195]_i_35_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.043     7.909 f  game0/gamestart/map[195]_i_16/O
                         net (fo=1, routed)           0.315     8.224    game0/gamestart/map[195]_i_16_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.043     8.267 f  game0/gamestart/map[195]_i_11/O
                         net (fo=3, routed)           0.694     8.961    game0/gamestart/map[195]_i_11_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.043     9.004 f  game0/gamestart/map[127]_i_10/O
                         net (fo=68, routed)          0.745     9.749    game0/gamestart/map[127]_i_10_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I1_O)        0.043     9.792 r  game0/gamestart/map[125]_i_4/O
                         net (fo=8, routed)           0.711    10.503    game0/gamestart/map[125]_i_4_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I0_O)        0.043    10.546 r  game0/gamestart/map[114]_i_2/O
                         net (fo=1, routed)           0.334    10.880    game0/gamestart/map[114]_i_2_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I4_O)        0.043    10.923 r  game0/gamestart/map[114]_i_1/O
                         net (fo=1, routed)           0.000    10.923    game0/gamestart/map[114]_i_1_n_0
    SLICE_X30Y17         FDRE                                         r  game0/gamestart/map_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.438    14.213    game0/gamestart/clk_IBUF_BUFG
    SLICE_X30Y17         FDRE                                         r  game0/gamestart/map_reg[114]/C
                         clock pessimism              0.330    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X30Y17         FDRE (Setup_fdre_C_D)        0.034    14.542    game0/gamestart/map_reg[114]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.620ns  (required time - arrival time)
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 1.438ns (22.696%)  route 4.898ns (77.304%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 14.213 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.571     4.586    game0/gamestart/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.204     4.790 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=21, routed)          0.683     5.473    game0/gamestart/square_y[3]
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.123     5.596 r  game0/gamestart/map[199]_i_31/O
                         net (fo=1, routed)           0.000     5.596    game0/gamestart/map[199]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.878 r  game0/gamestart/map_reg[199]_i_22/O[2]
                         net (fo=11, routed)          0.582     6.461    game0/gamestart/map_reg[199]_i_22_n_5
    SLICE_X42Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.281     6.742 r  game0/gamestart/map_reg[195]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.742    game0/gamestart/map_reg[195]_i_12_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.907 f  game0/gamestart/map_reg[195]_i_36/O[1]
                         net (fo=1, routed)           0.456     7.363    game0/gamestart/map_reg[195]_i_36_n_6
    SLICE_X41Y30         LUT4 (Prop_lut4_I2_O)        0.125     7.488 f  game0/gamestart/map[195]_i_35/O
                         net (fo=1, routed)           0.378     7.866    game0/gamestart/map[195]_i_35_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.043     7.909 f  game0/gamestart/map[195]_i_16/O
                         net (fo=1, routed)           0.315     8.224    game0/gamestart/map[195]_i_16_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.043     8.267 f  game0/gamestart/map[195]_i_11/O
                         net (fo=3, routed)           0.694     8.961    game0/gamestart/map[195]_i_11_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.043     9.004 f  game0/gamestart/map[127]_i_10/O
                         net (fo=68, routed)          0.527     9.532    game0/gamestart/map[127]_i_10_n_0
    SLICE_X44Y17         LUT5 (Prop_lut5_I2_O)        0.043     9.575 r  game0/gamestart/map[47]_i_7/O
                         net (fo=13, routed)          0.903    10.478    game0/gamestart/map[47]_i_7_n_0
    SLICE_X27Y15         LUT6 (Prop_lut6_I1_O)        0.043    10.521 r  game0/gamestart/map[45]_i_3/O
                         net (fo=1, routed)           0.358    10.879    game0/gamestart/map[45]_i_3_n_0
    SLICE_X27Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.922 r  game0/gamestart/map[45]_i_1/O
                         net (fo=1, routed)           0.000    10.922    game0/gamestart/map[45]_i_1_n_0
    SLICE_X27Y19         FDRE                                         r  game0/gamestart/map_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.438    14.213    game0/gamestart/clk_IBUF_BUFG
    SLICE_X27Y19         FDRE                                         r  game0/gamestart/map_reg[45]/C
                         clock pessimism              0.330    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X27Y19         FDRE (Setup_fdre_C_D)        0.034    14.542    game0/gamestart/map_reg[45]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                  3.620    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 1.438ns (22.770%)  route 4.877ns (77.230%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.571     4.586    game0/gamestart/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.204     4.790 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=21, routed)          0.683     5.473    game0/gamestart/square_y[3]
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.123     5.596 r  game0/gamestart/map[199]_i_31/O
                         net (fo=1, routed)           0.000     5.596    game0/gamestart/map[199]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.878 r  game0/gamestart/map_reg[199]_i_22/O[2]
                         net (fo=11, routed)          0.582     6.461    game0/gamestart/map_reg[199]_i_22_n_5
    SLICE_X42Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.281     6.742 r  game0/gamestart/map_reg[195]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.742    game0/gamestart/map_reg[195]_i_12_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.907 f  game0/gamestart/map_reg[195]_i_36/O[1]
                         net (fo=1, routed)           0.456     7.363    game0/gamestart/map_reg[195]_i_36_n_6
    SLICE_X41Y30         LUT4 (Prop_lut4_I2_O)        0.125     7.488 f  game0/gamestart/map[195]_i_35/O
                         net (fo=1, routed)           0.378     7.866    game0/gamestart/map[195]_i_35_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.043     7.909 f  game0/gamestart/map[195]_i_16/O
                         net (fo=1, routed)           0.315     8.224    game0/gamestart/map[195]_i_16_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.043     8.267 f  game0/gamestart/map[195]_i_11/O
                         net (fo=3, routed)           0.694     8.961    game0/gamestart/map[195]_i_11_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.043     9.004 f  game0/gamestart/map[127]_i_10/O
                         net (fo=68, routed)          0.745     9.749    game0/gamestart/map[127]_i_10_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I1_O)        0.043     9.792 r  game0/gamestart/map[125]_i_4/O
                         net (fo=8, routed)           0.560    10.353    game0/gamestart/map[125]_i_4_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.043    10.396 r  game0/gamestart/map[113]_i_3/O
                         net (fo=1, routed)           0.463    10.858    game0/gamestart/map[113]_i_3_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.901 r  game0/gamestart/map[113]_i_1/O
                         net (fo=1, routed)           0.000    10.901    game0/gamestart/map[113]_i_1_n_0
    SLICE_X34Y19         FDRE                                         r  game0/gamestart/map_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.437    14.212    game0/gamestart/clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  game0/gamestart/map_reg[113]/C
                         clock pessimism              0.330    14.542    
                         clock uncertainty           -0.035    14.507    
    SLICE_X34Y19         FDRE (Setup_fdre_C_D)        0.034    14.541    game0/gamestart/map_reg[113]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[187]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 1.532ns (24.278%)  route 4.778ns (75.722%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 14.213 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.571     4.586    game0/gamestart/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.204     4.790 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=21, routed)          0.683     5.473    game0/gamestart/square_y[3]
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.123     5.596 r  game0/gamestart/map[199]_i_31/O
                         net (fo=1, routed)           0.000     5.596    game0/gamestart/map[199]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.878 r  game0/gamestart/map_reg[199]_i_22/O[2]
                         net (fo=11, routed)          0.582     6.461    game0/gamestart/map_reg[199]_i_22_n_5
    SLICE_X42Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.281     6.742 r  game0/gamestart/map_reg[195]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.742    game0/gamestart/map_reg[195]_i_12_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.907 f  game0/gamestart/map_reg[195]_i_36/O[1]
                         net (fo=1, routed)           0.456     7.363    game0/gamestart/map_reg[195]_i_36_n_6
    SLICE_X41Y30         LUT4 (Prop_lut4_I2_O)        0.125     7.488 f  game0/gamestart/map[195]_i_35/O
                         net (fo=1, routed)           0.378     7.866    game0/gamestart/map[195]_i_35_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.043     7.909 f  game0/gamestart/map[195]_i_16/O
                         net (fo=1, routed)           0.315     8.224    game0/gamestart/map[195]_i_16_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.043     8.267 f  game0/gamestart/map[195]_i_11/O
                         net (fo=3, routed)           0.694     8.961    game0/gamestart/map[195]_i_11_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.048     9.009 f  game0/gamestart/map[191]_i_21/O
                         net (fo=32, routed)          0.677     9.686    game0/gamestart/map[191]_i_21_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.132     9.818 r  game0/gamestart/map[189]_i_8/O
                         net (fo=10, routed)          0.617    10.435    game0/gamestart/map[189]_i_8_n_0
    SLICE_X24Y14         LUT6 (Prop_lut6_I4_O)        0.043    10.478 r  game0/gamestart/map[187]_i_4/O
                         net (fo=1, routed)           0.376    10.853    game0/gamestart/map[187]_i_4_n_0
    SLICE_X24Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.896 r  game0/gamestart/map[187]_i_1/O
                         net (fo=1, routed)           0.000    10.896    game0/gamestart/map[187]_i_1_n_0
    SLICE_X24Y19         FDRE                                         r  game0/gamestart/map_reg[187]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.438    14.213    game0/gamestart/clk_IBUF_BUFG
    SLICE_X24Y19         FDRE                                         r  game0/gamestart/map_reg[187]/C
                         clock pessimism              0.330    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X24Y19         FDRE (Setup_fdre_C_D)        0.033    14.541    game0/gamestart/map_reg[187]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 1.631ns (26.023%)  route 4.636ns (73.977%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.571     4.586    game0/gamestart/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.204     4.790 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=21, routed)          0.683     5.473    game0/gamestart/square_y[3]
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.123     5.596 r  game0/gamestart/map[199]_i_31/O
                         net (fo=1, routed)           0.000     5.596    game0/gamestart/map[199]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.878 r  game0/gamestart/map_reg[199]_i_22/O[2]
                         net (fo=11, routed)          0.582     6.461    game0/gamestart/map_reg[199]_i_22_n_5
    SLICE_X42Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.281     6.742 r  game0/gamestart/map_reg[195]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.742    game0/gamestart/map_reg[195]_i_12_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.907 f  game0/gamestart/map_reg[195]_i_36/O[1]
                         net (fo=1, routed)           0.456     7.363    game0/gamestart/map_reg[195]_i_36_n_6
    SLICE_X41Y30         LUT4 (Prop_lut4_I2_O)        0.125     7.488 f  game0/gamestart/map[195]_i_35/O
                         net (fo=1, routed)           0.378     7.866    game0/gamestart/map[195]_i_35_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.043     7.909 f  game0/gamestart/map[195]_i_16/O
                         net (fo=1, routed)           0.315     8.224    game0/gamestart/map[195]_i_16_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.043     8.267 f  game0/gamestart/map[195]_i_11/O
                         net (fo=3, routed)           0.694     8.961    game0/gamestart/map[195]_i_11_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.048     9.009 f  game0/gamestart/map[191]_i_21/O
                         net (fo=32, routed)          0.861     9.870    game0/gamestart/map[191]_i_21_n_0
    SLICE_X30Y13         LUT5 (Prop_lut5_I0_O)        0.138    10.008 r  game0/gamestart/map[174]_i_4/O
                         net (fo=1, routed)           0.212    10.220    game0/gamestart/map[174]_i_4_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I3_O)        0.136    10.356 r  game0/gamestart/map[174]_i_2/O
                         net (fo=1, routed)           0.455    10.811    game0/gamestart/map[174]_i_2_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I4_O)        0.043    10.854 r  game0/gamestart/map[174]_i_1/O
                         net (fo=1, routed)           0.000    10.854    game0/gamestart/map[174]_i_1_n_0
    SLICE_X31Y18         FDRE                                         r  game0/gamestart/map_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.437    14.212    game0/gamestart/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  game0/gamestart/map_reg[174]/C
                         clock pessimism              0.330    14.542    
                         clock uncertainty           -0.035    14.507    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)        0.033    14.540    game0/gamestart/map_reg[174]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -10.854    
  -------------------------------------------------------------------
                         slack                                  3.686    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[182]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 1.532ns (24.447%)  route 4.735ns (75.553%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 14.214 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.571     4.586    game0/gamestart/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.204     4.790 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=21, routed)          0.683     5.473    game0/gamestart/square_y[3]
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.123     5.596 r  game0/gamestart/map[199]_i_31/O
                         net (fo=1, routed)           0.000     5.596    game0/gamestart/map[199]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.878 r  game0/gamestart/map_reg[199]_i_22/O[2]
                         net (fo=11, routed)          0.582     6.461    game0/gamestart/map_reg[199]_i_22_n_5
    SLICE_X42Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.281     6.742 r  game0/gamestart/map_reg[195]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.742    game0/gamestart/map_reg[195]_i_12_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.907 f  game0/gamestart/map_reg[195]_i_36/O[1]
                         net (fo=1, routed)           0.456     7.363    game0/gamestart/map_reg[195]_i_36_n_6
    SLICE_X41Y30         LUT4 (Prop_lut4_I2_O)        0.125     7.488 f  game0/gamestart/map[195]_i_35/O
                         net (fo=1, routed)           0.378     7.866    game0/gamestart/map[195]_i_35_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.043     7.909 f  game0/gamestart/map[195]_i_16/O
                         net (fo=1, routed)           0.315     8.224    game0/gamestart/map[195]_i_16_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.043     8.267 f  game0/gamestart/map[195]_i_11/O
                         net (fo=3, routed)           0.694     8.961    game0/gamestart/map[195]_i_11_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.048     9.009 f  game0/gamestart/map[191]_i_21/O
                         net (fo=32, routed)          0.677     9.686    game0/gamestart/map[191]_i_21_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.132     9.818 r  game0/gamestart/map[189]_i_8/O
                         net (fo=10, routed)          0.530    10.348    game0/gamestart/map[189]_i_8_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I0_O)        0.043    10.391 r  game0/gamestart/map[182]_i_3/O
                         net (fo=1, routed)           0.418    10.810    game0/gamestart/map[182]_i_3_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I4_O)        0.043    10.853 r  game0/gamestart/map[182]_i_1/O
                         net (fo=1, routed)           0.000    10.853    game0/gamestart/map[182]_i_1_n_0
    SLICE_X33Y16         FDRE                                         r  game0/gamestart/map_reg[182]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.439    14.214    game0/gamestart/clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  game0/gamestart/map_reg[182]/C
                         clock pessimism              0.330    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)        0.034    14.543    game0/gamestart/map_reg[182]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  3.690    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[178]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 1.532ns (24.461%)  route 4.731ns (75.539%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.571     4.586    game0/gamestart/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.204     4.790 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=21, routed)          0.683     5.473    game0/gamestart/square_y[3]
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.123     5.596 r  game0/gamestart/map[199]_i_31/O
                         net (fo=1, routed)           0.000     5.596    game0/gamestart/map[199]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.878 r  game0/gamestart/map_reg[199]_i_22/O[2]
                         net (fo=11, routed)          0.582     6.461    game0/gamestart/map_reg[199]_i_22_n_5
    SLICE_X42Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.281     6.742 r  game0/gamestart/map_reg[195]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.742    game0/gamestart/map_reg[195]_i_12_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.907 f  game0/gamestart/map_reg[195]_i_36/O[1]
                         net (fo=1, routed)           0.456     7.363    game0/gamestart/map_reg[195]_i_36_n_6
    SLICE_X41Y30         LUT4 (Prop_lut4_I2_O)        0.125     7.488 f  game0/gamestart/map[195]_i_35/O
                         net (fo=1, routed)           0.378     7.866    game0/gamestart/map[195]_i_35_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.043     7.909 f  game0/gamestart/map[195]_i_16/O
                         net (fo=1, routed)           0.315     8.224    game0/gamestart/map[195]_i_16_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.043     8.267 f  game0/gamestart/map[195]_i_11/O
                         net (fo=3, routed)           0.694     8.961    game0/gamestart/map[195]_i_11_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.048     9.009 f  game0/gamestart/map[191]_i_21/O
                         net (fo=32, routed)          0.677     9.686    game0/gamestart/map[191]_i_21_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.132     9.818 r  game0/gamestart/map[189]_i_8/O
                         net (fo=10, routed)          0.583    10.401    game0/gamestart/map[189]_i_8_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.043    10.444 r  game0/gamestart/map[178]_i_3/O
                         net (fo=1, routed)           0.363    10.806    game0/gamestart/map[178]_i_3_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I4_O)        0.043    10.849 r  game0/gamestart/map[178]_i_1/O
                         net (fo=1, routed)           0.000    10.849    game0/gamestart/map[178]_i_1_n_0
    SLICE_X30Y18         FDRE                                         r  game0/gamestart/map_reg[178]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.437    14.212    game0/gamestart/clk_IBUF_BUFG
    SLICE_X30Y18         FDRE                                         r  game0/gamestart/map_reg[178]/C
                         clock pessimism              0.330    14.542    
                         clock uncertainty           -0.035    14.507    
    SLICE_X30Y18         FDRE (Setup_fdre_C_D)        0.033    14.540    game0/gamestart/map_reg[178]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                  3.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 divider/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/clk25MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.877%)  route 0.134ns (51.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.543     1.789    divider/clk_IBUF_BUFG
    SLICE_X53Y146        FDRE                                         r  divider/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.100     1.889 r  divider/clkdiv_reg[1]/Q
                         net (fo=2, routed)           0.134     2.023    divider/clkdiv_reg[1]
    SLICE_X54Y146        LUT3 (Prop_lut3_I0_O)        0.028     2.051 r  divider/clk25MHZ_i_1/O
                         net (fo=1, routed)           0.000     2.051    divider/clk25MHZ_i_1_n_0
    SLICE_X54Y146        FDRE                                         r  divider/clk25MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.740     2.225    divider/clk_IBUF_BUFG
    SLICE_X54Y146        FDRE                                         r  divider/clk25MHZ_reg/C
                         clock pessimism             -0.407     1.818    
    SLICE_X54Y146        FDRE (Hold_fdre_C_D)         0.087     1.905    divider/clk25MHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 game0/gamestart/rand_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.726%)  route 0.129ns (50.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.652     1.898    game0/gamestart/clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  game0/gamestart/rand_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.100     1.998 r  game0/gamestart/rand_num_reg[5]/Q
                         net (fo=4, routed)           0.129     2.127    game0/gamestart/rand_num_reg[5]
    SLICE_X35Y34         LUT5 (Prop_lut5_I2_O)        0.028     2.155 r  game0/gamestart/square_x[1]_i_1/O
                         net (fo=1, routed)           0.000     2.155    game0/gamestart/square_x[1]_i_1_n_0
    SLICE_X35Y34         FDRE                                         r  game0/gamestart/square_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.890     2.375    game0/gamestart/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  game0/gamestart/square_x_reg[1]/C
                         clock pessimism             -0.447     1.928    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.060     1.988    game0/gamestart/square_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 game0/gamestart/rand_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.534%)  route 0.130ns (50.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.652     1.898    game0/gamestart/clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  game0/gamestart/rand_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.100     1.998 r  game0/gamestart/rand_num_reg[5]/Q
                         net (fo=4, routed)           0.130     2.128    game0/gamestart/rand_num_reg[5]
    SLICE_X35Y34         LUT5 (Prop_lut5_I2_O)        0.028     2.156 r  game0/gamestart/square_x[2]_i_2/O
                         net (fo=1, routed)           0.000     2.156    game0/gamestart/square_x[2]_i_2_n_0
    SLICE_X35Y34         FDRE                                         r  game0/gamestart/square_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.890     2.375    game0/gamestart/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  game0/gamestart/square_x_reg[2]/C
                         clock pessimism             -0.447     1.928    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.060     1.988    game0/gamestart/square_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 game0/gamestart/map_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[175]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.660%)  route 0.111ns (46.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.651     1.897    game0/gamestart/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  game0/gamestart/map_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.100     1.997 r  game0/gamestart/map_reg[175]/Q
                         net (fo=8, routed)           0.111     2.107    game0/gamestart/map[175]
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.028     2.135 r  game0/gamestart/map[175]_i_1/O
                         net (fo=1, routed)           0.000     2.135    game0/gamestart/map[175]_i_1_n_0
    SLICE_X31Y18         FDRE                                         r  game0/gamestart/map_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.888     2.373    game0/gamestart/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  game0/gamestart/map_reg[175]/C
                         clock pessimism             -0.476     1.897    
    SLICE_X31Y18         FDRE (Hold_fdre_C_D)         0.061     1.958    game0/gamestart/map_reg[175]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.155ns (60.464%)  route 0.101ns (39.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.652     1.898    game0/gamestart/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.091     1.989 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=21, routed)          0.101     2.090    game0/gamestart/square_y[3]
    SLICE_X30Y32         LUT6 (Prop_lut6_I2_O)        0.064     2.154 r  game0/gamestart/square_y[4]_i_2/O
                         net (fo=1, routed)           0.000     2.154    game0/gamestart/square_y[4]_i_2_n_0
    SLICE_X30Y32         FDRE                                         r  game0/gamestart/square_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.889     2.374    game0/gamestart/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  game0/gamestart/square_y_reg[4]/C
                         clock pessimism             -0.476     1.898    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.061     1.959    game0/gamestart/square_y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 game0/gamestart/i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.190ns (71.136%)  route 0.077ns (28.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.652     1.898    game0/gamestart/clk_IBUF_BUFG
    SLICE_X26Y32         FDRE                                         r  game0/gamestart/i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.100     1.998 r  game0/gamestart/i_reg[25]/Q
                         net (fo=4, routed)           0.077     2.075    game0/gamestart/i_reg_n_0_[25]
    SLICE_X26Y32         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.165 r  game0/gamestart/i_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.165    game0/gamestart/i0[26]
    SLICE_X26Y32         FDRE                                         r  game0/gamestart/i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.889     2.374    game0/gamestart/clk_IBUF_BUFG
    SLICE_X26Y32         FDRE                                         r  game0/gamestart/i_reg[26]/C
                         clock pessimism             -0.476     1.898    
    SLICE_X26Y32         FDRE (Hold_fdre_C_D)         0.071     1.969    game0/gamestart/i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 game0/gamestart/i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.190ns (71.136%)  route 0.077ns (28.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.648     1.894    game0/gamestart/clk_IBUF_BUFG
    SLICE_X26Y28         FDRE                                         r  game0/gamestart/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.100     1.994 r  game0/gamestart/i_reg[9]/Q
                         net (fo=4, routed)           0.077     2.071    game0/gamestart/i_reg_n_0_[9]
    SLICE_X26Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.161 r  game0/gamestart/i_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.161    game0/gamestart/i0[10]
    SLICE_X26Y28         FDRE                                         r  game0/gamestart/i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.885     2.370    game0/gamestart/clk_IBUF_BUFG
    SLICE_X26Y28         FDRE                                         r  game0/gamestart/i_reg[10]/C
                         clock pessimism             -0.476     1.894    
    SLICE_X26Y28         FDRE (Hold_fdre_C_D)         0.071     1.965    game0/gamestart/i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 game0/gamestart/i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.190ns (71.136%)  route 0.077ns (28.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.650     1.896    game0/gamestart/clk_IBUF_BUFG
    SLICE_X26Y30         FDRE                                         r  game0/gamestart/i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_fdre_C_Q)         0.100     1.996 r  game0/gamestart/i_reg[17]/Q
                         net (fo=4, routed)           0.077     2.073    game0/gamestart/i_reg_n_0_[17]
    SLICE_X26Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.163 r  game0/gamestart/i_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.163    game0/gamestart/i0[18]
    SLICE_X26Y30         FDRE                                         r  game0/gamestart/i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.887     2.372    game0/gamestart/clk_IBUF_BUFG
    SLICE_X26Y30         FDRE                                         r  game0/gamestart/i_reg[18]/C
                         clock pessimism             -0.476     1.896    
    SLICE_X26Y30         FDRE (Hold_fdre_C_D)         0.071     1.967    game0/gamestart/i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 game0/gamestart/rand_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/rand_num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.129ns (47.556%)  route 0.142ns (52.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.652     1.898    game0/gamestart/clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  game0/gamestart/rand_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.100     1.998 r  game0/gamestart/rand_num_reg[6]/Q
                         net (fo=4, routed)           0.142     2.140    game0/gamestart/rand_num_reg[6]
    SLICE_X36Y34         LUT3 (Prop_lut3_I2_O)        0.029     2.169 r  game0/gamestart/rand_num[7]_i_1/O
                         net (fo=1, routed)           0.000     2.169    game0/gamestart/p_0_in[3]
    SLICE_X36Y34         FDRE                                         r  game0/gamestart/rand_num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.889     2.374    game0/gamestart/clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  game0/gamestart/rand_num_reg[7]/C
                         clock pessimism             -0.476     1.898    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.075     1.973    game0/gamestart/rand_num_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 game0/gamestart/i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.190ns (71.087%)  route 0.077ns (28.913%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.649     1.895    game0/gamestart/clk_IBUF_BUFG
    SLICE_X26Y29         FDRE                                         r  game0/gamestart/i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.100     1.995 r  game0/gamestart/i_reg[13]/Q
                         net (fo=4, routed)           0.077     2.072    game0/gamestart/i_reg_n_0_[13]
    SLICE_X26Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.162 r  game0/gamestart/i_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.162    game0/gamestart/i0[14]
    SLICE_X26Y29         FDRE                                         r  game0/gamestart/i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.886     2.371    game0/gamestart/clk_IBUF_BUFG
    SLICE_X26Y29         FDRE                                         r  game0/gamestart/i_reg[14]/C
                         clock pessimism             -0.476     1.895    
    SLICE_X26Y29         FDRE (Hold_fdre_C_D)         0.071     1.966    game0/gamestart/i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X22Y27   game0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X25Y27   game0/gamestart/i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X34Y35   game0/gamestart/rand_num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X34Y35   game0/gamestart/rand_num_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X36Y34   game0/gamestart/rand_num_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X32Y35   game0/gamestart/square_type_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X32Y35   game0/gamestart/square_type_reg[2]_rep__0/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X30Y32   game0/gamestart/square_y_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X23Y32   game0/gamestart/state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X22Y27   game0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X22Y27   game0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X25Y27   game0/gamestart/i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X25Y27   game0/gamestart/i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X34Y35   game0/gamestart/rand_num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X34Y35   game0/gamestart/rand_num_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X34Y35   game0/gamestart/rand_num_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X34Y35   game0/gamestart/rand_num_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X36Y34   game0/gamestart/rand_num_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X36Y34   game0/gamestart/rand_num_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X54Y146  divider/clk25MHZ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X54Y146  divider/clk25MHZ_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X53Y146  divider/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X53Y146  divider/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X53Y146  divider/clkdiv_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X53Y146  divider/clkdiv_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y27   game0/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y27   game0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y27   game0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X22Y27   game0/FSM_onehot_state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga0/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.919ns  (logic 5.207ns (24.891%)  route 15.712ns (75.109%))
  Logic Levels:           32  (CARRY4=13 FDRE=1 LUT2=1 LUT3=6 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE                         0.000     0.000 r  vga0/col_reg[0]/C
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.236     0.236 f  vga0/col_reg[0]/Q
                         net (fo=130, routed)         1.306     1.542    vga0/col[0]
    SLICE_X31Y37         LUT3 (Prop_lut3_I2_O)        0.123     1.665 f  vga0/color_reg[7]_i_72/O
                         net (fo=6, routed)           0.707     2.372    vga0/color_reg[7]_i_72_n_0
    SLICE_X22Y39         LUT5 (Prop_lut5_I0_O)        0.053     2.425 r  vga0/color_reg[7]_i_50/O
                         net (fo=3, routed)           0.457     2.882    vga0/color_reg[7]_i_50_n_0
    SLICE_X22Y38         LUT4 (Prop_lut4_I2_O)        0.142     3.024 r  vga0/color_reg[7]_i_560/O
                         net (fo=64, routed)          2.074     5.098    vga0/color_reg[7]_i_560_n_0
    SLICE_X30Y45         LUT3 (Prop_lut3_I2_O)        0.141     5.239 r  vga0/color_reg[7]_i_788/O
                         net (fo=12, routed)          0.800     6.039    vga0/color_reg[7]_i_788_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     6.318 r  vga0/color_reg[7]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     6.318    vga0/color_reg[7]_i_1389_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.371 r  vga0/color_reg[7]_i_1147/CO[3]
                         net (fo=1, routed)           0.000     6.371    vga0/color_reg[7]_i_1147_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.448 r  vga0/color_reg[7]_i_866/CO[1]
                         net (fo=30, routed)          0.693     7.140    vga0/color_reg[7]_i_866_n_2
    SLICE_X37Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.372     7.512 r  vga0/color_reg[7]_i_865/CO[2]
                         net (fo=4, routed)           0.294     7.806    vga0/color_reg[7]_i_865_n_1
    SLICE_X38Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.388     8.194 r  vga0/color_reg[7]_i_863/CO[2]
                         net (fo=3, routed)           0.294     8.488    vga0/color_reg[7]_i_863_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.378     8.866 f  vga0/color_reg[7]_i_862/CO[2]
                         net (fo=34, routed)          0.936     9.802    vga0/color_reg[7]_i_862_n_1
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.136     9.938 r  vga0/color_reg[7]_i_816/O
                         net (fo=19, routed)          0.625    10.562    vga0/color_reg[7]_i_816_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    10.920 r  vga0/color_reg[7]_i_541/CO[3]
                         net (fo=1, routed)           0.001    10.921    vga0/color_reg[7]_i_541_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.032 r  vga0/color_reg[7]_i_529/O[0]
                         net (fo=2, routed)           0.695    11.727    vga0/color_reg[7]_i_529_n_7
    SLICE_X40Y50         LUT3 (Prop_lut3_I2_O)        0.128    11.855 r  vga0/color_reg[7]_i_332/O
                         net (fo=2, routed)           0.610    12.466    vga0/color_reg[7]_i_332_n_0
    SLICE_X40Y50         LUT4 (Prop_lut4_I3_O)        0.134    12.600 r  vga0/color_reg[7]_i_336/O
                         net (fo=1, routed)           0.000    12.600    vga0/color_reg[7]_i_336_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308    12.908 r  vga0/color_reg[7]_i_180/O[3]
                         net (fo=3, routed)           0.630    13.538    vga0/color_reg[7]_i_180_n_4
    SLICE_X33Y50         LUT2 (Prop_lut2_I0_O)        0.120    13.658 r  vga0/color_reg[7]_i_325/O
                         net (fo=1, routed)           0.000    13.658    vga0/color_reg[7]_i_325_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.853 r  vga0/color_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000    13.853    vga0/color_reg[7]_i_178_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    14.019 r  vga0/color_reg[7]_i_98/O[1]
                         net (fo=9, routed)           0.357    14.376    vga0/color_reg[7]_i_98_n_6
    SLICE_X32Y51         LUT3 (Prop_lut3_I2_O)        0.123    14.499 r  vga0/color_reg[7]_i_184/O
                         net (fo=1, routed)           0.000    14.499    vga0/color_reg[7]_i_184_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.250    14.749 r  vga0/color_reg[7]_i_99/CO[1]
                         net (fo=8, routed)           0.703    15.452    vga0/color_reg[7]_i_99_n_2
    SLICE_X33Y43         LUT3 (Prop_lut3_I0_O)        0.130    15.582 r  vga0/color_reg[7]_i_171/O
                         net (fo=1, routed)           0.446    16.028    vga0/color_reg[7]_i_171_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I4_O)        0.136    16.164 r  vga0/color_reg[7]_i_84/O
                         net (fo=1, routed)           0.000    16.164    vga0/color_reg[7]_i_84_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    16.288 r  vga0/color_reg[7]_i_34/O[0]
                         net (fo=50, routed)          1.608    17.896    game0/gamestart/color_reg[7]_i_16_0[0]
    SLICE_X26Y20         LUT6 (Prop_lut6_I2_O)        0.124    18.020 f  game0/gamestart/color_reg[7]_i_353/O
                         net (fo=1, routed)           0.000    18.020    game0/gamestart/color_reg[7]_i_353_n_0
    SLICE_X26Y20         MUXF7 (Prop_muxf7_I1_O)      0.122    18.142 f  game0/gamestart/color_reg[7]_i_210/O
                         net (fo=1, routed)           0.000    18.142    game0/gamestart/color_reg[7]_i_210_n_0
    SLICE_X26Y20         MUXF8 (Prop_muxf8_I0_O)      0.045    18.187 f  game0/gamestart/color_reg[7]_i_110/O
                         net (fo=1, routed)           0.597    18.784    game0/gamestart/color_reg[7]_i_110_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.126    18.910 f  game0/gamestart/color_reg[7]_i_47/O
                         net (fo=1, routed)           0.536    19.446    game0/gamestart/color_reg[7]_i_47_n_0
    SLICE_X30Y29         LUT5 (Prop_lut5_I4_O)        0.043    19.489 f  game0/gamestart/color_reg[7]_i_16/O
                         net (fo=1, routed)           0.539    20.028    game0/gamestart/color_reg[7]_i_16_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I4_O)        0.043    20.071 f  game0/gamestart/color_reg[7]_i_5/O
                         net (fo=3, routed)           0.584    20.656    game0/gamestart/row_reg[8]
    SLICE_X22Y34         LUT6 (Prop_lut6_I2_O)        0.043    20.699 r  game0/gamestart/color_reg[7]_i_1/O
                         net (fo=1, routed)           0.220    20.919    dis/D[3]
    SLICE_X22Y34         LDCE                                         r  dis/color_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.780ns  (logic 5.207ns (25.058%)  route 15.573ns (74.942%))
  Logic Levels:           32  (CARRY4=13 FDRE=1 LUT2=1 LUT3=6 LUT4=2 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE                         0.000     0.000 r  vga0/col_reg[0]/C
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.236     0.236 f  vga0/col_reg[0]/Q
                         net (fo=130, routed)         1.306     1.542    vga0/col[0]
    SLICE_X31Y37         LUT3 (Prop_lut3_I2_O)        0.123     1.665 f  vga0/color_reg[7]_i_72/O
                         net (fo=6, routed)           0.707     2.372    vga0/color_reg[7]_i_72_n_0
    SLICE_X22Y39         LUT5 (Prop_lut5_I0_O)        0.053     2.425 r  vga0/color_reg[7]_i_50/O
                         net (fo=3, routed)           0.457     2.882    vga0/color_reg[7]_i_50_n_0
    SLICE_X22Y38         LUT4 (Prop_lut4_I2_O)        0.142     3.024 r  vga0/color_reg[7]_i_560/O
                         net (fo=64, routed)          2.074     5.098    vga0/color_reg[7]_i_560_n_0
    SLICE_X30Y45         LUT3 (Prop_lut3_I2_O)        0.141     5.239 r  vga0/color_reg[7]_i_788/O
                         net (fo=12, routed)          0.800     6.039    vga0/color_reg[7]_i_788_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     6.318 r  vga0/color_reg[7]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     6.318    vga0/color_reg[7]_i_1389_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.371 r  vga0/color_reg[7]_i_1147/CO[3]
                         net (fo=1, routed)           0.000     6.371    vga0/color_reg[7]_i_1147_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.448 r  vga0/color_reg[7]_i_866/CO[1]
                         net (fo=30, routed)          0.693     7.140    vga0/color_reg[7]_i_866_n_2
    SLICE_X37Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.372     7.512 r  vga0/color_reg[7]_i_865/CO[2]
                         net (fo=4, routed)           0.294     7.806    vga0/color_reg[7]_i_865_n_1
    SLICE_X38Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.388     8.194 r  vga0/color_reg[7]_i_863/CO[2]
                         net (fo=3, routed)           0.294     8.488    vga0/color_reg[7]_i_863_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.378     8.866 f  vga0/color_reg[7]_i_862/CO[2]
                         net (fo=34, routed)          0.936     9.802    vga0/color_reg[7]_i_862_n_1
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.136     9.938 r  vga0/color_reg[7]_i_816/O
                         net (fo=19, routed)          0.625    10.562    vga0/color_reg[7]_i_816_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    10.920 r  vga0/color_reg[7]_i_541/CO[3]
                         net (fo=1, routed)           0.001    10.921    vga0/color_reg[7]_i_541_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.032 r  vga0/color_reg[7]_i_529/O[0]
                         net (fo=2, routed)           0.695    11.727    vga0/color_reg[7]_i_529_n_7
    SLICE_X40Y50         LUT3 (Prop_lut3_I2_O)        0.128    11.855 r  vga0/color_reg[7]_i_332/O
                         net (fo=2, routed)           0.610    12.466    vga0/color_reg[7]_i_332_n_0
    SLICE_X40Y50         LUT4 (Prop_lut4_I3_O)        0.134    12.600 r  vga0/color_reg[7]_i_336/O
                         net (fo=1, routed)           0.000    12.600    vga0/color_reg[7]_i_336_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308    12.908 r  vga0/color_reg[7]_i_180/O[3]
                         net (fo=3, routed)           0.630    13.538    vga0/color_reg[7]_i_180_n_4
    SLICE_X33Y50         LUT2 (Prop_lut2_I0_O)        0.120    13.658 r  vga0/color_reg[7]_i_325/O
                         net (fo=1, routed)           0.000    13.658    vga0/color_reg[7]_i_325_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.853 r  vga0/color_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000    13.853    vga0/color_reg[7]_i_178_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    14.019 r  vga0/color_reg[7]_i_98/O[1]
                         net (fo=9, routed)           0.357    14.376    vga0/color_reg[7]_i_98_n_6
    SLICE_X32Y51         LUT3 (Prop_lut3_I2_O)        0.123    14.499 r  vga0/color_reg[7]_i_184/O
                         net (fo=1, routed)           0.000    14.499    vga0/color_reg[7]_i_184_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.250    14.749 r  vga0/color_reg[7]_i_99/CO[1]
                         net (fo=8, routed)           0.703    15.452    vga0/color_reg[7]_i_99_n_2
    SLICE_X33Y43         LUT3 (Prop_lut3_I0_O)        0.130    15.582 r  vga0/color_reg[7]_i_171/O
                         net (fo=1, routed)           0.446    16.028    vga0/color_reg[7]_i_171_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I4_O)        0.136    16.164 r  vga0/color_reg[7]_i_84/O
                         net (fo=1, routed)           0.000    16.164    vga0/color_reg[7]_i_84_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    16.288 r  vga0/color_reg[7]_i_34/O[0]
                         net (fo=50, routed)          1.608    17.896    game0/gamestart/color_reg[7]_i_16_0[0]
    SLICE_X26Y20         LUT6 (Prop_lut6_I2_O)        0.124    18.020 f  game0/gamestart/color_reg[7]_i_353/O
                         net (fo=1, routed)           0.000    18.020    game0/gamestart/color_reg[7]_i_353_n_0
    SLICE_X26Y20         MUXF7 (Prop_muxf7_I1_O)      0.122    18.142 f  game0/gamestart/color_reg[7]_i_210/O
                         net (fo=1, routed)           0.000    18.142    game0/gamestart/color_reg[7]_i_210_n_0
    SLICE_X26Y20         MUXF8 (Prop_muxf8_I0_O)      0.045    18.187 f  game0/gamestart/color_reg[7]_i_110/O
                         net (fo=1, routed)           0.597    18.784    game0/gamestart/color_reg[7]_i_110_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.126    18.910 f  game0/gamestart/color_reg[7]_i_47/O
                         net (fo=1, routed)           0.536    19.446    game0/gamestart/color_reg[7]_i_47_n_0
    SLICE_X30Y29         LUT5 (Prop_lut5_I4_O)        0.043    19.489 f  game0/gamestart/color_reg[7]_i_16/O
                         net (fo=1, routed)           0.539    20.028    game0/gamestart/color_reg[7]_i_16_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I4_O)        0.043    20.071 f  game0/gamestart/color_reg[7]_i_5/O
                         net (fo=3, routed)           0.445    20.517    vga0/R_reg[3]_2
    SLICE_X22Y34         LUT5 (Prop_lut5_I1_O)        0.043    20.560 r  vga0/color_reg[3]_i_1/O
                         net (fo=1, routed)           0.220    20.780    dis/D[1]
    SLICE_X22Y34         LDCE                                         r  dis/color_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.761ns  (logic 5.207ns (25.081%)  route 15.554ns (74.919%))
  Logic Levels:           32  (CARRY4=13 FDRE=1 LUT2=1 LUT3=6 LUT4=3 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE                         0.000     0.000 r  vga0/col_reg[0]/C
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.236     0.236 f  vga0/col_reg[0]/Q
                         net (fo=130, routed)         1.306     1.542    vga0/col[0]
    SLICE_X31Y37         LUT3 (Prop_lut3_I2_O)        0.123     1.665 f  vga0/color_reg[7]_i_72/O
                         net (fo=6, routed)           0.707     2.372    vga0/color_reg[7]_i_72_n_0
    SLICE_X22Y39         LUT5 (Prop_lut5_I0_O)        0.053     2.425 r  vga0/color_reg[7]_i_50/O
                         net (fo=3, routed)           0.457     2.882    vga0/color_reg[7]_i_50_n_0
    SLICE_X22Y38         LUT4 (Prop_lut4_I2_O)        0.142     3.024 r  vga0/color_reg[7]_i_560/O
                         net (fo=64, routed)          2.074     5.098    vga0/color_reg[7]_i_560_n_0
    SLICE_X30Y45         LUT3 (Prop_lut3_I2_O)        0.141     5.239 r  vga0/color_reg[7]_i_788/O
                         net (fo=12, routed)          0.800     6.039    vga0/color_reg[7]_i_788_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     6.318 r  vga0/color_reg[7]_i_1389/CO[3]
                         net (fo=1, routed)           0.000     6.318    vga0/color_reg[7]_i_1389_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.371 r  vga0/color_reg[7]_i_1147/CO[3]
                         net (fo=1, routed)           0.000     6.371    vga0/color_reg[7]_i_1147_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.448 r  vga0/color_reg[7]_i_866/CO[1]
                         net (fo=30, routed)          0.693     7.140    vga0/color_reg[7]_i_866_n_2
    SLICE_X37Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.372     7.512 r  vga0/color_reg[7]_i_865/CO[2]
                         net (fo=4, routed)           0.294     7.806    vga0/color_reg[7]_i_865_n_1
    SLICE_X38Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.388     8.194 r  vga0/color_reg[7]_i_863/CO[2]
                         net (fo=3, routed)           0.294     8.488    vga0/color_reg[7]_i_863_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.378     8.866 f  vga0/color_reg[7]_i_862/CO[2]
                         net (fo=34, routed)          0.936     9.802    vga0/color_reg[7]_i_862_n_1
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.136     9.938 r  vga0/color_reg[7]_i_816/O
                         net (fo=19, routed)          0.625    10.562    vga0/color_reg[7]_i_816_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    10.920 r  vga0/color_reg[7]_i_541/CO[3]
                         net (fo=1, routed)           0.001    10.921    vga0/color_reg[7]_i_541_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.032 r  vga0/color_reg[7]_i_529/O[0]
                         net (fo=2, routed)           0.695    11.727    vga0/color_reg[7]_i_529_n_7
    SLICE_X40Y50         LUT3 (Prop_lut3_I2_O)        0.128    11.855 r  vga0/color_reg[7]_i_332/O
                         net (fo=2, routed)           0.610    12.466    vga0/color_reg[7]_i_332_n_0
    SLICE_X40Y50         LUT4 (Prop_lut4_I3_O)        0.134    12.600 r  vga0/color_reg[7]_i_336/O
                         net (fo=1, routed)           0.000    12.600    vga0/color_reg[7]_i_336_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308    12.908 r  vga0/color_reg[7]_i_180/O[3]
                         net (fo=3, routed)           0.630    13.538    vga0/color_reg[7]_i_180_n_4
    SLICE_X33Y50         LUT2 (Prop_lut2_I0_O)        0.120    13.658 r  vga0/color_reg[7]_i_325/O
                         net (fo=1, routed)           0.000    13.658    vga0/color_reg[7]_i_325_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.853 r  vga0/color_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000    13.853    vga0/color_reg[7]_i_178_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    14.019 r  vga0/color_reg[7]_i_98/O[1]
                         net (fo=9, routed)           0.357    14.376    vga0/color_reg[7]_i_98_n_6
    SLICE_X32Y51         LUT3 (Prop_lut3_I2_O)        0.123    14.499 r  vga0/color_reg[7]_i_184/O
                         net (fo=1, routed)           0.000    14.499    vga0/color_reg[7]_i_184_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.250    14.749 r  vga0/color_reg[7]_i_99/CO[1]
                         net (fo=8, routed)           0.703    15.452    vga0/color_reg[7]_i_99_n_2
    SLICE_X33Y43         LUT3 (Prop_lut3_I0_O)        0.130    15.582 r  vga0/color_reg[7]_i_171/O
                         net (fo=1, routed)           0.446    16.028    vga0/color_reg[7]_i_171_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I4_O)        0.136    16.164 r  vga0/color_reg[7]_i_84/O
                         net (fo=1, routed)           0.000    16.164    vga0/color_reg[7]_i_84_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    16.288 r  vga0/color_reg[7]_i_34/O[0]
                         net (fo=50, routed)          1.608    17.896    game0/gamestart/color_reg[7]_i_16_0[0]
    SLICE_X26Y20         LUT6 (Prop_lut6_I2_O)        0.124    18.020 r  game0/gamestart/color_reg[7]_i_353/O
                         net (fo=1, routed)           0.000    18.020    game0/gamestart/color_reg[7]_i_353_n_0
    SLICE_X26Y20         MUXF7 (Prop_muxf7_I1_O)      0.122    18.142 r  game0/gamestart/color_reg[7]_i_210/O
                         net (fo=1, routed)           0.000    18.142    game0/gamestart/color_reg[7]_i_210_n_0
    SLICE_X26Y20         MUXF8 (Prop_muxf8_I0_O)      0.045    18.187 r  game0/gamestart/color_reg[7]_i_110/O
                         net (fo=1, routed)           0.597    18.784    game0/gamestart/color_reg[7]_i_110_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.126    18.910 r  game0/gamestart/color_reg[7]_i_47/O
                         net (fo=1, routed)           0.536    19.446    game0/gamestart/color_reg[7]_i_47_n_0
    SLICE_X30Y29         LUT5 (Prop_lut5_I4_O)        0.043    19.489 r  game0/gamestart/color_reg[7]_i_16/O
                         net (fo=1, routed)           0.539    20.028    game0/gamestart/color_reg[7]_i_16_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I4_O)        0.043    20.071 r  game0/gamestart/color_reg[7]_i_5/O
                         net (fo=3, routed)           0.441    20.513    game0/gamestart/row_reg[8]
    SLICE_X23Y34         LUT4 (Prop_lut4_I1_O)        0.043    20.556 r  game0/gamestart/color_reg[6]_i_1/O
                         net (fo=1, routed)           0.205    20.761    dis/D[2]
    SLICE_X22Y34         LDCE                                         r  dis/color_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/R_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.477ns  (logic 3.186ns (58.171%)  route 2.291ns (41.829%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE                         0.000     0.000 r  vga0/R_reg[2]_lopt_replica/C
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga0/R_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.291     2.550    lopt_8
    N21                  OBUF (Prop_obuf_I_O)         2.927     5.477 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.477    R[0]
    N21                                                               r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/R_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.470ns  (logic 3.189ns (58.307%)  route 2.281ns (41.693%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE                         0.000     0.000 r  vga0/R_reg[2]_lopt_replica_2/C
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga0/R_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           2.281     2.540    lopt_9
    N22                  OBUF (Prop_obuf_I_O)         2.930     5.470 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.470    R[1]
    N22                                                               r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/R_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.427ns  (logic 3.172ns (58.449%)  route 2.255ns (41.551%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE                         0.000     0.000 r  vga0/R_reg[2]/C
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga0/R_reg[2]/Q
                         net (fo=1, routed)           2.255     2.514    R_OBUF[0]
    R21                  OBUF (Prop_obuf_I_O)         2.913     5.427 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.427    R[2]
    R21                                                               r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/HS_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.391ns  (logic 3.168ns (58.766%)  route 2.223ns (41.234%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE                         0.000     0.000 r  vga0/HS_reg/C
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga0/HS_reg/Q
                         net (fo=1, routed)           2.223     2.446    HS_OBUF
    M22                  OBUF (Prop_obuf_I_O)         2.945     5.391 r  HS_OBUF_inst/O
                         net (fo=0)                   0.000     5.391    HS
    M22                                                               r  HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/VS_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.389ns  (logic 3.163ns (58.681%)  route 2.227ns (41.319%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE                         0.000     0.000 r  vga0/VS_reg/C
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga0/VS_reg/Q
                         net (fo=1, routed)           2.227     2.450    VS_OBUF
    M21                  OBUF (Prop_obuf_I_O)         2.940     5.389 r  VS_OBUF_inst/O
                         net (fo=0)                   0.000     5.389    VS
    M21                                                               r  VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/G_reg[2]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE)
  Destination:            G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.360ns  (logic 3.184ns (59.402%)  route 2.176ns (40.598%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE                         0.000     0.000 r  vga0/G_reg[2]_lopt_replica_4/C
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga0/G_reg[2]_lopt_replica_4/Q
                         net (fo=1, routed)           2.176     2.435    lopt_3
    R22                  OBUF (Prop_obuf_I_O)         2.925     5.360 r  G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.360    G[0]
    R22                                                               r  G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/R_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.355ns  (logic 3.171ns (59.224%)  route 2.184ns (40.776%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE                         0.000     0.000 r  vga0/R_reg[3]/C
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga0/R_reg[3]/Q
                         net (fo=1, routed)           2.184     2.443    R_OBUF[3]
    P21                  OBUF (Prop_obuf_I_O)         2.912     5.355 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.355    R[3]
    P21                                                               r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga0/rdn_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/G_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.502%)  route 0.102ns (50.498%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE                         0.000     0.000 r  vga0/rdn_reg/C
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga0/rdn_reg/Q
                         net (fo=12, routed)          0.102     0.202    vga0/rdn
    SLICE_X13Y35         FDRE                                         r  vga0/G_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/rdn_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/G_reg[3]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.502%)  route 0.102ns (50.498%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE                         0.000     0.000 r  vga0/rdn_reg/C
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga0/rdn_reg/Q
                         net (fo=12, routed)          0.102     0.202    vga0/rdn
    SLICE_X13Y35         FDRE                                         r  vga0/G_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/rdn_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/R_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.502%)  route 0.102ns (50.498%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE                         0.000     0.000 r  vga0/rdn_reg/C
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga0/rdn_reg/Q
                         net (fo=12, routed)          0.102     0.202    vga0/rdn
    SLICE_X12Y35         FDRE                                         r  vga0/R_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/rdn_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/R_reg[2]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.502%)  route 0.102ns (50.498%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE                         0.000     0.000 r  vga0/rdn_reg/C
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga0/rdn_reg/Q
                         net (fo=12, routed)          0.102     0.202    vga0/rdn
    SLICE_X12Y35         FDRE                                         r  vga0/R_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/rdn_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/R_reg[2]_lopt_replica_2/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.502%)  route 0.102ns (50.498%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE                         0.000     0.000 r  vga0/rdn_reg/C
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga0/rdn_reg/Q
                         net (fo=12, routed)          0.102     0.202    vga0/rdn
    SLICE_X12Y35         FDRE                                         r  vga0/R_reg[2]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/rdn_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/R_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.502%)  route 0.102ns (50.498%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE                         0.000     0.000 r  vga0/rdn_reg/C
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga0/rdn_reg/Q
                         net (fo=12, routed)          0.102     0.202    vga0/rdn
    SLICE_X12Y35         FDRE                                         r  vga0/R_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga0/v_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.171ns (71.353%)  route 0.069ns (28.647%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE                         0.000     0.000 r  vga0/v_count_reg[7]/C
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.107     0.107 r  vga0/v_count_reg[7]/Q
                         net (fo=8, routed)           0.069     0.176    vga0/v_count_reg_n_0_[7]
    SLICE_X14Y34         LUT6 (Prop_lut6_I4_O)        0.064     0.240 r  vga0/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.240    vga0/v_count[8]_i_1_n_0
    SLICE_X14Y34         FDCE                                         r  vga0/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/h_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.157ns (65.166%)  route 0.084ns (34.834%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE                         0.000     0.000 r  vga0/h_count_reg[0]/C
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vga0/h_count_reg[0]/Q
                         net (fo=10, routed)          0.084     0.175    vga0/h_count_reg[0]
    SLICE_X21Y35         LUT6 (Prop_lut6_I2_O)        0.066     0.241 r  vga0/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.241    vga0/h_count[5]_i_1_n_0
    SLICE_X21Y35         FDRE                                         r  vga0/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/col_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.146ns (55.978%)  route 0.115ns (44.022%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE                         0.000     0.000 r  vga0/h_count_reg[3]/C
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  vga0/h_count_reg[3]/Q
                         net (fo=7, routed)           0.115     0.233    vga0/h_count_reg[3]
    SLICE_X20Y36         LUT6 (Prop_lut6_I2_O)        0.028     0.261 r  vga0/col[5]_i_1/O
                         net (fo=1, routed)           0.000     0.261    vga0/col_addr[5]
    SLICE_X20Y36         FDRE                                         r  vga0/col_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/rdn_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/G_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.100ns (38.068%)  route 0.163ns (61.932%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE                         0.000     0.000 r  vga0/rdn_reg/C
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga0/rdn_reg/Q
                         net (fo=12, routed)          0.163     0.263    vga0/rdn
    SLICE_X15Y36         FDRE                                         r  vga0/G_reg[2]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.859ns  (logic 2.024ns (34.542%)  route 3.835ns (65.458%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.571     4.586    game0/gamestart/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.204     4.790 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=21, routed)          0.838     5.628    game0/gamestart/square_y[3]
    SLICE_X33Y38         LUT5 (Prop_lut5_I1_O)        0.123     5.751 r  game0/gamestart/color_reg[7]_i_585/O
                         net (fo=1, routed)           0.000     5.751    game0/gamestart/color_reg[7]_i_585_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.018 r  game0/gamestart/color_reg[7]_i_369/CO[3]
                         net (fo=1, routed)           0.000     6.018    game0/gamestart/color_reg[7]_i_369_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.095 r  game0/gamestart/color_reg[7]_i_368/CO[1]
                         net (fo=7, routed)           1.081     7.176    game0/gamestart/CO[0]
    SLICE_X27Y50         LUT4 (Prop_lut4_I0_O)        0.122     7.298 r  game0/gamestart/color_reg[7]_i_683/O
                         net (fo=1, routed)           0.000     7.298    game0/gamestart/color_reg[7]_i_683_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.565 r  game0/gamestart/color_reg[7]_i_439/CO[3]
                         net (fo=1, routed)           0.000     7.565    game0/gamestart/color_reg[7]_i_439_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.618 r  game0/gamestart/color_reg[7]_i_258/CO[3]
                         net (fo=1, routed)           0.000     7.618    game0/gamestart/color_reg[7]_i_258_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.671 r  game0/gamestart/color_reg[7]_i_257/CO[3]
                         net (fo=1, routed)           0.000     7.671    game0/gamestart/color_reg[7]_i_257_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.724 r  game0/gamestart/color_reg[7]_i_256/CO[3]
                         net (fo=1, routed)           0.000     7.724    game0/gamestart/color_reg[7]_i_256_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.777 r  game0/gamestart/color_reg[7]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.777    game0/gamestart/color_reg[7]_i_135_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.943 r  game0/gamestart/color_reg[7]_i_134/O[1]
                         net (fo=1, routed)           0.402     8.345    game0/gamestart/dis/color2[29]
    SLICE_X26Y54         LUT6 (Prop_lut6_I3_O)        0.123     8.468 r  game0/gamestart/color_reg[7]_i_61/O
                         net (fo=1, routed)           0.000     8.468    game0/gamestart/color_reg[7]_i_61_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     8.759 f  game0/gamestart/color_reg[7]_i_23/CO[2]
                         net (fo=1, routed)           0.269     9.028    game0/gamestart/color_reg[7]_i_23_n_1
    SLICE_X29Y54         LUT6 (Prop_lut6_I2_O)        0.129     9.157 r  game0/gamestart/color_reg[7]_i_7/O
                         net (fo=2, routed)           1.026    10.183    game0/gamestart/color_reg[7]_i_7_n_0
    SLICE_X22Y34         LUT6 (Prop_lut6_I4_O)        0.043    10.226 r  game0/gamestart/color_reg[7]_i_1/O
                         net (fo=1, routed)           0.220    10.446    dis/D[3]
    SLICE_X22Y34         LDCE                                         r  dis/color_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/square_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.724ns  (logic 2.024ns (35.358%)  route 3.700ns (64.642%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.571     4.586    game0/gamestart/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  game0/gamestart/square_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.204     4.790 r  game0/gamestart/square_y_reg[3]/Q
                         net (fo=21, routed)          0.838     5.628    game0/gamestart/square_y[3]
    SLICE_X33Y38         LUT5 (Prop_lut5_I1_O)        0.123     5.751 r  game0/gamestart/color_reg[7]_i_585/O
                         net (fo=1, routed)           0.000     5.751    game0/gamestart/color_reg[7]_i_585_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.018 r  game0/gamestart/color_reg[7]_i_369/CO[3]
                         net (fo=1, routed)           0.000     6.018    game0/gamestart/color_reg[7]_i_369_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.095 r  game0/gamestart/color_reg[7]_i_368/CO[1]
                         net (fo=7, routed)           1.081     7.176    game0/gamestart/CO[0]
    SLICE_X27Y50         LUT4 (Prop_lut4_I0_O)        0.122     7.298 r  game0/gamestart/color_reg[7]_i_683/O
                         net (fo=1, routed)           0.000     7.298    game0/gamestart/color_reg[7]_i_683_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.565 r  game0/gamestart/color_reg[7]_i_439/CO[3]
                         net (fo=1, routed)           0.000     7.565    game0/gamestart/color_reg[7]_i_439_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.618 r  game0/gamestart/color_reg[7]_i_258/CO[3]
                         net (fo=1, routed)           0.000     7.618    game0/gamestart/color_reg[7]_i_258_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.671 r  game0/gamestart/color_reg[7]_i_257/CO[3]
                         net (fo=1, routed)           0.000     7.671    game0/gamestart/color_reg[7]_i_257_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.724 r  game0/gamestart/color_reg[7]_i_256/CO[3]
                         net (fo=1, routed)           0.000     7.724    game0/gamestart/color_reg[7]_i_256_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.777 r  game0/gamestart/color_reg[7]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.777    game0/gamestart/color_reg[7]_i_135_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.943 r  game0/gamestart/color_reg[7]_i_134/O[1]
                         net (fo=1, routed)           0.402     8.345    game0/gamestart/dis/color2[29]
    SLICE_X26Y54         LUT6 (Prop_lut6_I3_O)        0.123     8.468 r  game0/gamestart/color_reg[7]_i_61/O
                         net (fo=1, routed)           0.000     8.468    game0/gamestart/color_reg[7]_i_61_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     8.759 f  game0/gamestart/color_reg[7]_i_23/CO[2]
                         net (fo=1, routed)           0.269     9.028    game0/gamestart/color_reg[7]_i_23_n_1
    SLICE_X29Y54         LUT6 (Prop_lut6_I2_O)        0.129     9.157 r  game0/gamestart/color_reg[7]_i_7/O
                         net (fo=2, routed)           0.906    10.063    game0/gamestart/color_reg[7]_i_7_n_0
    SLICE_X23Y34         LUT4 (Prop_lut4_I0_O)        0.043    10.106 r  game0/gamestart/color_reg[6]_i_1/O
                         net (fo=1, routed)           0.205    10.311    dis/D[2]
    SLICE_X22Y34         LDCE                                         r  dis/color_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/map_reg[179]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.975ns  (logic 0.686ns (17.258%)  route 3.289ns (82.742%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.570     4.585    game0/gamestart/clk_IBUF_BUFG
    SLICE_X30Y18         FDRE                                         r  game0/gamestart/map_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.223     4.808 f  game0/gamestart/map_reg[179]/Q
                         net (fo=8, routed)           0.951     5.759    game0/gamestart/map[179]
    SLICE_X26Y20         LUT6 (Prop_lut6_I1_O)        0.043     5.802 f  game0/gamestart/color_reg[7]_i_352/O
                         net (fo=1, routed)           0.000     5.802    game0/gamestart/color_reg[7]_i_352_n_0
    SLICE_X26Y20         MUXF7 (Prop_muxf7_I0_O)      0.120     5.922 f  game0/gamestart/color_reg[7]_i_210/O
                         net (fo=1, routed)           0.000     5.922    game0/gamestart/color_reg[7]_i_210_n_0
    SLICE_X26Y20         MUXF8 (Prop_muxf8_I0_O)      0.045     5.967 f  game0/gamestart/color_reg[7]_i_110/O
                         net (fo=1, routed)           0.597     6.564    game0/gamestart/color_reg[7]_i_110_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.126     6.690 f  game0/gamestart/color_reg[7]_i_47/O
                         net (fo=1, routed)           0.536     7.226    game0/gamestart/color_reg[7]_i_47_n_0
    SLICE_X30Y29         LUT5 (Prop_lut5_I4_O)        0.043     7.269 f  game0/gamestart/color_reg[7]_i_16/O
                         net (fo=1, routed)           0.539     7.808    game0/gamestart/color_reg[7]_i_16_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I4_O)        0.043     7.851 f  game0/gamestart/color_reg[7]_i_5/O
                         net (fo=3, routed)           0.445     8.297    vga0/R_reg[3]_2
    SLICE_X22Y34         LUT5 (Prop_lut5_I1_O)        0.043     8.340 r  vga0/color_reg[3]_i_1/O
                         net (fo=1, routed)           0.220     8.560    dis/D[1]
    SLICE_X22Y34         LDCE                                         r  dis/color_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.142ns  (logic 0.302ns (26.445%)  route 0.840ns (73.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.610     4.625    game0/clk_IBUF_BUFG
    SLICE_X22Y27         FDRE                                         r  game0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_fdre_C_Q)         0.259     4.884 f  game0/FSM_onehot_state_reg[0]/Q
                         net (fo=17, routed)          0.647     5.531    vga0/R_reg[3]_1[0]
    SLICE_X22Y34         LUT5 (Prop_lut5_I1_O)        0.043     5.574 r  vga0/color_reg[6]_i_2/O
                         net (fo=2, routed)           0.193     5.767    dis/D[0]
    SLICE_X22Y34         LDCE                                         r  dis/color_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.171ns (29.901%)  route 0.401ns (70.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.673     1.919    game0/clk_IBUF_BUFG
    SLICE_X22Y27         FDRE                                         r  game0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_fdre_C_Q)         0.107     2.026 f  game0/FSM_onehot_state_reg[1]/Q
                         net (fo=14, routed)          0.295     2.321    game0/gamestart/Q[1]
    SLICE_X22Y34         LUT6 (Prop_lut6_I5_O)        0.064     2.385 r  game0/gamestart/color_reg[7]_i_1/O
                         net (fo=1, routed)           0.106     2.491    dis/D[3]
    SLICE_X22Y34         LDCE                                         r  dis/color_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.146ns (24.172%)  route 0.458ns (75.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.673     1.919    game0/clk_IBUF_BUFG
    SLICE_X22Y27         FDRE                                         r  game0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_fdre_C_Q)         0.118     2.037 f  game0/FSM_onehot_state_reg[0]/Q
                         net (fo=17, routed)          0.363     2.400    vga0/R_reg[3]_1[0]
    SLICE_X22Y34         LUT5 (Prop_lut5_I1_O)        0.028     2.428 r  vga0/color_reg[6]_i_2/O
                         net (fo=2, routed)           0.095     2.523    dis/D[0]
    SLICE_X22Y34         LDCE                                         r  dis/color_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.171ns (28.086%)  route 0.438ns (71.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.673     1.919    game0/clk_IBUF_BUFG
    SLICE_X22Y27         FDRE                                         r  game0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_fdre_C_Q)         0.107     2.026 f  game0/FSM_onehot_state_reg[1]/Q
                         net (fo=14, routed)          0.337     2.363    game0/gamestart/Q[1]
    SLICE_X23Y34         LUT4 (Prop_lut4_I3_O)        0.064     2.427 r  game0/gamestart/color_reg[6]_i_1/O
                         net (fo=1, routed)           0.101     2.528    dis/D[2]
    SLICE_X22Y34         LDCE                                         r  dis/color_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.610ns  (logic 0.146ns (23.931%)  route 0.464ns (76.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.673     1.919    game0/clk_IBUF_BUFG
    SLICE_X22Y27         FDRE                                         r  game0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_fdre_C_Q)         0.118     2.037 f  game0/FSM_onehot_state_reg[0]/Q
                         net (fo=17, routed)          0.358     2.395    vga0/R_reg[3]_1[0]
    SLICE_X22Y34         LUT5 (Prop_lut5_I4_O)        0.028     2.423 r  vga0/color_reg[3]_i_1/O
                         net (fo=1, routed)           0.106     2.529    dis/D[1]
    SLICE_X22Y34         LDCE                                         r  dis/color_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           534 Endpoints
Min Delay           534 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.293ns  (logic 1.154ns (13.913%)  route 7.139ns (86.087%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=25, routed)          3.348     4.093    game0/gamestart/rst_IBUF
    SLICE_X22Y27         LUT3 (Prop_lut3_I2_O)        0.043     4.136 r  game0/gamestart/i[4]_i_5/O
                         net (fo=4, routed)           0.602     4.739    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X24Y25         LUT6 (Prop_lut6_I4_O)        0.043     4.782 f  game0/gamestart/map[71]_i_2/O
                         net (fo=35, routed)          1.638     6.419    game0/gamestart/map[71]_i_2_n_0
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.046     6.465 r  game0/gamestart/map[87]_i_3/O
                         net (fo=14, routed)          1.086     7.551    game0/gamestart/map[87]_i_3_n_0
    SLICE_X26Y18         LUT5 (Prop_lut5_I0_O)        0.142     7.693 r  game0/gamestart/map[91]_i_3/O
                         net (fo=2, routed)           0.465     8.158    game0/gamestart/map[91]_i_3_n_0
    SLICE_X25Y18         LUT6 (Prop_lut6_I3_O)        0.135     8.293 r  game0/gamestart/map[90]_i_1/O
                         net (fo=1, routed)           0.000     8.293    game0/gamestart/map[90]_i_1_n_0
    SLICE_X25Y18         FDRE                                         r  game0/gamestart/map_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.438     4.213    game0/gamestart/clk_IBUF_BUFG
    SLICE_X25Y18         FDRE                                         r  game0/gamestart/map_reg[90]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.293ns  (logic 1.052ns (12.683%)  route 7.241ns (87.317%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=25, routed)          3.348     4.093    game0/gamestart/rst_IBUF
    SLICE_X22Y27         LUT3 (Prop_lut3_I2_O)        0.043     4.136 r  game0/gamestart/i[4]_i_5/O
                         net (fo=4, routed)           0.602     4.739    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X24Y25         LUT6 (Prop_lut6_I4_O)        0.043     4.782 f  game0/gamestart/map[71]_i_2/O
                         net (fo=35, routed)          1.638     6.419    game0/gamestart/map[71]_i_2_n_0
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.046     6.465 r  game0/gamestart/map[87]_i_3/O
                         net (fo=14, routed)          1.086     7.551    game0/gamestart/map[87]_i_3_n_0
    SLICE_X26Y18         LUT5 (Prop_lut5_I0_O)        0.132     7.683 r  game0/gamestart/map[77]_i_2/O
                         net (fo=2, routed)           0.567     8.250    game0/gamestart/map[77]_i_2_n_0
    SLICE_X37Y18         LUT6 (Prop_lut6_I3_O)        0.043     8.293 r  game0/gamestart/map[76]_i_1/O
                         net (fo=1, routed)           0.000     8.293    game0/gamestart/map[76]_i_1_n_0
    SLICE_X37Y18         FDRE                                         r  game0/gamestart/map_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.436     4.211    game0/gamestart/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  game0/gamestart/map_reg[76]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.270ns  (logic 1.052ns (12.719%)  route 7.218ns (87.281%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=25, routed)          3.348     4.093    game0/gamestart/rst_IBUF
    SLICE_X22Y27         LUT3 (Prop_lut3_I2_O)        0.043     4.136 r  game0/gamestart/i[4]_i_5/O
                         net (fo=4, routed)           0.602     4.739    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X24Y25         LUT6 (Prop_lut6_I4_O)        0.043     4.782 f  game0/gamestart/map[71]_i_2/O
                         net (fo=35, routed)          1.638     6.419    game0/gamestart/map[71]_i_2_n_0
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.046     6.465 r  game0/gamestart/map[87]_i_3/O
                         net (fo=14, routed)          1.086     7.551    game0/gamestart/map[87]_i_3_n_0
    SLICE_X26Y18         LUT5 (Prop_lut5_I0_O)        0.132     7.683 r  game0/gamestart/map[77]_i_2/O
                         net (fo=2, routed)           0.544     8.227    game0/gamestart/map[77]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.043     8.270 r  game0/gamestart/map[77]_i_1/O
                         net (fo=1, routed)           0.000     8.270    game0/gamestart/map[77]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  game0/gamestart/map_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.435     4.210    game0/gamestart/clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  game0/gamestart/map_reg[77]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.150ns  (logic 1.154ns (14.157%)  route 6.996ns (85.843%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=25, routed)          3.348     4.093    game0/gamestart/rst_IBUF
    SLICE_X22Y27         LUT3 (Prop_lut3_I2_O)        0.043     4.136 r  game0/gamestart/i[4]_i_5/O
                         net (fo=4, routed)           0.602     4.739    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X24Y25         LUT6 (Prop_lut6_I4_O)        0.043     4.782 f  game0/gamestart/map[71]_i_2/O
                         net (fo=35, routed)          1.638     6.419    game0/gamestart/map[71]_i_2_n_0
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.046     6.465 r  game0/gamestart/map[87]_i_3/O
                         net (fo=14, routed)          1.086     7.551    game0/gamestart/map[87]_i_3_n_0
    SLICE_X26Y18         LUT5 (Prop_lut5_I0_O)        0.142     7.693 r  game0/gamestart/map[91]_i_3/O
                         net (fo=2, routed)           0.322     8.015    game0/gamestart/map[91]_i_3_n_0
    SLICE_X25Y18         LUT6 (Prop_lut6_I4_O)        0.135     8.150 r  game0/gamestart/map[91]_i_1/O
                         net (fo=1, routed)           0.000     8.150    game0/gamestart/map[91]_i_1_n_0
    SLICE_X25Y18         FDRE                                         r  game0/gamestart/map_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.438     4.213    game0/gamestart/clk_IBUF_BUFG
    SLICE_X25Y18         FDRE                                         r  game0/gamestart/map_reg[91]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.145ns  (logic 1.052ns (12.913%)  route 7.094ns (87.087%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=25, routed)          3.348     4.093    game0/gamestart/rst_IBUF
    SLICE_X22Y27         LUT3 (Prop_lut3_I2_O)        0.043     4.136 r  game0/gamestart/i[4]_i_5/O
                         net (fo=4, routed)           0.602     4.739    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X24Y25         LUT6 (Prop_lut6_I4_O)        0.043     4.782 f  game0/gamestart/map[71]_i_2/O
                         net (fo=35, routed)          1.638     6.419    game0/gamestart/map[71]_i_2_n_0
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.046     6.465 r  game0/gamestart/map[87]_i_3/O
                         net (fo=14, routed)          1.178     7.643    game0/gamestart/map[87]_i_3_n_0
    SLICE_X24Y17         LUT5 (Prop_lut5_I0_O)        0.132     7.775 r  game0/gamestart/map[93]_i_2/O
                         net (fo=2, routed)           0.327     8.102    game0/gamestart/map[93]_i_2_n_0
    SLICE_X24Y18         LUT6 (Prop_lut6_I3_O)        0.043     8.145 r  game0/gamestart/map[93]_i_1/O
                         net (fo=1, routed)           0.000     8.145    game0/gamestart/map[93]_i_1_n_0
    SLICE_X24Y18         FDRE                                         r  game0/gamestart/map_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.438     4.213    game0/gamestart/clk_IBUF_BUFG
    SLICE_X24Y18         FDRE                                         r  game0/gamestart/map_reg[93]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.136ns  (logic 1.150ns (14.133%)  route 6.986ns (85.867%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=25, routed)          3.348     4.093    game0/gamestart/rst_IBUF
    SLICE_X22Y27         LUT3 (Prop_lut3_I2_O)        0.043     4.136 r  game0/gamestart/i[4]_i_5/O
                         net (fo=4, routed)           0.602     4.739    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X24Y25         LUT6 (Prop_lut6_I4_O)        0.043     4.782 f  game0/gamestart/map[71]_i_2/O
                         net (fo=35, routed)          1.638     6.419    game0/gamestart/map[71]_i_2_n_0
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.046     6.465 r  game0/gamestart/map[87]_i_3/O
                         net (fo=14, routed)          1.178     7.643    game0/gamestart/map[87]_i_3_n_0
    SLICE_X24Y17         LUT5 (Prop_lut5_I0_O)        0.141     7.784 r  game0/gamestart/map[95]_i_3/O
                         net (fo=2, routed)           0.220     8.004    game0/gamestart/map[95]_i_3_n_0
    SLICE_X25Y17         LUT6 (Prop_lut6_I4_O)        0.132     8.136 r  game0/gamestart/map[95]_i_1/O
                         net (fo=1, routed)           0.000     8.136    game0/gamestart/map[95]_i_1_n_0
    SLICE_X25Y17         FDRE                                         r  game0/gamestart/map_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.439     4.214    game0/gamestart/clk_IBUF_BUFG
    SLICE_X25Y17         FDRE                                         r  game0/gamestart/map_reg[95]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.133ns  (logic 1.150ns (14.138%)  route 6.983ns (85.862%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=25, routed)          3.348     4.093    game0/gamestart/rst_IBUF
    SLICE_X22Y27         LUT3 (Prop_lut3_I2_O)        0.043     4.136 r  game0/gamestart/i[4]_i_5/O
                         net (fo=4, routed)           0.602     4.739    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X24Y25         LUT6 (Prop_lut6_I4_O)        0.043     4.782 f  game0/gamestart/map[71]_i_2/O
                         net (fo=35, routed)          1.638     6.419    game0/gamestart/map[71]_i_2_n_0
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.046     6.465 r  game0/gamestart/map[87]_i_3/O
                         net (fo=14, routed)          1.178     7.643    game0/gamestart/map[87]_i_3_n_0
    SLICE_X24Y17         LUT5 (Prop_lut5_I0_O)        0.141     7.784 r  game0/gamestart/map[95]_i_3/O
                         net (fo=2, routed)           0.217     8.001    game0/gamestart/map[95]_i_3_n_0
    SLICE_X25Y17         LUT6 (Prop_lut6_I3_O)        0.132     8.133 r  game0/gamestart/map[94]_i_1/O
                         net (fo=1, routed)           0.000     8.133    game0/gamestart/map[94]_i_1_n_0
    SLICE_X25Y17         FDRE                                         r  game0/gamestart/map_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.439     4.214    game0/gamestart/clk_IBUF_BUFG
    SLICE_X25Y17         FDRE                                         r  game0/gamestart/map_reg[94]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.011ns  (logic 1.052ns (13.129%)  route 6.960ns (86.871%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=25, routed)          3.348     4.093    game0/gamestart/rst_IBUF
    SLICE_X22Y27         LUT3 (Prop_lut3_I2_O)        0.043     4.136 r  game0/gamestart/i[4]_i_5/O
                         net (fo=4, routed)           0.602     4.739    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X24Y25         LUT6 (Prop_lut6_I4_O)        0.043     4.782 f  game0/gamestart/map[71]_i_2/O
                         net (fo=35, routed)          1.638     6.419    game0/gamestart/map[71]_i_2_n_0
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.046     6.465 r  game0/gamestart/map[87]_i_3/O
                         net (fo=14, routed)          1.178     7.643    game0/gamestart/map[87]_i_3_n_0
    SLICE_X24Y17         LUT5 (Prop_lut5_I0_O)        0.132     7.775 r  game0/gamestart/map[93]_i_2/O
                         net (fo=2, routed)           0.193     7.968    game0/gamestart/map[93]_i_2_n_0
    SLICE_X24Y18         LUT6 (Prop_lut6_I3_O)        0.043     8.011 r  game0/gamestart/map[92]_i_1/O
                         net (fo=1, routed)           0.000     8.011    game0/gamestart/map[92]_i_1_n_0
    SLICE_X24Y18         FDRE                                         r  game0/gamestart/map_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.438     4.213    game0/gamestart/clk_IBUF_BUFG
    SLICE_X24Y18         FDRE                                         r  game0/gamestart/map_reg[92]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.648ns  (logic 1.052ns (13.753%)  route 6.596ns (86.247%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=25, routed)          3.348     4.093    game0/gamestart/rst_IBUF
    SLICE_X22Y27         LUT3 (Prop_lut3_I2_O)        0.043     4.136 r  game0/gamestart/i[4]_i_5/O
                         net (fo=4, routed)           0.602     4.739    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X24Y25         LUT6 (Prop_lut6_I4_O)        0.043     4.782 f  game0/gamestart/map[71]_i_2/O
                         net (fo=35, routed)          1.638     6.419    game0/gamestart/map[71]_i_2_n_0
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.046     6.465 r  game0/gamestart/map[87]_i_3/O
                         net (fo=14, routed)          0.568     7.033    game0/gamestart/map[87]_i_3_n_0
    SLICE_X40Y18         LUT5 (Prop_lut5_I0_O)        0.132     7.165 r  game0/gamestart/map[73]_i_3/O
                         net (fo=2, routed)           0.440     7.605    game0/gamestart/map[73]_i_3_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I3_O)        0.043     7.648 r  game0/gamestart/map[72]_i_1/O
                         net (fo=1, routed)           0.000     7.648    game0/gamestart/map[72]_i_1_n_0
    SLICE_X39Y17         FDRE                                         r  game0/gamestart/map_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.436     4.211    game0/gamestart/clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  game0/gamestart/map_reg[72]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.622ns  (logic 1.009ns (13.236%)  route 6.613ns (86.764%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=25, routed)          3.348     4.093    game0/gamestart/rst_IBUF
    SLICE_X22Y27         LUT3 (Prop_lut3_I2_O)        0.043     4.136 r  game0/gamestart/i[4]_i_5/O
                         net (fo=4, routed)           0.602     4.739    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X24Y25         LUT6 (Prop_lut6_I4_O)        0.043     4.782 f  game0/gamestart/map[71]_i_2/O
                         net (fo=35, routed)          1.638     6.419    game0/gamestart/map[71]_i_2_n_0
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.046     6.465 r  game0/gamestart/map[87]_i_3/O
                         net (fo=14, routed)          1.024     7.490    game0/gamestart/map[87]_i_3_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I3_O)        0.132     7.622 r  game0/gamestart/map[83]_i_1/O
                         net (fo=1, routed)           0.000     7.622    game0/gamestart/map[83]_i_1_n_0
    SLICE_X31Y17         FDRE                                         r  game0/gamestart/map_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.438     4.213    game0/gamestart/clk_IBUF_BUFG
    SLICE_X31Y17         FDRE                                         r  game0/gamestart/map_reg[83]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/square_type_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.084ns  (logic 0.155ns (7.416%)  route 1.930ns (92.584%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 f  rst_IBUF_inst/O
                         net (fo=25, routed)          1.783     1.909    game0/gamestart/rst_IBUF
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.028     1.937 r  game0/gamestart/square_x[2]_i_1/O
                         net (fo=12, routed)          0.147     2.084    game0/gamestart/square_x[2]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  game0/gamestart/square_type_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.891     2.376    game0/gamestart/clk_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  game0/gamestart/square_type_reg[0]_rep__0/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/square_type_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.084ns  (logic 0.155ns (7.416%)  route 1.930ns (92.584%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 f  rst_IBUF_inst/O
                         net (fo=25, routed)          1.783     1.909    game0/gamestart/rst_IBUF
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.028     1.937 r  game0/gamestart/square_x[2]_i_1/O
                         net (fo=12, routed)          0.147     2.084    game0/gamestart/square_x[2]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  game0/gamestart/square_type_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.891     2.376    game0/gamestart/clk_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  game0/gamestart/square_type_reg[1]_rep__0/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/square_x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.091ns  (logic 0.155ns (7.392%)  route 1.936ns (92.608%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 f  rst_IBUF_inst/O
                         net (fo=25, routed)          1.783     1.909    game0/gamestart/rst_IBUF
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.028     1.937 r  game0/gamestart/square_x[2]_i_1/O
                         net (fo=12, routed)          0.154     2.091    game0/gamestart/square_x[2]_i_1_n_0
    SLICE_X35Y34         FDRE                                         r  game0/gamestart/square_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.890     2.375    game0/gamestart/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  game0/gamestart/square_x_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/square_x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.091ns  (logic 0.155ns (7.392%)  route 1.936ns (92.608%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 f  rst_IBUF_inst/O
                         net (fo=25, routed)          1.783     1.909    game0/gamestart/rst_IBUF
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.028     1.937 r  game0/gamestart/square_x[2]_i_1/O
                         net (fo=12, routed)          0.154     2.091    game0/gamestart/square_x[2]_i_1_n_0
    SLICE_X35Y34         FDRE                                         r  game0/gamestart/square_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.890     2.375    game0/gamestart/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  game0/gamestart/square_x_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/count_time_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.094ns  (logic 0.155ns (7.380%)  route 1.940ns (92.620%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 f  rst_IBUF_inst/O
                         net (fo=25, routed)          1.737     1.863    game0/gamestart/rst_IBUF
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.028     1.891 r  game0/gamestart/count_time[25]_i_2/O
                         net (fo=27, routed)          0.203     2.094    game0/gamestart/count_time
    SLICE_X34Y34         FDRE                                         r  game0/gamestart/count_time_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.890     2.375    game0/gamestart/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  game0/gamestart/count_time_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.109ns  (logic 0.183ns (8.659%)  route 1.926ns (91.341%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 f  rst_IBUF_inst/O
                         net (fo=25, routed)          1.837     1.963    game0/gamestart/rst_IBUF
    SLICE_X27Y27         LUT6 (Prop_lut6_I2_O)        0.028     1.991 r  game0/gamestart/i[2]_i_5/O
                         net (fo=1, routed)           0.089     2.081    game0/gamestart/i[2]_i_5_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I5_O)        0.028     2.109 r  game0/gamestart/i[2]_i_1/O
                         net (fo=1, routed)           0.000     2.109    game0/gamestart/i[2]_i_1_n_0
    SLICE_X25Y27         FDRE                                         r  game0/gamestart/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.884     2.369    game0/gamestart/clk_IBUF_BUFG
    SLICE_X25Y27         FDRE                                         r  game0/gamestart/i_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/count_time_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.136ns  (logic 0.155ns (7.238%)  route 1.981ns (92.762%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 f  rst_IBUF_inst/O
                         net (fo=25, routed)          1.737     1.863    game0/gamestart/rst_IBUF
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.028     1.891 r  game0/gamestart/count_time[25]_i_2/O
                         net (fo=27, routed)          0.245     2.136    game0/gamestart/count_time
    SLICE_X37Y35         FDRE                                         r  game0/gamestart/count_time_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.890     2.375    game0/gamestart/clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  game0/gamestart/count_time_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/count_time_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.136ns  (logic 0.155ns (7.238%)  route 1.981ns (92.762%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 f  rst_IBUF_inst/O
                         net (fo=25, routed)          1.737     1.863    game0/gamestart/rst_IBUF
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.028     1.891 r  game0/gamestart/count_time[25]_i_2/O
                         net (fo=27, routed)          0.245     2.136    game0/gamestart/count_time
    SLICE_X37Y35         FDRE                                         r  game0/gamestart/count_time_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.890     2.375    game0/gamestart/clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  game0/gamestart/count_time_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/count_time_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.136ns  (logic 0.155ns (7.238%)  route 1.981ns (92.762%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 f  rst_IBUF_inst/O
                         net (fo=25, routed)          1.737     1.863    game0/gamestart/rst_IBUF
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.028     1.891 r  game0/gamestart/count_time[25]_i_2/O
                         net (fo=27, routed)          0.245     2.136    game0/gamestart/count_time
    SLICE_X37Y35         FDRE                                         r  game0/gamestart/count_time_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.890     2.375    game0/gamestart/clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  game0/gamestart/count_time_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/count_time_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.136ns  (logic 0.155ns (7.238%)  route 1.981ns (92.762%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 f  rst_IBUF_inst/O
                         net (fo=25, routed)          1.737     1.863    game0/gamestart/rst_IBUF
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.028     1.891 r  game0/gamestart/count_time[25]_i_2/O
                         net (fo=27, routed)          0.245     2.136    game0/gamestart/count_time
    SLICE_X37Y35         FDRE                                         r  game0/gamestart/count_time_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.890     2.375    game0/gamestart/clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  game0/gamestart/count_time_reg[4]/C





