T_MASK 0x780
#define MC_HUB_WDP_CPF__MAXBURST__SHIFT 0x7
#define MC_HUB_WDP_CPF__LAZY_TIMER_MASK 0x7800
#define MC_HUB_WDP_CPF__LAZY_TIMER__SHIFT 0xb
#define MC_HUB_WDP_CPF__STALL_OVERRIDE_WTM_MASK 0x8000
#define MC_HUB_WDP_CPF__STALL_OVERRIDE_WTM__SHIFT 0xf
#define MC_RPB_CONF__XPB_PCIE_ORDER_MASK 0x8000
#define MC_RPB_CONF__XPB_PCIE_ORDER__SHIFT 0xf
#define MC_RPB_CONF__RPB_RD_PCIE_ORDER_MASK 0x10000
#define MC_RPB_CONF__RPB_RD_PCIE_ORDER__SHIFT 0x10
#define MC_RPB_CONF__RPB_WR_PCIE_ORDER_MASK 0x20000
#define MC_RPB_CONF__RPB_WR_PCIE_ORDER__SHIFT 0x11
#define MC_RPB_IF_CONF__RPB_BIF_CREDITS_MASK 0xff
#define MC_RPB_IF_CONF__RPB_BIF_CREDITS__SHIFT 0x0
#define MC_RPB_IF_CONF__OUTSTANDING_WRRET_ASK_MASK 0xff00
#define MC_RPB_IF_CONF__OUTSTANDING_WRRET_ASK__SHIFT 0x8
#define MC_RPB_DBG1__RPB_BIF_OUTSTANDING_RD_MASK 0xff
#define MC_RPB_DBG1__RPB_BIF_OUTSTANDING_RD__SHIFT 0x0
#define MC_RPB_DBG1__RPB_BIF_OUTSTANDING_RD_32B_MASK 0xfff00
#define MC_RPB_DBG1__RPB_BIF_OUTSTANDING_RD_32B__SHIFT 0x8
#define MC_RPB_DBG1__DEBUG_BITS_MASK 0xfff00000
#define MC_RPB_DBG1__DEBUG_BITS__SHIFT 0x14
#define MC_RPB_EFF_CNTL__WR_LAZY_TIMER_MASK 0xff
#define MC_RPB_EFF_CNTL__WR_LAZY_TIMER__SHIFT 0x0
#define MC_RPB_EFF_CNTL__RD_LAZY_TIMER_MASK 0xff00
#define MC_RPB_EFF_CNTL__RD_LAZY_TIMER__SHIFT 0x8
#define MC_RPB_ARB_CNTL__WR_SWITCH_NUM_MASK 0xff
#define MC_RPB_ARB_CNTL__WR_SWITCH_NUM__SHIFT 0x0
#define MC_RPB_ARB_CNTL__RD_SWITCH_NUM_MASK 0xff00
#define MC_RPB_ARB_CNTL__RD_SWITCH_NUM__SHIFT 0x8
#define MC_RPB_ARB_CNTL__ATC_SWITCH_NUM_MASK 0xff0000
#define MC_RPB_ARB_CNTL__ATC_SWITCH_NUM__SHIFT 0x10
#define MC_RPB_BIF_CNTL__ARB_SWITCH_NUM_MASK 0xff
#define MC_RPB_BIF_CNTL__ARB_SWITCH_NUM__SHIFT 0x0
#define MC_RPB_BIF_CNTL__XPB_SWITCH_NUM_MASK 0xff00
#define MC_RPB_BIF_CNTL__XPB_SWITCH_NUM__SHIFT 0x8
#define MC_RPB_WR_SWITCH_CNTL__QUEUE0_SWITCH_NUM_MASK 0xff
#define MC_RPB_WR_SWITCH_CNTL__QUEUE0_SWITCH_NUM__SHIFT 0x0
#define MC_RPB_WR_SWITCH_CNTL__QUEUE1_SWITCH_NUM_MASK 0xff00
#define MC_RPB_WR_SWITCH_CNTL__QUEUE1_SWITCH_NUM__SHIFT 0x8
#define MC_RPB_WR_SWITCH_CNTL__QUEUE2_SWITCH_NUM_MASK 0xff0000
#define MC_RPB_WR_SWITCH_CNTL__QUEUE2_SWITCH_NUM__SHIFT 0x10
#define MC_RPB_WR_SWITCH_CNTL__QUEUE3_SWITCH_NUM_MASK 0xff000000
#define MC_RPB_WR_SWITCH_CNTL__QUEUE3_SWITCH_NUM__SHIFT 0x18
#define MC_RPB_WR_COMBINE_CNTL__WC_ENABLE_MASK 0x1
#define MC_RPB_WR_COMBINE_CNTL__WC_ENABLE__SHIFT 0x0
#define MC_RPB_WR_COMBINE_CNTL__WC_MAX_PACKET_SIZE_MASK 0x6
#define MC_RPB_WR_COMBINE_CNTL__WC_MAX_PACKET_SIZE__SHIFT 0x1
#define MC_RPB_WR_COMBINE_CNTL__WC_FLUSH_TIMER_MASK 0x78
#define MC_RPB_WR_COMBINE_CNTL__WC_FLUSH_TIMER__SHIFT 0x3
#define MC_RPB_WR_COMBINE_CNTL__WC_ALIGN_MASK 0x80
#define MC_RPB_WR_COMBINE_CNTL__WC_ALIGN__SHIFT 0x7
#define MC_RPB_RD_SWITCH_CNTL__QUEUE0_SWITCH_NUM_MASK 0xff
#define MC_RPB_RD_SWITCH_CNTL__QUEUE0_SWITCH_NUM__SHIFT 0x0
#define MC_RPB_RD_SWITCH_CNTL__QUEUE1_SWITCH_NUM_MASK 0xff00
#define MC_RPB_RD_SWITCH_CNTL__QUEUE1_SWITCH_NUM__SHIFT 0x8
#define MC_RPB_RD_SWITCH_CNTL__QUEUE2_SWITCH_NUM_MASK 0xff0000
#define MC_RPB_RD_SWITCH_CNTL__QUEUE2_SWITCH_NUM__SHIFT 0x10
#define MC_RPB_RD_SWITCH_CNTL__QUEUE3_SWITCH_NUM_MASK 0xff000000
#define MC_RPB_RD_SWITCH_CNTL__QUEUE3_SWITCH_NUM__SHIFT 0x18
#define MC_RPB_CID_QUEUE_WR__CLIENT_ID_MASK 0xff
#define MC_RPB_CID_QUEUE_WR__CLIENT_ID__SHIFT 0x0
#define MC_RPB_CID_QUEUE_WR__UPDATE_MODE_MASK 0x100
#define MC_RPB_CID_QUEUE_WR__UPDATE_MODE__SHIFT 0x8
#define MC_RPB_CID_QUEUE_WR__WRITE_QUEUE_MASK 0x600
#define MC_RPB_CID_QUEUE_WR__WRITE_QUEUE__SHIFT 0x9
#define MC_RPB_CID_QUEUE_WR__READ_QUEUE_MASK 0x1800
#define MC_RPB_CID_QUEUE_WR__READ_QUEUE__SHIFT 0xb
#define MC_RPB_CID_QUEUE_WR__UPDATE_MASK 0x2000
#define MC_RPB_CID_QUEUE_WR__UPDATE__SHIFT 0xd
#define MC_RPB_CID_QUEUE_RD__CLIENT_ID_MASK 0xff
#define MC_RPB_CID_QUEUE_RD__CLIENT_ID__SHIFT 0x0
#define MC_RPB_CID_QUEUE_RD__WRITE_QUEUE_MASK 0x300
#define MC_RPB_CID_QUEUE_RD__WRITE_QUEUE__SHIFT 0x8
#define MC_RPB_CID_QUEUE_RD__READ_QUEUE_MASK 0xc00
#define MC_RPB_CID_QUEUE_RD__READ_QUEUE__SHIFT 0xa
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_SELECT_MASK 0x3
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_SELECT__SHIFT 0x0
#define MC_RPB_PERF_COUNTER_CNTL__CLEAR_SELECTED_PERF_COUNTER_MASK 0x4
#define MC_RPB_PERF_COUNTER_CNTL__CLEAR_SELECTED_PERF_COUNTER__SHIFT 0x2
#define MC_RPB_PERF_COUNTER_CNTL__CLEAR_ALL_PERF_COUNTERS_MASK 0x8
#define MC_RPB_PERF_COUNTER_CNTL__CLEAR_ALL_PERF_COUNTERS__SHIFT 0x3
#define MC_RPB_PERF_COUNTER_CNTL__STOP_ON_COUNTER_SATURATION_MASK 0x10
#define MC_RPB_PERF_COUNTER_CNTL__STOP_ON_COUNTER_SATURATION__SHIFT 0x4
#define MC_RPB_PERF_COUNTER_CNTL__ENABLE_PERF_COUNTERS_MASK 0x1e0
#define MC_RPB_PERF_COUNTER_CNTL__ENABLE_PERF_COUNTERS__SHIFT 0x5
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_0_MASK 0x3e00
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_0__SHIFT 0x9
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_1_MASK 0x7c000
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_1__SHIFT 0xe
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_2_MASK 0xf80000
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_2__SHIFT 0x13
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_3_MASK 0x1f000000
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_3__SHIFT 0x18
#define MC_RPB_PERF_COUNTER_STATUS__PERFORMANCE_COUNTER_VALUE_MASK 0xffffffff
#define MC_RPB_PERF_COUNTER_STATUS__PERFORMANCE_COUNTER_VALUE__SHIFT 0x0
#define MC_RPB_CID_QUEUE_EX__START_MASK 0x1
#define MC_RPB_CID_QUEUE_EX__START__SHIFT 0x0
#define MC_RPB_CID_QUEUE_EX__OFFSET_MASK 0x3e
#define MC_RPB_CID_QUEUE_EX__OFFSET__SHIFT 0x1
#define MC_RPB_CID_QUEUE_EX_DATA__WRITE_ENTRIES_MASK 0xffff
#define MC_RPB_CID_QUEUE_EX_DATA__WRITE_ENTRIES__SHIFT 0x0
#define MC_RPB_CID_QUEUE_EX_DATA__READ_ENTRIES_MASK 0xffff0000
#define MC_RPB_CID_QUEUE_EX_DATA__READ_ENTRIES__SHIFT 0x10
#define MC_SHARED_CHMAP__CHAN0_MASK 0xf
#define MC_SHARED_CHMAP__CHAN0__SHIFT 0x0
#define MC_SHARED_CHMAP__CHAN1_MASK 0xf0
#define MC_SHARED_CHMAP__CHAN1__SHIFT 0x4
#define MC_SHARED_CHMAP__CHAN2_MASK 0xf00
#define MC_SHARED_CHMAP__CHAN2__SHIFT 0x8
#define MC_SHARED_CHMAP__NOOFCHAN_MASK 0xf000
#define MC_SHARED_CHMAP__NOOFCHAN__SHIFT 0xc
#define MC_SHARED_CHREMAP__CHAN0_MASK 0x7
#define MC_SHARED_CHREMAP__CHAN0__SHIFT 0x0
#define MC_SHARED_CHREMAP__CHAN1_MASK 0x38
#define MC_SHARED_CHREMAP__CHAN1__SHIFT 0x3
#define MC_SHARED_CHREMAP__CHAN2_MASK 0x1c0
#define MC_SHARED_CHREMAP__CHAN2__SHIFT 0x6
#define MC_SHARED_CHREMAP__CHAN3_MASK 0xe00
#define MC_SHARED_CHREMAP__CHAN3__SHIFT 0x9
#define MC_SHARED_CHREMAP__CHAN4_MASK 0x7000
#define MC_SHARED_CHREMAP__CHAN4__SHIFT 0xc
#define MC_SHARED_CHREMAP__CHAN5_MASK 0x38000
#define MC_SHARED_CHREMAP__CHAN5__SHIFT 0xf
#define MC_SHARED_CHREMAP__CHAN6_MASK 0x1c0000
#define MC_SHARED_CHREMAP__CHAN6__SHIFT 0x12
#define MC_SHARED_CHREMAP__CHAN7_MASK 0xe00000
#define MC_SHARED_CHREMAP__CHAN7__SHIFT 0x15
#define MC_RD_GRP_GFX__CP_MASK 0xf
#define MC_RD_GRP_GFX__CP__SHIFT 0x0
#define MC_RD_GRP_GFX__SH_MASK 0xf0
#define MC_RD_GRP_GFX__SH__SHIFT 0x4
#define MC_RD_GRP_GFX__IA_MASK 0xf00
#define MC_RD_GRP_GFX__IA__SHIFT 0x8
#define MC_RD_GRP_GFX__ACPG_MASK 0xf000
#define MC_RD_GRP_GFX__ACPG__SHIFT 0xc
#define MC_RD_GRP_GFX__ACPO_MASK 0xf0000
#define MC_RD_GRP_GFX__ACPO__SHIFT 0x10
#define MC_RD_GRP_GFX__XDMAM_MASK 0xf00000
#define MC_RD_GRP_GFX__XDMAM__SHIFT 0x14
#define MC_WR_GRP_GFX__CP_MASK 0xf
#define MC_WR_GRP_GFX__CP__SHIFT 0x0
#define MC_WR_GRP_GFX__SH_MASK 0xf0
#define MC_WR_GRP_GFX__SH__SHIFT 0x4
#define MC_WR_GRP_GFX__ACPG_MASK 0xf00
#define MC_WR_GRP_GFX__ACPG__SHIFT 0x8
#define MC_WR_GRP_GFX__ACPO_MASK 0xf000
#define MC_WR_GRP_GFX__ACPO__SHIFT 0xc
#define MC_WR_GRP_GFX__XDMA_MASK 0xf0000
#define MC_WR_GRP_GFX__XDMA__SHIFT 0x10
#define MC_WR_GRP_GFX__XDMAM_MASK 0xf00000
#define MC_WR_GRP_GFX__XDMAM__SHIFT 0x14
#define MC_RD_GRP_SYS__RLC_MASK 0xf
#define MC_RD_GRP_SYS__RLC__SHIFT 0x0
#define MC_RD_GRP_SYS__VMC_MASK 0xf0
#define MC_RD_GRP_SYS__VMC__SHIFT 0x4
#define MC_RD_GRP_SYS__SDMA1_MASK 0xf00
#define MC_RD_GRP_SYS__SDMA1__SHIFT 0x8
#define MC_RD_GRP_SYS__DMIF_MASK 0xf000
#define MC_RD_GRP_SYS__DM