read_verilog opt_ff_sat.v
prep -flatten
opt_rmdff -sat
synth
