
*** Running vivado
    with args -log dds_compiler_0.vds -m64 -mode batch -messageDb vivado.pb -source dds_compiler_0.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source dds_compiler_0.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language Verilog [current_project]
# set_property board_part em.avnet.com:zed:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_ip e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_0' generated file not found 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_0' generated file not found 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_0' generated file not found 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_0' generated file not found 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_0' generated file not found 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_funcsim.vhdl'. Please regenerate to continue.
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir E:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.cache/wt [current_project]
# set_property parent.project_dir E:/duc/freelancer/042018/SDR/SDR_2014_2 [current_project]
# catch { write_hwdef -file dds_compiler_0.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top dds_compiler_0 -part xc7z020clg484-1 -mode out_of_context
Command: synth_design -top dds_compiler_0 -part xc7z020clg484-1 -mode out_of_context

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 243.344 ; gain = 66.980
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dds_compiler_0' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:69]
INFO: [Synth 8-3491] module 'dds_compiler_v6_0' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0.vhd:112' bound to instance 'U0' of component 'dds_compiler_v6_0' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_v6_0__parameterized0' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0.vhd:222]
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:148' bound to instance 'i_synth' of component 'dds_compiler_v6_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0.vhd:229]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_v6_0_viv__parameterized0' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:272]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (1#1) [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized0' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized0' (1#1) [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_v6_0_core' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_core.vhd:205]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_v6_0_rdy' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_rdy.vhd:127]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_rdy' of component 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_rdy.vhd:209]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized2' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized2' (1#1) [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_v6_0_rdy' (2#1) [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_rdy.vhd:127]
INFO: [Synth 8-638] synthesizing module 'accum' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/accum.vhd:188]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_ph_inc_ctrl2dsp_speedup' of component 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/accum.vhd:508]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized4' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized4' (2#1) [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_resync_ctrl2dsp_speedup' of component 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/accum.vhd:522]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized6' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized6' (2#1) [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_phase_acc' of component 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/accum.vhd:539]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized8' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized8' (2#1) [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-3491] module 'pipe_add' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/pipe_add.vhd:124' bound to instance 'i_accum' of component 'pipe_add' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/accum.vhd:569]
INFO: [Synth 8-638] synthesizing module 'pipe_add__parameterized0' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/pipe_add.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'pipe_add__parameterized0' (3#1) [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/pipe_add.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'accum' (4#1) [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/accum.vhd:188]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_ph_adj_pipe' of component 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_core.vhd:718]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized10' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized10' (4#1) [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_dither_pipe' of component 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_core.vhd:757]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_phase_final_speedup' of component 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_core.vhd:954]
INFO: [Synth 8-3491] module 'sin_cos' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/sin_cos.vhd:149' bound to instance 'i_rom' of component 'sin_cos' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_core.vhd:1026]
INFO: [Synth 8-638] synthesizing module 'sin_cos__parameterized0' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/sin_cos.vhd:183]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/sin_cos.vhd:490]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = block [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/sin_cos.vhd:491]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_addr_reg_c' of component 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/sin_cos.vhd:1338]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized12' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized12' (4#1) [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_original_sin_ms' of component 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/sin_cos.vhd:1574]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized14' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized14' (4#1) [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_original_sin_ls' of component 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/sin_cos.vhd:1586]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_original_cos_ms' of component 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/sin_cos.vhd:1598]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_original_cos_ls' of component 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/sin_cos.vhd:1610]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_cardinal_sin_ms' of component 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/sin_cos.vhd:1629]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_cardinal_sin_ls' of component 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/sin_cos.vhd:1641]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized16' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized16' (4#1) [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_cardinal_cos_ms' of component 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/sin_cos.vhd:1653]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_cardinal_cos_ls' of component 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/sin_cos.vhd:1665]
INFO: [Synth 8-256] done synthesizing module 'sin_cos__parameterized0' (5#1) [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/sin_cos.vhd:183]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_final_sin' of component 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_core.vhd:1159]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized18' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized18' (5#1) [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_final_cos' of component 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_core.vhd:1171]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_sin_op' of component 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_core.vhd:1199]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized20' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized20' (5#1) [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_cos_op' of component 'xbip_pipe_v3_0_viv' [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_core.vhd:1215]
WARNING: [Synth 8-3848] Net RFD in module/entity dds_compiler_v6_0_core does not have driver. [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_core.vhd:193]
WARNING: [Synth 8-3848] Net CHANNEL in module/entity dds_compiler_v6_0_core does not have driver. [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_core.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_v6_0_core' (6#1) [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_core.vhd:205]
WARNING: [Synth 8-3848] Net m_axis_data_tlast in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:229]
WARNING: [Synth 8-3848] Net m_axis_data_tuser in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:230]
WARNING: [Synth 8-3848] Net m_axis_phase_tdata in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:234]
WARNING: [Synth 8-3848] Net m_axis_phase_tlast in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:235]
WARNING: [Synth 8-3848] Net m_axis_phase_tuser in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:236]
WARNING: [Synth 8-3848] Net s_phase_tlast in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:484]
WARNING: [Synth 8-3848] Net dds_resync_in in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:457]
WARNING: [Synth 8-3848] Net axi_phase_in in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:555]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_v6_0_viv__parameterized0' (7#1) [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:272]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_v6_0__parameterized0' (8#1) [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_0' (9#1) [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 304.379 ; gain = 128.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin i_dds:RESYNC_IN to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[31] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[30] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[29] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[28] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[27] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[26] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[25] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[24] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[23] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[22] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[21] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[20] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[19] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[18] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[17] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[16] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[15] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[14] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[13] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[12] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[11] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[10] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[9] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[8] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[7] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[6] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[5] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[4] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[3] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[2] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[1] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
INFO: [Synth 8-3295] tying undriven pin i_dds:PHASE_IN[0] to constant 0 [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:1240]
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.runs/dds_compiler_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.runs/dds_compiler_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 517.348 ; gain = 340.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  E:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.runs/dds_compiler_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 517.348 ; gain = 340.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 517.348 ; gain = 340.984
---------------------------------------------------------------------------------
Trying to map ROM "sin_cos_lut" into Block RAM due to explicit "ram_style" or "rom_style" specification
Trying to map ROM "sin_cos_lut" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-3848] Net RFD in module/entity dds_compiler_v6_0_core does not have driver. [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_core.vhd:193]
WARNING: [Synth 8-3848] Net CHANNEL in module/entity dds_compiler_v6_0_core does not have driver. [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_core.vhd:194]
WARNING: [Synth 8-3848] Net m_axis_data_tlast in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:229]
WARNING: [Synth 8-3848] Net m_axis_data_tuser in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:230]
WARNING: [Synth 8-3848] Net m_axis_phase_tdata in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:234]
WARNING: [Synth 8-3848] Net m_axis_phase_tlast in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:235]
WARNING: [Synth 8-3848] Net m_axis_phase_tuser in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:236]
WARNING: [Synth 8-3848] Net s_phase_tlast in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:484]
WARNING: [Synth 8-3848] Net dds_resync_in in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:457]
WARNING: [Synth 8-3848] Net axi_phase_in in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_viv.vhd:555]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 517.348 ; gain = 340.984
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 517.348 ; gain = 340.984
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 517.348 ; gain = 340.984
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 529.703 ; gain = 353.340
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 529.703 ; gain = 353.340
Finished Parallel Section  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 529.703 ; gain = 353.340
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 575.297 ; gain = 398.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 577.465 ; gain = 401.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 588.879 ; gain = 412.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 588.879 ; gain = 412.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 588.879 ; gain = 412.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 588.879 ; gain = 412.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     8|
|2     |LUT1       |     1|
|3     |LUT2       |    35|
|4     |LUT3       |    14|
|5     |LUT4       |    39|
|6     |LUT5       |     6|
|7     |LUT6       |     9|
|8     |RAMB36E1_2 |     1|
|9     |SRL16E     |     3|
|10    |FDRE       |   177|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 588.879 ; gain = 412.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 588.879 ; gain = 412.516
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 594.809 ; gain = 388.961
# rename_ref -prefix_all dds_compiler_0_
INFO: [Coretcl 2-1174] Renamed 21 cell refs.
# write_checkpoint -noxdef dds_compiler_0.dcp
# report_utilization -file dds_compiler_0_utilization_synth.rpt -pb dds_compiler_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 594.809 ; gain = 0.000
# if { [catch {
#   file copy -force E:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.runs/dds_compiler_0_synth_1/dds_compiler_0.dcp e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.dcp
#   write_verilog -force -mode synth_stub e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_stub.v
#   write_vhdl -force -mode synth_stub e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_stub.vhdl
#   write_verilog -force -mode funcsim e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_funcsim.v
#   write_vhdl -force -mode funcsim e:/duc/freelancer/042018/SDR/SDR_2014_2/SDR_2014_2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_funcsim.vhdl
# } _RESULT ] } { 
#   send_msg_id runtcl-3 error "Unable to successfully create or copy supporting IP files."
#   return -code error
# }
INFO: [Common 17-206] Exiting Vivado at Fri Apr 06 22:56:04 2018...
