{"Source Block": ["hdl/library/axi_adrv9001/axi_adrv9001_core.v@517:607@HdlStmIf", "    .up_raddr (up_raddr),\n    .up_rdata (up_rdata_s[5]),\n    .up_rack (up_rack_s[5]));\n\n  generate\n  if (TDD_DISABLE == 0) begin\n\n  wire tdd_rx2_rf_en_loc;\n  wire tdd_tx2_rf_en_loc;\n  wire tdd_if2_mode_loc;\n\n  axi_adrv9001_tdd #(\n    .BASE_ADDRESS (6'h12)\n  ) i_tdd_1 (\n    .clk (rx1_clk),\n    .rst (rx1_rst),\n    .tdd_rx_vco_en (),\n    .tdd_tx_vco_en (),\n    .tdd_rx_rf_en (tdd_rx1_rf_en),\n    .tdd_tx_rf_en (tdd_tx1_rf_en),\n    .tdd_enabled (tdd_if1_mode),\n    .tdd_status (8'h0),\n    .tdd_sync (tdd_sync),\n    .tdd_sync_cntr (tdd_sync_cntr1),\n    .tdd_tx_valid (tdd_tx1_valid),\n    .tdd_rx_valid (tdd_rx1_valid),\n    .up_rstn (up_rstn),\n    .up_clk (up_clk),\n    .up_wreq (up_wreq),\n    .up_waddr (up_waddr),\n    .up_wdata (up_wdata),\n    .up_wack (up_wack_s[6]),\n    .up_rreq (up_rreq),\n    .up_raddr (up_raddr),\n    .up_rdata (up_rdata_s[6]),\n    .up_rack (up_rack_s[6]));\n\n  axi_adrv9001_tdd #(\n    .BASE_ADDRESS (6'h13)\n  ) i_tdd_2 (\n    .clk (rx2_clk),\n    .rst (rx2_rst),\n    .tdd_rx_vco_en (),\n    .tdd_tx_vco_en (),\n    .tdd_rx_rf_en (tdd_rx2_rf_en_loc),\n    .tdd_tx_rf_en (tdd_tx2_rf_en_loc),\n    .tdd_enabled (tdd_if2_mode_loc),\n    .tdd_status (8'h0),\n    .tdd_sync (tdd_sync),\n    .tdd_sync_cntr (tdd_sync_cntr2),\n    .tdd_tx_valid (tdd_tx2_valid),\n    .tdd_rx_valid (tdd_rx2_valid),\n    .up_rstn (up_rstn),\n    .up_clk (up_clk),\n    .up_wreq (up_wreq),\n    .up_waddr (up_waddr),\n    .up_wdata (up_wdata),\n    .up_wack (up_wack_s[7]),\n    .up_rreq (up_rreq),\n    .up_raddr (up_raddr),\n    .up_rdata (up_rdata_s[7]),\n    .up_rack (up_rack_s[7]));\n\n  assign tdd_rx2_rf_en = tx1_r1_mode&rx1_r1_mode ? tdd_rx2_rf_en_loc : tdd_rx1_rf_en;\n  assign tdd_tx2_rf_en = tx1_r1_mode&rx1_r1_mode ? tdd_tx2_rf_en_loc : tdd_tx1_rf_en;\n  assign tdd_if2_mode = tx1_r1_mode&rx1_r1_mode ? tdd_if2_mode_loc : tdd_if1_mode;\n\n  assign tdd_sync_cntr = tdd_sync_cntr1 | tdd_sync_cntr2;\n\n  end else begin\n    assign up_wack_s[6] = 1'b0;\n    assign up_rack_s[6] = 1'b0;\n    assign up_rdata_s[6] = 32'h0;\n    assign up_wack_s[7] = 1'b0;\n    assign up_rack_s[7] = 1'b0;\n    assign up_rdata_s[7] = 32'h0;\n    assign tdd_rx1_rf_en = 1'b1;\n    assign tdd_tx1_rf_en = 1'b1;\n    assign tdd_if1_mode = 1'b0;\n    assign tdd_tx1_valid = 1'b1;\n    assign tdd_rx1_valid = 1'b1;\n    assign tdd_rx2_rf_en = 1'b1;\n    assign tdd_tx2_rf_en = 1'b1;\n    assign tdd_if2_mode = 1'b0;\n    assign tdd_tx2_valid = 1'b1;\n    assign tdd_rx2_valid = 1'b1;\n  end\n  endgenerate\n\nendmodule\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[580, "  assign tdd_rx2_rf_en = tx1_r1_mode&rx1_r1_mode ? tdd_rx2_rf_en_loc : tdd_rx1_rf_en;\n"], [581, "  assign tdd_tx2_rf_en = tx1_r1_mode&rx1_r1_mode ? tdd_tx2_rf_en_loc : tdd_tx1_rf_en;\n"], [582, "  assign tdd_if2_mode = tx1_r1_mode&rx1_r1_mode ? tdd_if2_mode_loc : tdd_if1_mode;\n"]], "Add": [[582, "  assign tdd_rx2_rf_en = rx1_r1_mode ? tdd_rx2_rf_en_loc : tdd_rx1_rf_en;\n"], [582, "  assign tdd_tx2_rf_en = tx1_r1_mode ? tdd_tx2_rf_en_loc : tdd_tx1_rf_en;\n"], [582, "  assign tdd_if2_mode = tx1_r1_mode||rx1_r1_mode ? tdd_if2_mode_loc : tdd_if1_mode;\n"]]}}