
module a (x,y);
resistor #(.r(1), .$mfactor(2)) r(x,y)
endmodule
module b (x,y);
a #() r(x,y)
endmodule
module c (x,y);
b #(.$mfactor(.33333)) r(x,y)
endmodule

verilog

isource #(1) i(\0 ,x);
a #(.$mfactor(5)) a1(x, \0 );

isource #(1) i(\0 ,y);
c #(.$mfactor(5)) a1(y, \0 );

print op v(nodes)
op
