$date
	Mon Feb 10 17:22:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module rippleCarryAdder_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " Cy4 $end
$var reg 1 # Cy_in $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module r1 $end
$var wire 1 # Cy_in $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 4 ( sum [3:0] $end
$var wire 3 ) Cy_out [2:0] $end
$var wire 1 " Cy4 $end
$scope module f1 $end
$var wire 1 # Cin $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 , c $end
$var wire 1 - s $end
$upscope $end
$scope module f2 $end
$var wire 1 . Cin $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 1 c $end
$var wire 1 2 s $end
$upscope $end
$scope module f3 $end
$var wire 1 3 Cin $end
$var wire 1 4 a $end
$var wire 1 5 b $end
$var wire 1 6 c $end
$var wire 1 7 s $end
$upscope $end
$scope module f4 $end
$var wire 1 8 Cin $end
$var wire 1 9 a $end
$var wire 1 : b $end
$var wire 1 " c $end
$var wire 1 ; s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1;
1:
19
18
17
16
15
14
13
12
11
10
1/
1.
0-
1,
1+
1*
b111 )
b1110 (
b1111 '
b1111 &
b1111 %
b1111 $
0#
1"
b1110 !
$end
#10
0"
08
06
03
01
0.
b0 )
0,
17
1-
12
b1111 !
b1111 (
1;
05
0*
0/
09
b1011 %
b1011 '
b100 $
b100 &
#20
15
0:
04
19
b111 %
b111 '
b1000 $
b1000 &
#30
0+
00
1:
1*
1/
09
b1100 %
b1100 '
b11 $
b11 &
#40
1+
0:
0*
19
b101 %
b101 '
b1010 $
b1010 &
#50
