

================================================================
== Vitis HLS Report for 'getSolveNextColumnWhileConditional'
================================================================
* Date:           Thu Aug  1 00:46:57 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  0.981 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.98>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%projectionOfCornerToBeam_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %projectionOfCornerToBeam" [patchMaker.cpp:790]   --->   Operation 2 'read' 'projectionOfCornerToBeam_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%nPatchesInColumn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nPatchesInColumn" [patchMaker.cpp:790]   --->   Operation 3 'read' 'nPatchesInColumn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%c_corner_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_corner" [patchMaker.cpp:790]   --->   Operation 4 'read' 'c_corner_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_sgt  i32 %c_corner_read, i32 4244967196"   --->   Operation 5 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.85ns)   --->   "%icmp_ln794 = icmp_slt  i32 %nPatchesInColumn_read, i32 100000000" [patchMaker.cpp:794]   --->   Operation 6 'icmp' 'icmp_ln794' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.85ns)   --->   "%icmp_ln794_1 = icmp_slt  i32 %projectionOfCornerToBeam_read, i32 15000000" [patchMaker.cpp:794]   --->   Operation 7 'icmp' 'icmp_ln794_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node and_ln794_1)   --->   "%and_ln794 = and i1 %icmp_ln794, i1 %icmp_ln794_1" [patchMaker.cpp:794]   --->   Operation 8 'and' 'and_ln794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln794_1 = and i1 %and_ln794, i1 %icmp_ln886" [patchMaker.cpp:794]   --->   Operation 9 'and' 'and_ln794_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ret_ln794 = ret i1 %and_ln794_1" [patchMaker.cpp:794]   --->   Operation 10 'ret' 'ret_ln794' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 0.981ns
The critical path consists of the following:
	wire read on port 'projectionOfCornerToBeam' (patchMaker.cpp:790) [4]  (0 ns)
	'icmp' operation ('icmp_ln794_1', patchMaker.cpp:794) [9]  (0.859 ns)
	'and' operation ('and_ln794', patchMaker.cpp:794) [10]  (0 ns)
	'and' operation ('and_ln794_1', patchMaker.cpp:794) [11]  (0.122 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
