Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.80 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.80 secs
 
--> Reading design: Segment.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Segment.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Segment"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : Segment
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\1. UPDATED VERSION\1. Development board\NEW SPARTANCE-6 VHDL CODE\NEW SPARTANCE-6 VHDL CODE\SevenSegment\sevensegment.vhd" into library work
Parsing entity <Segment>.
Parsing architecture <Behavioral> of entity <segment>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Segment> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\1. UPDATED VERSION\1. Development board\NEW SPARTANCE-6 VHDL CODE\NEW SPARTANCE-6 VHDL CODE\SevenSegment\sevensegment.vhd" Line 70. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Segment>.
    Related source file is "D:\1. UPDATED VERSION\1. Development board\NEW SPARTANCE-6 VHDL CODE\NEW SPARTANCE-6 VHDL CODE\SevenSegment\sevensegment.vhd".
    Found 5-bit register for signal <state>.
    Found 8-bit register for signal <display>.
    Found 27-bit register for signal <temp>.
    Found 1-bit register for signal <clock>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 16                                             |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 27-bit adder for signal <temp[26]_GND_5_o_add_0_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Segment> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 27-bit adder                                          : 1
# Registers                                            : 3
 1-bit register                                        : 1
 27-bit register                                       : 1
 8-bit register                                        : 1
# Multiplexers                                         : 1
 27-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 27-bit adder                                          : 1
# Registers                                            : 36
 Flip-Flops                                            : 36
# Multiplexers                                         : 1
 27-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:16]> with one-hot encoding.
---------------------------
 State | Encoding
---------------------------
 00001 | 0000000000000001
 00010 | 0000000000000010
 00011 | 0000000000000100
 00100 | 0000000000001000
 00101 | 0000000000010000
 00110 | 0000000000100000
 00111 | 0000000001000000
 01000 | 0000000010000000
 01001 | 0000000100000000
 01010 | 0000001000000000
 01011 | 0000010000000000
 01100 | 0000100000000000
 01101 | 0001000000000000
 01110 | 0010000000000000
 01111 | 0100000000000000
 10000 | 1000000000000000
---------------------------

Optimizing unit <Segment> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Segment, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Segment.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 117
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 25
#      LUT2                        : 2
#      LUT3                        : 2
#      LUT4                        : 4
#      LUT5                        : 2
#      LUT6                        : 25
#      MUXCY                       : 26
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 52
#      FD                          : 1
#      FDC                         : 49
#      FDP                         : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              51  out of  11440     0%  
 Number of Slice LUTs:                   62  out of   5720     1%  
    Number used as Logic:                62  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     79
   Number with an unused Flip Flop:      28  out of     79    35%  
   Number with an unused LUT:            17  out of     79    21%  
   Number of fully used LUT-FF pairs:    34  out of     79    43%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    102    13%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 28    |
clock                              | BUFG                   | 24    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.566ns (Maximum Frequency: 179.662MHz)
   Minimum input arrival time before clock: 4.595ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.566ns (frequency: 179.662MHz)
  Total number of paths / destination ports: 5592 / 28
-------------------------------------------------------------------------
Delay:               5.566ns (Levels of Logic = 6)
  Source:            temp_0 (FF)
  Destination:       temp_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: temp_0 to temp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  temp_0 (temp_0)
     INV:I->O              1   0.255   0.000  Madd_temp[26]_GND_5_o_add_0_OUT_lut<0>_INV_0 (Madd_temp[26]_GND_5_o_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_temp[26]_GND_5_o_add_0_OUT_cy<0> (Madd_temp[26]_GND_5_o_add_0_OUT_cy<0>)
     XORCY:CI->O           2   0.206   0.954  Madd_temp[26]_GND_5_o_add_0_OUT_xor<1> (temp[26]_GND_5_o_add_0_OUT<1>)
     LUT4:I1->O            1   0.235   0.682  GND_5_o_temp[26]_equal_2_o<26>2 (GND_5_o_temp[26]_equal_2_o<26>1)
     LUT6:I5->O           14   0.254   1.235  GND_5_o_temp[26]_equal_2_o<26>3 (GND_5_o_temp[26]_equal_2_o<26>2)
     LUT6:I4->O            1   0.250   0.000  Mmux_temp[26]_GND_5_o_mux_2_OUT241 (temp[26]_GND_5_o_mux_2_OUT<6>)
     FDC:D                     0.074          temp_6
    ----------------------------------------
    Total                      5.566ns (2.014ns logic, 3.552ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 2.124ns (frequency: 470.810MHz)
  Total number of paths / destination ports: 50 / 23
-------------------------------------------------------------------------
Delay:               2.124ns (Levels of Logic = 1)
  Source:            state_FSM_FFd9 (FF)
  Destination:       data_3 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: state_FSM_FFd9 to data_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.525   1.271  state_FSM_FFd9 (state_FSM_FFd8-In)
     LUT5:I0->O            1   0.254   0.000  state_state[4]_X_5_o_wide_mux_4_OUT<3>1 (state[4]_X_5_o_wide_mux_4_OUT<3>)
     FDC:D                     0.074          data_3
    ----------------------------------------
    Total                      2.124ns (0.853ns logic, 1.271ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              4.595ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  rst_IBUF (rst_IBUF)
     INV:I->O             51   0.255   1.828  rst_inv1_INV_0 (rst_inv)
     FDP:PRE                   0.459          temp_0
    ----------------------------------------
    Total                      4.595ns (2.042ns logic, 2.553ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              4.595ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       data_0 (FF)
  Destination Clock: clock rising

  Data Path: rst to data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  rst_IBUF (rst_IBUF)
     INV:I->O             51   0.255   1.828  rst_inv1_INV_0 (rst_inv)
     FDC:CLR                   0.459          data_0
    ----------------------------------------
    Total                      4.595ns (2.042ns logic, 2.553ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            data_7 (FF)
  Destination:       display<7> (PAD)
  Source Clock:      clock rising

  Data Path: data_7 to display<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  data_7 (data_7)
     OBUF:I->O                 2.912          display_7_OBUF (display<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.566|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.124|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.03 secs
 
--> 

Total memory usage is 189748 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

