// Seed: 396115223
module module_0 (
    id_1
);
  output wire id_1;
  logic id_2;
  assign module_1.id_2 = 0;
endmodule
program module_1 ();
  wor   id_1;
  logic id_2;
  ;
  assign id_1 = id_2;
  wire id_3;
  initial begin : LABEL_0
    id_2 = 1 == id_1;
  end
  assign id_2 = "" - 1;
  assign id_3 = {id_3};
  always id_2 = id_2;
  wire id_4;
  ;
  assign id_1 = id_4;
  assign id_1 = 1;
  logic [-1 : {  -1 'b0 {  1 'b0 }  }] id_5;
  module_0 modCall_1 (id_4);
  wire id_6;
endprogram
