/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire [4:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [13:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_8z;
  wire [9:0] celloutsig_1_0z;
  wire [34:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [23:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_15z;
  wire [17:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [21:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_6z[12], celloutsig_0_4z };
  assign celloutsig_0_3z = celloutsig_0_1z[11:9] % { 1'h1, celloutsig_0_0z[3:2] };
  assign celloutsig_1_15z = celloutsig_1_0z[8:5] % { 1'h1, celloutsig_1_5z[5:3] };
  assign celloutsig_1_18z = { celloutsig_1_9z[7:6], celloutsig_1_9z, celloutsig_1_9z } % { 1'h1, celloutsig_1_11z[8:0], celloutsig_1_9z[7:1], in_data[96] };
  assign celloutsig_1_19z = { celloutsig_1_13z[16:15], celloutsig_1_15z } % { 1'h1, celloutsig_1_9z[4:3], celloutsig_1_8z };
  assign celloutsig_0_4z = celloutsig_0_1z[11:6] % { 1'h1, celloutsig_0_1z[10:7], in_data[0] };
  assign celloutsig_0_8z = { celloutsig_0_5z[7:5], celloutsig_0_3z } % { 1'h1, celloutsig_0_4z[4:0] };
  assign celloutsig_0_10z = celloutsig_0_8z[4:0] % { 1'h1, celloutsig_0_4z[3:0] };
  assign celloutsig_0_1z = in_data[23:10] % { 1'h1, in_data[60:48] };
  assign celloutsig_0_17z = _00_ % { 1'h1, _00_[5:1], in_data[0] };
  assign celloutsig_0_18z = celloutsig_0_4z % { 1'h1, celloutsig_0_10z };
  assign celloutsig_1_2z = { celloutsig_1_1z[3], celloutsig_1_1z } % { 1'h1, celloutsig_1_0z[3:0] };
  assign celloutsig_1_6z = celloutsig_1_1z[3:1] % { 1'h1, in_data[149:148] };
  assign celloutsig_1_7z = { celloutsig_1_2z[3:2], celloutsig_1_1z, celloutsig_1_4z } % { 1'h1, celloutsig_1_3z[12:4] };
  assign celloutsig_1_9z = { in_data[141:137], celloutsig_1_6z } % { 1'h1, celloutsig_1_0z[7:5], celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[46:42] >> in_data[74:70];
  assign celloutsig_0_5z = { in_data[28:18], celloutsig_0_3z } >> celloutsig_0_1z;
  assign celloutsig_0_6z = { celloutsig_0_1z[13:6], celloutsig_0_0z } >> { celloutsig_0_4z[5:2], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[122:113] >> in_data[112:103];
  assign celloutsig_1_1z = celloutsig_1_0z[3:0] >> in_data[122:119];
  assign celloutsig_1_3z = { in_data[156:139], celloutsig_1_1z } >> in_data[155:134];
  assign celloutsig_1_4z = celloutsig_1_3z[11:8] >> celloutsig_1_0z[9:6];
  assign celloutsig_1_5z = { celloutsig_1_1z[2:0], celloutsig_1_4z } >> celloutsig_1_0z[7:1];
  assign celloutsig_1_8z = celloutsig_1_6z >> in_data[171:169];
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_7z } >> { celloutsig_1_5z[5:0], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_11z = { celloutsig_1_7z[1:0], celloutsig_1_9z } >> celloutsig_1_3z[12:3];
  assign celloutsig_1_13z = { celloutsig_1_10z[23:13], celloutsig_1_0z, celloutsig_1_6z } >> { celloutsig_1_11z[6:2], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_11z };
  assign { out_data[145:128], out_data[101:96], out_data[38:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
