INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 10:32:42 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : spmv
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.534ns  (required time - arrival time)
  Source:                 buffer21/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buffer21/dataReg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.935ns (21.765%)  route 3.361ns (78.235%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 5.152 - 4.000 ) 
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1339, unset)         1.284     1.284    buffer21/control/clk
    SLICE_X10Y107        FDRE                                         r  buffer21/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE (Prop_fdre_C_Q)         0.259     1.543 r  buffer21/control/fullReg_reg/Q
                         net (fo=109, routed)         0.552     2.095    buffer21/control/fullReg_reg_0
    SLICE_X11Y103        LUT3 (Prop_lut3_I2_O)        0.043     2.138 r  buffer21/control/outs[9]_i_2/O
                         net (fo=2, routed)           0.327     2.464    cmpi0/buffer21_outs[7]
    SLICE_X10Y105        LUT6 (Prop_lut6_I5_O)        0.043     2.507 r  cmpi0/out0_valid_INST_0_i_36/O
                         net (fo=1, routed)           0.370     2.878    cmpi0/out0_valid_INST_0_i_36_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.147 r  cmpi0/out0_valid_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.147    cmpi0/out0_valid_INST_0_i_12_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.200 r  cmpi0/out0_valid_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.200    cmpi0/out0_valid_INST_0_i_3_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.253 r  cmpi0/out0_valid_INST_0_i_2/CO[3]
                         net (fo=36, routed)          0.874     4.127    buffer13/control/result[0]
    SLICE_X11Y116        LUT6 (Prop_lut6_I4_O)        0.043     4.170 f  buffer13/control/fullReg_i_11_comp_1/O
                         net (fo=2, routed)           0.221     4.392    buffer71/fifo/fullReg_i_6
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.043     4.435 r  buffer71/fifo/fullReg_i_10_comp_1/O
                         net (fo=1, routed)           0.182     4.617    buffer27/control/transmitValue_i_2__7
    SLICE_X11Y115        LUT5 (Prop_lut5_I2_O)        0.043     4.660 r  buffer27/control/fullReg_i_6_comp/O
                         net (fo=2, routed)           0.156     4.815    fork5/control/generateBlocks[2].regblock/dataReg_reg[0]
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.043     4.858 f  fork5/control/generateBlocks[2].regblock/fullReg_i_4/O
                         net (fo=8, routed)           0.221     5.079    fork3/control/generateBlocks[1].regblock/cmpi0_result_ready
    SLICE_X9Y114         LUT6 (Prop_lut6_I2_O)        0.043     5.122 r  fork3/control/generateBlocks[1].regblock/dataReg[31]_i_1__2/O
                         net (fo=32, routed)          0.458     5.580    buffer21/E[0]
    SLICE_X10Y109        FDRE                                         r  buffer21/dataReg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=1339, unset)         1.152     5.152    buffer21/clk
    SLICE_X10Y109        FDRE                                         r  buffer21/dataReg_reg[11]/C
                         clock pessimism              0.107     5.259    
                         clock uncertainty           -0.035     5.224    
    SLICE_X10Y109        FDRE (Setup_fdre_C_CE)      -0.178     5.046    buffer21/dataReg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.046    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                 -0.534    




