static inline T_1 F_1 ( int V_1 )
{
union V_2 V_3 ;
V_3 . V_4 = 0 ;
V_3 . V_5 . V_6 = 0 ;
V_3 . V_5 . V_5 = 1 ;
V_3 . V_5 . V_7 = 3 ;
V_3 . V_5 . V_8 = 2 ;
V_3 . V_5 . V_9 = 1 ;
V_3 . V_5 . V_10 = V_1 ;
return V_3 . V_4 ;
}
static inline T_1 F_2 ( int V_1 )
{
return 1ull << 32 ;
}
static inline T_1 F_3 ( int V_1 )
{
union V_2 V_3 ;
V_3 . V_4 = 0 ;
V_3 . V_11 . V_6 = 0 ;
V_3 . V_11 . V_5 = 1 ;
V_3 . V_11 . V_7 = 3 ;
V_3 . V_11 . V_8 = 3 + V_1 ;
return V_3 . V_4 ;
}
static inline T_1 F_4 ( int V_1 )
{
return 1ull << 36 ;
}
static T_2 F_5 ( int V_1 , T_2 V_12 )
{
union V_13 V_14 ;
V_14 . V_4 = 0 ;
V_14 . V_15 . V_16 = V_12 ;
F_6 ( F_7 ( V_1 ) , V_14 . V_4 ) ;
V_14 . V_4 = F_8 ( F_7 ( V_1 ) ) ;
return V_14 . V_15 . V_17 ;
}
static void F_9 ( int V_1 , T_2 V_12 ,
T_2 V_18 )
{
union V_19 V_20 ;
V_20 . V_4 = 0 ;
V_20 . V_15 . V_16 = V_12 ;
V_20 . V_15 . V_17 = V_18 ;
F_6 ( F_10 ( V_1 ) , V_20 . V_4 ) ;
}
static inline T_1 F_11 ( int V_1 , int V_21 ,
int V_22 , int V_23 , int V_24 )
{
union V_2 V_3 ;
union V_25 V_26 ;
V_26 . V_27 =
F_5 ( V_1 , F_12 ( V_1 ) ) ;
if ( ( V_21 <= V_26 . V_15 . V_28 ) && ( V_22 != 0 ) )
return 0 ;
V_3 . V_4 = 0 ;
V_3 . V_29 . V_6 = 2 ;
V_3 . V_29 . V_5 = 1 ;
V_3 . V_29 . V_7 = 3 ;
V_3 . V_29 . V_8 = 1 ;
V_3 . V_29 . V_9 = 1 ;
V_3 . V_29 . V_10 = V_1 ;
V_3 . V_29 . V_30 = ( V_21 > V_26 . V_15 . V_28 ) ;
V_3 . V_29 . V_21 = V_21 ;
V_3 . V_29 . V_22 = V_22 ;
V_3 . V_29 . V_31 = V_23 ;
V_3 . V_29 . V_24 = V_24 ;
return V_3 . V_4 ;
}
static T_3 F_13 ( int V_1 , int V_21 , int V_22 ,
int V_23 , int V_24 )
{
T_1 V_32 =
F_11 ( V_1 , V_21 , V_22 , V_23 , V_24 ) ;
if ( V_32 )
return F_14 ( V_32 ) ;
else
return 0xff ;
}
static T_4 F_15 ( int V_1 , int V_21 , int V_22 ,
int V_23 , int V_24 )
{
T_1 V_32 =
F_11 ( V_1 , V_21 , V_22 , V_23 , V_24 ) ;
if ( V_32 )
return F_16 ( F_17 ( V_32 ) ) ;
else
return 0xffff ;
}
static T_2 F_18 ( int V_1 , int V_21 , int V_22 ,
int V_23 , int V_24 )
{
T_1 V_32 =
F_11 ( V_1 , V_21 , V_22 , V_23 , V_24 ) ;
if ( V_32 )
return F_19 ( F_20 ( V_32 ) ) ;
else
return 0xffffffff ;
}
static void F_21 ( int V_1 , int V_21 , int V_22 , int V_23 ,
int V_24 , T_3 V_18 )
{
T_1 V_32 =
F_11 ( V_1 , V_21 , V_22 , V_23 , V_24 ) ;
if ( V_32 )
F_22 ( V_32 , V_18 ) ;
}
static void F_23 ( int V_1 , int V_21 , int V_22 , int V_23 ,
int V_24 , T_4 V_18 )
{
T_1 V_32 =
F_11 ( V_1 , V_21 , V_22 , V_23 , V_24 ) ;
if ( V_32 )
F_24 ( V_32 , F_25 ( V_18 ) ) ;
}
static void F_26 ( int V_1 , int V_21 , int V_22 , int V_23 ,
int V_24 , T_2 V_18 )
{
T_1 V_32 =
F_11 ( V_1 , V_21 , V_22 , V_23 , V_24 ) ;
if ( V_32 )
F_27 ( V_32 , F_28 ( V_18 ) ) ;
}
static void F_29 ( int V_1 )
{
union V_33 V_34 ;
union V_35 V_36 ;
union V_37 V_38 ;
union V_39 V_40 ;
union V_41 V_42 ;
union V_25 V_26 ;
union V_43 V_44 ;
union V_45 V_46 ;
union V_47 V_48 ;
union V_49 V_50 ;
union V_51 V_52 ;
union V_53 V_54 ;
union V_55 V_56 ;
V_34 . V_27 =
F_5 ( V_1 , F_30 ( V_1 ) ) ;
V_34 . V_15 . V_57 = 0 ;
V_34 . V_15 . V_58 = 0 ;
V_34 . V_15 . V_59 = 1 ;
V_34 . V_15 . V_60 = 1 ;
V_34 . V_15 . V_61 = 1 ;
V_34 . V_15 . V_62 = 1 ;
V_34 . V_15 . V_63 = 1 ;
V_34 . V_15 . V_64 = 1 ;
F_9 ( V_1 , F_30 ( V_1 ) ,
V_34 . V_27 ) ;
V_36 . V_4 = F_8 ( V_65 ) ;
V_36 . V_15 . V_57 = 0 ;
V_36 . V_15 . V_58 = 0 ;
if ( V_1 )
V_36 . V_15 . V_66 = 3 ;
else
V_36 . V_15 . V_67 = 3 ;
F_6 ( V_65 , V_36 . V_4 ) ;
V_38 . V_27 =
F_5 ( V_1 , F_31 ( V_1 ) ) ;
V_38 . V_15 . V_68 = 1 ;
V_38 . V_15 . V_69 = 1 ;
F_9 ( V_1 , F_31 ( V_1 ) ,
V_38 . V_27 ) ;
V_40 . V_27 =
F_5 ( V_1 , F_32 ( V_1 ) ) ;
V_40 . V_15 . V_70 = 1 ;
V_40 . V_15 . V_71 = 1 ;
V_40 . V_15 . V_72 = 1 ;
V_40 . V_15 . V_73 = 1 ;
F_9 ( V_1 , F_32 ( V_1 ) ,
V_40 . V_27 ) ;
F_9 ( V_1 , F_33 ( V_1 ) , 0 ) ;
F_9 ( V_1 , F_34 ( V_1 ) , 0 ) ;
V_42 . V_27 =
F_5 ( V_1 , F_35 ( V_1 ) ) ;
V_42 . V_15 . V_74 = 0 ;
F_9 ( V_1 , F_35 ( V_1 ) ,
V_42 . V_27 ) ;
V_26 . V_27 = 0 ;
V_26 . V_15 . V_28 = 1 ;
V_26 . V_15 . V_75 = 1 ;
V_26 . V_15 . V_76 = 1 ;
F_9 ( V_1 , F_12 ( V_1 ) ,
V_26 . V_27 ) ;
V_44 . V_27 = 0 ;
V_44 . V_15 . V_77 = 0x100 ;
V_44 . V_15 . V_78 = 0 ;
F_9 ( V_1 , F_36 ( V_1 ) ,
V_44 . V_27 ) ;
V_46 . V_27 =
F_5 ( V_1 , F_37 ( V_1 ) ) ;
V_48 . V_27 =
F_5 ( V_1 , F_38 ( V_1 ) ) ;
V_50 . V_27 =
F_5 ( V_1 , F_39 ( V_1 ) ) ;
V_46 . V_15 . V_79 = 0x100 ;
V_46 . V_15 . V_80 = 0 ;
V_48 . V_15 . V_81 = 0x100 ;
V_50 . V_15 . V_82 = 0 ;
F_9 ( V_1 , F_37 ( V_1 ) ,
V_46 . V_27 ) ;
F_9 ( V_1 , F_38 ( V_1 ) ,
V_48 . V_27 ) ;
F_9 ( V_1 , F_39 ( V_1 ) ,
V_50 . V_27 ) ;
V_52 . V_27 =
F_5 ( V_1 , F_40 ( V_1 ) ) ;
V_52 . V_15 . V_83 = 1 ;
V_52 . V_15 . V_84 = 1 ;
V_52 . V_15 . V_85 = 1 ;
V_52 . V_15 . V_86 = 1 ;
F_9 ( V_1 , F_40 ( V_1 ) ,
V_52 . V_27 ) ;
V_54 . V_27 =
F_5 ( V_1 , F_41 ( V_1 ) ) ;
V_54 . V_15 . V_87 = 1 ;
V_54 . V_15 . V_88 = 1 ;
V_54 . V_15 . V_89 = 1 ;
F_9 ( V_1 , F_41 ( V_1 ) ,
V_54 . V_27 ) ;
V_56 . V_27 =
F_5 ( V_1 , F_42 ( V_1 ) ) ;
V_56 . V_15 . V_90 = 1 ;
V_56 . V_15 . V_91 = 1 ;
V_56 . V_15 . V_92 = 1 ;
F_9 ( V_1 , F_42 ( V_1 ) ,
V_56 . V_27 ) ;
}
static int F_43 ( int V_1 )
{
T_1 V_93 ;
union V_94 V_95 ;
union V_96 V_97 ;
union V_41 V_42 ;
union V_98 V_99 ;
V_97 . V_27 =
F_5 ( V_1 , F_44 ( V_1 ) ) ;
V_95 . V_4 = F_8 ( F_45 ( V_1 ) ) ;
if ( V_95 . V_15 . V_100 == 0 ) {
V_97 . V_15 . V_101 = 0xf ;
} else {
V_97 . V_15 . V_101 = 0x7 ;
}
F_9 ( V_1 , F_44 ( V_1 ) ,
V_97 . V_27 ) ;
if ( F_46 ( V_102 ) ) {
union V_103 V_104 ;
V_104 . V_27 =
F_5 ( V_1 ,
F_47 ( V_1 ) ) ;
V_104 . V_15 . V_105 = 1 ;
F_9 ( V_1 , F_47 ( V_1 ) ,
V_104 . V_27 ) ;
}
if ( F_46 ( V_106 ) && ( V_1 == 1 ) ) {
V_95 . V_15 . V_107 = 1 ;
F_6 ( F_45 ( V_1 ) ,
V_95 . V_4 ) ;
}
V_95 . V_4 = F_8 ( F_45 ( V_1 ) ) ;
V_95 . V_15 . V_108 = 1 ;
F_6 ( F_45 ( V_1 ) , V_95 . V_4 ) ;
if ( F_46 ( V_109 ) )
F_48 ( 0 ) ;
F_49 ( L_1 , V_1 ) ;
V_93 = F_50 () ;
do {
if ( F_50 () - V_93 >
2 * F_51 () -> V_110 ) {
F_49 ( L_2 ,
V_1 ) ;
return - 1 ;
}
F_52 ( 10000 ) ;
V_42 . V_27 =
F_5 ( V_1 ,
F_35 ( V_1 ) ) ;
} while ( V_42 . V_15 . V_111 == 0 );
F_49 ( L_3 , V_1 ,
V_42 . V_15 . V_112 ) ;
V_99 . V_27 =
F_5 ( V_1 , F_53 ( V_1 ) ) ;
switch ( V_42 . V_15 . V_112 ) {
case 1 :
V_99 . V_15 . V_113 = 1677 ;
break;
case 2 :
V_99 . V_15 . V_113 = 867 ;
break;
case 4 :
V_99 . V_15 . V_113 = 462 ;
break;
case 8 :
V_99 . V_15 . V_113 = 258 ;
break;
}
F_9 ( V_1 , F_53 ( V_1 ) ,
V_99 . V_27 ) ;
return 0 ;
}
static int F_54 ( int V_1 )
{
int V_114 ;
int V_115 ;
V_4 V_116 ;
union V_117 V_118 ;
union V_119 V_120 ;
union V_121 V_122 ;
union V_123 V_124 ;
union V_125 V_126 ;
union V_127 V_128 ;
union V_129 V_130 ;
union V_131 V_132 ;
union V_133 V_134 ;
V_124 . V_4 = F_8 ( V_135 ) ;
if ( ( V_1 == 0 ) && ! V_124 . V_15 . V_136 ) {
F_49 ( L_4
L_5 ) ;
return - 1 ;
}
if ( F_46 ( V_106 ) ) {
V_130 . V_4 = F_8 ( V_137 ) ;
if ( ( V_1 == 1 ) && V_130 . V_138 . V_139 ) {
F_49 ( L_6
L_7
L_8 ) ;
return - 1 ;
}
}
V_124 . V_15 . V_140 = 1 ;
V_124 . V_15 . V_141 = 0x20 ;
if ( F_46 ( V_102 ) ) {
V_124 . V_15 . V_142 = 0x20 ;
V_124 . V_15 . V_143 = 0x20 ;
}
F_6 ( V_135 , V_124 . V_4 ) ;
if ( F_51 () -> V_144 == V_145 ) {
if ( V_1 == 0 ) {
V_118 . V_4 = F_8 ( V_146 ) ;
if ( V_118 . V_15 . V_147 == 0 ) {
V_118 . V_15 . V_147 = 1 ;
F_6 ( V_146 ,
V_118 . V_4 ) ;
V_118 . V_4 =
F_8 ( V_148 ) ;
V_118 . V_15 . V_147 = 1 ;
F_6 ( V_148 ,
V_118 . V_4 ) ;
F_55 ( 2000 ) ;
}
V_118 . V_4 = F_8 ( V_148 ) ;
V_118 . V_15 . V_147 = 0 ;
F_6 ( V_148 , V_118 . V_4 ) ;
V_118 . V_4 = F_8 ( V_146 ) ;
V_118 . V_15 . V_147 = 0 ;
F_6 ( V_146 , V_118 . V_4 ) ;
}
} else {
if ( V_1 )
V_118 . V_4 = F_8 ( V_148 ) ;
else
V_118 . V_4 = F_8 ( V_146 ) ;
if ( V_118 . V_15 . V_147 == 0 ) {
V_118 . V_15 . V_147 = 1 ;
if ( V_1 )
F_6 ( V_148 ,
V_118 . V_4 ) ;
else
F_6 ( V_146 ,
V_118 . V_4 ) ;
F_55 ( 2000 ) ;
}
if ( V_1 ) {
V_118 . V_4 = F_8 ( V_148 ) ;
V_118 . V_15 . V_147 = 0 ;
F_6 ( V_148 , V_118 . V_4 ) ;
} else {
V_118 . V_4 = F_8 ( V_146 ) ;
V_118 . V_15 . V_147 = 0 ;
F_6 ( V_146 , V_118 . V_4 ) ;
}
}
F_52 ( 400000 ) ;
if ( ! F_46 ( V_149 )
&& ! F_46 ( V_102 ) ) {
V_132 . V_4 =
F_8 ( F_56 ( V_1 ) ) ;
V_132 . V_15 . V_150 = 1 ;
F_6 ( F_56 ( V_1 ) ,
V_132 . V_4 ) ;
if ( F_57 ( F_56 ( V_1 ) ,
union V_131 ,
V_150 , == , 1 , 10000 ) ) {
F_49 ( L_9 ,
V_1 ) ;
return - 1 ;
}
}
V_132 . V_4 =
F_8 ( F_56 ( V_1 ) ) ;
if ( V_132 . V_15 . V_151 ) {
F_49 ( L_10 ,
V_1 ) ;
return - 1 ;
}
V_122 . V_4 =
F_8 ( F_58 ( V_1 ) ) ;
if ( V_122 . V_4 ) {
F_49 ( L_11
L_12 ,
V_1 ) ;
return - 1 ;
}
V_120 . V_4 =
F_8 ( F_59 ( V_1 ) ) ;
if ( V_120 . V_4 )
F_49 ( L_13 ,
V_1 , F_60 ( V_120 . V_4 ) ) ;
F_29 ( V_1 ) ;
if ( F_43 ( V_1 ) ) {
F_49
( L_14 ) ;
return - 1 ;
}
V_126 . V_4 = F_8 ( V_152 ) ;
V_126 . V_15 . V_153 = 0 ;
V_126 . V_15 . V_154 = 127 ;
F_6 ( V_152 , V_126 . V_4 ) ;
V_128 . V_4 = 0 ;
V_128 . V_15 . V_10 = V_1 ;
V_128 . V_15 . V_155 = 1 ;
V_128 . V_15 . V_156 = 1 ;
V_128 . V_15 . V_157 = 1 ;
V_128 . V_15 . V_158 = 1 ;
V_128 . V_15 . V_159 = 1 ;
V_128 . V_15 . V_160 = 0 ;
V_128 . V_15 . V_161 = 0 ;
V_128 . V_15 . V_162 = 0 ;
for ( V_114 = 12 + V_1 * 4 ; V_114 < 16 + V_1 * 4 ; V_114 ++ ) {
F_6 ( F_61 ( V_114 ) ,
V_128 . V_4 ) ;
V_128 . V_15 . V_162 += 1 ;
}
for ( V_114 = 0 ; V_114 < 4 ; V_114 ++ ) {
F_6 ( F_62 ( V_114 , V_1 ) , - 1 ) ;
F_6 ( F_63 ( V_114 , V_1 ) , - 1 ) ;
}
F_6 ( F_64 ( V_1 ) , 0 ) ;
F_6 ( F_65 ( V_1 ) , V_163 ) ;
V_134 . V_27 = 0 ;
V_134 . V_15 . V_164 = ( V_165 >> 22 ) ;
V_134 . V_15 . V_166 = 1 ;
V_134 . V_15 . V_167 = 1 ;
V_134 . V_15 . V_168 = 1 ;
V_115 = V_1 ? 16 : 0 ;
#ifdef F_66
V_116 = 4 ;
#else
V_116 = 0 ;
#endif
for ( V_114 = 0 ; V_114 < 16 ; V_114 ++ ) {
F_27 ( ( F_67 ( V_115 ) ^ V_116 ) ,
V_134 . V_27 ) ;
V_115 ++ ;
V_134 . V_15 . V_164 += ( ( ( 1ull << 28 ) / 16ull ) >> 22 ) ;
}
F_6 ( F_68 ( V_1 ) , 0 ) ;
if ( V_1 ) {
union V_169 V_170 ;
V_170 . V_4 = F_8 ( V_171 ) ;
V_170 . V_15 . V_172 = 1 ;
V_170 . V_15 . V_173 = 1 ;
V_170 . V_15 . V_174 = 0 ;
V_170 . V_15 . V_175 = 1 ;
V_170 . V_15 . V_176 = 1 ;
V_170 . V_15 . V_177 = 0 ;
V_170 . V_15 . V_178 = 0 ;
F_6 ( V_171 , V_170 . V_4 ) ;
} else {
union V_179 V_170 ;
V_170 . V_4 = F_8 ( V_180 ) ;
V_170 . V_15 . V_172 = 1 ;
V_170 . V_15 . V_173 = 1 ;
V_170 . V_15 . V_174 = 0 ;
V_170 . V_15 . V_175 = 1 ;
V_170 . V_15 . V_176 = 1 ;
V_170 . V_15 . V_177 = 0 ;
V_170 . V_15 . V_178 = 0 ;
F_6 ( V_180 , V_170 . V_4 ) ;
}
return 0 ;
}
int T_5 F_69 ( const struct V_181 * V_22 ,
T_6 V_182 , T_6 V_183 )
{
if ( strstr ( F_70 () , L_15 ) &&
V_22 -> V_21 && V_22 -> V_21 -> V_184 ) {
while ( V_22 -> V_21 && V_22 -> V_21 -> V_184 )
V_22 = F_71 ( V_22 -> V_21 -> V_185 ) ;
if ( ( V_22 -> V_21 -> V_186 == 0 ) &&
( V_22 -> V_187 == 0x10b5 ) && ( V_22 -> V_188 == 0x8114 ) ) {
V_183 = ( ( V_183 - 3 ) & 3 ) + 1 ;
}
}
return V_183 - 1 + V_189 ;
}
static inline int F_72 ( int V_1 , struct V_190 * V_21 ,
unsigned int V_191 , int V_24 , int V_192 ,
V_27 * V_18 )
{
union V_193 V_194 ;
union V_193 V_195 ;
int V_196 = V_21 -> V_186 ;
if ( V_21 -> V_184 == NULL ) {
union V_25 V_26 ;
V_26 . V_27 = F_5 ( V_1 ,
F_12 ( V_1 ) ) ;
if ( V_26 . V_15 . V_28 != V_196 ) {
V_26 . V_15 . V_28 = V_196 ;
V_26 . V_15 . V_75 = V_196 ;
V_26 . V_15 . V_76 = V_196 ;
F_9 ( V_1 ,
F_12 ( V_1 ) ,
V_26 . V_27 ) ;
}
}
if ( ( V_21 -> V_184 == NULL ) && ( V_191 >> 3 != 0 ) )
return V_197 ;
if ( F_46 ( V_198 ) ||
F_46 ( V_199 ) ) {
if ( ( V_21 -> V_184 == NULL ) && ( V_191 >= 2 ) )
return V_197 ;
#if 1
if ( V_196 == 1 )
return V_197 ;
#elif 0
if ( ( V_196 == 1 ) && ( V_191 >> 3 != 2 ) )
return V_197 ;
#elif 0
if ( ( V_196 == 1 ) && ( V_191 >> 3 != 3 ) )
return V_197 ;
#elif 0
if ( ( V_196 == 1 ) &&
! ( ( V_191 == ( 2 << 3 ) ) || ( V_191 == ( 3 << 3 ) ) ) )
return V_197 ;
#endif
V_195 . V_4 = F_73 ( V_200 , 7 ) ;
V_194 . V_4 = V_195 . V_4 ;
V_194 . V_15 . V_201 = 2 ;
F_74 ( V_200 , 7 , V_194 . V_4 ) ;
}
switch ( V_192 ) {
case 4 :
* V_18 = F_18 ( V_1 , V_196 ,
V_191 >> 3 , V_191 & 0x7 , V_24 ) ;
break;
case 2 :
* V_18 = F_15 ( V_1 , V_196 ,
V_191 >> 3 , V_191 & 0x7 , V_24 ) ;
break;
case 1 :
* V_18 = F_13 ( V_1 , V_196 , V_191 >> 3 ,
V_191 & 0x7 , V_24 ) ;
break;
default:
return V_197 ;
}
if ( F_46 ( V_198 ) ||
F_46 ( V_199 ) )
F_74 ( V_200 , 7 , V_195 . V_4 ) ;
return V_202 ;
}
static int F_75 ( struct V_190 * V_21 , unsigned int V_191 ,
int V_24 , int V_192 , V_27 * V_18 )
{
return F_72 ( 0 , V_21 , V_191 , V_24 , V_192 , V_18 ) ;
}
static int F_76 ( struct V_190 * V_21 , unsigned int V_191 ,
int V_24 , int V_192 , V_27 * V_18 )
{
return F_72 ( 1 , V_21 , V_191 , V_24 , V_192 , V_18 ) ;
}
static inline int F_77 ( int V_1 , struct V_190 * V_21 ,
unsigned int V_191 , int V_24 ,
int V_192 , V_27 V_18 )
{
int V_196 = V_21 -> V_186 ;
switch ( V_192 ) {
case 4 :
F_26 ( V_1 , V_196 , V_191 >> 3 ,
V_191 & 0x7 , V_24 , V_18 ) ;
return V_202 ;
case 2 :
F_23 ( V_1 , V_196 , V_191 >> 3 ,
V_191 & 0x7 , V_24 , V_18 ) ;
return V_202 ;
case 1 :
F_21 ( V_1 , V_196 , V_191 >> 3 ,
V_191 & 0x7 , V_24 , V_18 ) ;
return V_202 ;
}
#if V_203
F_55 ( V_203 ) ;
#endif
return V_197 ;
}
static int F_78 ( struct V_190 * V_21 , unsigned int V_191 ,
int V_24 , int V_192 , V_27 V_18 )
{
return F_77 ( 0 , V_21 , V_191 , V_24 , V_192 , V_18 ) ;
}
static int F_79 ( struct V_190 * V_21 , unsigned int V_191 ,
int V_24 , int V_192 , V_27 V_18 )
{
return F_77 ( 1 , V_21 , V_191 , V_24 , V_192 , V_18 ) ;
}
static int T_5 F_80 ( void )
{
union V_123 V_124 ;
int V_204 ;
if ( ! F_81 ( V_205 ) )
return 0 ;
V_206 = F_69 ;
V_207 = V_208 ;
F_82 ( F_83 ( F_1 ( 0 ) ) ) ;
V_209 . V_210 = 0 ;
V_209 . V_211 =
F_1 ( 1 ) -
F_1 ( 0 ) + F_2 ( 1 ) - 1 ;
V_124 . V_4 = F_8 ( V_135 ) ;
if ( V_124 . V_15 . V_136 ) {
F_84 ( L_16 ) ;
V_204 = F_54 ( 0 ) ;
if ( V_204 == 0 ) {
V_212 . V_213 =
F_3 ( 0 ) ;
V_212 . V_214 =
F_83 ( F_1
( 0 ) ) ;
V_212 . V_215 = 0 ;
V_212 . V_216 -> V_210 =
F_3 ( 0 ) +
( 4ul << 30 ) - ( V_217 << 20 ) ;
V_212 . V_216 -> V_211 =
F_3 ( 0 ) +
F_4 ( 0 ) - 1 ;
V_212 . V_218 -> V_210 = 4 << 10 ;
V_212 . V_218 -> V_211 =
F_2 ( 0 ) - 1 ;
F_85 ( & V_212 ) ;
}
} else {
F_84 ( L_17 ) ;
}
if ( F_46 ( V_106 ) ) {
union V_129 V_130 ;
V_130 . V_4 = F_8 ( V_137 ) ;
if ( V_130 . V_138 . V_139 )
return 0 ;
}
F_84 ( L_18 ) ;
V_204 = F_54 ( 1 ) ;
if ( V_204 == 0 ) {
V_219 . V_213 =
F_3 ( 1 ) ;
V_219 . V_214 =
F_83 ( F_1 ( 1 ) ) ;
V_219 . V_215 =
F_1 ( 1 ) -
F_1 ( 0 ) ;
V_219 . V_216 -> V_210 =
F_3 ( 1 ) + ( 4ul << 30 ) -
( V_217 << 20 ) ;
V_219 . V_216 -> V_211 =
F_3 ( 1 ) +
F_4 ( 1 ) - 1 ;
V_219 . V_218 -> V_210 =
F_1 ( 1 ) -
F_1 ( 0 ) ;
V_219 . V_218 -> V_211 =
V_219 . V_218 -> V_210 +
F_2 ( 1 ) - 1 ;
F_85 ( & V_219 ) ;
}
F_86 () ;
return 0 ;
}
