

================================================================
== Vivado HLS Report for 'i_convolution5'
================================================================
* Date:           Sun Oct 30 16:23:43 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.806|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  242281|  242281|  242281|  242281|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  242280|  242280|      2019|          -|          -|   120|    no    |
        | + Loop 1.1  |    2007|    2007|        13|          5|          1|   400|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    373|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     414|    950|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    236|    -|
|Register         |        0|      -|     439|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     853|   1591|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |lenet_top_fadd_32bkb_U59  |lenet_top_fadd_32bkb  |        0|      2|  205|  390|    0|
    |lenet_top_fcmp_32dEe_U61  |lenet_top_fcmp_32dEe  |        0|      0|   66|  239|    0|
    |lenet_top_fmul_32cud_U60  |lenet_top_fmul_32cud  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  414|  950|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln100_fu_266_p2       |     +    |      0|  0|  15|           9|           1|
    |add_ln101_1_fu_393_p2     |     +    |      0|  0|  15|           1|           8|
    |add_ln104_1_fu_376_p2     |     +    |      0|  0|  17|           8|           8|
    |add_ln104_2_fu_418_p2     |     +    |      0|  0|  17|          10|          10|
    |add_ln104_3_fu_424_p2     |     +    |      0|  0|  17|          10|          10|
    |add_ln104_4_fu_382_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln104_5_fu_449_p2     |     +    |      0|  0|  17|          64|          64|
    |add_ln104_6_fu_455_p2     |     +    |      0|  0|  17|          64|          64|
    |add_ln104_7_fu_477_p2     |     +    |      0|  0|  17|          17|          17|
    |add_ln104_8_fu_483_p2     |     +    |      0|  0|  17|          17|          17|
    |add_ln104_fu_370_p2       |     +    |      0|  0|  17|           8|           8|
    |ci_fu_387_p2              |     +    |      0|  0|  15|           1|           5|
    |co_fu_238_p2              |     +    |      0|  0|  15|           7|           1|
    |i_fu_272_p2               |     +    |      0|  0|  12|           1|           3|
    |j_fu_322_p2               |     +    |      0|  0|  12|           1|           3|
    |and_ln104_fu_316_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln108_fu_534_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln100_fu_260_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln101_fu_278_p2      |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln102_fu_310_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln108_1_fu_522_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln108_fu_516_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln97_fu_232_p2       |   icmp   |      0|  0|  11|           7|           5|
    |or_ln104_fu_328_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln108_fu_528_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln101_fu_493_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln104_1_fu_292_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln104_2_fu_334_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln104_3_fu_342_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln104_fu_284_p3    |  select  |      0|  0|   3|           1|           1|
    |sum_1_fu_540_p3           |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln104_fu_304_p2       |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 373|         302|         278|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  89|         18|    1|         18|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_ci_0_phi_fu_211_p4              |   9|          2|    5|         10|
    |ap_phi_mux_i_0_phi_fu_166_p4               |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten15_phi_fu_155_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_177_p4    |   9|          2|    8|         16|
    |ap_phi_mux_j_0_phi_fu_188_p4               |   9|          2|    3|          6|
    |ci_0_reg_207                               |   9|          2|    5|         10|
    |co_0_reg_140                               |   9|          2|    7|         14|
    |grp_fu_218_p0                              |  15|          3|   32|         96|
    |grp_fu_218_p1                              |  15|          3|   32|         96|
    |i_0_reg_162                                |   9|          2|    3|          6|
    |indvar_flatten15_reg_151                   |   9|          2|    9|         18|
    |indvar_flatten_reg_173                     |   9|          2|    8|         16|
    |j_0_reg_184                                |   9|          2|    3|          6|
    |sum_2_reg_195                              |   9|          2|   32|         64|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 236|         50|  161|        402|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln100_reg_571         |   9|   0|    9|          0|
    |add_ln101_1_reg_611       |   8|   0|    8|          0|
    |add_ln104_1_reg_594       |   8|   0|    8|          0|
    |add_ln104_4_reg_600       |  12|   0|   12|          0|
    |add_ln104_8_reg_621       |  17|   0|   17|          0|
    |ap_CS_fsm                 |  17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |bias_load_reg_661         |  32|   0|   32|          0|
    |ci_0_reg_207              |   5|   0|    5|          0|
    |ci_reg_606                |   5|   0|    5|          0|
    |co_0_reg_140              |   7|   0|    7|          0|
    |co_reg_551                |   7|   0|    7|          0|
    |i_0_reg_162               |   3|   0|    3|          0|
    |icmp_ln100_reg_567        |   1|   0|    1|          0|
    |icmp_ln101_reg_576        |   1|   0|    1|          0|
    |indvar_flatten15_reg_151  |   9|   0|    9|          0|
    |indvar_flatten_reg_173    |   8|   0|    8|          0|
    |input_load_reg_631        |  32|   0|   32|          0|
    |j_0_reg_184               |   3|   0|    3|          0|
    |select_ln101_reg_641      |   8|   0|    8|          0|
    |select_ln104_1_reg_581    |   3|   0|    3|          0|
    |select_ln104_3_reg_587    |   3|   0|    3|          0|
    |sum_1_reg_673             |  32|   0|   32|          0|
    |sum_2_reg_195             |  32|   0|   32|          0|
    |sum_reg_666               |  32|   0|   32|          0|
    |tmp_6_reg_646             |  32|   0|   32|          0|
    |weights_load_reg_636      |  32|   0|   32|          0|
    |zext_ln100_reg_562        |   7|   0|   12|          5|
    |zext_ln104_reg_556        |   7|   0|   64|         57|
    |icmp_ln100_reg_567        |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 439|  32|  438|         62|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | i_convolution5 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | i_convolution5 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | i_convolution5 | return value |
|ap_done              | out |    1| ap_ctrl_hs | i_convolution5 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | i_convolution5 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | i_convolution5 | return value |
|input_r_address0     | out |    9|  ap_memory |     input_r    |     array    |
|input_r_ce0          | out |    1|  ap_memory |     input_r    |     array    |
|input_r_q0           |  in |   32|  ap_memory |     input_r    |     array    |
|weights_address0     | out |   16|  ap_memory |     weights    |     array    |
|weights_ce0          | out |    1|  ap_memory |     weights    |     array    |
|weights_q0           |  in |   32|  ap_memory |     weights    |     array    |
|bias_address0        | out |    7|  ap_memory |      bias      |     array    |
|bias_ce0             | out |    1|  ap_memory |      bias      |     array    |
|bias_q0              |  in |   32|  ap_memory |      bias      |     array    |
|output_0_0_address0  | out |    7|  ap_memory |   output_0_0   |     array    |
|output_0_0_ce0       | out |    1|  ap_memory |   output_0_0   |     array    |
|output_0_0_we0       | out |    1|  ap_memory |   output_0_0   |     array    |
|output_0_0_d0        | out |   32|  ap_memory |   output_0_0   |     array    |
+---------------------+-----+-----+------------+----------------+--------------+

