Source Code for Transmission Gate:
module trsg1(a, ctrl, y);
input a, ctrl;
output y;
reg y;
always @(a,ctrl)
begin
if (ctrl==1)
y<=a;
else
y<='bz;
end
endmodule

Testbench Code for Transmission Gate:
module trsg2_v;
reg a;
reg ctrl;
wire y;
trsg1 uut (a,ctrl,y);
initial begin
a = 0;
#10 a=1;
#10 a=0;
#10 a=1;
#10 a=0;
#10 a=1;
end
initial begin
ctrl=0;
#10 ctrl=1;
#10 ctrl=0;
#10 ctrl=1;
#10 ctrl=0;
end
endmodule
