#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Jul 02 02:25:20 2016
# Process ID: 2300
# Log file: C:/One_Cycle_Streamline/one_cycle_pipeline/vivado.log
# Journal file: C:/One_Cycle_Streamline/one_cycle_pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 521.594 ; gain = 87.508
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:54]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:462]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
ERROR: [VRFC 10-91] F_R1_in is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v:64]
ERROR: [VRFC 10-1040] module MEM_WB ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
set_property top test [current_fileset]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:54]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:462]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
ERROR: [VRFC 10-91] F_R1_in is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v:64]
ERROR: [VRFC 10-1040] module MEM_WB ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:54]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:462]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
ERROR: [VRFC 10-91] F_R1_in is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v:64]
ERROR: [VRFC 10-1040] module MEM_WB ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
set_property top One_Cycle [current_fileset]
set_property top OneCycle_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top IF_ID_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'IF_ID_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj IF_ID_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:54]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:462]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
ERROR: [VRFC 10-91] F_R1_in is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v:64]
ERROR: [VRFC 10-1040] module MEM_WB ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
set_property top OneCycle_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:56]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:464]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
ERROR: [VRFC 10-91] F_R1_in is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v:64]
ERROR: [VRFC 10-1040] module MEM_WB ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
remove_files -fileset sim_1 C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ID_EX_tb.v
remove_files -fileset sim_1 C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IF_ID_tb.v
remove_files C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ID_EX.v
remove_files C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IF_ID.v
import_files -norecurse {C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/EX_MEM.v C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IF_ID.v C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ID_EX.v C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v}
remove_files -fileset sim_1 C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/EX_MEM_tb.v
remove_files -fileset sim_1 C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MEM_WB_tb.v
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:56]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v:464]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
ERROR: [VRFC 10-91] F_R1_in is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v:64]
ERROR: [VRFC 10-1040] module MEM_WB ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
remove_files C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v
remove_files -fileset sim_1 C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/OneCycle_tb.v
set_property top ClkDiv_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ClkDiv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj ClkDiv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
ERROR: [VRFC 10-91] F_R1_in is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v:64]
ERROR: [VRFC 10-1040] module MEM_WB ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
remove_files C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v
remove_files C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v
remove_files C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v
remove_files C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ClkDiv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj ClkDiv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClkDiv_tb_behav xil_defaultlib.ClkDiv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv
Compiling module xil_defaultlib.ClkDiv_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot ClkDiv_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/ClkDiv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 588.086 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
import_files -force -norecurse C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IF_ID.v
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ClkDiv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj ClkDiv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClkDiv_tb_behav xil_defaultlib.ClkDiv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv
Compiling module xil_defaultlib.ClkDiv_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot ClkDiv_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/ClkDiv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 609.023 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
import_files -force -norecurse C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ID_EX.v
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ClkDiv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj ClkDiv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClkDiv_tb_behav xil_defaultlib.ClkDiv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv
Compiling module xil_defaultlib.ClkDiv_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot ClkDiv_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/ClkDiv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 614.969 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
import_files -force -norecurse C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/EX_MEM.v
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ClkDiv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj ClkDiv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClkDiv_tb_behav xil_defaultlib.ClkDiv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv
Compiling module xil_defaultlib.ClkDiv_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot ClkDiv_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/ClkDiv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 614.969 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
import_files -force -norecurse C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MEM_WB.v
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ClkDiv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj ClkDiv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
ERROR: [VRFC 10-91] F_R1_in is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v:64]
ERROR: [VRFC 10-1040] module MEM_WB ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ClkDiv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj ClkDiv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClkDiv_tb_behav xil_defaultlib.ClkDiv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv
Compiling module xil_defaultlib.ClkDiv_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot ClkDiv_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/ClkDiv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 616.109 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
import_files -norecurse C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/One_Cycle.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/OneCycle_tb.v
set_property top OneCycle_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:56]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:464]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 616.109 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:55]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:463]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v:42]
ERROR: [VRFC 10-61] ClkCycle is not a function [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v:54]
ERROR: [VRFC 10-29] ClkCycle expects 0 arguments [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v:54]
ERROR: [VRFC 10-1040] module OneCycle_tb ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:55]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:463]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v:42]
ERROR: [VRFC 10-61] ClkCycle is not a function [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v:54]
ERROR: [VRFC 10-29] ClkCycle expects 0 arguments [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v:54]
ERROR: [VRFC 10-1040] module OneCycle_tb ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:55]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:463]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:463]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:465]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:466]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:466]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:466]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:467]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:468]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:469]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port control_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:225]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:470]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port control_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:225]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:289]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port control_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:225]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 618.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
ERROR: [VRFC 10-2071] ExtResult is already implicitly declared on line 289 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:300]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
ERROR: [VRFC 10-91] CIDex_control_out is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:315]
ERROR: [VRFC 10-1040] module One_Cycle ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
ERROR: [VRFC 10-2071] ExtResult is already implicitly declared on line 289 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:300]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
ERROR: [VRFC 10-1040] module One_Cycle ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:289]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port control_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:225]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 630.168 ; gain = 0.949
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::compile" line 13)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os_t..."
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
ERROR: [VRFC 10-2071] ExtResult is already implicitly declared on line 289 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:300]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
ERROR: [VRFC 10-1040] module One_Cycle ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
ERROR: [VRFC 10-2071] ExtResult is already implicitly declared on line 289 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:300]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:311]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
ERROR: [VRFC 10-1040] module One_Cycle ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
ERROR: [VRFC 10-2071] ExtResult is already implicitly declared on line 289 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:300]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:311]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
ERROR: [VRFC 10-1040] module One_Cycle ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
ERROR: [VRFC 10-2071] ExtResult is already implicitly declared on line 289 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:300]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:311]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
ERROR: [VRFC 10-1040] module One_Cycle ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
ERROR: [VRFC 10-2071] ExtResult is already implicitly declared on line 289 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:300]
ERROR: [VRFC 10-1412] syntax error near = [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:302]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:312]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:473]
ERROR: [VRFC 10-51] EXT is an unknown type [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:302]
ERROR: [VRFC 10-1040] module One_Cycle ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:312]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:473]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 647.469 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:311]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 647.469 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:311]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 647.469 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 647.469 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:312]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:473]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 656.875 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:311]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:472]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:470]
ERROR: [VRFC 10-91] CIDex_control_out is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:313]
ERROR: [VRFC 10-1040] module One_Cycle ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:470]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:320]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:470]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1047] module instantiation should have an instance name [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:340]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:470]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:320]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:345]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:470]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:320]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:373]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:470]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:389]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:320]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:373]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:471]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:389]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:320]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:373]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:471]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:389]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:320]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:373]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:471]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:389]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:447]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:320]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:373]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:458]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:471]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:389]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:447]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:320]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:373]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:458]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:475]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:389]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:447]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:320]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:373]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ClkDiv(Divider=65536)
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:458]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:475]
WARNING: [VRFC 10-1315] redeclaration of ansi port SyscallDisplay is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:485]
ERROR: [VRFC 10-91] CMemwb_ctrl is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:490]
ERROR: [VRFC 10-91] Display_data is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:497]
ERROR: [VRFC 10-91] Display_data is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:501]
ERROR: [VRFC 10-1040] module One_Cycle ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:458]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:475]
WARNING: [VRFC 10-1315] redeclaration of ansi port SyscallDisplay is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:485]
ERROR: [VRFC 10-91] Display_data is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:497]
ERROR: [VRFC 10-91] Display_data is not declared [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:501]
ERROR: [VRFC 10-1040] module One_Cycle ignored due to previous errors [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:458]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:475]
WARNING: [VRFC 10-1315] redeclaration of ansi port SyscallDisplay is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:485]
WARNING: [VRFC 10-159] /* in comment [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:504]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:389]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:447]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:320]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:373]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ClkDiv(Divider=65536)
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:458]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:475]
WARNING: [VRFC 10-1315] redeclaration of ansi port SyscallDisplay is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:485]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:389]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:447]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:320]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:373]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ClkDiv(Divider=65536)
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:458]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:475]
WARNING: [VRFC 10-1315] redeclaration of ansi port SyscallDisplay is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:485]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:389]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:447]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:320]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:373]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:511]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ClkDiv(Divider=65536)
Compiling module xil_defaultlib.MUX3_8
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:458]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:475]
WARNING: [VRFC 10-1315] redeclaration of ansi port SyscallDisplay is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:485]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:389]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:447]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:320]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:373]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:511]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ClkDiv(Divider=65536)
Compiling module xil_defaultlib.MUX3_8
Compiling module xil_defaultlib.HexDigit
Compiling module xil_defaultlib.Display_Digit
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:458]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:475]
WARNING: [VRFC 10-1315] redeclaration of ansi port SyscallDisplay is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:485]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:389]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:447]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:320]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:373]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:511]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ClkDiv(Divider=65536)
Compiling module xil_defaultlib.MUX3_8
Compiling module xil_defaultlib.HexDigit
Compiling module xil_defaultlib.Display_Digit
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:458]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:475]
WARNING: [VRFC 10-1315] redeclaration of ansi port SyscallDisplay is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:485]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:389]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:447]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:320]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:373]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:511]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ClkDiv(Divider=65536)
Compiling module xil_defaultlib.MUX3_8
Compiling module xil_defaultlib.HexDigit
Compiling module xil_defaultlib.Display_Digit
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:458]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:475]
WARNING: [VRFC 10-1315] redeclaration of ansi port SyscallDisplay is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:485]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:389]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:447]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:320]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:373]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:511]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ClkDiv(Divider=65536)
Compiling module xil_defaultlib.MUX3_8
Compiling module xil_defaultlib.HexDigit
Compiling module xil_defaultlib.Display_Digit
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:458]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:475]
WARNING: [VRFC 10-1315] redeclaration of ansi port SyscallDisplay is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:485]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:389]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:447]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:320]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:373]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:511]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ClkDiv(Divider=65536)
Compiling module xil_defaultlib.MUX3_8
Compiling module xil_defaultlib.HexDigit
Compiling module xil_defaultlib.Display_Digit
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot OneCycle_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:458]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:475]
WARNING: [VRFC 10-1315] redeclaration of ansi port SyscallDisplay is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:485]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:389]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:447]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:320]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:373]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:511]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ClkDiv(Divider=65536)
Compiling module xil_defaultlib.MUX3_8
Compiling module xil_defaultlib.HexDigit
Compiling module xil_defaultlib.Display_Digit
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jul 02 10:28:58 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 60.000 ; gain = 0.031
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 02 10:28:58 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 661.012 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "OneCycle_tb_behav -key {Behavioral:sim_1:Functional:OneCycle_tb} -tclbatch {OneCycle_tb.tcl} -view {C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg
WARNING: Simulation object /OneCycle_tb/one_cycle/Instruction was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/DM_in_addr was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/DM_DataIn was not found in the design.
source OneCycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 681.551 ; gain = 20.539
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OneCycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 681.551 ; gain = 20.539
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 692.465 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:458]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:475]
WARNING: [VRFC 10-1315] redeclaration of ansi port SyscallDisplay is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:485]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:389]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:320]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:373]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:511]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ClkDiv(Divider=65536)
Compiling module xil_defaultlib.MUX3_8
Compiling module xil_defaultlib.HexDigit
Compiling module xil_defaultlib.Display_Digit
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jul 02 10:33:35 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 60.012 ; gain = 0.031
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 02 10:33:35 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 692.465 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "OneCycle_tb_behav -key {Behavioral:sim_1:Functional:OneCycle_tb} -tclbatch {OneCycle_tb.tcl} -view {C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg
WARNING: Simulation object /OneCycle_tb/one_cycle/Instruction was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/DM_in_addr was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/DM_DataIn was not found in the design.
source OneCycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OneCycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 692.465 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 695.570 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:458]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:475]
WARNING: [VRFC 10-1315] redeclaration of ansi port SyscallDisplay is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:485]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:389]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:320]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:373]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:511]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ClkDiv(Divider=65536)
Compiling module xil_defaultlib.MUX3_8
Compiling module xil_defaultlib.HexDigit
Compiling module xil_defaultlib.Display_Digit
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jul 02 10:38:37 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 59.996 ; gain = 0.031
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 02 10:38:37 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 695.570 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "OneCycle_tb_behav -key {Behavioral:sim_1:Functional:OneCycle_tb} -tclbatch {OneCycle_tb.tcl} -view {C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg
WARNING: Simulation object /OneCycle_tb/one_cycle/Instruction was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/DM_in_addr was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/DM_DataIn was not found in the design.
source OneCycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/One_Cycle_Streamline/one_cycle_pipeline/pipeline.txt referenced on C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OneCycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 704.824 ; gain = 9.254
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: File C:/One_Cycle_Streamline/one_cycle_pipeline/pipeline.txt referenced on C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: File C:/One_Cycle_Streamline/one_cycle_pipeline/pipeline.txt referenced on C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
save_wave_config {C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg}
set_property top IM_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/OneCycle_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'IM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj IM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:458]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:475]
WARNING: [VRFC 10-1315] redeclaration of ansi port SyscallDisplay is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:485]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IM_tb_behav xil_defaultlib.IM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IM_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot IM_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/IM_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/IM_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jul 02 10:52:10 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 60.023 ; gain = 0.031
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 02 10:52:10 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 763.602 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "IM_tb_behav -key {Behavioral:sim_1:Functional:IM_tb} -tclbatch {IM_tb.tcl} -view {C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg
WARNING: Simulation object /OneCycle_tb/clk was not found in the design.
WARNING: Simulation object /OneCycle_tb/reset was not found in the design.
WARNING: Simulation object /OneCycle_tb/digit_control was not found in the design.
WARNING: Simulation object /OneCycle_tb/SyscallDisplay was not found in the design.
WARNING: Simulation object /OneCycle_tb/CLK was not found in the design.
WARNING: Simulation object /OneCycle_tb/DigitEn was not found in the design.
WARNING: Simulation object /OneCycle_tb/DigitOut was not found in the design.
WARNING: Simulation object /OneCycle_tb/Digits_Clk was not found in the design.
WARNING: Simulation object /OneCycle_tb/test was not found in the design.
WARNING: Simulation object /OneCycle_tb/ClkCycle was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/op0_5 was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/op26_31 was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/ifid_instr was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/rom_addr was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/rom_data was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/ALU_in_X was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/ALU_in_Y was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/ALU_out_equal was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/ALU_out_R was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/SyscallDisplay was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/stop was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/test1 was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Control_sig was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Regs_out_R2 was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Regs_R2_No was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Regs_W_No was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Regs_Din was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/display was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/PCOut was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Cycle_count was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Display_data was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Digits_In was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[0] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[4] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[8] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[12] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[16] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[20] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[24] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[28] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[32] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[36] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[40] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[44] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[48] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[52] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[56] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[60] was not found in the design.
source IM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 763.602 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 775.824 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/OneCycle_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'IM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj IM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
ERROR: [VRFC 10-385] block comment was not closed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:586]
ERROR: [VRFC 10-1491] unexpected EOF [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:586]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/OneCycle_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'IM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj IM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IM_tb_behav xil_defaultlib.IM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IM_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot IM_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/IM_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/IM_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jul 02 10:55:56 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 60.016 ; gain = 0.031
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 02 10:55:56 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 775.824 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "IM_tb_behav -key {Behavioral:sim_1:Functional:IM_tb} -tclbatch {IM_tb.tcl} -view {C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg
WARNING: Simulation object /OneCycle_tb/clk was not found in the design.
WARNING: Simulation object /OneCycle_tb/reset was not found in the design.
WARNING: Simulation object /OneCycle_tb/digit_control was not found in the design.
WARNING: Simulation object /OneCycle_tb/SyscallDisplay was not found in the design.
WARNING: Simulation object /OneCycle_tb/CLK was not found in the design.
WARNING: Simulation object /OneCycle_tb/DigitEn was not found in the design.
WARNING: Simulation object /OneCycle_tb/DigitOut was not found in the design.
WARNING: Simulation object /OneCycle_tb/Digits_Clk was not found in the design.
WARNING: Simulation object /OneCycle_tb/test was not found in the design.
WARNING: Simulation object /OneCycle_tb/ClkCycle was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/op0_5 was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/op26_31 was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/ifid_instr was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/rom_addr was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/rom_data was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/ALU_in_X was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/ALU_in_Y was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/ALU_out_equal was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/ALU_out_R was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/SyscallDisplay was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/stop was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/test1 was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Control_sig was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Regs_out_R2 was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Regs_R2_No was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Regs_W_No was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Regs_Din was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/display was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/PCOut was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Cycle_count was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Display_data was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Digits_In was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[0] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[4] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[8] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[12] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[16] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[20] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[24] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[28] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[32] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[36] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[40] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[44] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[48] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[52] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[56] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[60] was not found in the design.
source IM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 775.824 ; gain = 0.000
set_property top OneCycle_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 775.824 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/IM_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/OneCycle_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jul 02 10:56:52 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 60.000 ; gain = 0.031
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 02 10:56:52 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 775.824 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "OneCycle_tb_behav -key {Behavioral:sim_1:Functional:OneCycle_tb} -tclbatch {OneCycle_tb.tcl} -view {C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg
WARNING: Simulation object /OneCycle_tb/one_cycle/op0_5 was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/op26_31 was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/ifid_instr was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/ALU_in_X was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/ALU_in_Y was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/ALU_out_equal was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/ALU_out_R was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/stop was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/test1 was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Control_sig was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Regs_out_R2 was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Regs_R2_No was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Regs_W_No was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Regs_Din was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/display was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Display_data was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Digits_In was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[0] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[4] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[8] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[12] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[16] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[20] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[24] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[28] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[32] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[36] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[40] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[44] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[48] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[52] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[56] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[60] was not found in the design.
source OneCycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OneCycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 775.824 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 775.824 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/IM_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/OneCycle_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jul 02 11:04:09 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 59.996 ; gain = 0.031
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 02 11:04:09 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 775.824 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "OneCycle_tb_behav -key {Behavioral:sim_1:Functional:OneCycle_tb} -tclbatch {OneCycle_tb.tcl} -view {C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg
WARNING: Simulation object /OneCycle_tb/one_cycle/op0_5 was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/op26_31 was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/ifid_instr was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/ALU_in_X was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/ALU_in_Y was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/ALU_out_equal was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/ALU_out_R was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/stop was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/test1 was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Control_sig was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Regs_out_R2 was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Regs_R2_No was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Regs_W_No was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Regs_Din was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/display was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Display_data was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/Digits_In was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[0] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[4] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[8] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[12] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[16] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[20] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[24] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[28] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[32] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[36] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[40] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[44] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[48] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[52] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[56] was not found in the design.
WARNING: Simulation object /OneCycle_tb/one_cycle/dm/data[60] was not found in the design.
source OneCycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OneCycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 775.824 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 775.824 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/IM_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/OneCycle_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:459]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:476]
WARNING: [VRFC 10-1315] redeclaration of ansi port SyscallDisplay is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:486]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:390]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:321]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:346]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:374]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:513]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ClkDiv(Divider=1)
Compiling module xil_defaultlib.MUX3_8
Compiling module xil_defaultlib.HexDigit
Compiling module xil_defaultlib.Display_Digit
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jul 02 11:15:20 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 60.016 ; gain = 0.031
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 02 11:15:20 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 775.824 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "OneCycle_tb_behav -key {Behavioral:sim_1:Functional:OneCycle_tb} -tclbatch {OneCycle_tb.tcl} -view {C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg
source OneCycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OneCycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 775.824 ; gain = 0.000
run 20 us
save_wave_config {C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 775.824 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/IM_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/OneCycle_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:462]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:479]
WARNING: [VRFC 10-1315] redeclaration of ansi port SyscallDisplay is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:489]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:322]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:347]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:375]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:516]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ClkDiv(Divider=1)
Compiling module xil_defaultlib.MUX3_8
Compiling module xil_defaultlib.HexDigit
Compiling module xil_defaultlib.Display_Digit
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jul 02 11:27:23 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 59.996 ; gain = 0.031
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 02 11:27:23 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 775.824 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "OneCycle_tb_behav -key {Behavioral:sim_1:Functional:OneCycle_tb} -tclbatch {OneCycle_tb.tcl} -view {C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg
source OneCycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OneCycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 775.824 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 786.730 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/IM_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/OneCycle_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:462]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:479]
WARNING: [VRFC 10-1315] redeclaration of ansi port SyscallDisplay is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:489]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:322]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:347]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:375]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:516]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ClkDiv(Divider=1)
Compiling module xil_defaultlib.MUX3_8
Compiling module xil_defaultlib.HexDigit
Compiling module xil_defaultlib.Display_Digit
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jul 02 11:33:04 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 60.004 ; gain = 0.047
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 02 11:33:04 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 786.730 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "OneCycle_tb_behav -key {Behavioral:sim_1:Functional:OneCycle_tb} -tclbatch {OneCycle_tb.tcl} -view {C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg
source OneCycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OneCycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 786.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 786.730 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/IM_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/OneCycle_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:462]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:479]
WARNING: [VRFC 10-1315] redeclaration of ansi port SyscallDisplay is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:489]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:322]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:347]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:375]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:516]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ClkDiv(Divider=1)
Compiling module xil_defaultlib.MUX3_8
Compiling module xil_defaultlib.HexDigit
Compiling module xil_defaultlib.Display_Digit
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jul 02 11:36:17 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 60.016 ; gain = 0.031
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 02 11:36:17 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 786.730 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "OneCycle_tb_behav -key {Behavioral:sim_1:Functional:OneCycle_tb} -tclbatch {OneCycle_tb.tcl} -view {C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg
source OneCycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OneCycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 786.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 786.730 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/IM_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/OneCycle_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:462]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:479]
WARNING: [VRFC 10-1315] redeclaration of ansi port SyscallDisplay is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:489]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:322]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:347]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:375]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:516]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ClkDiv(Divider=1)
Compiling module xil_defaultlib.MUX3_8
Compiling module xil_defaultlib.HexDigit
Compiling module xil_defaultlib.Display_Digit
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jul 02 11:38:32 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 60.012 ; gain = 0.031
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 02 11:38:32 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 786.730 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "OneCycle_tb_behav -key {Behavioral:sim_1:Functional:OneCycle_tb} -tclbatch {OneCycle_tb.tcl} -view {C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg
source OneCycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OneCycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 786.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 786.730 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/IM_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/OneCycle_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'OneCycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj OneCycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Instr_Splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ALU_bobo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_bobo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ZeroExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkOutput is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/ClkDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX2_4_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX1_2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/HexDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/Display_Digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/MUX3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Cycle
WARNING: [VRFC 10-1315] redeclaration of ansi port CLK is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ClkCycle is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cycle_count is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:462]
WARNING: [VRFC 10-1315] redeclaration of ansi port Digits_Clk is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:479]
WARNING: [VRFC 10-1315] redeclaration of ansi port SyscallDisplay is not allowed [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:489]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ZeroExt16_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt16_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/SignExtend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Instr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/IM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Control_tb.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/Regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX2_4_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_4_5bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/MUX1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/HexDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/DisplayDigit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDigit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sim_1/imports/new/OneCycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneCycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in0 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:322]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 32 for port ctrl_in [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:347]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port addr [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:375]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in1 [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.srcs/sources_1/imports/new/One_Cycle.v:516]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.MUX1_2_32bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ClkDiv(Divider=1)
Compiling module xil_defaultlib.MUX3_8
Compiling module xil_defaultlib.HexDigit
Compiling module xil_defaultlib.Display_Digit
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/xsim.dir/OneCycle_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jul 02 11:40:20 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 60.020 ; gain = 0.043
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 02 11:40:20 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 786.730 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/One_Cycle_Streamline/one_cycle_pipeline/ALU_tb_behav0.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "OneCycle_tb_behav -key {Behavioral:sim_1:Functional:OneCycle_tb} -tclbatch {OneCycle_tb.tcl} -view {C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/One_Cycle_Streamline/one_cycle_pipeline/OneCycle_tb_behav.wcfg
source OneCycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OneCycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 786.730 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Jul 02 11:41:12 2016] Launched synth_1...
Run output will be captured here: C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.runs/synth_1/runme.log
[Sat Jul 02 11:41:13 2016] Launched impl_1...
Run output will be captured here: C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 487 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/.Xil/Vivado-2300-WIN-K3K4L7S5779/dcp/One_Cycle.xdc]
Finished Parsing XDC File [C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.sim/sim_1/behav/.Xil/Vivado-2300-WIN-K3K4L7S5779/dcp/One_Cycle.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.655 . Memory (MB): peak = 1013.414 ; gain = 3.309
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.655 . Memory (MB): peak = 1013.414 ; gain = 3.309
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1013.414 ; gain = 226.684
INFO: [Common 17-344] 'open_run' was cancelled
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274533486A
set_property PROGRAM.FILE {C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.runs/impl_1/One_Cycle.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.runs/impl_1/One_Cycle.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1013.414 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-Nexys4-210274533486A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210274533486A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Jul 02 11:49:22 2016] Launched synth_1...
Run output will be captured here: C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.runs/synth_1/runme.log
[Sat Jul 02 11:49:22 2016] Launched impl_1...
Run output will be captured here: C:/One_Cycle_Streamline/one_cycle_pipeline/one_cycle.runs/impl_1/runme.log
ERROR: [Labtools 27-3175] Target jsn-Nexys4-210274533486A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210274533486A
INFO: [Labtoolstcl 44-468] Target hw_target localhost/xilinx_tcf/Digilent/210274533486A is already closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1013.414 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1013.414 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 02 11:54:51 2016...
