// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="test_Hu_test_Hu,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.268000,HLS_SYN_LAT=622041,HLS_SYN_TPT=622031,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=3404,HLS_SYN_LUT=6051,HLS_VERSION=2022_2}" *)

module test_Hu (
        s_axi_CONTROL_BUS_AWVALID,
        s_axi_CONTROL_BUS_AWREADY,
        s_axi_CONTROL_BUS_AWADDR,
        s_axi_CONTROL_BUS_WVALID,
        s_axi_CONTROL_BUS_WREADY,
        s_axi_CONTROL_BUS_WDATA,
        s_axi_CONTROL_BUS_WSTRB,
        s_axi_CONTROL_BUS_ARVALID,
        s_axi_CONTROL_BUS_ARREADY,
        s_axi_CONTROL_BUS_ARADDR,
        s_axi_CONTROL_BUS_RVALID,
        s_axi_CONTROL_BUS_RREADY,
        s_axi_CONTROL_BUS_RDATA,
        s_axi_CONTROL_BUS_RRESP,
        s_axi_CONTROL_BUS_BVALID,
        s_axi_CONTROL_BUS_BREADY,
        s_axi_CONTROL_BUS_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        INPUT_STREAM_TDATA,
        INPUT_STREAM_TKEEP,
        INPUT_STREAM_TSTRB,
        INPUT_STREAM_TUSER,
        INPUT_STREAM_TLAST,
        INPUT_STREAM_TID,
        INPUT_STREAM_TDEST,
        OUPUT_STREAM_TDATA,
        OUPUT_STREAM_TKEEP,
        OUPUT_STREAM_TSTRB,
        OUPUT_STREAM_TUSER,
        OUPUT_STREAM_TLAST,
        OUPUT_STREAM_TID,
        OUPUT_STREAM_TDEST,
        INPUT_STREAM_TVALID,
        INPUT_STREAM_TREADY,
        OUPUT_STREAM_TVALID,
        OUPUT_STREAM_TREADY
);

parameter    C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_CONTROL_BUS_AWVALID;
output   s_axi_CONTROL_BUS_AWREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1:0] s_axi_CONTROL_BUS_AWADDR;
input   s_axi_CONTROL_BUS_WVALID;
output   s_axi_CONTROL_BUS_WREADY;
input  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1:0] s_axi_CONTROL_BUS_WDATA;
input  [C_S_AXI_CONTROL_BUS_WSTRB_WIDTH - 1:0] s_axi_CONTROL_BUS_WSTRB;
input   s_axi_CONTROL_BUS_ARVALID;
output   s_axi_CONTROL_BUS_ARREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1:0] s_axi_CONTROL_BUS_ARADDR;
output   s_axi_CONTROL_BUS_RVALID;
input   s_axi_CONTROL_BUS_RREADY;
output  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1:0] s_axi_CONTROL_BUS_RDATA;
output  [1:0] s_axi_CONTROL_BUS_RRESP;
output   s_axi_CONTROL_BUS_BVALID;
input   s_axi_CONTROL_BUS_BREADY;
output  [1:0] s_axi_CONTROL_BUS_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
input  [23:0] INPUT_STREAM_TDATA;
input  [2:0] INPUT_STREAM_TKEEP;
input  [2:0] INPUT_STREAM_TSTRB;
input  [0:0] INPUT_STREAM_TUSER;
input  [0:0] INPUT_STREAM_TLAST;
input  [0:0] INPUT_STREAM_TID;
input  [0:0] INPUT_STREAM_TDEST;
output  [23:0] OUPUT_STREAM_TDATA;
output  [2:0] OUPUT_STREAM_TKEEP;
output  [2:0] OUPUT_STREAM_TSTRB;
output  [0:0] OUPUT_STREAM_TUSER;
output  [0:0] OUPUT_STREAM_TLAST;
output  [0:0] OUPUT_STREAM_TID;
output  [0:0] OUPUT_STREAM_TDEST;
input   INPUT_STREAM_TVALID;
output   INPUT_STREAM_TREADY;
output   OUPUT_STREAM_TVALID;
input   OUPUT_STREAM_TREADY;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_start;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_done;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_continue;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_idle;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_ready;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_start_out;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_start_write;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_INPUT_STREAM_TREADY;
wire   [23:0] AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_data64_din;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_data64_write;
wire   [9:0] AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_rows_c_din;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_rows_c_write;
wire   [10:0] AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_cols_c_din;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_cols_c_write;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_ap_start;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_ap_done;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_ap_continue;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_ap_idle;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_ap_ready;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_start_out;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_start_write;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_p_src_rows_read;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_p_src_cols_read;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_img_0_data64_read;
wire   [7:0] rgb2gray_9_0_600_1024_1_2_2_U0_img_1_data65_din;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_img_1_data65_write;
wire    Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_ap_start;
wire    Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_ap_done;
wire    Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_ap_continue;
wire    Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_ap_idle;
wire    Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_ap_ready;
wire    Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_start_out;
wire    Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_start_write;
wire    Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_img_1_data65_read;
wire   [7:0] Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_img_2x_data66_din;
wire    Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_img_2x_data66_write;
wire   [7:0] Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_img_2y_data67_din;
wire    Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_img_2y_data67_write;
wire    addWeighted_0_0_600_1024_1_2_2_2_U0_ap_start;
wire    addWeighted_0_0_600_1024_1_2_2_2_U0_ap_done;
wire    addWeighted_0_0_600_1024_1_2_2_2_U0_ap_continue;
wire    addWeighted_0_0_600_1024_1_2_2_2_U0_ap_idle;
wire    addWeighted_0_0_600_1024_1_2_2_2_U0_ap_ready;
wire    addWeighted_0_0_600_1024_1_2_2_2_U0_start_out;
wire    addWeighted_0_0_600_1024_1_2_2_2_U0_start_write;
wire    addWeighted_0_0_600_1024_1_2_2_2_U0_img_2x_data66_read;
wire    addWeighted_0_0_600_1024_1_2_2_2_U0_img_2y_data67_read;
wire   [7:0] addWeighted_0_0_600_1024_1_2_2_2_U0_img_3_data68_din;
wire    addWeighted_0_0_600_1024_1_2_2_2_U0_img_3_data68_write;
wire    resize_2_0_600_1024_300_512_1_2_2_2_U0_ap_start;
wire    resize_2_0_600_1024_300_512_1_2_2_2_U0_ap_done;
wire    resize_2_0_600_1024_300_512_1_2_2_2_U0_ap_continue;
wire    resize_2_0_600_1024_300_512_1_2_2_2_U0_ap_idle;
wire    resize_2_0_600_1024_300_512_1_2_2_2_U0_ap_ready;
wire    resize_2_0_600_1024_300_512_1_2_2_2_U0_start_out;
wire    resize_2_0_600_1024_300_512_1_2_2_2_U0_start_write;
wire    resize_2_0_600_1024_300_512_1_2_2_2_U0_img_3_data68_read;
wire   [7:0] resize_2_0_600_1024_300_512_1_2_2_2_U0_img_4_data69_din;
wire    resize_2_0_600_1024_300_512_1_2_2_2_U0_img_4_data69_write;
wire   [8:0] resize_2_0_600_1024_300_512_1_2_2_2_U0_img_4_rows_c_din;
wire    resize_2_0_600_1024_300_512_1_2_2_2_U0_img_4_rows_c_write;
wire   [9:0] resize_2_0_600_1024_300_512_1_2_2_2_U0_img_4_cols_c_din;
wire    resize_2_0_600_1024_300_512_1_2_2_2_U0_img_4_cols_c_write;
wire    gray2rgb_0_9_300_512_1_2_2_U0_ap_start;
wire    gray2rgb_0_9_300_512_1_2_2_U0_ap_done;
wire    gray2rgb_0_9_300_512_1_2_2_U0_ap_continue;
wire    gray2rgb_0_9_300_512_1_2_2_U0_ap_idle;
wire    gray2rgb_0_9_300_512_1_2_2_U0_ap_ready;
wire    gray2rgb_0_9_300_512_1_2_2_U0_start_out;
wire    gray2rgb_0_9_300_512_1_2_2_U0_start_write;
wire    gray2rgb_0_9_300_512_1_2_2_U0_p_src_rows_read;
wire    gray2rgb_0_9_300_512_1_2_2_U0_p_src_cols_read;
wire    gray2rgb_0_9_300_512_1_2_2_U0_img_4_data69_read;
wire   [23:0] gray2rgb_0_9_300_512_1_2_2_U0_img_5_data70_din;
wire    gray2rgb_0_9_300_512_1_2_2_U0_img_5_data70_write;
wire    xfMat2AXIvideo_24_9_300_512_1_2_U0_ap_start;
wire    xfMat2AXIvideo_24_9_300_512_1_2_U0_ap_done;
wire    xfMat2AXIvideo_24_9_300_512_1_2_U0_ap_continue;
wire    xfMat2AXIvideo_24_9_300_512_1_2_U0_ap_idle;
wire    xfMat2AXIvideo_24_9_300_512_1_2_U0_ap_ready;
wire    xfMat2AXIvideo_24_9_300_512_1_2_U0_img_5_data70_read;
wire   [23:0] xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TDATA;
wire    xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TVALID;
wire   [2:0] xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TKEEP;
wire   [2:0] xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TSTRB;
wire   [0:0] xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TUSER;
wire   [0:0] xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TLAST;
wire   [0:0] xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TID;
wire   [0:0] xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TDEST;
wire    img_0_data_full_n;
wire   [23:0] img_0_data_dout;
wire   [1:0] img_0_data_num_data_valid;
wire   [1:0] img_0_data_fifo_cap;
wire    img_0_data_empty_n;
wire    img_0_rows_c_full_n;
wire   [9:0] img_0_rows_c_dout;
wire   [1:0] img_0_rows_c_num_data_valid;
wire   [1:0] img_0_rows_c_fifo_cap;
wire    img_0_rows_c_empty_n;
wire    img_0_cols_c_full_n;
wire   [10:0] img_0_cols_c_dout;
wire   [1:0] img_0_cols_c_num_data_valid;
wire   [1:0] img_0_cols_c_fifo_cap;
wire    img_0_cols_c_empty_n;
wire    img_1_data_full_n;
wire   [7:0] img_1_data_dout;
wire   [1:0] img_1_data_num_data_valid;
wire   [1:0] img_1_data_fifo_cap;
wire    img_1_data_empty_n;
wire    img_2x_data_full_n;
wire   [7:0] img_2x_data_dout;
wire   [1:0] img_2x_data_num_data_valid;
wire   [1:0] img_2x_data_fifo_cap;
wire    img_2x_data_empty_n;
wire    img_2y_data_full_n;
wire   [7:0] img_2y_data_dout;
wire   [1:0] img_2y_data_num_data_valid;
wire   [1:0] img_2y_data_fifo_cap;
wire    img_2y_data_empty_n;
wire    img_3_data_full_n;
wire   [7:0] img_3_data_dout;
wire   [1:0] img_3_data_num_data_valid;
wire   [1:0] img_3_data_fifo_cap;
wire    img_3_data_empty_n;
wire    img_4_data_full_n;
wire   [7:0] img_4_data_dout;
wire   [1:0] img_4_data_num_data_valid;
wire   [1:0] img_4_data_fifo_cap;
wire    img_4_data_empty_n;
wire    img_4_rows_c_full_n;
wire   [8:0] img_4_rows_c_dout;
wire   [1:0] img_4_rows_c_num_data_valid;
wire   [1:0] img_4_rows_c_fifo_cap;
wire    img_4_rows_c_empty_n;
wire    img_4_cols_c_full_n;
wire   [9:0] img_4_cols_c_dout;
wire   [1:0] img_4_cols_c_num_data_valid;
wire   [1:0] img_4_cols_c_fifo_cap;
wire    img_4_cols_c_empty_n;
wire    img_5_data_full_n;
wire   [23:0] img_5_data_dout;
wire   [1:0] img_5_data_num_data_valid;
wire   [1:0] img_5_data_fifo_cap;
wire    img_5_data_empty_n;
wire   [0:0] start_for_rgb2gray_9_0_600_1024_1_2_2_U0_din;
wire    start_for_rgb2gray_9_0_600_1024_1_2_2_U0_full_n;
wire   [0:0] start_for_rgb2gray_9_0_600_1024_1_2_2_U0_dout;
wire    start_for_rgb2gray_9_0_600_1024_1_2_2_U0_empty_n;
wire   [0:0] start_for_Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_din;
wire    start_for_Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_full_n;
wire   [0:0] start_for_Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_dout;
wire    start_for_Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_empty_n;
wire   [0:0] start_for_addWeighted_0_0_600_1024_1_2_2_2_U0_din;
wire    start_for_addWeighted_0_0_600_1024_1_2_2_2_U0_full_n;
wire   [0:0] start_for_addWeighted_0_0_600_1024_1_2_2_2_U0_dout;
wire    start_for_addWeighted_0_0_600_1024_1_2_2_2_U0_empty_n;
wire   [0:0] start_for_resize_2_0_600_1024_300_512_1_2_2_2_U0_din;
wire    start_for_resize_2_0_600_1024_300_512_1_2_2_2_U0_full_n;
wire   [0:0] start_for_resize_2_0_600_1024_300_512_1_2_2_2_U0_dout;
wire    start_for_resize_2_0_600_1024_300_512_1_2_2_2_U0_empty_n;
wire   [0:0] start_for_gray2rgb_0_9_300_512_1_2_2_U0_din;
wire    start_for_gray2rgb_0_9_300_512_1_2_2_U0_full_n;
wire   [0:0] start_for_gray2rgb_0_9_300_512_1_2_2_U0_dout;
wire    start_for_gray2rgb_0_9_300_512_1_2_2_U0_empty_n;
wire   [0:0] start_for_xfMat2AXIvideo_24_9_300_512_1_2_U0_din;
wire    start_for_xfMat2AXIvideo_24_9_300_512_1_2_U0_full_n;
wire   [0:0] start_for_xfMat2AXIvideo_24_9_300_512_1_2_U0_dout;
wire    start_for_xfMat2AXIvideo_24_9_300_512_1_2_U0_empty_n;

test_Hu_CONTROL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_BUS_DATA_WIDTH ))
CONTROL_BUS_s_axi_U(
    .AWVALID(s_axi_CONTROL_BUS_AWVALID),
    .AWREADY(s_axi_CONTROL_BUS_AWREADY),
    .AWADDR(s_axi_CONTROL_BUS_AWADDR),
    .WVALID(s_axi_CONTROL_BUS_WVALID),
    .WREADY(s_axi_CONTROL_BUS_WREADY),
    .WDATA(s_axi_CONTROL_BUS_WDATA),
    .WSTRB(s_axi_CONTROL_BUS_WSTRB),
    .ARVALID(s_axi_CONTROL_BUS_ARVALID),
    .ARREADY(s_axi_CONTROL_BUS_ARREADY),
    .ARADDR(s_axi_CONTROL_BUS_ARADDR),
    .RVALID(s_axi_CONTROL_BUS_RVALID),
    .RREADY(s_axi_CONTROL_BUS_RREADY),
    .RDATA(s_axi_CONTROL_BUS_RDATA),
    .RRESP(s_axi_CONTROL_BUS_RRESP),
    .BVALID(s_axi_CONTROL_BUS_BVALID),
    .BREADY(s_axi_CONTROL_BUS_BREADY),
    .BRESP(s_axi_CONTROL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

test_Hu_AXIvideo2xfMat_24_9_600_1024_1_2_s AXIvideo2xfMat_24_9_600_1024_1_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_start),
    .start_full_n(start_for_rgb2gray_9_0_600_1024_1_2_2_U0_full_n),
    .ap_done(AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_done),
    .ap_continue(AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_continue),
    .ap_idle(AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_idle),
    .ap_ready(AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_ready),
    .start_out(AXIvideo2xfMat_24_9_600_1024_1_2_U0_start_out),
    .start_write(AXIvideo2xfMat_24_9_600_1024_1_2_U0_start_write),
    .INPUT_STREAM_TDATA(INPUT_STREAM_TDATA),
    .INPUT_STREAM_TVALID(INPUT_STREAM_TVALID),
    .INPUT_STREAM_TREADY(AXIvideo2xfMat_24_9_600_1024_1_2_U0_INPUT_STREAM_TREADY),
    .INPUT_STREAM_TKEEP(INPUT_STREAM_TKEEP),
    .INPUT_STREAM_TSTRB(INPUT_STREAM_TSTRB),
    .INPUT_STREAM_TUSER(INPUT_STREAM_TUSER),
    .INPUT_STREAM_TLAST(INPUT_STREAM_TLAST),
    .INPUT_STREAM_TID(INPUT_STREAM_TID),
    .INPUT_STREAM_TDEST(INPUT_STREAM_TDEST),
    .img_0_data64_din(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_data64_din),
    .img_0_data64_num_data_valid(img_0_data_num_data_valid),
    .img_0_data64_fifo_cap(img_0_data_fifo_cap),
    .img_0_data64_full_n(img_0_data_full_n),
    .img_0_data64_write(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_data64_write),
    .img_0_rows_c_din(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_rows_c_din),
    .img_0_rows_c_num_data_valid(img_0_rows_c_num_data_valid),
    .img_0_rows_c_fifo_cap(img_0_rows_c_fifo_cap),
    .img_0_rows_c_full_n(img_0_rows_c_full_n),
    .img_0_rows_c_write(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_rows_c_write),
    .img_0_cols_c_din(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_cols_c_din),
    .img_0_cols_c_num_data_valid(img_0_cols_c_num_data_valid),
    .img_0_cols_c_fifo_cap(img_0_cols_c_fifo_cap),
    .img_0_cols_c_full_n(img_0_cols_c_full_n),
    .img_0_cols_c_write(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_cols_c_write)
);

test_Hu_rgb2gray_9_0_600_1024_1_2_2_s rgb2gray_9_0_600_1024_1_2_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(rgb2gray_9_0_600_1024_1_2_2_U0_ap_start),
    .start_full_n(start_for_Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_full_n),
    .ap_done(rgb2gray_9_0_600_1024_1_2_2_U0_ap_done),
    .ap_continue(rgb2gray_9_0_600_1024_1_2_2_U0_ap_continue),
    .ap_idle(rgb2gray_9_0_600_1024_1_2_2_U0_ap_idle),
    .ap_ready(rgb2gray_9_0_600_1024_1_2_2_U0_ap_ready),
    .start_out(rgb2gray_9_0_600_1024_1_2_2_U0_start_out),
    .start_write(rgb2gray_9_0_600_1024_1_2_2_U0_start_write),
    .p_src_rows_dout(img_0_rows_c_dout),
    .p_src_rows_num_data_valid(img_0_rows_c_num_data_valid),
    .p_src_rows_fifo_cap(img_0_rows_c_fifo_cap),
    .p_src_rows_empty_n(img_0_rows_c_empty_n),
    .p_src_rows_read(rgb2gray_9_0_600_1024_1_2_2_U0_p_src_rows_read),
    .p_src_cols_dout(img_0_cols_c_dout),
    .p_src_cols_num_data_valid(img_0_cols_c_num_data_valid),
    .p_src_cols_fifo_cap(img_0_cols_c_fifo_cap),
    .p_src_cols_empty_n(img_0_cols_c_empty_n),
    .p_src_cols_read(rgb2gray_9_0_600_1024_1_2_2_U0_p_src_cols_read),
    .img_0_data64_dout(img_0_data_dout),
    .img_0_data64_num_data_valid(img_0_data_num_data_valid),
    .img_0_data64_fifo_cap(img_0_data_fifo_cap),
    .img_0_data64_empty_n(img_0_data_empty_n),
    .img_0_data64_read(rgb2gray_9_0_600_1024_1_2_2_U0_img_0_data64_read),
    .img_1_data65_din(rgb2gray_9_0_600_1024_1_2_2_U0_img_1_data65_din),
    .img_1_data65_num_data_valid(img_1_data_num_data_valid),
    .img_1_data65_fifo_cap(img_1_data_fifo_cap),
    .img_1_data65_full_n(img_1_data_full_n),
    .img_1_data65_write(rgb2gray_9_0_600_1024_1_2_2_U0_img_1_data65_write)
);

test_Hu_Sobel_0_3_0_0_600_1024_1_false_2_2_2_s Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_ap_start),
    .start_full_n(start_for_addWeighted_0_0_600_1024_1_2_2_2_U0_full_n),
    .ap_done(Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_ap_done),
    .ap_continue(Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_ap_continue),
    .ap_idle(Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_ap_idle),
    .ap_ready(Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_ap_ready),
    .start_out(Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_start_out),
    .start_write(Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_start_write),
    .img_1_data65_dout(img_1_data_dout),
    .img_1_data65_num_data_valid(img_1_data_num_data_valid),
    .img_1_data65_fifo_cap(img_1_data_fifo_cap),
    .img_1_data65_empty_n(img_1_data_empty_n),
    .img_1_data65_read(Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_img_1_data65_read),
    .img_2x_data66_din(Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_img_2x_data66_din),
    .img_2x_data66_num_data_valid(img_2x_data_num_data_valid),
    .img_2x_data66_fifo_cap(img_2x_data_fifo_cap),
    .img_2x_data66_full_n(img_2x_data_full_n),
    .img_2x_data66_write(Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_img_2x_data66_write),
    .img_2y_data67_din(Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_img_2y_data67_din),
    .img_2y_data67_num_data_valid(img_2y_data_num_data_valid),
    .img_2y_data67_fifo_cap(img_2y_data_fifo_cap),
    .img_2y_data67_full_n(img_2y_data_full_n),
    .img_2y_data67_write(Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_img_2y_data67_write)
);

test_Hu_addWeighted_0_0_600_1024_1_2_2_2_s addWeighted_0_0_600_1024_1_2_2_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(addWeighted_0_0_600_1024_1_2_2_2_U0_ap_start),
    .start_full_n(start_for_resize_2_0_600_1024_300_512_1_2_2_2_U0_full_n),
    .ap_done(addWeighted_0_0_600_1024_1_2_2_2_U0_ap_done),
    .ap_continue(addWeighted_0_0_600_1024_1_2_2_2_U0_ap_continue),
    .ap_idle(addWeighted_0_0_600_1024_1_2_2_2_U0_ap_idle),
    .ap_ready(addWeighted_0_0_600_1024_1_2_2_2_U0_ap_ready),
    .start_out(addWeighted_0_0_600_1024_1_2_2_2_U0_start_out),
    .start_write(addWeighted_0_0_600_1024_1_2_2_2_U0_start_write),
    .img_2x_data66_dout(img_2x_data_dout),
    .img_2x_data66_num_data_valid(img_2x_data_num_data_valid),
    .img_2x_data66_fifo_cap(img_2x_data_fifo_cap),
    .img_2x_data66_empty_n(img_2x_data_empty_n),
    .img_2x_data66_read(addWeighted_0_0_600_1024_1_2_2_2_U0_img_2x_data66_read),
    .img_2y_data67_dout(img_2y_data_dout),
    .img_2y_data67_num_data_valid(img_2y_data_num_data_valid),
    .img_2y_data67_fifo_cap(img_2y_data_fifo_cap),
    .img_2y_data67_empty_n(img_2y_data_empty_n),
    .img_2y_data67_read(addWeighted_0_0_600_1024_1_2_2_2_U0_img_2y_data67_read),
    .img_3_data68_din(addWeighted_0_0_600_1024_1_2_2_2_U0_img_3_data68_din),
    .img_3_data68_num_data_valid(img_3_data_num_data_valid),
    .img_3_data68_fifo_cap(img_3_data_fifo_cap),
    .img_3_data68_full_n(img_3_data_full_n),
    .img_3_data68_write(addWeighted_0_0_600_1024_1_2_2_2_U0_img_3_data68_write)
);

test_Hu_resize_2_0_600_1024_300_512_1_2_2_2_s resize_2_0_600_1024_300_512_1_2_2_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(resize_2_0_600_1024_300_512_1_2_2_2_U0_ap_start),
    .start_full_n(start_for_gray2rgb_0_9_300_512_1_2_2_U0_full_n),
    .ap_done(resize_2_0_600_1024_300_512_1_2_2_2_U0_ap_done),
    .ap_continue(resize_2_0_600_1024_300_512_1_2_2_2_U0_ap_continue),
    .ap_idle(resize_2_0_600_1024_300_512_1_2_2_2_U0_ap_idle),
    .ap_ready(resize_2_0_600_1024_300_512_1_2_2_2_U0_ap_ready),
    .start_out(resize_2_0_600_1024_300_512_1_2_2_2_U0_start_out),
    .start_write(resize_2_0_600_1024_300_512_1_2_2_2_U0_start_write),
    .img_3_data68_dout(img_3_data_dout),
    .img_3_data68_num_data_valid(img_3_data_num_data_valid),
    .img_3_data68_fifo_cap(img_3_data_fifo_cap),
    .img_3_data68_empty_n(img_3_data_empty_n),
    .img_3_data68_read(resize_2_0_600_1024_300_512_1_2_2_2_U0_img_3_data68_read),
    .img_4_data69_din(resize_2_0_600_1024_300_512_1_2_2_2_U0_img_4_data69_din),
    .img_4_data69_num_data_valid(img_4_data_num_data_valid),
    .img_4_data69_fifo_cap(img_4_data_fifo_cap),
    .img_4_data69_full_n(img_4_data_full_n),
    .img_4_data69_write(resize_2_0_600_1024_300_512_1_2_2_2_U0_img_4_data69_write),
    .img_4_rows_c_din(resize_2_0_600_1024_300_512_1_2_2_2_U0_img_4_rows_c_din),
    .img_4_rows_c_num_data_valid(img_4_rows_c_num_data_valid),
    .img_4_rows_c_fifo_cap(img_4_rows_c_fifo_cap),
    .img_4_rows_c_full_n(img_4_rows_c_full_n),
    .img_4_rows_c_write(resize_2_0_600_1024_300_512_1_2_2_2_U0_img_4_rows_c_write),
    .img_4_cols_c_din(resize_2_0_600_1024_300_512_1_2_2_2_U0_img_4_cols_c_din),
    .img_4_cols_c_num_data_valid(img_4_cols_c_num_data_valid),
    .img_4_cols_c_fifo_cap(img_4_cols_c_fifo_cap),
    .img_4_cols_c_full_n(img_4_cols_c_full_n),
    .img_4_cols_c_write(resize_2_0_600_1024_300_512_1_2_2_2_U0_img_4_cols_c_write)
);

test_Hu_gray2rgb_0_9_300_512_1_2_2_s gray2rgb_0_9_300_512_1_2_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(gray2rgb_0_9_300_512_1_2_2_U0_ap_start),
    .start_full_n(start_for_xfMat2AXIvideo_24_9_300_512_1_2_U0_full_n),
    .ap_done(gray2rgb_0_9_300_512_1_2_2_U0_ap_done),
    .ap_continue(gray2rgb_0_9_300_512_1_2_2_U0_ap_continue),
    .ap_idle(gray2rgb_0_9_300_512_1_2_2_U0_ap_idle),
    .ap_ready(gray2rgb_0_9_300_512_1_2_2_U0_ap_ready),
    .start_out(gray2rgb_0_9_300_512_1_2_2_U0_start_out),
    .start_write(gray2rgb_0_9_300_512_1_2_2_U0_start_write),
    .p_src_rows_dout(img_4_rows_c_dout),
    .p_src_rows_num_data_valid(img_4_rows_c_num_data_valid),
    .p_src_rows_fifo_cap(img_4_rows_c_fifo_cap),
    .p_src_rows_empty_n(img_4_rows_c_empty_n),
    .p_src_rows_read(gray2rgb_0_9_300_512_1_2_2_U0_p_src_rows_read),
    .p_src_cols_dout(img_4_cols_c_dout),
    .p_src_cols_num_data_valid(img_4_cols_c_num_data_valid),
    .p_src_cols_fifo_cap(img_4_cols_c_fifo_cap),
    .p_src_cols_empty_n(img_4_cols_c_empty_n),
    .p_src_cols_read(gray2rgb_0_9_300_512_1_2_2_U0_p_src_cols_read),
    .img_4_data69_dout(img_4_data_dout),
    .img_4_data69_num_data_valid(img_4_data_num_data_valid),
    .img_4_data69_fifo_cap(img_4_data_fifo_cap),
    .img_4_data69_empty_n(img_4_data_empty_n),
    .img_4_data69_read(gray2rgb_0_9_300_512_1_2_2_U0_img_4_data69_read),
    .img_5_data70_din(gray2rgb_0_9_300_512_1_2_2_U0_img_5_data70_din),
    .img_5_data70_num_data_valid(img_5_data_num_data_valid),
    .img_5_data70_fifo_cap(img_5_data_fifo_cap),
    .img_5_data70_full_n(img_5_data_full_n),
    .img_5_data70_write(gray2rgb_0_9_300_512_1_2_2_U0_img_5_data70_write)
);

test_Hu_xfMat2AXIvideo_24_9_300_512_1_2_s xfMat2AXIvideo_24_9_300_512_1_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(xfMat2AXIvideo_24_9_300_512_1_2_U0_ap_start),
    .ap_done(xfMat2AXIvideo_24_9_300_512_1_2_U0_ap_done),
    .ap_continue(xfMat2AXIvideo_24_9_300_512_1_2_U0_ap_continue),
    .ap_idle(xfMat2AXIvideo_24_9_300_512_1_2_U0_ap_idle),
    .ap_ready(xfMat2AXIvideo_24_9_300_512_1_2_U0_ap_ready),
    .img_5_data70_dout(img_5_data_dout),
    .img_5_data70_num_data_valid(img_5_data_num_data_valid),
    .img_5_data70_fifo_cap(img_5_data_fifo_cap),
    .img_5_data70_empty_n(img_5_data_empty_n),
    .img_5_data70_read(xfMat2AXIvideo_24_9_300_512_1_2_U0_img_5_data70_read),
    .OUPUT_STREAM_TDATA(xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TDATA),
    .OUPUT_STREAM_TVALID(xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TVALID),
    .OUPUT_STREAM_TREADY(OUPUT_STREAM_TREADY),
    .OUPUT_STREAM_TKEEP(xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TKEEP),
    .OUPUT_STREAM_TSTRB(xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TSTRB),
    .OUPUT_STREAM_TUSER(xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TUSER),
    .OUPUT_STREAM_TLAST(xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TLAST),
    .OUPUT_STREAM_TID(xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TID),
    .OUPUT_STREAM_TDEST(xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TDEST)
);

test_Hu_fifo_w24_d2_S img_0_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_data64_din),
    .if_full_n(img_0_data_full_n),
    .if_write(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_data64_write),
    .if_dout(img_0_data_dout),
    .if_num_data_valid(img_0_data_num_data_valid),
    .if_fifo_cap(img_0_data_fifo_cap),
    .if_empty_n(img_0_data_empty_n),
    .if_read(rgb2gray_9_0_600_1024_1_2_2_U0_img_0_data64_read)
);

test_Hu_fifo_w10_d2_S img_0_rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_rows_c_din),
    .if_full_n(img_0_rows_c_full_n),
    .if_write(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_rows_c_write),
    .if_dout(img_0_rows_c_dout),
    .if_num_data_valid(img_0_rows_c_num_data_valid),
    .if_fifo_cap(img_0_rows_c_fifo_cap),
    .if_empty_n(img_0_rows_c_empty_n),
    .if_read(rgb2gray_9_0_600_1024_1_2_2_U0_p_src_rows_read)
);

test_Hu_fifo_w11_d2_S img_0_cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_cols_c_din),
    .if_full_n(img_0_cols_c_full_n),
    .if_write(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_cols_c_write),
    .if_dout(img_0_cols_c_dout),
    .if_num_data_valid(img_0_cols_c_num_data_valid),
    .if_fifo_cap(img_0_cols_c_fifo_cap),
    .if_empty_n(img_0_cols_c_empty_n),
    .if_read(rgb2gray_9_0_600_1024_1_2_2_U0_p_src_cols_read)
);

test_Hu_fifo_w8_d2_S img_1_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rgb2gray_9_0_600_1024_1_2_2_U0_img_1_data65_din),
    .if_full_n(img_1_data_full_n),
    .if_write(rgb2gray_9_0_600_1024_1_2_2_U0_img_1_data65_write),
    .if_dout(img_1_data_dout),
    .if_num_data_valid(img_1_data_num_data_valid),
    .if_fifo_cap(img_1_data_fifo_cap),
    .if_empty_n(img_1_data_empty_n),
    .if_read(Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_img_1_data65_read)
);

test_Hu_fifo_w8_d2_S img_2x_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_img_2x_data66_din),
    .if_full_n(img_2x_data_full_n),
    .if_write(Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_img_2x_data66_write),
    .if_dout(img_2x_data_dout),
    .if_num_data_valid(img_2x_data_num_data_valid),
    .if_fifo_cap(img_2x_data_fifo_cap),
    .if_empty_n(img_2x_data_empty_n),
    .if_read(addWeighted_0_0_600_1024_1_2_2_2_U0_img_2x_data66_read)
);

test_Hu_fifo_w8_d2_S img_2y_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_img_2y_data67_din),
    .if_full_n(img_2y_data_full_n),
    .if_write(Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_img_2y_data67_write),
    .if_dout(img_2y_data_dout),
    .if_num_data_valid(img_2y_data_num_data_valid),
    .if_fifo_cap(img_2y_data_fifo_cap),
    .if_empty_n(img_2y_data_empty_n),
    .if_read(addWeighted_0_0_600_1024_1_2_2_2_U0_img_2y_data67_read)
);

test_Hu_fifo_w8_d2_S img_3_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(addWeighted_0_0_600_1024_1_2_2_2_U0_img_3_data68_din),
    .if_full_n(img_3_data_full_n),
    .if_write(addWeighted_0_0_600_1024_1_2_2_2_U0_img_3_data68_write),
    .if_dout(img_3_data_dout),
    .if_num_data_valid(img_3_data_num_data_valid),
    .if_fifo_cap(img_3_data_fifo_cap),
    .if_empty_n(img_3_data_empty_n),
    .if_read(resize_2_0_600_1024_300_512_1_2_2_2_U0_img_3_data68_read)
);

test_Hu_fifo_w8_d2_S img_4_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_2_0_600_1024_300_512_1_2_2_2_U0_img_4_data69_din),
    .if_full_n(img_4_data_full_n),
    .if_write(resize_2_0_600_1024_300_512_1_2_2_2_U0_img_4_data69_write),
    .if_dout(img_4_data_dout),
    .if_num_data_valid(img_4_data_num_data_valid),
    .if_fifo_cap(img_4_data_fifo_cap),
    .if_empty_n(img_4_data_empty_n),
    .if_read(gray2rgb_0_9_300_512_1_2_2_U0_img_4_data69_read)
);

test_Hu_fifo_w9_d2_S img_4_rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_2_0_600_1024_300_512_1_2_2_2_U0_img_4_rows_c_din),
    .if_full_n(img_4_rows_c_full_n),
    .if_write(resize_2_0_600_1024_300_512_1_2_2_2_U0_img_4_rows_c_write),
    .if_dout(img_4_rows_c_dout),
    .if_num_data_valid(img_4_rows_c_num_data_valid),
    .if_fifo_cap(img_4_rows_c_fifo_cap),
    .if_empty_n(img_4_rows_c_empty_n),
    .if_read(gray2rgb_0_9_300_512_1_2_2_U0_p_src_rows_read)
);

test_Hu_fifo_w10_d2_S img_4_cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_2_0_600_1024_300_512_1_2_2_2_U0_img_4_cols_c_din),
    .if_full_n(img_4_cols_c_full_n),
    .if_write(resize_2_0_600_1024_300_512_1_2_2_2_U0_img_4_cols_c_write),
    .if_dout(img_4_cols_c_dout),
    .if_num_data_valid(img_4_cols_c_num_data_valid),
    .if_fifo_cap(img_4_cols_c_fifo_cap),
    .if_empty_n(img_4_cols_c_empty_n),
    .if_read(gray2rgb_0_9_300_512_1_2_2_U0_p_src_cols_read)
);

test_Hu_fifo_w24_d2_S img_5_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(gray2rgb_0_9_300_512_1_2_2_U0_img_5_data70_din),
    .if_full_n(img_5_data_full_n),
    .if_write(gray2rgb_0_9_300_512_1_2_2_U0_img_5_data70_write),
    .if_dout(img_5_data_dout),
    .if_num_data_valid(img_5_data_num_data_valid),
    .if_fifo_cap(img_5_data_fifo_cap),
    .if_empty_n(img_5_data_empty_n),
    .if_read(xfMat2AXIvideo_24_9_300_512_1_2_U0_img_5_data70_read)
);

test_Hu_start_for_rgb2gray_9_0_600_1024_1_2_2_U0 start_for_rgb2gray_9_0_600_1024_1_2_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_rgb2gray_9_0_600_1024_1_2_2_U0_din),
    .if_full_n(start_for_rgb2gray_9_0_600_1024_1_2_2_U0_full_n),
    .if_write(AXIvideo2xfMat_24_9_600_1024_1_2_U0_start_write),
    .if_dout(start_for_rgb2gray_9_0_600_1024_1_2_2_U0_dout),
    .if_empty_n(start_for_rgb2gray_9_0_600_1024_1_2_2_U0_empty_n),
    .if_read(rgb2gray_9_0_600_1024_1_2_2_U0_ap_ready)
);

test_Hu_start_for_Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0 start_for_Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_din),
    .if_full_n(start_for_Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_full_n),
    .if_write(rgb2gray_9_0_600_1024_1_2_2_U0_start_write),
    .if_dout(start_for_Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_dout),
    .if_empty_n(start_for_Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_empty_n),
    .if_read(Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_ap_ready)
);

test_Hu_start_for_addWeighted_0_0_600_1024_1_2_2_2_U0 start_for_addWeighted_0_0_600_1024_1_2_2_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_addWeighted_0_0_600_1024_1_2_2_2_U0_din),
    .if_full_n(start_for_addWeighted_0_0_600_1024_1_2_2_2_U0_full_n),
    .if_write(Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_start_write),
    .if_dout(start_for_addWeighted_0_0_600_1024_1_2_2_2_U0_dout),
    .if_empty_n(start_for_addWeighted_0_0_600_1024_1_2_2_2_U0_empty_n),
    .if_read(addWeighted_0_0_600_1024_1_2_2_2_U0_ap_ready)
);

test_Hu_start_for_resize_2_0_600_1024_300_512_1_2_2_2_U0 start_for_resize_2_0_600_1024_300_512_1_2_2_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_resize_2_0_600_1024_300_512_1_2_2_2_U0_din),
    .if_full_n(start_for_resize_2_0_600_1024_300_512_1_2_2_2_U0_full_n),
    .if_write(addWeighted_0_0_600_1024_1_2_2_2_U0_start_write),
    .if_dout(start_for_resize_2_0_600_1024_300_512_1_2_2_2_U0_dout),
    .if_empty_n(start_for_resize_2_0_600_1024_300_512_1_2_2_2_U0_empty_n),
    .if_read(resize_2_0_600_1024_300_512_1_2_2_2_U0_ap_ready)
);

test_Hu_start_for_gray2rgb_0_9_300_512_1_2_2_U0 start_for_gray2rgb_0_9_300_512_1_2_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_gray2rgb_0_9_300_512_1_2_2_U0_din),
    .if_full_n(start_for_gray2rgb_0_9_300_512_1_2_2_U0_full_n),
    .if_write(resize_2_0_600_1024_300_512_1_2_2_2_U0_start_write),
    .if_dout(start_for_gray2rgb_0_9_300_512_1_2_2_U0_dout),
    .if_empty_n(start_for_gray2rgb_0_9_300_512_1_2_2_U0_empty_n),
    .if_read(gray2rgb_0_9_300_512_1_2_2_U0_ap_ready)
);

test_Hu_start_for_xfMat2AXIvideo_24_9_300_512_1_2_U0 start_for_xfMat2AXIvideo_24_9_300_512_1_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_xfMat2AXIvideo_24_9_300_512_1_2_U0_din),
    .if_full_n(start_for_xfMat2AXIvideo_24_9_300_512_1_2_U0_full_n),
    .if_write(gray2rgb_0_9_300_512_1_2_2_U0_start_write),
    .if_dout(start_for_xfMat2AXIvideo_24_9_300_512_1_2_U0_dout),
    .if_empty_n(start_for_xfMat2AXIvideo_24_9_300_512_1_2_U0_empty_n),
    .if_read(xfMat2AXIvideo_24_9_300_512_1_2_U0_ap_ready)
);

assign AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_continue = 1'b1;

assign AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_start = ap_start;

assign INPUT_STREAM_TREADY = AXIvideo2xfMat_24_9_600_1024_1_2_U0_INPUT_STREAM_TREADY;

assign OUPUT_STREAM_TDATA = xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TDATA;

assign OUPUT_STREAM_TDEST = xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TDEST;

assign OUPUT_STREAM_TID = xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TID;

assign OUPUT_STREAM_TKEEP = xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TKEEP;

assign OUPUT_STREAM_TLAST = xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TLAST;

assign OUPUT_STREAM_TSTRB = xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TSTRB;

assign OUPUT_STREAM_TUSER = xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TUSER;

assign OUPUT_STREAM_TVALID = xfMat2AXIvideo_24_9_300_512_1_2_U0_OUPUT_STREAM_TVALID;

assign Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_ap_continue = 1'b1;

assign Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_ap_start = start_for_Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_empty_n;

assign addWeighted_0_0_600_1024_1_2_2_2_U0_ap_continue = 1'b1;

assign addWeighted_0_0_600_1024_1_2_2_2_U0_ap_start = start_for_addWeighted_0_0_600_1024_1_2_2_2_U0_empty_n;

assign ap_done = xfMat2AXIvideo_24_9_300_512_1_2_U0_ap_done;

assign ap_idle = (xfMat2AXIvideo_24_9_300_512_1_2_U0_ap_idle & rgb2gray_9_0_600_1024_1_2_2_U0_ap_idle & resize_2_0_600_1024_300_512_1_2_2_2_U0_ap_idle & gray2rgb_0_9_300_512_1_2_2_U0_ap_idle & addWeighted_0_0_600_1024_1_2_2_2_U0_ap_idle & Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_ap_idle & AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_idle);

assign ap_ready = AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign gray2rgb_0_9_300_512_1_2_2_U0_ap_continue = 1'b1;

assign gray2rgb_0_9_300_512_1_2_2_U0_ap_start = start_for_gray2rgb_0_9_300_512_1_2_2_U0_empty_n;

assign resize_2_0_600_1024_300_512_1_2_2_2_U0_ap_continue = 1'b1;

assign resize_2_0_600_1024_300_512_1_2_2_2_U0_ap_start = start_for_resize_2_0_600_1024_300_512_1_2_2_2_U0_empty_n;

assign rgb2gray_9_0_600_1024_1_2_2_U0_ap_continue = 1'b1;

assign rgb2gray_9_0_600_1024_1_2_2_U0_ap_start = start_for_rgb2gray_9_0_600_1024_1_2_2_U0_empty_n;

assign start_for_Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0_din = 1'b1;

assign start_for_addWeighted_0_0_600_1024_1_2_2_2_U0_din = 1'b1;

assign start_for_gray2rgb_0_9_300_512_1_2_2_U0_din = 1'b1;

assign start_for_resize_2_0_600_1024_300_512_1_2_2_2_U0_din = 1'b1;

assign start_for_rgb2gray_9_0_600_1024_1_2_2_U0_din = 1'b1;

assign start_for_xfMat2AXIvideo_24_9_300_512_1_2_U0_din = 1'b1;

assign xfMat2AXIvideo_24_9_300_512_1_2_U0_ap_continue = 1'b1;

assign xfMat2AXIvideo_24_9_300_512_1_2_U0_ap_start = start_for_xfMat2AXIvideo_24_9_300_512_1_2_U0_empty_n;


reg find_df_deadlock = 0;
// synthesis translate_off
`include "test_Hu_hls_deadlock_detector.vh"
// synthesis translate_on

reg find_kernel_block = 0;
// synthesis translate_off
`include "test_Hu_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //test_Hu

