

================================================================
== Vitis HLS Report for 'clusterOp'
================================================================
* Date:           Mon Mar 27 20:49:14 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cluster
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.289 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_2  |        ?|        ?|         ?|          -|          -|   360|        no|
        |- VITIS_LOOP_66_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 14 
7 --> 8 13 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 6 
14 --> 15 18 
15 --> 16 
16 --> 17 
17 --> 14 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%put = alloca i32 1"   --->   Operation 19 'alloca' 'put' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cluster_count = alloca i32 1"   --->   Operation 20 'alloca' 'cluster_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 21 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%distances = alloca i64 1" [cluster/cluster.cpp:21]   --->   Operation 22 'alloca' 'distances' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%grouped = alloca i64 1" [cluster/cluster.cpp:22]   --->   Operation 23 'alloca' 'grouped' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 360> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%clusters_id = alloca i64 1" [cluster/cluster.cpp:23]   --->   Operation 24 'alloca' 'clusters_id' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 360> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%clusters_members = alloca i64 1" [cluster/cluster.cpp:23]   --->   Operation 25 'alloca' 'clusters_members' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 129600> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%clusters_member_count = alloca i64 1" [cluster/cluster.cpp:23]   --->   Operation 26 'alloca' 'clusters_member_count' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_1 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clusterOp_Pipeline_1, i1 %grouped"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 0, i32 %cluster_count" [cluster/cluster.cpp:33]   --->   Operation 28 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln33 = store i9 0, i9 %put" [cluster/cluster.cpp:33]   --->   Operation 29 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clusterOp_Pipeline_1, i1 %grouped"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (3.25ns)   --->   "%call_ln0 = call void @clusterOp_Pipeline_VITIS_LOOP_27_1, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, i32 %distances"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clusterOp_Pipeline_VITIS_LOOP_27_1, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, i32 %distances"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [cluster/cluster.cpp:16]   --->   Operation 34 'spectopmodule' 'spectopmodule_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inStream_V_data_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %inStream_V_keep_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %inStream_V_strb_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %inStream_V_user_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %inStream_V_last_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %inStream_V_id_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %inStream_V_dest_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %outStream_V_data_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %outStream_V_keep_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %outStream_V_strb_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %outStream_V_user_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %outStream_V_last_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %outStream_V_id_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %outStream_V_dest_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln22 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_4" [cluster/cluster.cpp:22]   --->   Operation 52 'specaxissidechannel' 'specaxissidechannel_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln22 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, void @empty_5" [cluster/cluster.cpp:22]   --->   Operation 53 'specaxissidechannel' 'specaxissidechannel_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty_115 = wait i32 @_ssdm_op_Wait"   --->   Operation 54 'wait' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.body4" [cluster/cluster.cpp:33]   --->   Operation 55 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.24>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%put_1 = load i9 %put" [cluster/cluster.cpp:33]   --->   Operation 56 'load' 'put_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.66ns)   --->   "%icmp_ln33 = icmp_eq  i9 %put_1, i9 360" [cluster/cluster.cpp:33]   --->   Operation 57 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%empty_116 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 360, i64 360, i64 360"   --->   Operation 58 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (1.82ns)   --->   "%add_ln33 = add i9 %put_1, i9 1" [cluster/cluster.cpp:33]   --->   Operation 59 'add' 'add_ln33' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.body4.split, void %VITIS_LOOP_66_4" [cluster/cluster.cpp:33]   --->   Operation 60 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i9 %put_1" [cluster/cluster.cpp:33]   --->   Operation 61 'zext' 'zext_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%grouped_addr = getelementptr i1 %grouped, i64 0, i64 %zext_ln33" [cluster/cluster.cpp:34]   --->   Operation 62 'getelementptr' 'grouped_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (2.32ns)   --->   "%grouped_load = load i9 %grouped_addr" [cluster/cluster.cpp:34]   --->   Operation 63 'load' 'grouped_load' <Predicate = (!icmp_ln33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 360> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 64 'alloca' 'phi_mul' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 65 'alloca' 'i_1' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%cluster_count_load = load i32 %cluster_count"   --->   Operation 66 'load' 'cluster_count_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (2.55ns)   --->   "%sub91 = add i32 %cluster_count_load, i32 4294967295"   --->   Operation 67 'add' 'sub91' <Predicate = (icmp_ln33)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln66 = store i31 0, i31 %i_1" [cluster/cluster.cpp:66]   --->   Operation 68 'store' 'store_ln66' <Predicate = (icmp_ln33)> <Delay = 1.58>
ST_6 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln66 = store i40 0, i40 %phi_mul" [cluster/cluster.cpp:66]   --->   Operation 69 'store' 'store_ln66' <Predicate = (icmp_ln33)> <Delay = 1.58>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln66 = br void %VITIS_LOOP_67_5" [cluster/cluster.cpp:66]   --->   Operation 70 'br' 'br_ln66' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.64>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%cluster_count_load_1 = load i32 %cluster_count" [cluster/cluster.cpp:33]   --->   Operation 71 'load' 'cluster_count_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %cluster_count_load_1" [cluster/cluster.cpp:33]   --->   Operation 72 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [cluster/cluster.cpp:33]   --->   Operation 73 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/2] (2.32ns)   --->   "%grouped_load = load i9 %grouped_addr" [cluster/cluster.cpp:34]   --->   Operation 74 'load' 'grouped_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 360> <RAM>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %grouped_load, void %VITIS_LOOP_42_3, void %for.inc59" [cluster/cluster.cpp:34]   --->   Operation 75 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i32 %cluster_count_load_1" [cluster/cluster.cpp:37]   --->   Operation 76 'trunc' 'trunc_ln37' <Predicate = (!grouped_load)> <Delay = 0.00>
ST_7 : Operation 77 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln37 = mul i17 %trunc_ln37, i17 360" [cluster/cluster.cpp:37]   --->   Operation 77 'mul' 'mul_ln37' <Predicate = (!grouped_load)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 78 [1/1] (2.32ns)   --->   "%store_ln39 = store i1 1, i9 %grouped_addr" [cluster/cluster.cpp:39]   --->   Operation 78 'store' 'store_ln39' <Predicate = (!grouped_load)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 360> <RAM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%distances_addr = getelementptr i32 %distances, i64 0, i64 %zext_ln33" [cluster/cluster.cpp:33]   --->   Operation 79 'getelementptr' 'distances_addr' <Predicate = (!grouped_load)> <Delay = 0.00>
ST_7 : Operation 80 [2/2] (3.25ns)   --->   "%distances_load = load i9 %distances_addr" [cluster/cluster.cpp:50]   --->   Operation 80 'load' 'distances_load' <Predicate = (!grouped_load)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_7 : Operation 81 [1/1] (2.55ns)   --->   "%cluster_count_1 = add i32 %cluster_count_load_1, i32 1" [cluster/cluster.cpp:61]   --->   Operation 81 'add' 'cluster_count_1' <Predicate = (!grouped_load)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %cluster_count_1, i32 %cluster_count" [cluster/cluster.cpp:62]   --->   Operation 82 'store' 'store_ln62' <Predicate = (!grouped_load)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 83 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln37 = mul i17 %trunc_ln37, i17 360" [cluster/cluster.cpp:37]   --->   Operation 83 'mul' 'mul_ln37' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 84 [1/2] (3.25ns)   --->   "%distances_load = load i9 %distances_addr" [cluster/cluster.cpp:50]   --->   Operation 84 'load' 'distances_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 85 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln37 = mul i17 %trunc_ln37, i17 360" [cluster/cluster.cpp:37]   --->   Operation 85 'mul' 'mul_ln37' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 86 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln37 = mul i17 %trunc_ln37, i17 360" [cluster/cluster.cpp:37]   --->   Operation 86 'mul' 'mul_ln37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i17 %mul_ln37" [cluster/cluster.cpp:37]   --->   Operation 87 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%clusters_members_addr = getelementptr i9 %clusters_members, i64 0, i64 %zext_ln37" [cluster/cluster.cpp:37]   --->   Operation 88 'getelementptr' 'clusters_members_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln37 = store i9 %put_1, i17 %clusters_members_addr" [cluster/cluster.cpp:37]   --->   Operation 89 'store' 'store_ln37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 129600> <RAM>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln33 = call void @clusterOp_Pipeline_VITIS_LOOP_42_3, i1 %grouped, i9 %put_1, i9 %put_1, i32 %distances, i32 %distances_load, i17 %mul_ln37, i9 %clusters_members, i32 %p_loc, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i82 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V, i78 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V, i75 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V, i70 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V, i65 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V, i60 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [cluster/cluster.cpp:33]   --->   Operation 90 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.66>
ST_12 : Operation 91 [1/2] (1.66ns)   --->   "%call_ln33 = call void @clusterOp_Pipeline_VITIS_LOOP_42_3, i1 %grouped, i9 %put_1, i9 %put_1, i32 %distances, i32 %distances_load, i17 %mul_ln37, i9 %clusters_members, i32 %p_loc, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i82 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V, i78 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V, i75 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V, i70 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V, i65 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V, i60 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [cluster/cluster.cpp:33]   --->   Operation 91 'call' 'call_ln33' <Predicate = true> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i32 %cluster_count_load_1" [cluster/cluster.cpp:36]   --->   Operation 92 'zext' 'zext_ln36' <Predicate = (!grouped_load)> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%clusters_id_addr = getelementptr i5 %clusters_id, i64 0, i64 %zext_ln36" [cluster/cluster.cpp:36]   --->   Operation 93 'getelementptr' 'clusters_id_addr' <Predicate = (!grouped_load)> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (3.25ns)   --->   "%store_ln36 = store i5 %trunc_ln33, i9 %clusters_id_addr" [cluster/cluster.cpp:36]   --->   Operation 94 'store' 'store_ln36' <Predicate = (!grouped_load)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 360> <RAM>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%clusters_member_count_addr = getelementptr i32 %clusters_member_count, i64 0, i64 %zext_ln36" [cluster/cluster.cpp:38]   --->   Operation 95 'getelementptr' 'clusters_member_count_addr' <Predicate = (!grouped_load)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 96 'load' 'p_loc_load' <Predicate = (!grouped_load)> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (3.25ns)   --->   "%store_ln54 = store i32 %p_loc_load, i9 %clusters_member_count_addr" [cluster/cluster.cpp:54]   --->   Operation 97 'store' 'store_ln54' <Predicate = (!grouped_load)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.inc59" [cluster/cluster.cpp:62]   --->   Operation 98 'br' 'br_ln62' <Predicate = (!grouped_load)> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln33 = store i9 %add_ln33, i9 %put" [cluster/cluster.cpp:33]   --->   Operation 99 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.body4" [cluster/cluster.cpp:33]   --->   Operation 100 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 14 <SV = 6> <Delay = 4.46>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%phi_mul_load = load i40 %phi_mul" [cluster/cluster.cpp:66]   --->   Operation 101 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%i = load i31 %i_1" [cluster/cluster.cpp:66]   --->   Operation 102 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%cluster_count_load_2 = load i32 %cluster_count" [cluster/cluster.cpp:66]   --->   Operation 103 'load' 'cluster_count_load_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i40 %phi_mul_load" [cluster/cluster.cpp:66]   --->   Operation 104 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (2.87ns)   --->   "%add_ln66_1 = add i40 %phi_mul_load, i40 360" [cluster/cluster.cpp:66]   --->   Operation 105 'add' 'add_ln66_1' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i31 %i" [cluster/cluster.cpp:66]   --->   Operation 106 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (2.47ns)   --->   "%icmp_ln66 = icmp_slt  i32 %zext_ln66_1, i32 %cluster_count_load_2" [cluster/cluster.cpp:66]   --->   Operation 107 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [1/1] (2.52ns)   --->   "%add_ln66 = add i31 %i, i31 1" [cluster/cluster.cpp:66]   --->   Operation 108 'add' 'add_ln66' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.end110.loopexit, void %VITIS_LOOP_67_5.split" [cluster/cluster.cpp:66]   --->   Operation 109 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i31 %i" [cluster/cluster.cpp:66]   --->   Operation 110 'zext' 'zext_ln66' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%clusters_member_count_addr_1 = getelementptr i32 %clusters_member_count, i64 0, i64 %zext_ln66" [cluster/cluster.cpp:66]   --->   Operation 111 'getelementptr' 'clusters_member_count_addr_1' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_14 : Operation 112 [2/2] (3.25ns)   --->   "%clusters_member_count_load = load i9 %clusters_member_count_addr_1" [cluster/cluster.cpp:66]   --->   Operation 112 'load' 'clusters_member_count_load' <Predicate = (icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_14 : Operation 113 [1/1] (2.47ns)   --->   "%cmp92 = icmp_eq  i32 %zext_ln66_1, i32 %sub91" [cluster/cluster.cpp:66]   --->   Operation 113 'icmp' 'cmp92' <Predicate = (icmp_ln66)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%clusters_id_addr_1 = getelementptr i5 %clusters_id, i64 0, i64 %zext_ln66" [cluster/cluster.cpp:66]   --->   Operation 114 'getelementptr' 'clusters_id_addr_1' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_14 : Operation 115 [2/2] (3.25ns)   --->   "%clusters_id_load = load i9 %clusters_id_addr_1" [cluster/cluster.cpp:66]   --->   Operation 115 'load' 'clusters_id_load' <Predicate = (icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 360> <RAM>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%empty_117 = wait i32 @_ssdm_op_Wait"   --->   Operation 116 'wait' 'empty_117' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln66 = store i31 %add_ln66, i31 %i_1" [cluster/cluster.cpp:66]   --->   Operation 117 'store' 'store_ln66' <Predicate = (icmp_ln66)> <Delay = 1.58>
ST_14 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln66 = store i40 %add_ln66_1, i40 %phi_mul" [cluster/cluster.cpp:66]   --->   Operation 118 'store' 'store_ln66' <Predicate = (icmp_ln66)> <Delay = 1.58>

State 15 <SV = 7> <Delay = 5.80>
ST_15 : Operation 119 [1/2] (3.25ns)   --->   "%clusters_member_count_load = load i9 %clusters_member_count_addr_1" [cluster/cluster.cpp:66]   --->   Operation 119 'load' 'clusters_member_count_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_15 : Operation 120 [1/1] (2.55ns)   --->   "%sub88 = add i32 %clusters_member_count_load, i32 4294967295" [cluster/cluster.cpp:66]   --->   Operation 120 'add' 'sub88' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [1/2] (3.25ns)   --->   "%clusters_id_load = load i9 %clusters_id_addr_1" [cluster/cluster.cpp:66]   --->   Operation 121 'load' 'clusters_id_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 360> <RAM>

State 16 <SV = 8> <Delay = 5.36>
ST_16 : Operation 122 [2/2] (5.36ns)   --->   "%call_ln66 = call void @clusterOp_Pipeline_VITIS_LOOP_67_5, i32 %clusters_member_count_load, i17 %trunc_ln66, i9 %clusters_members, i32 %sub88, i1 %cmp92, i5 %clusters_id_load, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V" [cluster/cluster.cpp:66]   --->   Operation 122 'call' 'call_ln66' <Predicate = true> <Delay = 5.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 9> <Delay = 3.25>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [cluster/cluster.cpp:66]   --->   Operation 123 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 124 [1/2] (3.25ns)   --->   "%call_ln66 = call void @clusterOp_Pipeline_VITIS_LOOP_67_5, i32 %clusters_member_count_load, i17 %trunc_ln66, i9 %clusters_members, i32 %sub88, i1 %cmp92, i5 %clusters_id_load, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V" [cluster/cluster.cpp:66]   --->   Operation 124 'call' 'call_ln66' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln66 = br void %VITIS_LOOP_67_5" [cluster/cluster.cpp:66]   --->   Operation 125 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>

State 18 <SV = 10> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%ret_ln87 = ret" [cluster/cluster.cpp:87]   --->   Operation 126 'ret' 'ret_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('cluster_count') [28]  (0 ns)
	'store' operation ('store_ln33', cluster/cluster.cpp:33) of constant 0 on local variable 'cluster_count' [59]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.25ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'clusterOp_Pipeline_VITIS_LOOP_27_1' [57]  (3.25 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('cluster_count_load') on local variable 'cluster_count' [101]  (0 ns)
	'add' operation ('sub91') [102]  (2.55 ns)
	blocking operation 0.697 ns on control path)

 <State 7>: 4.64ns
The critical path consists of the following:
	'load' operation ('cluster_count_load_1', cluster/cluster.cpp:33) on local variable 'cluster_count' [69]  (0 ns)
	'add' operation ('cluster_count', cluster/cluster.cpp:61) [92]  (2.55 ns)
	'store' operation ('store_ln62', cluster/cluster.cpp:62) of variable 'cluster_count', cluster/cluster.cpp:61 on local variable 'cluster_count' [93]  (1.59 ns)
	blocking operation 0.504 ns on control path)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('distances_load', cluster/cluster.cpp:50) on array 'distances', cluster/cluster.cpp:21 [88]  (3.25 ns)

 <State 9>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[79] ('mul_ln37', cluster/cluster.cpp:37) [79]  (2.15 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'mul' operation of DSP[79] ('mul_ln37', cluster/cluster.cpp:37) [79]  (0 ns)
	'getelementptr' operation ('clusters_members_addr', cluster/cluster.cpp:37) [81]  (0 ns)
	'store' operation ('store_ln37', cluster/cluster.cpp:37) of variable 'put', cluster/cluster.cpp:33 on array 'clusters.members', cluster/cluster.cpp:23 [84]  (3.25 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 1.66ns
The critical path consists of the following:
	'call' operation ('call_ln33', cluster/cluster.cpp:33) to 'clusterOp_Pipeline_VITIS_LOOP_42_3' [89]  (1.66 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('clusters_id_addr', cluster/cluster.cpp:36) [82]  (0 ns)
	'store' operation ('store_ln36', cluster/cluster.cpp:36) of variable 'trunc_ln33', cluster/cluster.cpp:33 on array 'clusters.id', cluster/cluster.cpp:23 [83]  (3.25 ns)

 <State 14>: 4.46ns
The critical path consists of the following:
	'load' operation ('phi_mul_load', cluster/cluster.cpp:66) on local variable 'phi_mul' [107]  (0 ns)
	'add' operation ('add_ln66_1', cluster/cluster.cpp:66) [111]  (2.88 ns)
	'store' operation ('store_ln66', cluster/cluster.cpp:66) of variable 'add_ln66_1', cluster/cluster.cpp:66 on local variable 'phi_mul' [128]  (1.59 ns)

 <State 15>: 5.81ns
The critical path consists of the following:
	'load' operation ('clusters_member_count_load', cluster/cluster.cpp:66) on array 'clusters.member_count', cluster/cluster.cpp:23 [120]  (3.25 ns)
	'add' operation ('sub88', cluster/cluster.cpp:66) [123]  (2.55 ns)

 <State 16>: 5.36ns
The critical path consists of the following:
	'call' operation ('call_ln66', cluster/cluster.cpp:66) to 'clusterOp_Pipeline_VITIS_LOOP_67_5' [126]  (5.36 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'call' operation ('call_ln66', cluster/cluster.cpp:66) to 'clusterOp_Pipeline_VITIS_LOOP_67_5' [126]  (3.25 ns)

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
