
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003525                       # Number of seconds simulated
sim_ticks                                  3524553639                       # Number of ticks simulated
final_tick                               533088933576                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  71178                       # Simulator instruction rate (inst/s)
host_op_rate                                    90079                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 123798                       # Simulator tick rate (ticks/s)
host_mem_usage                               16900548                       # Number of bytes of host memory used
host_seconds                                 28470.12                       # Real time elapsed on the host
sim_insts                                  2026446858                       # Number of instructions simulated
sim_ops                                    2564554891                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        59776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        26240                       # Number of bytes read from this memory
system.physmem.bytes_read::total                89344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        76672                       # Number of bytes written to this memory
system.physmem.bytes_written::total             76672                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          467                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          205                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   698                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             599                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  599                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       363167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16959878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       581066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7444914                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                25349025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       363167                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       581066                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             944233                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21753677                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21753677                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21753677                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       363167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16959878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       581066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7444914                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               47102702                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8452168                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3109325                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553048                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202638                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1266412                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204349                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          315236                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8841                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200203                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17047653                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3109325                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519585                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660618                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1084548                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        637784                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1564195                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79686                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8377449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.501782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.339843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4716831     56.30%     56.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          364630      4.35%     60.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318985      3.81%     64.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342711      4.09%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          301681      3.60%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155782      1.86%     74.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101792      1.22%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          268860      3.21%     78.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1806177     21.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8377449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367873                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.016956                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3369145                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       594366                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3480203                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55721                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        878005                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506758                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1131                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20220712                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6297                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        878005                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3536549                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         251859                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        68020                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3364787                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       278221                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19533152                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          674                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        174013                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76806                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27111297                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91060856                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91060856                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10304310                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3291                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1694                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           740784                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1941774                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007641                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26125                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       349568                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18418582                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3288                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14770535                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27965                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6138660                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18789859                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           92                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8377449                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.763130                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908230                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2958283     35.31%     35.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1775792     21.20%     56.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1208497     14.43%     70.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       765160      9.13%     80.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       748367      8.93%     89.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       444686      5.31%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       336461      4.02%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75019      0.90%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65184      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8377449                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108030     69.08%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21557     13.79%     82.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26784     17.13%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12141977     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200468      1.36%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579675     10.69%     94.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       846818      5.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14770535                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.747544                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156376                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010587                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38102858                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24560657                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14355115                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14926911                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26462                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       712571                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227741                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        878005                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         177895                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        15970                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18421870                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29878                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1941774                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007641                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1690                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11257                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          801                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122393                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114913                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237306                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14512529                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486216                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258004                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2309719                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056731                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            823503                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.717019                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14369661                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14355115                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9362862                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26138042                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.698394                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358208                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6182858                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204776                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7499444                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.632031                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174971                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2975874     39.68%     39.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2040335     27.21%     66.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833552     11.11%     78.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427975      5.71%     83.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       368946      4.92%     88.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       181770      2.42%     91.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201484      2.69%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101639      1.36%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       367869      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7499444                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       367869                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25553760                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37723317                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3679                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  74719                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.845217                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.845217                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.183128                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.183128                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65534383                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19680678                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18970509                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8452168                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3196358                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2609008                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214657                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1354692                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1256750                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          330274                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9522                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3312903                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17368996                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3196358                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1587024                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3764339                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1117928                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        444052                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1613236                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8422815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.550725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.342880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4658476     55.31%     55.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          309333      3.67%     58.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          459857      5.46%     64.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          320328      3.80%     68.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          223933      2.66%     70.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          218762      2.60%     73.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          134390      1.60%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          283512      3.37%     78.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1814224     21.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8422815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378170                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.054975                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3406415                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       468372                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3594255                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        52426                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        901341                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       537199                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          203                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20806385                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        901341                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3598931                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          50187                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       142818                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3450306                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       279227                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20180751                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        115779                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        95337                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28310093                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93947765                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93947765                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17377752                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10932253                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3603                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1731                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           833688                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1852111                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       945214                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11193                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       289821                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18797303                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3457                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15000036                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30065                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6294086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19269989                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8422815                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.780882                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.917102                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2991644     35.52%     35.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1687701     20.04%     55.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1227848     14.58%     70.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       812294      9.64%     79.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       816346      9.69%     89.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       392437      4.66%     94.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       349502      4.15%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65168      0.77%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79875      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8422815                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          81695     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16165     14.08%     85.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16935     14.75%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12545875     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188991      1.26%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1726      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1476332      9.84%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       787112      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15000036                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.774697                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             114795                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007653                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38567745                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25094888                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14581151                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15114831                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        46575                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       722790                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          635                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       227091                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        901341                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26290                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4899                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18800762                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65437                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1852111                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       945214                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1731                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4090                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       130445                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116647                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       247092                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14721537                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1378166                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       278497                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2145901                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2090769                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            767735                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.741747                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14587537                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14581151                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9445841                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26844280                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.725137                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351875                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10103943                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12454784                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6345955                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3452                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216216                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7521474                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.655897                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176290                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2858870     38.01%     38.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2162773     28.75%     66.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       817976     10.88%     77.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       456555      6.07%     83.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       387689      5.15%     88.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       173533      2.31%     91.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       165539      2.20%     93.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       113573      1.51%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       384966      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7521474                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10103943                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12454784                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1847438                       # Number of memory references committed
system.switch_cpus1.commit.loads              1129319                       # Number of loads committed
system.switch_cpus1.commit.membars               1726                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1807130                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11212461                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       257606                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       384966                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25937247                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38503444                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1751                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  29353                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10103943                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12454784                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10103943                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836522                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836522                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.195426                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.195426                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66118625                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20285650                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19116312                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3452                       # number of misc regfile writes
system.l2.replacements                            698                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          1304709                       # Total number of references to valid blocks.
system.l2.sampled_refs                          66234                       # Sample count of references to valid blocks.
system.l2.avg_refs                          19.698478                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         17068.872106                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.975285                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    244.619683                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.962378                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    106.158489                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                    47                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          29076.131964                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             93.803533                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          18873.476563                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.260450                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000152                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.003733                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000244                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001620                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000717                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.443667                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001431                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.287986                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         9310                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3164                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12474                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4700                       # number of Writeback hits
system.l2.Writeback_hits::total                  4700                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         9310                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3164                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12474                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         9310                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3164                       # number of overall hits
system.l2.overall_hits::total                   12474                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          467                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          205                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   698                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          467                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          205                       # number of demand (read+write) misses
system.l2.demand_misses::total                    698                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          467                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          205                       # number of overall misses
system.l2.overall_misses::total                   698                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       414509                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     21184034                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       698220                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data      9546872                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        31843635                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       414509                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     21184034                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       698220                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data      9546872                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         31843635                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       414509                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     21184034                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       698220                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data      9546872                       # number of overall miss cycles
system.l2.overall_miss_latency::total        31843635                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9777                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3369                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               13172                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4700                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4700                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9777                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3369                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13172                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9777                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3369                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13172                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.047765                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.060849                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.052991                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.047765                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.060849                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.052991                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.047765                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.060849                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.052991                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41450.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45361.957173                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 43638.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46570.107317                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45621.253582                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41450.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45361.957173                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 43638.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46570.107317                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45621.253582                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41450.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45361.957173                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 43638.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46570.107317                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45621.253582                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  599                       # number of writebacks
system.l2.writebacks::total                       599                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          467                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          205                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              698                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               698                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              698                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       356852                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     18473589                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       607084                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      8366307                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     27803832                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       356852                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     18473589                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       607084                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      8366307                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     27803832                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       356852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     18473589                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       607084                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      8366307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     27803832                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.047765                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.060849                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.052991                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.047765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.060849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.052991                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.047765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.060849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.052991                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35685.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39558.006424                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37942.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40811.253659                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39833.570201                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35685.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39558.006424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37942.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40811.253659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39833.570201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35685.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39558.006424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37942.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40811.253659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39833.570201                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975269                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001571845                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821039.718182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975269                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1564184                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1564184                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1564184                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1564184                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1564184                       # number of overall hits
system.cpu0.icache.overall_hits::total        1564184                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       488895                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       488895                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       488895                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       488895                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       488895                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       488895                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1564195                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1564195                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1564195                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1564195                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1564195                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1564195                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        44445                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        44445                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        44445                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        44445                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        44445                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        44445                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       424509                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       424509                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       424509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       424509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       424509                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       424509                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42450.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42450.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42450.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42450.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42450.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42450.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9777                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470517                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10033                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17389.665803                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.717600                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.282400                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897334                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102666                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1168779                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1168779                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1631                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1631                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1945466                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1945466                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1945466                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1945466                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37334                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37334                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            5                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37339                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37339                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37339                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37339                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    913109310                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    913109310                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       216211                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       216211                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    913325521                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    913325521                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    913325521                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    913325521                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206113                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206113                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982805                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982805                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982805                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982805                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030954                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030954                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018831                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018831                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018831                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018831                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 24457.848342                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24457.848342                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 43242.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43242.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 24460.363722                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24460.363722                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 24460.363722                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24460.363722                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3571                       # number of writebacks
system.cpu0.dcache.writebacks::total             3571                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27557                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27557                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27562                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27562                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27562                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27562                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9777                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9777                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9777                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9777                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9777                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9777                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    116268100                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    116268100                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    116268100                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    116268100                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    116268100                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    116268100                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008106                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008106                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004931                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004931                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004931                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004931                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 11892.001636                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11892.001636                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 11892.001636                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11892.001636                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 11892.001636                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11892.001636                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.962347                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1007963783                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181739.790043                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.962347                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025581                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1613218                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1613218                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1613218                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1613218                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1613218                       # number of overall hits
system.cpu1.icache.overall_hits::total        1613218                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       855384                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       855384                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       855384                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       855384                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       855384                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       855384                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1613236                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1613236                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1613236                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1613236                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1613236                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1613236                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47521.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47521.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47521.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47521.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47521.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47521.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       732221                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       732221                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       732221                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       732221                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       732221                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       732221                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45763.812500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45763.812500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45763.812500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45763.812500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45763.812500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45763.812500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3369                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148908604                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3625                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              41078.235586                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   214.384072                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    41.615928                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.837438                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.162562                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1049781                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1049781                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       714667                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        714667                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1728                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1728                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1726                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1726                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1764448                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1764448                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1764448                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1764448                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6855                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6855                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6855                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6855                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6855                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6855                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    155861777                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    155861777                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    155861777                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    155861777                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    155861777                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    155861777                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1056636                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1056636                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       714667                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       714667                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1726                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1726                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1771303                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1771303                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1771303                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1771303                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006488                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006488                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003870                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003870                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003870                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003870                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 22736.947775                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 22736.947775                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 22736.947775                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 22736.947775                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 22736.947775                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 22736.947775                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1129                       # number of writebacks
system.cpu1.dcache.writebacks::total             1129                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3486                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3486                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3486                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3486                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3486                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3486                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3369                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3369                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3369                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3369                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3369                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3369                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     37938899                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     37938899                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     37938899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     37938899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     37938899                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     37938899                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003188                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003188                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001902                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001902                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001902                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001902                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11261.175126                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11261.175126                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11261.175126                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11261.175126                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11261.175126                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11261.175126                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
