{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1758447695492 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ecc EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"ecc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1758447695511 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1758447695555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1758447695555 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1758447695646 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1758447695654 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1758447695910 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1758447695910 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1758447695910 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1758447695910 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1758447695915 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1758447695915 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1758447695915 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1758447695915 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1758447695915 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1758447695943 ""}
{ "Info" "ISTA_SDC_FOUND" "ecc.sdc " "Reading SDC File: 'ecc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1758447696370 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50 (Rise) clk_50 (Rise) setup and hold " "From clk_50 (Rise) to clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1758447696427 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) spi_clk (Rise) setup and hold " "From spi_clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1758447696427 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Fall) spi_clk (Rise) setup and hold " "From spi_clk (Fall) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1758447696427 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) spi_clk (Fall) setup and hold " "From spi_clk (Rise) to spi_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1758447696427 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1758447696427 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1758447696428 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1758447696428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1758447696428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1758447696428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      spi_clk " " 100.000      spi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1758447696428 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1758447696428 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1758447696620 ""}  } { { "../rtl/spi_ecc_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/spi_ecc_128bit.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 6185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1758447696620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_clk~input (placed in PIN 10 (DIFFIO_L4p, DQS0L/CQ1L,DPCLK0)) " "Automatically promoted node spi_clk~input (placed in PIN 10 (DIFFIO_L4p, DQS0L/CQ1L,DPCLK0))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1758447696620 ""}  } { { "../rtl/spi_ecc_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/spi_ecc_128bit.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 6183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1758447696620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1758447696621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecc_top_128bit:ecc_core\|reg_rst " "Destination node ecc_top_128bit:ecc_core\|reg_rst" {  } { { "../rtl/ecc_top_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/ecc_top_128bit.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 2524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1758447696621 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1758447696621 ""}  } { { "../rtl/spi_ecc_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/spi_ecc_128bit.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 6186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1758447696621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ecc_top_128bit:ecc_core\|reg_rst  " "Automatically promoted node ecc_top_128bit:ecc_core\|reg_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1758447696621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecc_top_128bit:ecc_core\|main_128bit:main_ins\|cnt128\[0\] " "Destination node ecc_top_128bit:ecc_core\|main_128bit:main_ins\|cnt128\[0\]" {  } { { "../rtl/main_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/main_128bit.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 1754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1758447696621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecc_top_128bit:ecc_core\|main_128bit:main_ins\|cnt128\[1\] " "Destination node ecc_top_128bit:ecc_core\|main_128bit:main_ins\|cnt128\[1\]" {  } { { "../rtl/main_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/main_128bit.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 2124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1758447696621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecc_top_128bit:ecc_core\|main_128bit:main_ins\|cnt128\[2\] " "Destination node ecc_top_128bit:ecc_core\|main_128bit:main_ins\|cnt128\[2\]" {  } { { "../rtl/main_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/main_128bit.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 2125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1758447696621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecc_top_128bit:ecc_core\|main_128bit:main_ins\|cnt128\[3\] " "Destination node ecc_top_128bit:ecc_core\|main_128bit:main_ins\|cnt128\[3\]" {  } { { "../rtl/main_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/main_128bit.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 2126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1758447696621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecc_top_128bit:ecc_core\|main_128bit:main_ins\|cnt128\[4\] " "Destination node ecc_top_128bit:ecc_core\|main_128bit:main_ins\|cnt128\[4\]" {  } { { "../rtl/main_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/main_128bit.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 2127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1758447696621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecc_top_128bit:ecc_core\|main_128bit:main_ins\|cnt128\[5\] " "Destination node ecc_top_128bit:ecc_core\|main_128bit:main_ins\|cnt128\[5\]" {  } { { "../rtl/main_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/main_128bit.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 2128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1758447696621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecc_top_128bit:ecc_core\|main_128bit:main_ins\|cnt128\[6\] " "Destination node ecc_top_128bit:ecc_core\|main_128bit:main_ins\|cnt128\[6\]" {  } { { "../rtl/main_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/main_128bit.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 2129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1758447696621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecc_top_128bit:ecc_core\|main_128bit:main_ins\|state~8 " "Destination node ecc_top_128bit:ecc_core\|main_128bit:main_ins\|state~8" {  } { { "../rtl/main_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/main_128bit.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 3807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1758447696621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecc_top_128bit:ecc_core\|main_128bit:main_ins\|state~12 " "Destination node ecc_top_128bit:ecc_core\|main_128bit:main_ins\|state~12" {  } { { "../rtl/main_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/main_128bit.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 3811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1758447696621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ecc_top_128bit:ecc_core\|main_128bit:main_ins\|state~13 " "Destination node ecc_top_128bit:ecc_core\|main_128bit:main_ins\|state~13" {  } { { "../rtl/main_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/main_128bit.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 3812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1758447696621 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1758447696621 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1758447696621 ""}  } { { "../rtl/ecc_top_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/ecc_top_128bit.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 2524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1758447696621 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1758447696953 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1758447696958 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1758447696958 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1758447696963 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1758447696970 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1758447696978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1758447696978 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1758447696982 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1758447697129 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 I/O Output Buffer " "Packed 1 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1758447697133 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "1 " "Created 1 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1758447697133 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1758447697133 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1758447697211 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1758447697780 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1758447697808 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1758447697825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1758447698327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1758447698823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1758447698853 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1758447699516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1758447699516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1758447699905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1758447701100 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1758447701100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1758447701273 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1758447701273 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1758447701273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1758447701276 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.88 " "Total time spent on timing analysis during the Fitter is 0.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1758447701408 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1758447701428 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1758447701763 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1758447701764 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1758447702210 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1758447703001 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_clk 3.3-V LVTTL 10 " "Pin spi_clk uses I/O standard 3.3-V LVTTL at 10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { spi_clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_clk" } } } } { "../rtl/spi_ecc_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/spi_ecc_128bit.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1758447703229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_cs_n 3.3-V LVTTL 31 " "Pin spi_cs_n uses I/O standard 3.3-V LVTTL at 31" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { spi_cs_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_cs_n" } } } } { "../rtl/spi_ecc_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/spi_ecc_128bit.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1758447703229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../rtl/spi_ecc_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/spi_ecc_128bit.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1758447703229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL 25 " "Pin rst_n uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "../rtl/spi_ecc_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/spi_ecc_128bit.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1758447703229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enable_gpio 3.3-V LVTTL 28 " "Pin enable_gpio uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enable_gpio } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enable_gpio" } } } } { "../rtl/spi_ecc_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/spi_ecc_128bit.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1758447703229 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_mosi 3.3-V LVTTL 11 " "Pin spi_mosi uses I/O standard 3.3-V LVTTL at 11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { spi_mosi } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_mosi" } } } } { "../rtl/spi_ecc_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/spi_ecc_128bit.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1758447703229 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1758447703229 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/output_files/ecc.fit.smsg " "Generated suppressed messages file C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/output_files/ecc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1758447703443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5264 " "Peak virtual memory: 5264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758447703978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 21 16:41:43 2025 " "Processing ended: Sun Sep 21 16:41:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758447703978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758447703978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758447703978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1758447703978 ""}
