{
  "vertices": [
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=24 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 00",
      "timestamp": 24,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 30,
      "char": 19,
      "name": "cond_on_[io.w_en] at t=19 (vectors.test.scala:30)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.pred_io_w_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 19,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=31 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 31,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=2 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 2,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 54,
      "char": 23,
      "name": "connect_regfile.io.w_data at t=31 (vectors.test.scala:54)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_data"
      },
      "sim_data": "IO[UInt<32>] 00000000000000000000000000001000",
      "timestamp": 31,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 51,
      "char": 23,
      "name": "connect_regfile.io.w_addr at t=3 (vectors.test.scala:51)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_addr"
      },
      "sim_data": "IO[UInt<2>] 11",
      "timestamp": 3,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=26 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 26,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 52,
      "char": 21,
      "name": "connect_regfile.io.w_en at t=23 (vectors.test.scala:52)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 23,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 54,
      "char": 23,
      "name": "connect_regfile.io.w_data at t=23 (vectors.test.scala:54)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_data"
      },
      "sim_data": "IO[UInt<32>] 00000000000000000000000000000110",
      "timestamp": 23,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 52,
      "char": 21,
      "name": "connect_regfile.io.w_en at t=7 (vectors.test.scala:52)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 7,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=7 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 7,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=15 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 11",
      "timestamp": 15,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 51,
      "char": 23,
      "name": "connect_regfile.io.w_addr at t=35 (vectors.test.scala:51)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_addr"
      },
      "sim_data": "IO[UInt<2>] 11",
      "timestamp": 35,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=36 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 36,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=16 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 00",
      "timestamp": 16,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=0 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 0",
      "timestamp": 0,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=11 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 11,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 50,
      "char": 23,
      "name": "connect_regfile.io.r_addr at t=31 (vectors.test.scala:50)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_addr"
      },
      "sim_data": "IO[UInt<2>] xx",
      "timestamp": 31,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=26 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 26,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=20 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 20,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=13 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 13,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 52,
      "char": 21,
      "name": "connect_regfile.io.w_en at t=35 (vectors.test.scala:52)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 35,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=25 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 25,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=23 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 11",
      "timestamp": 23,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=14 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 14,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=1 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 01",
      "timestamp": 1,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=13 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 13,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 31,
      "char": 28,
      "name": "connect_registers.3 at t=36 (vectors.test.scala:31)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "regfile.registers",
        "fieldPath": "3"
      },
      "sim_data": "Reg[UInt<32>[4]] 00000000000000000000000000001001",
      "timestamp": 36,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 54,
      "char": 23,
      "name": "connect_regfile.io.w_data at t=7 (vectors.test.scala:54)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_data"
      },
      "sim_data": "IO[UInt<32>] 00000000000000000000000000000010",
      "timestamp": 7,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 50,
      "char": 23,
      "name": "connect_regfile.io.r_addr at t=3 (vectors.test.scala:50)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_addr"
      },
      "sim_data": "IO[UInt<2>] xx",
      "timestamp": 3,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=25 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 25,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=33 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 33,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 51,
      "char": 23,
      "name": "connect_regfile.io.w_addr at t=7 (vectors.test.scala:51)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_addr"
      },
      "sim_data": "IO[UInt<2>] 11",
      "timestamp": 7,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=26 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 10",
      "timestamp": 26,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=23 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 23,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=4 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 4,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=4 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 00",
      "timestamp": 4,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 31,
      "char": 28,
      "name": "connect_registers.3 at t=8 (vectors.test.scala:31)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "regfile.registers",
        "fieldPath": "3"
      },
      "sim_data": "Reg[UInt<32>[4]] 00000000000000000000000000000010",
      "timestamp": 8,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=33 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 01",
      "timestamp": 33,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=22 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 22,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 34,
      "char": 15,
      "name": "connect_io.r_data at t=39 (vectors.test.scala:34)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_data"
      },
      "sim_data": "IO[UInt<32>] 00000000000000000000000000001001",
      "timestamp": 39,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=8 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 00",
      "timestamp": 8,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 54,
      "char": 23,
      "name": "connect_regfile.io.w_data at t=19 (vectors.test.scala:54)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_data"
      },
      "sim_data": "IO[UInt<32>] 00000000000000000000000000000101",
      "timestamp": 19,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=20 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 00",
      "timestamp": 20,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=5 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 01",
      "timestamp": 5,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=15 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 15,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=17 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 17,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=30 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 30,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=39 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 11",
      "timestamp": 39,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=33 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 33,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=34 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 34,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=5 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 5,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=2 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 10",
      "timestamp": 2,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=5 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 5,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=1 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 1,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=22 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 22,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 44,
      "char": 26,
      "name": "defreg_counter at t=0 (vectors.test.scala:44)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 00",
      "timestamp": 0,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 52,
      "char": 21,
      "name": "connect_regfile.io.w_en at t=27 (vectors.test.scala:52)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 27,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 50,
      "char": 23,
      "name": "connect_regfile.io.r_addr at t=27 (vectors.test.scala:50)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_addr"
      },
      "sim_data": "IO[UInt<2>] xx",
      "timestamp": 27,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 31,
      "char": 28,
      "name": "connect_registers.3 at t=12 (vectors.test.scala:31)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "regfile.registers",
        "fieldPath": "3"
      },
      "sim_data": "Reg[UInt<32>[4]] 00000000000000000000000000000011",
      "timestamp": 12,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 31,
      "char": 28,
      "name": "connect_registers.3 at t=4 (vectors.test.scala:31)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "regfile.registers",
        "fieldPath": "3"
      },
      "sim_data": "Reg[UInt<32>[4]] 00000000000000000000000000000001",
      "timestamp": 4,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=8 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 8,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 50,
      "char": 23,
      "name": "connect_regfile.io.r_addr at t=35 (vectors.test.scala:50)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_addr"
      },
      "sim_data": "IO[UInt<2>] xx",
      "timestamp": 35,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=22 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 10",
      "timestamp": 22,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=35 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 11",
      "timestamp": 35,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 30,
      "char": 19,
      "name": "cond_on_[io.w_en] at t=31 (vectors.test.scala:30)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.pred_io_w_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 31,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 54,
      "char": 23,
      "name": "connect_regfile.io.w_data at t=3 (vectors.test.scala:54)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_data"
      },
      "sim_data": "IO[UInt<32>] 00000000000000000000000000000001",
      "timestamp": 3,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=28 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 00",
      "timestamp": 28,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=15 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 15,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 50,
      "char": 23,
      "name": "connect_regfile.io.r_addr at t=15 (vectors.test.scala:50)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_addr"
      },
      "sim_data": "IO[UInt<2>] xx",
      "timestamp": 15,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=37 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 37,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=6 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 10",
      "timestamp": 6,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=3 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 3,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=30 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 10",
      "timestamp": 30,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=20 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 20,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 34,
      "char": 15,
      "name": "connect_io.r_data at t=31 (vectors.test.scala:34)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_data"
      },
      "sim_data": "IO[UInt<32>] 00000000000000000000000000000111",
      "timestamp": 31,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=6 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 6,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=14 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 10",
      "timestamp": 14,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 54,
      "char": 23,
      "name": "connect_regfile.io.w_data at t=15 (vectors.test.scala:54)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_data"
      },
      "sim_data": "IO[UInt<32>] 00000000000000000000000000000100",
      "timestamp": 15,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=27 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 11",
      "timestamp": 27,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 54,
      "char": 23,
      "name": "connect_regfile.io.w_data at t=11 (vectors.test.scala:54)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_data"
      },
      "sim_data": "IO[UInt<32>] 00000000000000000000000000000011",
      "timestamp": 11,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=38 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 38,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 56,
      "char": 12,
      "name": "connect_io.res at t=39 (vectors.test.scala:56)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "res"
      },
      "sim_data": "IO[UInt<32>] 00000000000000000000000000001001",
      "timestamp": 39,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=29 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 01",
      "timestamp": 29,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=21 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 01",
      "timestamp": 21,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 30,
      "char": 19,
      "name": "cond_on_[io.w_en] at t=15 (vectors.test.scala:30)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.pred_io_w_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 15,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=9 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 01",
      "timestamp": 9,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 50,
      "char": 23,
      "name": "connect_regfile.io.r_addr at t=23 (vectors.test.scala:50)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_addr"
      },
      "sim_data": "IO[UInt<2>] xx",
      "timestamp": 23,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=34 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 34,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=25 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 01",
      "timestamp": 25,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=7 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 7,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 34,
      "char": 15,
      "name": "connect_io.r_data at t=23 (vectors.test.scala:34)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_data"
      },
      "sim_data": "IO[UInt<32>] 00000000000000000000000000000101",
      "timestamp": 23,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=36 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 36,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 54,
      "char": 23,
      "name": "connect_regfile.io.w_data at t=27 (vectors.test.scala:54)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_data"
      },
      "sim_data": "IO[UInt<32>] 00000000000000000000000000000111",
      "timestamp": 27,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 50,
      "char": 23,
      "name": "connect_regfile.io.r_addr at t=39 (vectors.test.scala:50)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_addr"
      },
      "sim_data": "IO[UInt<2>] xx",
      "timestamp": 39,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 31,
      "char": 28,
      "name": "connect_registers.3 at t=32 (vectors.test.scala:31)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "regfile.registers",
        "fieldPath": "3"
      },
      "sim_data": "Reg[UInt<32>[4]] 00000000000000000000000000001000",
      "timestamp": 32,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 52,
      "char": 21,
      "name": "connect_regfile.io.w_en at t=3 (vectors.test.scala:52)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 3,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=16 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 16,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=27 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 27,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 30,
      "char": 19,
      "name": "cond_on_[io.w_en] at t=35 (vectors.test.scala:30)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.pred_io_w_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 35,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=19 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 19,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=17 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 17,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=19 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 19,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=28 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 28,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=18 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 18,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 51,
      "char": 23,
      "name": "connect_regfile.io.w_addr at t=19 (vectors.test.scala:51)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_addr"
      },
      "sim_data": "IO[UInt<2>] 11",
      "timestamp": 19,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=35 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 35,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=13 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 01",
      "timestamp": 13,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=11 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 11",
      "timestamp": 11,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=11 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 11,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=1 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 1,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=16 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 16,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=18 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 18,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 34,
      "char": 15,
      "name": "connect_io.r_data at t=19 (vectors.test.scala:34)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_data"
      },
      "sim_data": "IO[UInt<32>] 00000000000000000000000000000100",
      "timestamp": 19,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 34,
      "char": 15,
      "name": "connect_io.r_data at t=3 (vectors.test.scala:34)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_data"
      },
      "sim_data": "IO[UInt<32>] 00000000000000000000000000000000",
      "timestamp": 3,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=12 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 12,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 30,
      "char": 19,
      "name": "cond_on_[io.w_en] at t=11 (vectors.test.scala:30)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.pred_io_w_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 11,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 52,
      "char": 21,
      "name": "connect_regfile.io.w_en at t=11 (vectors.test.scala:52)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 11,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=8 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 8,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=4 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 4,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 30,
      "char": 19,
      "name": "cond_on_[io.w_en] at t=23 (vectors.test.scala:30)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.pred_io_w_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 23,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=35 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 35,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=10 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 10,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 31,
      "char": 28,
      "name": "connect_registers.3 at t=16 (vectors.test.scala:31)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "regfile.registers",
        "fieldPath": "3"
      },
      "sim_data": "Reg[UInt<32>[4]] 00000000000000000000000000000100",
      "timestamp": 16,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=7 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 11",
      "timestamp": 7,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=36 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 00",
      "timestamp": 36,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=37 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 01",
      "timestamp": 37,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=12 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 12,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=0 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 0",
      "timestamp": 0,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 34,
      "char": 15,
      "name": "connect_io.r_data at t=35 (vectors.test.scala:34)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_data"
      },
      "sim_data": "IO[UInt<32>] 00000000000000000000000000001000",
      "timestamp": 35,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=3 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 3,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=38 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 38,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=29 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 29,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 52,
      "char": 21,
      "name": "connect_regfile.io.w_en at t=31 (vectors.test.scala:52)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 31,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=10 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 10",
      "timestamp": 10,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=29 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 29,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 31,
      "char": 28,
      "name": "connect_registers.3 at t=20 (vectors.test.scala:31)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "regfile.registers",
        "fieldPath": "3"
      },
      "sim_data": "Reg[UInt<32>[4]] 00000000000000000000000000000101",
      "timestamp": 20,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=37 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 37,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=9 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 9,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 51,
      "char": 23,
      "name": "connect_regfile.io.w_addr at t=23 (vectors.test.scala:51)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_addr"
      },
      "sim_data": "IO[UInt<2>] 11",
      "timestamp": 23,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 52,
      "char": 21,
      "name": "connect_regfile.io.w_en at t=15 (vectors.test.scala:52)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 15,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 30,
      "char": 19,
      "name": "cond_on_[io.w_en] at t=27 (vectors.test.scala:30)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.pred_io_w_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 27,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=9 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 9,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=32 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 32,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=19 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 11",
      "timestamp": 19,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=18 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 10",
      "timestamp": 18,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 50,
      "char": 23,
      "name": "connect_regfile.io.r_addr at t=19 (vectors.test.scala:50)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_addr"
      },
      "sim_data": "IO[UInt<2>] xx",
      "timestamp": 19,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=34 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 10",
      "timestamp": 34,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 51,
      "char": 23,
      "name": "connect_regfile.io.w_addr at t=15 (vectors.test.scala:51)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_addr"
      },
      "sim_data": "IO[UInt<2>] 11",
      "timestamp": 15,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 51,
      "char": 23,
      "name": "connect_regfile.io.w_addr at t=11 (vectors.test.scala:51)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_addr"
      },
      "sim_data": "IO[UInt<2>] 11",
      "timestamp": 11,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=12 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 00",
      "timestamp": 12,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 54,
      "char": 23,
      "name": "connect_regfile.io.w_data at t=35 (vectors.test.scala:54)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_data"
      },
      "sim_data": "IO[UInt<32>] 00000000000000000000000000001001",
      "timestamp": 35,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 34,
      "char": 15,
      "name": "connect_io.r_data at t=7 (vectors.test.scala:34)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_data"
      },
      "sim_data": "IO[UInt<32>] 00000000000000000000000000000001",
      "timestamp": 7,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=23 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 23,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 30,
      "char": 19,
      "name": "cond_on_[io.w_en] at t=7 (vectors.test.scala:30)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.pred_io_w_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 7,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 28,
      "char": 36,
      "name": "vectors.test.scala:28",
      "kind": "Connection",
      "clocked": false,
      "related_signal": null,
      "sim_data": null,
      "timestamp": 0,
      "is_chisel_assignment": false
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 31,
      "char": 28,
      "name": "connect_registers.3 at t=28 (vectors.test.scala:31)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "regfile.registers",
        "fieldPath": "3"
      },
      "sim_data": "Reg[UInt<32>[4]] 00000000000000000000000000000111",
      "timestamp": 28,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 28,
      "char": 28,
      "name": "defreg_registers.3 at t=0 (vectors.test.scala:28)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "regfile.registers",
        "fieldPath": "3"
      },
      "sim_data": "Reg[UInt<32>[4]] 00000000000000000000000000000000",
      "timestamp": 0,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 51,
      "char": 23,
      "name": "connect_regfile.io.w_addr at t=27 (vectors.test.scala:51)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_addr"
      },
      "sim_data": "IO[UInt<2>] 11",
      "timestamp": 27,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=17 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 01",
      "timestamp": 17,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=2 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 2,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 51,
      "char": 23,
      "name": "connect_regfile.io.w_addr at t=31 (vectors.test.scala:51)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_addr"
      },
      "sim_data": "IO[UInt<2>] 11",
      "timestamp": 31,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 34,
      "char": 15,
      "name": "connect_io.r_data at t=27 (vectors.test.scala:34)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_data"
      },
      "sim_data": "IO[UInt<32>] 00000000000000000000000000000110",
      "timestamp": 27,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=3 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 11",
      "timestamp": 3,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 52,
      "char": 21,
      "name": "connect_regfile.io.w_en at t=19 (vectors.test.scala:52)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 19,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 34,
      "char": 15,
      "name": "connect_io.r_data at t=15 (vectors.test.scala:34)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_data"
      },
      "sim_data": "IO[UInt<32>] 00000000000000000000000000000011",
      "timestamp": 15,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=6 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 6,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=24 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 24,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 34,
      "char": 15,
      "name": "connect_io.r_data at t=11 (vectors.test.scala:34)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_data"
      },
      "sim_data": "IO[UInt<32>] 00000000000000000000000000000010",
      "timestamp": 11,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 30,
      "char": 19,
      "name": "cond_on_[io.w_en] at t=3 (vectors.test.scala:30)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.pred_io_w_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 3,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=38 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 10",
      "timestamp": 38,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=32 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 00",
      "timestamp": 32,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=21 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 21,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=24 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 24,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter at t=31 (vectors.test.scala:47)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "sim_data": "Reg[UInt<2>] 11",
      "timestamp": 31,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 31,
      "char": 28,
      "name": "connect_registers.3 at t=24 (vectors.test.scala:31)",
      "kind": "Connection",
      "clocked": true,
      "related_signal": {
        "signalPath": "regfile.registers",
        "fieldPath": "3"
      },
      "sim_data": "Reg[UInt<32>[4]] 00000000000000000000000000000110",
      "timestamp": 24,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=32 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 32,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=27 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 27,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 50,
      "char": 23,
      "name": "connect_regfile.io.r_addr at t=11 (vectors.test.scala:50)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_addr"
      },
      "sim_data": "IO[UInt<2>] xx",
      "timestamp": 11,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en at t=14 (vectors.test.scala:38)",
      "kind": "IO",
      "clocked": false,
      "related_signal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "sim_data": "IO[Bool] 1",
      "timestamp": 14,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=31 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 31,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=28 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 28,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=10 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 10,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=30 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 30,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en] at t=21 (vectors.test.scala:46)",
      "kind": "ControlFlow",
      "clocked": false,
      "related_signal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "sim_data": "logic 1",
      "timestamp": 21,
      "is_chisel_assignment": true
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 50,
      "char": 23,
      "name": "connect_regfile.io.r_addr at t=7 (vectors.test.scala:50)",
      "kind": "Connection",
      "clocked": false,
      "related_signal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_addr"
      },
      "sim_data": "IO[UInt<2>] xx",
      "timestamp": 7,
      "is_chisel_assignment": true
    }
  ],
  "edges": [
    {
      "from": 175,
      "to": 8,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 147,
      "to": 31,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 9,
      "to": 90,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 152,
      "to": 185,
      "kind": "Index",
      "clocked": false
    },
    {
      "from": 157,
      "to": 155,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 37,
      "to": 28,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 101,
      "to": 46,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 136,
      "to": 105,
      "kind": "Index",
      "clocked": true
    },
    {
      "from": 158,
      "to": 79,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 73,
      "to": 83,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 162,
      "to": 58,
      "kind": "Index",
      "clocked": false
    },
    {
      "from": 85,
      "to": 140,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 94,
      "to": 48,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 182,
      "to": 122,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 107,
      "to": 150,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 22,
      "to": 30,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 174,
      "to": 73,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 161,
      "to": 174,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 53,
      "to": 51,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 147,
      "to": 38,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 36,
      "to": 130,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 52,
      "to": 25,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 136,
      "to": 42,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 60,
      "to": 169,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 146,
      "to": 144,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 83,
      "to": 67,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 19,
      "to": 74,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 11,
      "to": 77,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 0,
      "to": 23,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 145,
      "to": 101,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 16,
      "to": 109,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 69,
      "to": 11,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 156,
      "to": 141,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 83,
      "to": 181,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 10,
      "to": 90,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 163,
      "to": 3,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 95,
      "to": 4,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 144,
      "to": 112,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 126,
      "to": 125,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 91,
      "to": 136,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 48,
      "to": 81,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 11,
      "to": 24,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 126,
      "to": 92,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 0,
      "to": 153,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 84,
      "to": 19,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 153,
      "to": 34,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 171,
      "to": 174,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 33,
      "to": 89,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 89,
      "to": 167,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 121,
      "to": 106,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 107,
      "to": 115,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 73,
      "to": 135,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 43,
      "to": 144,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 130,
      "to": 72,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 62,
      "to": 64,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 37,
      "to": 154,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 93,
      "to": 162,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 67,
      "to": 177,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 100,
      "to": 102,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 33,
      "to": 22,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 23,
      "to": 39,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 174,
      "to": 183,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 41,
      "to": 124,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 137,
      "to": 70,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 124,
      "to": 166,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 36,
      "to": 163,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 52,
      "to": 110,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 86,
      "to": 41,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 125,
      "to": 121,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 14,
      "to": 68,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 7,
      "to": 34,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 165,
      "to": 69,
      "kind": "Index",
      "clocked": false
    },
    {
      "from": 5,
      "to": 163,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 64,
      "to": 88,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 89,
      "to": 0,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 114,
      "to": 157,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 129,
      "to": 95,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 17,
      "to": 174,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 79,
      "to": 6,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 59,
      "to": 116,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 120,
      "to": 7,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 44,
      "to": 119,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 183,
      "to": 47,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 77,
      "to": 26,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 171,
      "to": 180,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 60,
      "to": 66,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 3,
      "to": 160,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 95,
      "to": 65,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 164,
      "to": 102,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 113,
      "to": 123,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 84,
      "to": 43,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 111,
      "to": 97,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 115,
      "to": 127,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 43,
      "to": 100,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 40,
      "to": 94,
      "kind": "Index",
      "clocked": false
    },
    {
      "from": 170,
      "to": 137,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 124,
      "to": 71,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 27,
      "to": 151,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 27,
      "to": 99,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 38,
      "to": 171,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 41,
      "to": 10,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 4,
      "to": 75,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 141,
      "to": 57,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 136,
      "to": 1,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 177,
      "to": 98,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 159,
      "to": 111,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 42,
      "to": 113,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 148,
      "to": 11,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 117,
      "to": 109,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 118,
      "to": 61,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 181,
      "to": 103,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 108,
      "to": 182,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 168,
      "to": 178,
      "kind": "Index",
      "clocked": false
    },
    {
      "from": 185,
      "to": 124,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 64,
      "to": 147,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 108,
      "to": 134,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 170,
      "to": 126,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 71,
      "to": 53,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 150,
      "to": 16,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 86,
      "to": 118,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 168,
      "to": 37,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 134,
      "to": 86,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 152,
      "to": 60,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 96,
      "to": 72,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 156,
      "to": 93,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 48,
      "to": 170,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 142,
      "to": 138,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 99,
      "to": 21,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 40,
      "to": 27,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 21,
      "to": 106,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 133,
      "to": 2,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 8,
      "to": 91,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 63,
      "to": 184,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 150,
      "to": 108,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 163,
      "to": 52,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 175,
      "to": 139,
      "kind": "Index",
      "clocked": true
    },
    {
      "from": 139,
      "to": 23,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 135,
      "to": 132,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 143,
      "to": 176,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 25,
      "to": 15,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 178,
      "to": 108,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 66,
      "to": 114,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 144,
      "to": 145,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 123,
      "to": 78,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 169,
      "to": 96,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 110,
      "to": 54,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 167,
      "to": 173,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 95,
      "to": 161,
      "kind": "Index",
      "clocked": true
    },
    {
      "from": 145,
      "to": 159,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 112,
      "to": 104,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 65,
      "to": 133,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 134,
      "to": 142,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 57,
      "to": 98,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 38,
      "to": 143,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 59,
      "to": 149,
      "kind": "Index",
      "clocked": true
    },
    {
      "from": 116,
      "to": 117,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 80,
      "to": 168,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 15,
      "to": 128,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 81,
      "to": 131,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 68,
      "to": 45,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 88,
      "to": 50,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 175,
      "to": 120,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 60,
      "to": 5,
      "kind": "Index",
      "clocked": true
    },
    {
      "from": 114,
      "to": 29,
      "kind": "Index",
      "clocked": false
    },
    {
      "from": 32,
      "to": 124,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 156,
      "to": 158,
      "kind": "Index",
      "clocked": true
    },
    {
      "from": 31,
      "to": 49,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 67,
      "to": 79,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 37,
      "to": 32,
      "kind": "Index",
      "clocked": true
    },
    {
      "from": 27,
      "to": 12,
      "kind": "Index",
      "clocked": true
    },
    {
      "from": 71,
      "to": 44,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 113,
      "to": 146,
      "kind": "Index",
      "clocked": false
    },
    {
      "from": 123,
      "to": 148,
      "kind": "Index",
      "clocked": true
    },
    {
      "from": 6,
      "to": 18,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 165,
      "to": 59,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 184,
      "to": 172,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 149,
      "to": 108,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 105,
      "to": 144,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 23,
      "to": 63,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 82,
      "to": 40,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 123,
      "to": 85,
      "kind": "Conditional",
      "clocked": true
    },
    {
      "from": 28,
      "to": 152,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 125,
      "to": 64,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 58,
      "to": 79,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 29,
      "to": 163,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 77,
      "to": 107,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 59,
      "to": 80,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 154,
      "to": 9,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 140,
      "to": 45,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 44,
      "to": 36,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 162,
      "to": 175,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 91,
      "to": 87,
      "kind": "Index",
      "clocked": false
    },
    {
      "from": 26,
      "to": 20,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 151,
      "to": 129,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 166,
      "to": 76,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 14,
      "to": 11,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 12,
      "to": 64,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 63,
      "to": 84,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 75,
      "to": 156,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 92,
      "to": 13,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 24,
      "to": 179,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 79,
      "to": 33,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 119,
      "to": 35,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 25,
      "to": 56,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 180,
      "to": 2,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 129,
      "to": 62,
      "kind": "Index",
      "clocked": false
    },
    {
      "from": 75,
      "to": 17,
      "kind": "Index",
      "clocked": false
    },
    {
      "from": 159,
      "to": 14,
      "kind": "Data",
      "clocked": true
    },
    {
      "from": 87,
      "to": 23,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 39,
      "to": 55,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 1,
      "to": 164,
      "kind": "Data",
      "clocked": false
    },
    {
      "from": 78,
      "to": 165,
      "kind": "Data",
      "clocked": false
    }
  ]
}