
*** Running vivado
    with args -log Layernorm_cal_var_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Layernorm_cal_var_top_0_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Oct 30 19:37:57 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Layernorm_cal_var_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alhua/vivado/Vivado/2024.2/data/ip'.
Command: synth_design -top Layernorm_cal_var_top_0_0 -part xc7z010iclg225-1L -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13674
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1927.727 ; gain = 418.828 ; free physical = 1109 ; free virtual = 6156
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'top_valid', assumed default net type 'wire' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/cal_var_top.v:41]
INFO: [Synth 8-11241] undeclared symbol 'top_ready', assumed default net type 'wire' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/cal_var_top.v:58]
INFO: [Synth 8-6157] synthesizing module 'Layernorm_cal_var_top_0_0' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.gen/sources_1/bd/Layernorm/ip/Layernorm_cal_var_top_0_0/synth/Layernorm_cal_var_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cal_var_top' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/cal_var_top.v:25]
INFO: [Synth 8-6157] synthesizing module 'bf_sub' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.runs/Layernorm_cal_var_top_0_0_synth_1/.Xil/Vivado-13404-Hua/realtime/bf_sub_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bf_sub' (0#1) [/home/alhua/VivadoProject/Laynernorm/Laynernorm.runs/Layernorm_cal_var_top_0_0_synth_1/.Xil/Vivado-13404-Hua/realtime/bf_sub_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'var_fifo' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/var_fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'align_mul' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.runs/Layernorm_cal_var_top_0_0_synth_1/.Xil/Vivado-13404-Hua/realtime/align_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'align_mul' (0#1) [/home/alhua/VivadoProject/Laynernorm/Laynernorm.runs/Layernorm_cal_var_top_0_0_synth_1/.Xil/Vivado-13404-Hua/realtime/align_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'var_fifo' (0#1) [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/var_fifo.v:23]
WARNING: [Synth 8-7071] port 'M_AXIS_TLAST' of module 'var_fifo' is unconnected for instance 'fifo_uv' [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/cal_var_top.v:77]
WARNING: [Synth 8-7023] instance 'fifo_uv' of module 'var_fifo' has 9 connections declared, but only 8 given [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/cal_var_top.v:77]
INFO: [Synth 8-6155] done synthesizing module 'cal_var_top' (0#1) [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/cal_var_top.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Layernorm_cal_var_top_0_0' (0#1) [/home/alhua/VivadoProject/Laynernorm/Laynernorm.gen/sources_1/bd/Layernorm/ip/Layernorm_cal_var_top_0_0/synth/Layernorm_cal_var_top_0_0.v:53]
WARNING: [Synth 8-3848] Net M_AXIS_TLAST in module/entity var_fifo does not have driver. [/home/alhua/VivadoProject/Laynernorm/Laynernorm.srcs/sources_1/new/var_fifo.v:33]
WARNING: [Synth 8-7129] Port M_AXIS_TLAST in module var_fifo is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2000.664 ; gain = 491.766 ; free physical = 853 ; free virtual = 5897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2018.477 ; gain = 509.578 ; free physical = 851 ; free virtual = 5895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2018.477 ; gain = 509.578 ; free physical = 851 ; free virtual = 5895
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2018.477 ; gain = 0.000 ; free physical = 848 ; free virtual = 5891
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/Laynernorm.gen/sources_1/ip/align_mul/align_mul/align_mul_in_context.xdc] for cell 'inst/fifo_uv/shift_ram_u'
Finished Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/Laynernorm.gen/sources_1/ip/align_mul/align_mul/align_mul_in_context.xdc] for cell 'inst/fifo_uv/shift_ram_u'
Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/cal_var'
Finished Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/MinimumSystem.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/cal_var'
Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/Laynernorm.gen/sources_1/bd/Layernorm/ip/Layernorm_cal_var_top_0_0/Layernorm_cal_var_top_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/Laynernorm.gen/sources_1/bd/Layernorm/ip/Layernorm_cal_var_top_0_0/Layernorm_cal_var_top_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/Laynernorm.runs/Layernorm_cal_var_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alhua/VivadoProject/Laynernorm/Laynernorm.runs/Layernorm_cal_var_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2130.215 ; gain = 0.000 ; free physical = 850 ; free virtual = 5892
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2130.215 ; gain = 0.000 ; free physical = 849 ; free virtual = 5891
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2130.215 ; gain = 621.316 ; free physical = 862 ; free virtual = 5985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg225-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2138.219 ; gain = 629.320 ; free physical = 862 ; free virtual = 5985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/alhua/VivadoProject/Laynernorm/Laynernorm.runs/Layernorm_cal_var_top_0_0_synth_1/dont_touch.xdc, line 12).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fifo_uv/shift_ram_u. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cal_var. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2138.219 ; gain = 629.320 ; free physical = 862 ; free virtual = 5985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2138.219 ; gain = 629.320 ; free physical = 869 ; free virtual = 5995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2138.219 ; gain = 629.320 ; free physical = 949 ; free virtual = 5987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2167.219 ; gain = 658.320 ; free physical = 778 ; free virtual = 5804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2176.234 ; gain = 667.336 ; free physical = 758 ; free virtual = 5784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2177.242 ; gain = 668.344 ; free physical = 753 ; free virtual = 5779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2347.055 ; gain = 838.156 ; free physical = 472 ; free virtual = 5498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2347.055 ; gain = 838.156 ; free physical = 472 ; free virtual = 5498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2347.055 ; gain = 838.156 ; free physical = 472 ; free virtual = 5498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2347.055 ; gain = 838.156 ; free physical = 472 ; free virtual = 5498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2347.055 ; gain = 838.156 ; free physical = 472 ; free virtual = 5498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2347.055 ; gain = 838.156 ; free physical = 472 ; free virtual = 5498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bf_sub        |         1|
|2     |align_mul     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |align_mul |     1|
|2     |bf_sub    |     1|
|3     |LUT1      |     1|
|4     |LUT2      |     2|
|5     |LUT4      |     3|
|6     |FDCE      |     9|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2347.055 ; gain = 838.156 ; free physical = 472 ; free virtual = 5498
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2347.055 ; gain = 726.418 ; free physical = 464 ; free virtual = 5490
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2347.062 ; gain = 838.156 ; free physical = 464 ; free virtual = 5490
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2347.062 ; gain = 0.000 ; free physical = 618 ; free virtual = 5644
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2403.082 ; gain = 0.000 ; free physical = 790 ; free virtual = 5816
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5b1e483a
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2403.082 ; gain = 1024.730 ; free physical = 791 ; free virtual = 5818
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1485.517; main = 1407.757; forked = 208.772
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3146.035; main = 2403.086; forked = 924.789
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.094 ; gain = 0.000 ; free physical = 789 ; free virtual = 5815
INFO: [Common 17-1381] The checkpoint '/home/alhua/VivadoProject/Laynernorm/Laynernorm.runs/Layernorm_cal_var_top_0_0_synth_1/Layernorm_cal_var_top_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Layernorm_cal_var_top_0_0_utilization_synth.rpt -pb Layernorm_cal_var_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 30 19:38:14 2025...
