// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv3_weights_address0,
        conv3_weights_ce0,
        conv3_weights_q0,
        conv3_weights_address1,
        conv3_weights_ce1,
        conv3_weights_q1,
        zext_ln26,
        zext_ln13_1,
        bitcast_ln13,
        select_ln13_1,
        convolution_out,
        convolution_out_ap_vld,
        layer2_output_address0,
        layer2_output_ce0,
        layer2_output_q0,
        grp_fu_112_p_din0,
        grp_fu_112_p_din1,
        grp_fu_112_p_opcode,
        grp_fu_112_p_dout0,
        grp_fu_112_p_ce,
        grp_fu_407_p_din0,
        grp_fu_407_p_din1,
        grp_fu_407_p_dout0,
        grp_fu_407_p_ce,
        grp_fu_411_p_din0,
        grp_fu_411_p_dout0,
        grp_fu_411_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 20'd1;
parameter    ap_ST_fsm_pp0_stage1 = 20'd2;
parameter    ap_ST_fsm_pp0_stage2 = 20'd4;
parameter    ap_ST_fsm_pp0_stage3 = 20'd8;
parameter    ap_ST_fsm_pp0_stage4 = 20'd16;
parameter    ap_ST_fsm_pp0_stage5 = 20'd32;
parameter    ap_ST_fsm_pp0_stage6 = 20'd64;
parameter    ap_ST_fsm_pp0_stage7 = 20'd128;
parameter    ap_ST_fsm_pp0_stage8 = 20'd256;
parameter    ap_ST_fsm_pp0_stage9 = 20'd512;
parameter    ap_ST_fsm_pp0_stage10 = 20'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 20'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 20'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 20'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 20'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 20'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 20'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 20'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 20'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] conv3_weights_address0;
output   conv3_weights_ce0;
input  [31:0] conv3_weights_q0;
output  [9:0] conv3_weights_address1;
output   conv3_weights_ce1;
input  [31:0] conv3_weights_q1;
input  [7:0] zext_ln26;
input  [7:0] zext_ln13_1;
input  [63:0] bitcast_ln13;
input  [7:0] select_ln13_1;
output  [31:0] convolution_out;
output   convolution_out_ap_vld;
output  [20:0] layer2_output_address0;
output   layer2_output_ce0;
input  [31:0] layer2_output_q0;
output  [31:0] grp_fu_112_p_din0;
output  [31:0] grp_fu_112_p_din1;
output  [1:0] grp_fu_112_p_opcode;
input  [31:0] grp_fu_112_p_dout0;
output   grp_fu_112_p_ce;
output  [31:0] grp_fu_407_p_din0;
output  [31:0] grp_fu_407_p_din1;
input  [31:0] grp_fu_407_p_dout0;
output   grp_fu_407_p_ce;
output  [31:0] grp_fu_411_p_din0;
input  [63:0] grp_fu_411_p_dout0;
output   grp_fu_411_p_ce;

reg ap_idle;
reg[9:0] conv3_weights_address0;
reg conv3_weights_ce0;
reg[9:0] conv3_weights_address1;
reg conv3_weights_ce1;
reg convolution_out_ap_vld;
reg[20:0] layer2_output_address0;
reg layer2_output_ce0;

(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state32_pp0_stage11_iter1;
wire    ap_block_pp0_stage11_subdone;
reg   [0:0] icmp_ln26_reg_2453;
reg    ap_condition_exit_pp0_iter0_stage11;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_subdone;
reg   [63:0] reg_286;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state24_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state25_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state27_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
reg   [31:0] reg_290;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state31_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
reg   [31:0] reg_295;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state29_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
reg   [31:0] reg_300;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
reg   [31:0] reg_305;
wire    ap_block_pp0_stage19_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state28_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state21_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [8:0] zext_ln13_1_cast_fu_310_p1;
reg   [8:0] zext_ln13_1_cast_reg_2446;
wire   [0:0] icmp_ln26_fu_341_p2;
wire   [2:0] select_ln26_fu_371_p3;
reg   [2:0] select_ln26_reg_2457;
wire   [5:0] select_ln26_1_fu_379_p3;
reg   [5:0] select_ln26_1_reg_2462;
wire   [9:0] mul_ln33_fu_391_p2;
reg   [9:0] mul_ln33_reg_2468;
wire   [9:0] zext_ln33_3_fu_403_p1;
reg   [9:0] zext_ln33_3_reg_2475;
wire  signed [31:0] sext_ln1432_1_fu_445_p1;
wire   [63:0] select_ln488_7_fu_574_p3;
reg   [63:0] select_ln488_7_reg_2497;
wire   [136:0] zext_ln515_5_fu_606_p1;
reg   [136:0] zext_ln515_5_reg_2502;
wire   [0:0] tmp_19_fu_620_p3;
reg   [0:0] tmp_19_reg_2507;
wire   [136:0] zext_ln18_3_fu_650_p1;
reg   [136:0] zext_ln18_3_reg_2512;
reg   [0:0] tmp_20_reg_2517;
wire  signed [15:0] sext_ln33_fu_698_p1;
reg  signed [15:0] sext_ln33_reg_2522;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state22_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire   [9:0] add_ln33_8_fu_737_p2;
reg   [9:0] add_ln33_8_reg_2540;
wire  signed [31:0] sext_ln1432_2_fu_747_p1;
reg   [31:0] conv3_weights_load_reg_2550;
reg   [31:0] conv3_weights_load_1_reg_2555;
wire  signed [15:0] add_ln33_13_fu_801_p2;
reg  signed [15:0] add_ln33_13_reg_2560;
wire   [12:0] trunc_ln33_2_fu_807_p1;
reg   [12:0] trunc_ln33_2_reg_2565;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state23_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire  signed [31:0] sext_ln1432_3_fu_820_p1;
reg   [31:0] conv3_weights_load_2_reg_2580;
reg   [31:0] conv3_weights_load_3_reg_2585;
wire   [31:0] zext_ln1432_fu_830_p1;
reg   [31:0] conv3_weights_load_4_reg_2595;
reg   [0:0] xs_sign_reg_2600;
wire   [136:0] zext_ln15_fu_1003_p1;
reg   [136:0] zext_ln15_reg_2605;
wire   [0:0] tmp_fu_1017_p3;
reg   [0:0] tmp_reg_2610;
wire   [136:0] zext_ln18_fu_1047_p1;
reg   [136:0] zext_ln18_reg_2615;
reg   [0:0] tmp_1_reg_2620;
wire   [31:0] zext_ln1432_1_fu_1070_p1;
wire   [20:0] result_fu_1105_p3;
reg   [20:0] result_reg_2630;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state26_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
reg   [63:0] x_assign_3_1_reg_2638;
wire   [63:0] select_ln488_3_fu_1267_p3;
reg   [63:0] select_ln488_3_reg_2648;
wire   [136:0] zext_ln515_1_fu_1299_p1;
reg   [136:0] zext_ln515_1_reg_2653;
wire   [0:0] tmp_7_fu_1313_p3;
reg   [0:0] tmp_7_reg_2658;
wire   [136:0] zext_ln18_1_fu_1343_p1;
reg   [136:0] zext_ln18_1_reg_2663;
reg   [0:0] tmp_8_reg_2668;
wire   [31:0] bitcast_ln33_2_fu_1447_p1;
reg   [63:0] x_assign_3_4_reg_2683;
wire   [63:0] select_ln488_5_fu_1578_p3;
reg   [63:0] select_ln488_5_reg_2688;
wire   [136:0] zext_ln515_3_fu_1610_p1;
reg   [136:0] zext_ln515_3_reg_2693;
wire   [0:0] tmp_13_fu_1624_p3;
reg   [0:0] tmp_13_reg_2698;
wire   [136:0] zext_ln18_2_fu_1654_p1;
reg   [136:0] zext_ln18_2_reg_2703;
reg   [0:0] tmp_14_reg_2708;
wire   [31:0] bitcast_ln33_fu_1672_p1;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state30_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
reg   [31:0] mul_2_reg_2723;
wire   [63:0] select_ln488_9_fu_1890_p3;
reg   [63:0] select_ln488_9_reg_2728;
wire   [136:0] zext_ln515_7_fu_1922_p1;
reg   [136:0] zext_ln515_7_reg_2733;
wire   [0:0] tmp_23_fu_1936_p3;
reg   [0:0] tmp_23_reg_2738;
wire   [136:0] zext_ln18_4_fu_1966_p1;
reg   [136:0] zext_ln18_4_reg_2743;
reg   [0:0] tmp_24_reg_2748;
wire   [31:0] bitcast_ln33_1_fu_1984_p1;
wire   [63:0] select_ln488_11_fu_2205_p3;
reg   [63:0] select_ln488_11_reg_2768;
wire   [136:0] zext_ln515_9_fu_2237_p1;
reg   [136:0] zext_ln515_9_reg_2773;
wire   [0:0] tmp_27_fu_2251_p3;
reg   [0:0] tmp_27_reg_2778;
wire   [136:0] zext_ln18_5_fu_2281_p1;
reg   [136:0] zext_ln18_5_reg_2783;
reg   [0:0] tmp_28_reg_2788;
reg   [31:0] mul_1_reg_2793;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [31:0] bitcast_ln33_3_fu_2299_p1;
wire   [31:0] bitcast_ln33_4_fu_2389_p1;
reg   [31:0] mul_4_reg_2813;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln33_4_fu_413_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln33_5_fu_424_p1;
wire   [63:0] zext_ln33_6_fu_722_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln33_7_fu_732_p1;
wire   [63:0] zext_ln33_8_fu_811_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln33_14_fu_1134_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln33_10_fu_1442_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln33_12_fu_1757_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln33_16_fu_2069_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln33_18_fu_2384_p1;
wire    ap_block_pp0_stage13;
reg   [31:0] convolution_fu_134;
wire    ap_loop_init;
wire    ap_block_pp0_stage12;
reg   [2:0] kernel_x_fu_138;
wire   [2:0] add_ln28_fu_2393_p2;
reg   [2:0] ap_sig_allocacmp_kernel_x_load;
reg   [5:0] in_feat_fu_142;
reg   [5:0] ap_sig_allocacmp_in_feat_load;
reg   [7:0] indvar_flatten_fu_146;
wire   [7:0] add_ln26_1_fu_347_p2;
reg   [7:0] ap_sig_allocacmp_indvar_flatten_load;
wire    ap_block_pp0_stage11_01001;
reg   [31:0] grp_fu_275_p0;
reg   [31:0] grp_fu_275_p1;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage8;
reg   [31:0] grp_fu_279_p0;
reg   [31:0] grp_fu_279_p1;
wire    ap_block_pp0_stage15;
reg  signed [31:0] grp_fu_283_p0;
wire    ap_block_pp0_stage3;
wire   [0:0] icmp_ln28_fu_365_p2;
wire   [5:0] add_ln26_fu_359_p2;
wire   [5:0] mul_ln33_fu_391_p0;
wire   [5:0] mul_ln33_fu_391_p1;
wire   [9:0] add_ln33_4_fu_407_p2;
wire   [9:0] add_ln33_fu_397_p2;
wire   [9:0] add_ln33_5_fu_418_p2;
wire   [8:0] zext_ln26_cast_fu_314_p1;
wire   [8:0] add_ln1432_5_fu_429_p2;
wire  signed [9:0] sext_ln1432_fu_435_p1;
wire   [9:0] add_ln1432_fu_439_p2;
wire   [10:0] x_fp_exp_6_fu_458_p4;
wire   [51:0] x_fp_sig_6_fu_468_p1;
wire   [0:0] icmp_ln25_7_fu_472_p2;
wire   [0:0] icmp_ln25_8_fu_478_p2;
wire   [0:0] icmp_ln18_10_fu_490_p2;
wire   [0:0] xor_ln18_3_fu_496_p2;
wire   [0:0] and_ln25_3_fu_484_p2;
wire   [0:0] and_ln18_6_fu_502_p2;
wire   [0:0] or_ln18_7_fu_508_p2;
wire   [0:0] x_fp_sign_3_fu_450_p3;
wire   [0:0] or_ln18_8_fu_514_p2;
wire   [63:0] data_15_fu_520_p3;
wire   [10:0] x_fp_exp_7_fu_528_p4;
wire   [51:0] x_fp_sig_7_fu_538_p1;
wire   [0:0] icmp_ln18_11_fu_542_p2;
wire   [0:0] icmp_ln18_12_fu_548_p2;
wire   [0:0] ymaggreater_7_fu_560_p2;
wire   [0:0] and_ln18_7_fu_554_p2;
wire   [63:0] select_ln488_6_fu_566_p3;
wire   [51:0] trunc_ln534_3_fu_592_p1;
wire   [53:0] zext_ln515_5_cast_fu_596_p4;
wire   [10:0] xs_exp_1_1_fu_582_p4;
wire   [11:0] zext_ln515_6_fu_610_p1;
wire   [11:0] add_ln515_3_fu_614_p2;
wire   [10:0] sub_ln18_3_fu_628_p2;
wire  signed [11:0] sext_ln18_6_fu_634_p1;
wire   [11:0] select_ln18_6_fu_638_p3;
wire  signed [31:0] sext_ln18_7_fu_646_p1;
wire   [136:0] lshr_ln18_3_fu_654_p2;
wire   [13:0] tmp_2_fu_681_p3;
wire   [14:0] zext_ln33_2_fu_688_p1;
wire   [14:0] zext_ln33_1_fu_678_p1;
wire   [14:0] sub_ln33_fu_692_p2;
wire   [9:0] add_ln33_1_fu_702_p2;
wire   [9:0] add_ln33_6_fu_717_p2;
wire   [9:0] add_ln33_2_fu_707_p2;
wire   [9:0] add_ln33_7_fu_727_p2;
wire   [9:0] add_ln33_3_fu_712_p2;
wire   [8:0] add_ln1432_1_fu_742_p2;
wire   [136:0] shl_ln18_3_fu_759_p2;
wire   [12:0] zext_ln21_3_fu_763_p1;
wire   [12:0] tmp_s_fu_766_p4;
wire   [12:0] select_ln18_7_fu_776_p3;
wire   [0:0] tmp_17_fu_752_p3;
wire   [12:0] sub_ln59_2_fu_783_p2;
wire   [12:0] select_ln59_2_fu_789_p3;
wire   [15:0] zext_ln33_13_fu_797_p1;
wire   [8:0] add_ln1432_2_fu_815_p2;
wire   [7:0] add_ln1432_3_fu_825_p2;
wire   [63:0] data_1_fu_835_p1;
wire   [10:0] x_fp_exp_fu_847_p4;
wire   [51:0] x_fp_sig_fu_857_p1;
wire   [0:0] icmp_ln25_fu_861_p2;
wire   [0:0] icmp_ln25_2_fu_867_p2;
wire   [0:0] icmp_ln18_fu_879_p2;
wire   [0:0] xor_ln18_fu_885_p2;
wire   [0:0] and_ln25_fu_873_p2;
wire   [0:0] and_ln18_fu_891_p2;
wire   [0:0] or_ln18_fu_897_p2;
wire   [0:0] x_fp_sign_fu_839_p3;
wire   [0:0] or_ln18_2_fu_903_p2;
wire   [63:0] data_12_fu_909_p3;
wire   [10:0] x_fp_exp_1_fu_917_p4;
wire   [51:0] x_fp_sig_1_fu_927_p1;
wire   [0:0] icmp_ln18_2_fu_931_p2;
wire   [0:0] icmp_ln18_3_fu_937_p2;
wire   [0:0] ymaggreater_1_fu_949_p2;
wire   [0:0] and_ln18_1_fu_943_p2;
wire   [63:0] select_ln488_fu_955_p3;
wire   [63:0] data_fu_963_p3;
wire   [51:0] trunc_ln534_fu_989_p1;
wire   [53:0] mantissa_fu_993_p4;
wire   [10:0] xs_exp_fu_979_p4;
wire   [11:0] zext_ln515_fu_1007_p1;
wire   [11:0] add_ln515_fu_1011_p2;
wire   [10:0] sub_ln18_fu_1025_p2;
wire  signed [11:0] sext_ln18_fu_1031_p1;
wire   [11:0] select_ln18_fu_1035_p3;
wire  signed [31:0] sext_ln18_1_fu_1043_p1;
wire   [136:0] lshr_ln18_fu_1051_p2;
wire   [8:0] add_ln1432_4_fu_1065_p2;
wire   [136:0] shl_ln18_fu_1075_p2;
wire   [20:0] zext_ln21_fu_1079_p1;
wire   [20:0] tmp_4_fu_1082_p4;
wire   [20:0] val_fu_1092_p3;
wire   [20:0] result_2_fu_1099_p2;
wire   [20:0] p_shl3_fu_1115_p3;
wire  signed [20:0] sext_ln33_3_fu_1112_p1;
wire   [20:0] sub_ln33_3_fu_1122_p2;
wire   [20:0] add_ln33_14_fu_1128_p2;
wire    ap_block_pp0_stage6;
wire   [63:0] data_3_fu_1139_p1;
wire   [10:0] x_fp_exp_2_fu_1151_p4;
wire   [51:0] x_fp_sig_2_fu_1161_p1;
wire   [0:0] icmp_ln25_3_fu_1165_p2;
wire   [0:0] icmp_ln25_4_fu_1171_p2;
wire   [0:0] icmp_ln18_4_fu_1183_p2;
wire   [0:0] xor_ln18_1_fu_1189_p2;
wire   [0:0] and_ln25_1_fu_1177_p2;
wire   [0:0] and_ln18_2_fu_1195_p2;
wire   [0:0] or_ln18_3_fu_1201_p2;
wire   [0:0] x_fp_sign_1_fu_1143_p3;
wire   [0:0] or_ln18_4_fu_1207_p2;
wire   [63:0] data_13_fu_1213_p3;
wire   [10:0] x_fp_exp_3_fu_1221_p4;
wire   [51:0] x_fp_sig_3_fu_1231_p1;
wire   [0:0] icmp_ln18_5_fu_1235_p2;
wire   [0:0] icmp_ln18_6_fu_1241_p2;
wire   [0:0] ymaggreater_3_fu_1253_p2;
wire   [0:0] and_ln18_3_fu_1247_p2;
wire   [63:0] select_ln488_2_fu_1259_p3;
wire   [51:0] trunc_ln534_1_fu_1285_p1;
wire   [53:0] zext_ln515_1_cast_fu_1289_p4;
wire   [10:0] xs_exp_s_fu_1275_p4;
wire   [11:0] zext_ln515_2_fu_1303_p1;
wire   [11:0] add_ln515_1_fu_1307_p2;
wire   [10:0] sub_ln18_1_fu_1321_p2;
wire  signed [11:0] sext_ln18_2_fu_1327_p1;
wire   [11:0] select_ln18_2_fu_1331_p3;
wire  signed [31:0] sext_ln18_3_fu_1339_p1;
wire   [136:0] lshr_ln18_1_fu_1347_p2;
wire   [136:0] shl_ln18_1_fu_1368_p2;
wire   [12:0] zext_ln21_1_fu_1372_p1;
wire   [12:0] tmp_6_fu_1375_p4;
wire   [12:0] select_ln18_3_fu_1385_p3;
wire   [0:0] tmp_5_fu_1361_p3;
wire   [12:0] sub_ln59_fu_1392_p2;
wire   [12:0] select_ln59_fu_1398_p3;
wire   [15:0] zext_ln33_9_fu_1406_p1;
wire  signed [15:0] add_ln33_9_fu_1410_p2;
wire   [12:0] trunc_ln33_fu_1419_p1;
wire   [20:0] p_shl5_fu_1423_p3;
wire  signed [20:0] sext_ln33_1_fu_1415_p1;
wire   [20:0] sub_ln33_1_fu_1431_p2;
wire   [20:0] add_ln33_10_fu_1437_p2;
wire   [63:0] data_5_fu_1451_p1;
wire   [10:0] x_fp_exp_4_fu_1462_p4;
wire   [51:0] x_fp_sig_4_fu_1472_p1;
wire   [0:0] icmp_ln25_5_fu_1476_p2;
wire   [0:0] icmp_ln25_6_fu_1482_p2;
wire   [0:0] icmp_ln18_7_fu_1494_p2;
wire   [0:0] xor_ln18_2_fu_1500_p2;
wire   [0:0] and_ln25_2_fu_1488_p2;
wire   [0:0] and_ln18_4_fu_1506_p2;
wire   [0:0] or_ln18_5_fu_1512_p2;
wire   [0:0] x_fp_sign_2_fu_1454_p3;
wire   [0:0] or_ln18_6_fu_1518_p2;
wire   [63:0] data_14_fu_1524_p3;
wire   [10:0] x_fp_exp_5_fu_1532_p4;
wire   [51:0] x_fp_sig_5_fu_1542_p1;
wire   [0:0] icmp_ln18_8_fu_1546_p2;
wire   [0:0] icmp_ln18_9_fu_1552_p2;
wire   [0:0] ymaggreater_5_fu_1564_p2;
wire   [0:0] and_ln18_5_fu_1558_p2;
wire   [63:0] select_ln488_4_fu_1570_p3;
wire   [51:0] trunc_ln534_2_fu_1596_p1;
wire   [53:0] zext_ln515_3_cast_fu_1600_p4;
wire   [10:0] xs_exp_1_s_fu_1586_p4;
wire   [11:0] zext_ln515_4_fu_1614_p1;
wire   [11:0] add_ln515_2_fu_1618_p2;
wire   [10:0] sub_ln18_2_fu_1632_p2;
wire  signed [11:0] sext_ln18_4_fu_1638_p1;
wire   [11:0] select_ln18_4_fu_1642_p3;
wire  signed [31:0] sext_ln18_5_fu_1650_p1;
wire   [136:0] lshr_ln18_2_fu_1658_p2;
wire   [136:0] shl_ln18_2_fu_1683_p2;
wire   [12:0] zext_ln21_2_fu_1687_p1;
wire   [12:0] tmp_9_fu_1690_p4;
wire   [12:0] select_ln18_5_fu_1700_p3;
wire   [0:0] tmp_11_fu_1676_p3;
wire   [12:0] sub_ln59_1_fu_1707_p2;
wire   [12:0] select_ln59_1_fu_1713_p3;
wire   [15:0] zext_ln33_11_fu_1721_p1;
wire  signed [15:0] add_ln33_11_fu_1725_p2;
wire   [12:0] trunc_ln33_1_fu_1734_p1;
wire   [20:0] p_shl4_fu_1738_p3;
wire  signed [20:0] sext_ln33_2_fu_1730_p1;
wire   [20:0] sub_ln33_2_fu_1746_p2;
wire   [20:0] add_ln33_12_fu_1752_p2;
wire    ap_block_pp0_stage10;
wire   [63:0] data_8_fu_1762_p1;
wire   [10:0] x_fp_exp_8_fu_1774_p4;
wire   [51:0] x_fp_sig_8_fu_1784_p1;
wire   [0:0] icmp_ln25_9_fu_1788_p2;
wire   [0:0] icmp_ln25_10_fu_1794_p2;
wire   [0:0] icmp_ln18_13_fu_1806_p2;
wire   [0:0] xor_ln18_4_fu_1812_p2;
wire   [0:0] and_ln25_4_fu_1800_p2;
wire   [0:0] and_ln18_8_fu_1818_p2;
wire   [0:0] or_ln18_9_fu_1824_p2;
wire   [0:0] x_fp_sign_4_fu_1766_p3;
wire   [0:0] or_ln18_10_fu_1830_p2;
wire   [63:0] data_16_fu_1836_p3;
wire   [10:0] x_fp_exp_9_fu_1844_p4;
wire   [51:0] x_fp_sig_9_fu_1854_p1;
wire   [0:0] icmp_ln18_14_fu_1858_p2;
wire   [0:0] icmp_ln18_15_fu_1864_p2;
wire   [0:0] ymaggreater_9_fu_1876_p2;
wire   [0:0] and_ln18_9_fu_1870_p2;
wire   [63:0] select_ln488_8_fu_1882_p3;
wire   [51:0] trunc_ln534_4_fu_1908_p1;
wire   [53:0] zext_ln515_7_cast_fu_1912_p4;
wire   [10:0] xs_exp_1_2_fu_1898_p4;
wire   [11:0] zext_ln515_8_fu_1926_p1;
wire   [11:0] add_ln515_4_fu_1930_p2;
wire   [10:0] sub_ln18_4_fu_1944_p2;
wire  signed [11:0] sext_ln18_8_fu_1950_p1;
wire   [11:0] select_ln18_8_fu_1954_p3;
wire  signed [31:0] sext_ln18_9_fu_1962_p1;
wire   [136:0] lshr_ln18_4_fu_1970_p2;
wire   [136:0] shl_ln18_4_fu_1995_p2;
wire   [12:0] zext_ln21_4_fu_1999_p1;
wire   [12:0] tmp_3_fu_2002_p4;
wire   [12:0] select_ln18_9_fu_2012_p3;
wire   [0:0] tmp_22_fu_1988_p3;
wire   [12:0] sub_ln59_3_fu_2019_p2;
wire   [12:0] select_ln59_3_fu_2025_p3;
wire   [15:0] zext_ln33_15_fu_2033_p1;
wire  signed [15:0] add_ln33_15_fu_2037_p2;
wire   [12:0] trunc_ln33_3_fu_2046_p1;
wire   [20:0] p_shl2_fu_2050_p3;
wire  signed [20:0] sext_ln33_4_fu_2042_p1;
wire   [20:0] sub_ln33_4_fu_2058_p2;
wire   [20:0] add_ln33_16_fu_2064_p2;
wire   [63:0] data_10_fu_2078_p1;
wire   [10:0] x_fp_exp_10_fu_2089_p4;
wire   [51:0] x_fp_sig_10_fu_2099_p1;
wire   [0:0] icmp_ln25_11_fu_2103_p2;
wire   [0:0] icmp_ln25_12_fu_2109_p2;
wire   [0:0] icmp_ln18_16_fu_2121_p2;
wire   [0:0] xor_ln18_5_fu_2127_p2;
wire   [0:0] and_ln25_5_fu_2115_p2;
wire   [0:0] and_ln18_10_fu_2133_p2;
wire   [0:0] or_ln18_11_fu_2139_p2;
wire   [0:0] x_fp_sign_5_fu_2081_p3;
wire   [0:0] or_ln18_12_fu_2145_p2;
wire   [63:0] data_17_fu_2151_p3;
wire   [10:0] x_fp_exp_11_fu_2159_p4;
wire   [51:0] x_fp_sig_11_fu_2169_p1;
wire   [0:0] icmp_ln18_17_fu_2173_p2;
wire   [0:0] icmp_ln18_18_fu_2179_p2;
wire   [0:0] ymaggreater_11_fu_2191_p2;
wire   [0:0] and_ln18_11_fu_2185_p2;
wire   [63:0] select_ln488_10_fu_2197_p3;
wire   [51:0] trunc_ln534_5_fu_2223_p1;
wire   [53:0] zext_ln515_9_cast_fu_2227_p4;
wire   [10:0] xs_exp_1_3_fu_2213_p4;
wire   [11:0] zext_ln515_10_fu_2241_p1;
wire   [11:0] add_ln515_5_fu_2245_p2;
wire   [10:0] sub_ln18_5_fu_2259_p2;
wire  signed [11:0] sext_ln18_10_fu_2265_p1;
wire   [11:0] select_ln18_10_fu_2269_p3;
wire  signed [31:0] sext_ln18_11_fu_2277_p1;
wire   [136:0] lshr_ln18_5_fu_2285_p2;
wire   [136:0] shl_ln18_5_fu_2310_p2;
wire   [12:0] zext_ln21_5_fu_2314_p1;
wire   [12:0] tmp_10_fu_2317_p4;
wire   [12:0] select_ln18_11_fu_2327_p3;
wire   [0:0] tmp_26_fu_2303_p3;
wire   [12:0] sub_ln59_4_fu_2334_p2;
wire   [12:0] select_ln59_4_fu_2340_p3;
wire   [15:0] zext_ln33_17_fu_2348_p1;
wire  signed [15:0] add_ln33_17_fu_2352_p2;
wire   [12:0] trunc_ln33_4_fu_2361_p1;
wire   [20:0] p_shl1_fu_2365_p3;
wire  signed [20:0] sext_ln33_5_fu_2357_p1;
wire   [20:0] sub_ln33_5_fu_2373_p2;
wire   [20:0] add_ln33_18_fu_2379_p2;
wire    ap_block_pp0_stage19;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [19:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage12_00001;
wire    ap_block_pp0_stage16_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage8_00001;
wire   [9:0] mul_ln33_fu_391_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

srcnn_mul_6ns_6ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 10 ))
mul_6ns_6ns_10_1_1_U25(
    .din0(mul_ln33_fu_391_p0),
    .din1(mul_ln33_fu_391_p1),
    .dout(mul_ln33_fu_391_p2)
);

srcnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage11),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage11)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage11_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage19_subdone) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        convolution_fu_134 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        convolution_fu_134 <= grp_fu_112_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln26_fu_341_p2 == 1'd0))) begin
            in_feat_fu_142 <= select_ln26_1_fu_379_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            in_feat_fu_142 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln26_fu_341_p2 == 1'd0))) begin
            indvar_flatten_fu_146 <= add_ln26_1_fu_347_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_146 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kernel_x_fu_138 <= 3'd0;
    end else if (((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        kernel_x_fu_138 <= add_ln28_fu_2393_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln33_13_reg_2560 <= add_ln33_13_fu_801_p2;
        add_ln33_8_reg_2540 <= add_ln33_8_fu_737_p2;
        sext_ln33_reg_2522 <= sext_ln33_fu_698_p1;
        trunc_ln33_2_reg_2565 <= trunc_ln33_2_fu_807_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_weights_load_1_reg_2555 <= conv3_weights_q0;
        conv3_weights_load_reg_2550 <= conv3_weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_weights_load_2_reg_2580 <= conv3_weights_q1;
        conv3_weights_load_3_reg_2585 <= conv3_weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv3_weights_load_4_reg_2595 <= conv3_weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln26_reg_2453 <= icmp_ln26_fu_341_p2;
        zext_ln13_1_cast_reg_2446[7 : 0] <= zext_ln13_1_cast_fu_310_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul_1_reg_2793 <= grp_fu_407_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul_2_reg_2723 <= grp_fu_407_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul_4_reg_2813 <= grp_fu_407_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln26_fu_341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln33_reg_2468 <= mul_ln33_fu_391_p2;
        select_ln26_1_reg_2462 <= select_ln26_1_fu_379_p3;
        select_ln26_reg_2457 <= select_ln26_fu_371_p3;
        select_ln488_7_reg_2497 <= select_ln488_7_fu_574_p3;
        tmp_19_reg_2507 <= add_ln515_3_fu_614_p2[32'd11];
        tmp_20_reg_2517 <= lshr_ln18_3_fu_654_p2[32'd53];
        zext_ln18_3_reg_2512[31 : 0] <= zext_ln18_3_fu_650_p1[31 : 0];
        zext_ln33_3_reg_2475[2 : 0] <= zext_ln33_3_fu_403_p1[2 : 0];
        zext_ln515_5_reg_2502[52 : 1] <= zext_ln515_5_fu_606_p1[52 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_286 <= grp_fu_411_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_290 <= layer2_output_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        reg_295 <= layer2_output_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_300 <= grp_fu_407_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_305 <= grp_fu_112_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        result_reg_2630 <= result_fu_1105_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        select_ln488_11_reg_2768 <= select_ln488_11_fu_2205_p3;
        tmp_27_reg_2778 <= add_ln515_5_fu_2245_p2[32'd11];
        tmp_28_reg_2788 <= lshr_ln18_5_fu_2285_p2[32'd53];
        zext_ln18_5_reg_2783[31 : 0] <= zext_ln18_5_fu_2281_p1[31 : 0];
        zext_ln515_9_reg_2773[52 : 1] <= zext_ln515_9_fu_2237_p1[52 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        select_ln488_3_reg_2648 <= select_ln488_3_fu_1267_p3;
        tmp_7_reg_2658 <= add_ln515_1_fu_1307_p2[32'd11];
        tmp_8_reg_2668 <= lshr_ln18_1_fu_1347_p2[32'd53];
        zext_ln18_1_reg_2663[31 : 0] <= zext_ln18_1_fu_1343_p1[31 : 0];
        zext_ln515_1_reg_2653[52 : 1] <= zext_ln515_1_fu_1299_p1[52 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        select_ln488_5_reg_2688 <= select_ln488_5_fu_1578_p3;
        tmp_13_reg_2698 <= add_ln515_2_fu_1618_p2[32'd11];
        tmp_14_reg_2708 <= lshr_ln18_2_fu_1658_p2[32'd53];
        zext_ln18_2_reg_2703[31 : 0] <= zext_ln18_2_fu_1654_p1[31 : 0];
        zext_ln515_3_reg_2693[52 : 1] <= zext_ln515_3_fu_1610_p1[52 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        select_ln488_9_reg_2728 <= select_ln488_9_fu_1890_p3;
        tmp_23_reg_2738 <= add_ln515_4_fu_1930_p2[32'd11];
        tmp_24_reg_2748 <= lshr_ln18_4_fu_1970_p2[32'd53];
        zext_ln18_4_reg_2743[31 : 0] <= zext_ln18_4_fu_1966_p1[31 : 0];
        zext_ln515_7_reg_2733[52 : 1] <= zext_ln515_7_fu_1922_p1[52 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_1_reg_2620 <= lshr_ln18_fu_1051_p2[32'd53];
        tmp_reg_2610 <= add_ln515_fu_1011_p2[32'd11];
        xs_sign_reg_2600 <= data_fu_963_p3[32'd63];
        zext_ln15_reg_2605[52 : 1] <= zext_ln15_fu_1003_p1[52 : 1];
        zext_ln18_reg_2615[31 : 0] <= zext_ln18_fu_1047_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        x_assign_3_1_reg_2638 <= grp_fu_411_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_reg_2453 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        x_assign_3_4_reg_2683 <= grp_fu_411_p_dout0;
    end
end

always @ (*) begin
    if (((icmp_ln26_reg_2453 == 1'd1) & (1'b0 == ap_block_pp0_stage11_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_condition_exit_pp0_iter0_stage11 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage11 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_in_feat_load = 6'd0;
    end else begin
        ap_sig_allocacmp_in_feat_load = in_feat_fu_142;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 8'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_146;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_kernel_x_load = 3'd0;
    end else begin
        ap_sig_allocacmp_kernel_x_load = kernel_x_fu_138;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_weights_address0 = zext_ln33_8_fu_811_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_weights_address0 = zext_ln33_7_fu_732_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv3_weights_address0 = zext_ln33_5_fu_424_p1;
        end else begin
            conv3_weights_address0 = 'bx;
        end
    end else begin
        conv3_weights_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_weights_address1 = zext_ln33_6_fu_722_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv3_weights_address1 = zext_ln33_4_fu_413_p1;
        end else begin
            conv3_weights_address1 = 'bx;
        end
    end else begin
        conv3_weights_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv3_weights_ce0 = 1'b1;
    end else begin
        conv3_weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv3_weights_ce1 = 1'b1;
    end else begin
        conv3_weights_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln26_reg_2453 == 1'd1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        convolution_out_ap_vld = 1'b1;
    end else begin
        convolution_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_275_p0 = reg_305;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_275_p0 = convolution_fu_134;
    end else begin
        grp_fu_275_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_275_p1 = mul_4_reg_2813;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_275_p1 = mul_2_reg_2723;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_275_p1 = mul_1_reg_2793;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_275_p1 = reg_300;
    end else begin
        grp_fu_275_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            grp_fu_279_p0 = bitcast_ln33_4_fu_2389_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_279_p0 = bitcast_ln33_3_fu_2299_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_279_p0 = bitcast_ln33_1_fu_1984_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_279_p0 = bitcast_ln33_fu_1672_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_279_p0 = bitcast_ln33_2_fu_1447_p1;
        end else begin
            grp_fu_279_p0 = 'bx;
        end
    end else begin
        grp_fu_279_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_279_p1 = reg_295;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_279_p1 = reg_290;
    end else begin
        grp_fu_279_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_283_p0 = zext_ln1432_1_fu_1070_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_283_p0 = zext_ln1432_fu_830_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_283_p0 = sext_ln1432_3_fu_820_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_283_p0 = sext_ln1432_2_fu_747_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_283_p0 = sext_ln1432_1_fu_445_p1;
        end else begin
            grp_fu_283_p0 = 'bx;
        end
    end else begin
        grp_fu_283_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            layer2_output_address0 = zext_ln33_18_fu_2384_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            layer2_output_address0 = zext_ln33_16_fu_2069_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            layer2_output_address0 = zext_ln33_12_fu_1757_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            layer2_output_address0 = zext_ln33_10_fu_1442_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            layer2_output_address0 = zext_ln33_14_fu_1134_p1;
        end else begin
            layer2_output_address0 = 'bx;
        end
    end else begin
        layer2_output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        layer2_output_ce0 = 1'b1;
    end else begin
        layer2_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage11)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1432_1_fu_742_p2 = ($signed(zext_ln13_1_cast_reg_2446) + $signed(9'd510));

assign add_ln1432_2_fu_815_p2 = ($signed(zext_ln13_1_cast_reg_2446) + $signed(9'd511));

assign add_ln1432_3_fu_825_p2 = (select_ln13_1 + 8'd1);

assign add_ln1432_4_fu_1065_p2 = (zext_ln13_1_cast_reg_2446 + 9'd2);

assign add_ln1432_5_fu_429_p2 = ($signed(zext_ln26_cast_fu_314_p1) + $signed(9'd510));

assign add_ln1432_fu_439_p2 = ($signed(sext_ln1432_fu_435_p1) + $signed(zext_ln33_3_fu_403_p1));

assign add_ln26_1_fu_347_p2 = (ap_sig_allocacmp_indvar_flatten_load + 8'd1);

assign add_ln26_fu_359_p2 = (ap_sig_allocacmp_in_feat_load + 6'd1);

assign add_ln28_fu_2393_p2 = (select_ln26_reg_2457 + 3'd1);

assign add_ln33_10_fu_1437_p2 = (sub_ln33_1_fu_1431_p2 + result_reg_2630);

assign add_ln33_11_fu_1725_p2 = ($signed(sext_ln33_reg_2522) + $signed(zext_ln33_11_fu_1721_p1));

assign add_ln33_12_fu_1752_p2 = (sub_ln33_2_fu_1746_p2 + result_reg_2630);

assign add_ln33_13_fu_801_p2 = ($signed(sext_ln33_fu_698_p1) + $signed(zext_ln33_13_fu_797_p1));

assign add_ln33_14_fu_1128_p2 = (sub_ln33_3_fu_1122_p2 + result_fu_1105_p3);

assign add_ln33_15_fu_2037_p2 = ($signed(sext_ln33_reg_2522) + $signed(zext_ln33_15_fu_2033_p1));

assign add_ln33_16_fu_2064_p2 = (sub_ln33_4_fu_2058_p2 + result_reg_2630);

assign add_ln33_17_fu_2352_p2 = ($signed(sext_ln33_reg_2522) + $signed(zext_ln33_17_fu_2348_p1));

assign add_ln33_18_fu_2379_p2 = (sub_ln33_5_fu_2373_p2 + result_reg_2630);

assign add_ln33_1_fu_702_p2 = (mul_ln33_reg_2468 + 10'd10);

assign add_ln33_2_fu_707_p2 = (mul_ln33_reg_2468 + 10'd15);

assign add_ln33_3_fu_712_p2 = (mul_ln33_reg_2468 + 10'd20);

assign add_ln33_4_fu_407_p2 = (mul_ln33_fu_391_p2 + zext_ln33_3_fu_403_p1);

assign add_ln33_5_fu_418_p2 = (add_ln33_fu_397_p2 + zext_ln33_3_fu_403_p1);

assign add_ln33_6_fu_717_p2 = (add_ln33_1_fu_702_p2 + zext_ln33_3_reg_2475);

assign add_ln33_7_fu_727_p2 = (add_ln33_2_fu_707_p2 + zext_ln33_3_reg_2475);

assign add_ln33_8_fu_737_p2 = (add_ln33_3_fu_712_p2 + zext_ln33_3_reg_2475);

assign add_ln33_9_fu_1410_p2 = ($signed(sext_ln33_reg_2522) + $signed(zext_ln33_9_fu_1406_p1));

assign add_ln33_fu_397_p2 = (mul_ln33_fu_391_p2 + 10'd5);

assign add_ln515_1_fu_1307_p2 = ($signed(zext_ln515_2_fu_1303_p1) + $signed(12'd3073));

assign add_ln515_2_fu_1618_p2 = ($signed(zext_ln515_4_fu_1614_p1) + $signed(12'd3073));

assign add_ln515_3_fu_614_p2 = ($signed(zext_ln515_6_fu_610_p1) + $signed(12'd3073));

assign add_ln515_4_fu_1930_p2 = ($signed(zext_ln515_8_fu_1926_p1) + $signed(12'd3073));

assign add_ln515_5_fu_2245_p2 = ($signed(zext_ln515_10_fu_2241_p1) + $signed(12'd3073));

assign add_ln515_fu_1011_p2 = ($signed(zext_ln515_fu_1007_p1) + $signed(12'd3073));

assign and_ln18_10_fu_2133_p2 = (xor_ln18_5_fu_2127_p2 & icmp_ln18_16_fu_2121_p2);

assign and_ln18_11_fu_2185_p2 = (icmp_ln18_18_fu_2179_p2 & icmp_ln18_17_fu_2173_p2);

assign and_ln18_1_fu_943_p2 = (icmp_ln18_3_fu_937_p2 & icmp_ln18_2_fu_931_p2);

assign and_ln18_2_fu_1195_p2 = (xor_ln18_1_fu_1189_p2 & icmp_ln18_4_fu_1183_p2);

assign and_ln18_3_fu_1247_p2 = (icmp_ln18_6_fu_1241_p2 & icmp_ln18_5_fu_1235_p2);

assign and_ln18_4_fu_1506_p2 = (xor_ln18_2_fu_1500_p2 & icmp_ln18_7_fu_1494_p2);

assign and_ln18_5_fu_1558_p2 = (icmp_ln18_9_fu_1552_p2 & icmp_ln18_8_fu_1546_p2);

assign and_ln18_6_fu_502_p2 = (xor_ln18_3_fu_496_p2 & icmp_ln18_10_fu_490_p2);

assign and_ln18_7_fu_554_p2 = (icmp_ln18_12_fu_548_p2 & icmp_ln18_11_fu_542_p2);

assign and_ln18_8_fu_1818_p2 = (xor_ln18_4_fu_1812_p2 & icmp_ln18_13_fu_1806_p2);

assign and_ln18_9_fu_1870_p2 = (icmp_ln18_15_fu_1864_p2 & icmp_ln18_14_fu_1858_p2);

assign and_ln18_fu_891_p2 = (xor_ln18_fu_885_p2 & icmp_ln18_fu_879_p2);

assign and_ln25_1_fu_1177_p2 = (icmp_ln25_4_fu_1171_p2 & icmp_ln25_3_fu_1165_p2);

assign and_ln25_2_fu_1488_p2 = (icmp_ln25_6_fu_1482_p2 & icmp_ln25_5_fu_1476_p2);

assign and_ln25_3_fu_484_p2 = (icmp_ln25_8_fu_478_p2 & icmp_ln25_7_fu_472_p2);

assign and_ln25_4_fu_1800_p2 = (icmp_ln25_9_fu_1788_p2 & icmp_ln25_10_fu_1794_p2);

assign and_ln25_5_fu_2115_p2 = (icmp_ln25_12_fu_2109_p2 & icmp_ln25_11_fu_2103_p2);

assign and_ln25_fu_873_p2 = (icmp_ln25_fu_861_p2 & icmp_ln25_2_fu_867_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage11;

assign bitcast_ln33_1_fu_1984_p1 = conv3_weights_load_1_reg_2555;

assign bitcast_ln33_2_fu_1447_p1 = conv3_weights_load_2_reg_2580;

assign bitcast_ln33_3_fu_2299_p1 = conv3_weights_load_3_reg_2585;

assign bitcast_ln33_4_fu_2389_p1 = conv3_weights_load_4_reg_2595;

assign bitcast_ln33_fu_1672_p1 = conv3_weights_load_reg_2550;

assign convolution_out = convolution_fu_134;

assign data_10_fu_2078_p1 = x_assign_3_4_reg_2683;

assign data_12_fu_909_p3 = ((or_ln18_2_fu_903_p2[0:0] == 1'b1) ? 64'd0 : data_1_fu_835_p1);

assign data_13_fu_1213_p3 = ((or_ln18_4_fu_1207_p2[0:0] == 1'b1) ? 64'd0 : data_3_fu_1139_p1);

assign data_14_fu_1524_p3 = ((or_ln18_6_fu_1518_p2[0:0] == 1'b1) ? 64'd0 : data_5_fu_1451_p1);

assign data_15_fu_520_p3 = ((or_ln18_8_fu_514_p2[0:0] == 1'b1) ? 64'd0 : bitcast_ln13);

assign data_16_fu_1836_p3 = ((or_ln18_10_fu_1830_p2[0:0] == 1'b1) ? 64'd0 : data_8_fu_1762_p1);

assign data_17_fu_2151_p3 = ((or_ln18_12_fu_2145_p2[0:0] == 1'b1) ? 64'd0 : data_10_fu_2078_p1);

assign data_1_fu_835_p1 = reg_286;

assign data_3_fu_1139_p1 = reg_286;

assign data_5_fu_1451_p1 = x_assign_3_1_reg_2638;

assign data_8_fu_1762_p1 = reg_286;

assign data_fu_963_p3 = ((and_ln18_1_fu_943_p2[0:0] == 1'b1) ? 64'd4643140847074803712 : select_ln488_fu_955_p3);

assign grp_fu_112_p_ce = 1'b1;

assign grp_fu_112_p_din0 = grp_fu_275_p0;

assign grp_fu_112_p_din1 = grp_fu_275_p1;

assign grp_fu_112_p_opcode = 2'd0;

assign grp_fu_407_p_ce = 1'b1;

assign grp_fu_407_p_din0 = grp_fu_279_p0;

assign grp_fu_407_p_din1 = grp_fu_279_p1;

assign grp_fu_411_p_ce = 1'b1;

assign grp_fu_411_p_din0 = grp_fu_283_p0;

assign icmp_ln18_10_fu_490_p2 = ((x_fp_exp_6_fu_458_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln18_11_fu_542_p2 = ((x_fp_exp_7_fu_528_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln18_12_fu_548_p2 = ((x_fp_sig_7_fu_538_p1 != 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_13_fu_1806_p2 = ((x_fp_exp_8_fu_1774_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln18_14_fu_1858_p2 = ((x_fp_exp_9_fu_1844_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln18_15_fu_1864_p2 = ((x_fp_sig_9_fu_1854_p1 != 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_16_fu_2121_p2 = ((x_fp_exp_10_fu_2089_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln18_17_fu_2173_p2 = ((x_fp_exp_11_fu_2159_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln18_18_fu_2179_p2 = ((x_fp_sig_11_fu_2169_p1 != 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_2_fu_931_p2 = ((x_fp_exp_1_fu_917_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln18_3_fu_937_p2 = ((x_fp_sig_1_fu_927_p1 != 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_4_fu_1183_p2 = ((x_fp_exp_2_fu_1151_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln18_5_fu_1235_p2 = ((x_fp_exp_3_fu_1221_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln18_6_fu_1241_p2 = ((x_fp_sig_3_fu_1231_p1 != 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_7_fu_1494_p2 = ((x_fp_exp_4_fu_1462_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln18_8_fu_1546_p2 = ((x_fp_exp_5_fu_1532_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln18_9_fu_1552_p2 = ((x_fp_sig_5_fu_1542_p1 != 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_879_p2 = ((x_fp_exp_fu_847_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln25_10_fu_1794_p2 = ((x_fp_sig_8_fu_1784_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_11_fu_2103_p2 = ((x_fp_exp_10_fu_2089_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_12_fu_2109_p2 = ((x_fp_sig_10_fu_2099_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_2_fu_867_p2 = ((x_fp_sig_fu_857_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_3_fu_1165_p2 = ((x_fp_exp_2_fu_1151_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_4_fu_1171_p2 = ((x_fp_sig_2_fu_1161_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_5_fu_1476_p2 = ((x_fp_exp_4_fu_1462_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_6_fu_1482_p2 = ((x_fp_sig_4_fu_1472_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_7_fu_472_p2 = ((x_fp_exp_6_fu_458_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_8_fu_478_p2 = ((x_fp_sig_6_fu_468_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_9_fu_1788_p2 = ((x_fp_exp_8_fu_1774_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_861_p2 = ((x_fp_exp_fu_847_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_341_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_365_p2 = ((ap_sig_allocacmp_kernel_x_load == 3'd5) ? 1'b1 : 1'b0);

assign lshr_ln18_1_fu_1347_p2 = zext_ln515_1_fu_1299_p1 >> zext_ln18_1_fu_1343_p1;

assign lshr_ln18_2_fu_1658_p2 = zext_ln515_3_fu_1610_p1 >> zext_ln18_2_fu_1654_p1;

assign lshr_ln18_3_fu_654_p2 = zext_ln515_5_fu_606_p1 >> zext_ln18_3_fu_650_p1;

assign lshr_ln18_4_fu_1970_p2 = zext_ln515_7_fu_1922_p1 >> zext_ln18_4_fu_1966_p1;

assign lshr_ln18_5_fu_2285_p2 = zext_ln515_9_fu_2237_p1 >> zext_ln18_5_fu_2281_p1;

assign lshr_ln18_fu_1051_p2 = zext_ln15_fu_1003_p1 >> zext_ln18_fu_1047_p1;

assign mantissa_fu_993_p4 = {{{{1'd1}, {trunc_ln534_fu_989_p1}}}, {1'd0}};

assign mul_ln33_fu_391_p0 = mul_ln33_fu_391_p00;

assign mul_ln33_fu_391_p00 = select_ln26_1_fu_379_p3;

assign mul_ln33_fu_391_p1 = 10'd25;

assign or_ln18_10_fu_1830_p2 = (x_fp_sign_4_fu_1766_p3 | or_ln18_9_fu_1824_p2);

assign or_ln18_11_fu_2139_p2 = (and_ln25_5_fu_2115_p2 | and_ln18_10_fu_2133_p2);

assign or_ln18_12_fu_2145_p2 = (x_fp_sign_5_fu_2081_p3 | or_ln18_11_fu_2139_p2);

assign or_ln18_2_fu_903_p2 = (x_fp_sign_fu_839_p3 | or_ln18_fu_897_p2);

assign or_ln18_3_fu_1201_p2 = (and_ln25_1_fu_1177_p2 | and_ln18_2_fu_1195_p2);

assign or_ln18_4_fu_1207_p2 = (x_fp_sign_1_fu_1143_p3 | or_ln18_3_fu_1201_p2);

assign or_ln18_5_fu_1512_p2 = (and_ln25_2_fu_1488_p2 | and_ln18_4_fu_1506_p2);

assign or_ln18_6_fu_1518_p2 = (x_fp_sign_2_fu_1454_p3 | or_ln18_5_fu_1512_p2);

assign or_ln18_7_fu_508_p2 = (and_ln25_3_fu_484_p2 | and_ln18_6_fu_502_p2);

assign or_ln18_8_fu_514_p2 = (x_fp_sign_3_fu_450_p3 | or_ln18_7_fu_508_p2);

assign or_ln18_9_fu_1824_p2 = (and_ln25_4_fu_1800_p2 | and_ln18_8_fu_1818_p2);

assign or_ln18_fu_897_p2 = (and_ln25_fu_873_p2 | and_ln18_fu_891_p2);

assign p_shl1_fu_2365_p3 = {{trunc_ln33_4_fu_2361_p1}, {8'd0}};

assign p_shl2_fu_2050_p3 = {{trunc_ln33_3_fu_2046_p1}, {8'd0}};

assign p_shl3_fu_1115_p3 = {{trunc_ln33_2_reg_2565}, {8'd0}};

assign p_shl4_fu_1738_p3 = {{trunc_ln33_1_fu_1734_p1}, {8'd0}};

assign p_shl5_fu_1423_p3 = {{trunc_ln33_fu_1419_p1}, {8'd0}};

assign result_2_fu_1099_p2 = (21'd0 - val_fu_1092_p3);

assign result_fu_1105_p3 = ((xs_sign_reg_2600[0:0] == 1'b1) ? result_2_fu_1099_p2 : val_fu_1092_p3);

assign select_ln18_10_fu_2269_p3 = ((tmp_27_fu_2251_p3[0:0] == 1'b1) ? sext_ln18_10_fu_2265_p1 : add_ln515_5_fu_2245_p2);

assign select_ln18_11_fu_2327_p3 = ((tmp_27_reg_2778[0:0] == 1'b1) ? zext_ln21_5_fu_2314_p1 : tmp_10_fu_2317_p4);

assign select_ln18_2_fu_1331_p3 = ((tmp_7_fu_1313_p3[0:0] == 1'b1) ? sext_ln18_2_fu_1327_p1 : add_ln515_1_fu_1307_p2);

assign select_ln18_3_fu_1385_p3 = ((tmp_7_reg_2658[0:0] == 1'b1) ? zext_ln21_1_fu_1372_p1 : tmp_6_fu_1375_p4);

assign select_ln18_4_fu_1642_p3 = ((tmp_13_fu_1624_p3[0:0] == 1'b1) ? sext_ln18_4_fu_1638_p1 : add_ln515_2_fu_1618_p2);

assign select_ln18_5_fu_1700_p3 = ((tmp_13_reg_2698[0:0] == 1'b1) ? zext_ln21_2_fu_1687_p1 : tmp_9_fu_1690_p4);

assign select_ln18_6_fu_638_p3 = ((tmp_19_fu_620_p3[0:0] == 1'b1) ? sext_ln18_6_fu_634_p1 : add_ln515_3_fu_614_p2);

assign select_ln18_7_fu_776_p3 = ((tmp_19_reg_2507[0:0] == 1'b1) ? zext_ln21_3_fu_763_p1 : tmp_s_fu_766_p4);

assign select_ln18_8_fu_1954_p3 = ((tmp_23_fu_1936_p3[0:0] == 1'b1) ? sext_ln18_8_fu_1950_p1 : add_ln515_4_fu_1930_p2);

assign select_ln18_9_fu_2012_p3 = ((tmp_23_reg_2738[0:0] == 1'b1) ? zext_ln21_4_fu_1999_p1 : tmp_3_fu_2002_p4);

assign select_ln18_fu_1035_p3 = ((tmp_fu_1017_p3[0:0] == 1'b1) ? sext_ln18_fu_1031_p1 : add_ln515_fu_1011_p2);

assign select_ln26_1_fu_379_p3 = ((icmp_ln28_fu_365_p2[0:0] == 1'b1) ? add_ln26_fu_359_p2 : ap_sig_allocacmp_in_feat_load);

assign select_ln26_fu_371_p3 = ((icmp_ln28_fu_365_p2[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_kernel_x_load);

assign select_ln488_10_fu_2197_p3 = ((ymaggreater_11_fu_2191_p2[0:0] == 1'b1) ? data_17_fu_2151_p3 : 64'd4643140847074803712);

assign select_ln488_11_fu_2205_p3 = ((and_ln18_11_fu_2185_p2[0:0] == 1'b1) ? 64'd4643140847074803712 : select_ln488_10_fu_2197_p3);

assign select_ln488_2_fu_1259_p3 = ((ymaggreater_3_fu_1253_p2[0:0] == 1'b1) ? data_13_fu_1213_p3 : 64'd4643140847074803712);

assign select_ln488_3_fu_1267_p3 = ((and_ln18_3_fu_1247_p2[0:0] == 1'b1) ? 64'd4643140847074803712 : select_ln488_2_fu_1259_p3);

assign select_ln488_4_fu_1570_p3 = ((ymaggreater_5_fu_1564_p2[0:0] == 1'b1) ? data_14_fu_1524_p3 : 64'd4643140847074803712);

assign select_ln488_5_fu_1578_p3 = ((and_ln18_5_fu_1558_p2[0:0] == 1'b1) ? 64'd4643140847074803712 : select_ln488_4_fu_1570_p3);

assign select_ln488_6_fu_566_p3 = ((ymaggreater_7_fu_560_p2[0:0] == 1'b1) ? data_15_fu_520_p3 : 64'd4643140847074803712);

assign select_ln488_7_fu_574_p3 = ((and_ln18_7_fu_554_p2[0:0] == 1'b1) ? 64'd4643140847074803712 : select_ln488_6_fu_566_p3);

assign select_ln488_8_fu_1882_p3 = ((ymaggreater_9_fu_1876_p2[0:0] == 1'b1) ? data_16_fu_1836_p3 : 64'd4643140847074803712);

assign select_ln488_9_fu_1890_p3 = ((and_ln18_9_fu_1870_p2[0:0] == 1'b1) ? 64'd4643140847074803712 : select_ln488_8_fu_1882_p3);

assign select_ln488_fu_955_p3 = ((ymaggreater_1_fu_949_p2[0:0] == 1'b1) ? data_12_fu_909_p3 : 64'd4643140847074803712);

assign select_ln59_1_fu_1713_p3 = ((tmp_11_fu_1676_p3[0:0] == 1'b1) ? sub_ln59_1_fu_1707_p2 : select_ln18_5_fu_1700_p3);

assign select_ln59_2_fu_789_p3 = ((tmp_17_fu_752_p3[0:0] == 1'b1) ? sub_ln59_2_fu_783_p2 : select_ln18_7_fu_776_p3);

assign select_ln59_3_fu_2025_p3 = ((tmp_22_fu_1988_p3[0:0] == 1'b1) ? sub_ln59_3_fu_2019_p2 : select_ln18_9_fu_2012_p3);

assign select_ln59_4_fu_2340_p3 = ((tmp_26_fu_2303_p3[0:0] == 1'b1) ? sub_ln59_4_fu_2334_p2 : select_ln18_11_fu_2327_p3);

assign select_ln59_fu_1398_p3 = ((tmp_5_fu_1361_p3[0:0] == 1'b1) ? sub_ln59_fu_1392_p2 : select_ln18_3_fu_1385_p3);

assign sext_ln1432_1_fu_445_p1 = $signed(add_ln1432_fu_439_p2);

assign sext_ln1432_2_fu_747_p1 = $signed(add_ln1432_1_fu_742_p2);

assign sext_ln1432_3_fu_820_p1 = $signed(add_ln1432_2_fu_815_p2);

assign sext_ln1432_fu_435_p1 = $signed(add_ln1432_5_fu_429_p2);

assign sext_ln18_10_fu_2265_p1 = $signed(sub_ln18_5_fu_2259_p2);

assign sext_ln18_11_fu_2277_p1 = $signed(select_ln18_10_fu_2269_p3);

assign sext_ln18_1_fu_1043_p1 = $signed(select_ln18_fu_1035_p3);

assign sext_ln18_2_fu_1327_p1 = $signed(sub_ln18_1_fu_1321_p2);

assign sext_ln18_3_fu_1339_p1 = $signed(select_ln18_2_fu_1331_p3);

assign sext_ln18_4_fu_1638_p1 = $signed(sub_ln18_2_fu_1632_p2);

assign sext_ln18_5_fu_1650_p1 = $signed(select_ln18_4_fu_1642_p3);

assign sext_ln18_6_fu_634_p1 = $signed(sub_ln18_3_fu_628_p2);

assign sext_ln18_7_fu_646_p1 = $signed(select_ln18_6_fu_638_p3);

assign sext_ln18_8_fu_1950_p1 = $signed(sub_ln18_4_fu_1944_p2);

assign sext_ln18_9_fu_1962_p1 = $signed(select_ln18_8_fu_1954_p3);

assign sext_ln18_fu_1031_p1 = $signed(sub_ln18_fu_1025_p2);

assign sext_ln33_1_fu_1415_p1 = add_ln33_9_fu_1410_p2;

assign sext_ln33_2_fu_1730_p1 = add_ln33_11_fu_1725_p2;

assign sext_ln33_3_fu_1112_p1 = add_ln33_13_reg_2560;

assign sext_ln33_4_fu_2042_p1 = add_ln33_15_fu_2037_p2;

assign sext_ln33_5_fu_2357_p1 = add_ln33_17_fu_2352_p2;

assign sext_ln33_fu_698_p1 = $signed(sub_ln33_fu_692_p2);

assign shl_ln18_1_fu_1368_p2 = zext_ln515_1_reg_2653 << zext_ln18_1_reg_2663;

assign shl_ln18_2_fu_1683_p2 = zext_ln515_3_reg_2693 << zext_ln18_2_reg_2703;

assign shl_ln18_3_fu_759_p2 = zext_ln515_5_reg_2502 << zext_ln18_3_reg_2512;

assign shl_ln18_4_fu_1995_p2 = zext_ln515_7_reg_2733 << zext_ln18_4_reg_2743;

assign shl_ln18_5_fu_2310_p2 = zext_ln515_9_reg_2773 << zext_ln18_5_reg_2783;

assign shl_ln18_fu_1075_p2 = zext_ln15_reg_2605 << zext_ln18_reg_2615;

assign sub_ln18_1_fu_1321_p2 = (11'd1023 - xs_exp_s_fu_1275_p4);

assign sub_ln18_2_fu_1632_p2 = (11'd1023 - xs_exp_1_s_fu_1586_p4);

assign sub_ln18_3_fu_628_p2 = (11'd1023 - xs_exp_1_1_fu_582_p4);

assign sub_ln18_4_fu_1944_p2 = (11'd1023 - xs_exp_1_2_fu_1898_p4);

assign sub_ln18_5_fu_2259_p2 = (11'd1023 - xs_exp_1_3_fu_2213_p4);

assign sub_ln18_fu_1025_p2 = (11'd1023 - xs_exp_fu_979_p4);

assign sub_ln33_1_fu_1431_p2 = ($signed(p_shl5_fu_1423_p3) - $signed(sext_ln33_1_fu_1415_p1));

assign sub_ln33_2_fu_1746_p2 = ($signed(p_shl4_fu_1738_p3) - $signed(sext_ln33_2_fu_1730_p1));

assign sub_ln33_3_fu_1122_p2 = ($signed(p_shl3_fu_1115_p3) - $signed(sext_ln33_3_fu_1112_p1));

assign sub_ln33_4_fu_2058_p2 = ($signed(p_shl2_fu_2050_p3) - $signed(sext_ln33_4_fu_2042_p1));

assign sub_ln33_5_fu_2373_p2 = ($signed(p_shl1_fu_2365_p3) - $signed(sext_ln33_5_fu_2357_p1));

assign sub_ln33_fu_692_p2 = (zext_ln33_2_fu_688_p1 - zext_ln33_1_fu_678_p1);

assign sub_ln59_1_fu_1707_p2 = (13'd0 - select_ln18_5_fu_1700_p3);

assign sub_ln59_2_fu_783_p2 = (13'd0 - select_ln18_7_fu_776_p3);

assign sub_ln59_3_fu_2019_p2 = (13'd0 - select_ln18_9_fu_2012_p3);

assign sub_ln59_4_fu_2334_p2 = (13'd0 - select_ln18_11_fu_2327_p3);

assign sub_ln59_fu_1392_p2 = (13'd0 - select_ln18_3_fu_1385_p3);

assign tmp_10_fu_2317_p4 = {{shl_ln18_5_fu_2310_p2[65:53]}};

assign tmp_11_fu_1676_p3 = select_ln488_5_reg_2688[32'd63];

assign tmp_13_fu_1624_p3 = add_ln515_2_fu_1618_p2[32'd11];

assign tmp_17_fu_752_p3 = select_ln488_7_reg_2497[32'd63];

assign tmp_19_fu_620_p3 = add_ln515_3_fu_614_p2[32'd11];

assign tmp_22_fu_1988_p3 = select_ln488_9_reg_2728[32'd63];

assign tmp_23_fu_1936_p3 = add_ln515_4_fu_1930_p2[32'd11];

assign tmp_26_fu_2303_p3 = select_ln488_11_reg_2768[32'd63];

assign tmp_27_fu_2251_p3 = add_ln515_5_fu_2245_p2[32'd11];

assign tmp_2_fu_681_p3 = {{select_ln26_1_reg_2462}, {8'd0}};

assign tmp_3_fu_2002_p4 = {{shl_ln18_4_fu_1995_p2[65:53]}};

assign tmp_4_fu_1082_p4 = {{shl_ln18_fu_1075_p2[73:53]}};

assign tmp_5_fu_1361_p3 = select_ln488_3_reg_2648[32'd63];

assign tmp_6_fu_1375_p4 = {{shl_ln18_1_fu_1368_p2[65:53]}};

assign tmp_7_fu_1313_p3 = add_ln515_1_fu_1307_p2[32'd11];

assign tmp_9_fu_1690_p4 = {{shl_ln18_2_fu_1683_p2[65:53]}};

assign tmp_fu_1017_p3 = add_ln515_fu_1011_p2[32'd11];

assign tmp_s_fu_766_p4 = {{shl_ln18_3_fu_759_p2[65:53]}};

assign trunc_ln33_1_fu_1734_p1 = add_ln33_11_fu_1725_p2[12:0];

assign trunc_ln33_2_fu_807_p1 = add_ln33_13_fu_801_p2[12:0];

assign trunc_ln33_3_fu_2046_p1 = add_ln33_15_fu_2037_p2[12:0];

assign trunc_ln33_4_fu_2361_p1 = add_ln33_17_fu_2352_p2[12:0];

assign trunc_ln33_fu_1419_p1 = add_ln33_9_fu_1410_p2[12:0];

assign trunc_ln534_1_fu_1285_p1 = select_ln488_3_fu_1267_p3[51:0];

assign trunc_ln534_2_fu_1596_p1 = select_ln488_5_fu_1578_p3[51:0];

assign trunc_ln534_3_fu_592_p1 = select_ln488_7_fu_574_p3[51:0];

assign trunc_ln534_4_fu_1908_p1 = select_ln488_9_fu_1890_p3[51:0];

assign trunc_ln534_5_fu_2223_p1 = select_ln488_11_fu_2205_p3[51:0];

assign trunc_ln534_fu_989_p1 = data_fu_963_p3[51:0];

assign val_fu_1092_p3 = ((tmp_reg_2610[0:0] == 1'b1) ? zext_ln21_fu_1079_p1 : tmp_4_fu_1082_p4);

assign x_fp_exp_10_fu_2089_p4 = {{data_10_fu_2078_p1[62:52]}};

assign x_fp_exp_11_fu_2159_p4 = {{data_17_fu_2151_p3[62:52]}};

assign x_fp_exp_1_fu_917_p4 = {{data_12_fu_909_p3[62:52]}};

assign x_fp_exp_2_fu_1151_p4 = {{data_3_fu_1139_p1[62:52]}};

assign x_fp_exp_3_fu_1221_p4 = {{data_13_fu_1213_p3[62:52]}};

assign x_fp_exp_4_fu_1462_p4 = {{data_5_fu_1451_p1[62:52]}};

assign x_fp_exp_5_fu_1532_p4 = {{data_14_fu_1524_p3[62:52]}};

assign x_fp_exp_6_fu_458_p4 = {{bitcast_ln13[62:52]}};

assign x_fp_exp_7_fu_528_p4 = {{data_15_fu_520_p3[62:52]}};

assign x_fp_exp_8_fu_1774_p4 = {{data_8_fu_1762_p1[62:52]}};

assign x_fp_exp_9_fu_1844_p4 = {{data_16_fu_1836_p3[62:52]}};

assign x_fp_exp_fu_847_p4 = {{data_1_fu_835_p1[62:52]}};

assign x_fp_sig_10_fu_2099_p1 = data_10_fu_2078_p1[51:0];

assign x_fp_sig_11_fu_2169_p1 = data_17_fu_2151_p3[51:0];

assign x_fp_sig_1_fu_927_p1 = data_12_fu_909_p3[51:0];

assign x_fp_sig_2_fu_1161_p1 = data_3_fu_1139_p1[51:0];

assign x_fp_sig_3_fu_1231_p1 = data_13_fu_1213_p3[51:0];

assign x_fp_sig_4_fu_1472_p1 = data_5_fu_1451_p1[51:0];

assign x_fp_sig_5_fu_1542_p1 = data_14_fu_1524_p3[51:0];

assign x_fp_sig_6_fu_468_p1 = bitcast_ln13[51:0];

assign x_fp_sig_7_fu_538_p1 = data_15_fu_520_p3[51:0];

assign x_fp_sig_8_fu_1784_p1 = data_8_fu_1762_p1[51:0];

assign x_fp_sig_9_fu_1854_p1 = data_16_fu_1836_p3[51:0];

assign x_fp_sig_fu_857_p1 = data_1_fu_835_p1[51:0];

assign x_fp_sign_1_fu_1143_p3 = data_3_fu_1139_p1[32'd63];

assign x_fp_sign_2_fu_1454_p3 = data_5_fu_1451_p1[32'd63];

assign x_fp_sign_3_fu_450_p3 = bitcast_ln13[32'd63];

assign x_fp_sign_4_fu_1766_p3 = data_8_fu_1762_p1[32'd63];

assign x_fp_sign_5_fu_2081_p3 = data_10_fu_2078_p1[32'd63];

assign x_fp_sign_fu_839_p3 = data_1_fu_835_p1[32'd63];

assign xor_ln18_1_fu_1189_p2 = (icmp_ln25_4_fu_1171_p2 ^ 1'd1);

assign xor_ln18_2_fu_1500_p2 = (icmp_ln25_6_fu_1482_p2 ^ 1'd1);

assign xor_ln18_3_fu_496_p2 = (icmp_ln25_8_fu_478_p2 ^ 1'd1);

assign xor_ln18_4_fu_1812_p2 = (icmp_ln25_10_fu_1794_p2 ^ 1'd1);

assign xor_ln18_5_fu_2127_p2 = (icmp_ln25_12_fu_2109_p2 ^ 1'd1);

assign xor_ln18_fu_885_p2 = (icmp_ln25_2_fu_867_p2 ^ 1'd1);

assign xs_exp_1_1_fu_582_p4 = {{select_ln488_7_fu_574_p3[62:52]}};

assign xs_exp_1_2_fu_1898_p4 = {{select_ln488_9_fu_1890_p3[62:52]}};

assign xs_exp_1_3_fu_2213_p4 = {{select_ln488_11_fu_2205_p3[62:52]}};

assign xs_exp_1_s_fu_1586_p4 = {{select_ln488_5_fu_1578_p3[62:52]}};

assign xs_exp_fu_979_p4 = {{data_fu_963_p3[62:52]}};

assign xs_exp_s_fu_1275_p4 = {{select_ln488_3_fu_1267_p3[62:52]}};

assign ymaggreater_11_fu_2191_p2 = (($signed(data_17_fu_2151_p3) < $signed(64'd4643140847074803712)) ? 1'b1 : 1'b0);

assign ymaggreater_1_fu_949_p2 = (($signed(data_12_fu_909_p3) < $signed(64'd4643140847074803712)) ? 1'b1 : 1'b0);

assign ymaggreater_3_fu_1253_p2 = (($signed(data_13_fu_1213_p3) < $signed(64'd4643140847074803712)) ? 1'b1 : 1'b0);

assign ymaggreater_5_fu_1564_p2 = (($signed(data_14_fu_1524_p3) < $signed(64'd4643140847074803712)) ? 1'b1 : 1'b0);

assign ymaggreater_7_fu_560_p2 = (($signed(data_15_fu_520_p3) < $signed(64'd4643140847074803712)) ? 1'b1 : 1'b0);

assign ymaggreater_9_fu_1876_p2 = (($signed(data_16_fu_1836_p3) < $signed(64'd4643140847074803712)) ? 1'b1 : 1'b0);

assign zext_ln13_1_cast_fu_310_p1 = zext_ln13_1;

assign zext_ln1432_1_fu_1070_p1 = add_ln1432_4_fu_1065_p2;

assign zext_ln1432_fu_830_p1 = add_ln1432_3_fu_825_p2;

assign zext_ln15_fu_1003_p1 = mantissa_fu_993_p4;

assign zext_ln18_1_fu_1343_p1 = $unsigned(sext_ln18_3_fu_1339_p1);

assign zext_ln18_2_fu_1654_p1 = $unsigned(sext_ln18_5_fu_1650_p1);

assign zext_ln18_3_fu_650_p1 = $unsigned(sext_ln18_7_fu_646_p1);

assign zext_ln18_4_fu_1966_p1 = $unsigned(sext_ln18_9_fu_1962_p1);

assign zext_ln18_5_fu_2281_p1 = $unsigned(sext_ln18_11_fu_2277_p1);

assign zext_ln18_fu_1047_p1 = $unsigned(sext_ln18_1_fu_1043_p1);

assign zext_ln21_1_fu_1372_p1 = tmp_8_reg_2668;

assign zext_ln21_2_fu_1687_p1 = tmp_14_reg_2708;

assign zext_ln21_3_fu_763_p1 = tmp_20_reg_2517;

assign zext_ln21_4_fu_1999_p1 = tmp_24_reg_2748;

assign zext_ln21_5_fu_2314_p1 = tmp_28_reg_2788;

assign zext_ln21_fu_1079_p1 = tmp_1_reg_2620;

assign zext_ln26_cast_fu_314_p1 = zext_ln26;

assign zext_ln33_10_fu_1442_p1 = add_ln33_10_fu_1437_p2;

assign zext_ln33_11_fu_1721_p1 = select_ln59_1_fu_1713_p3;

assign zext_ln33_12_fu_1757_p1 = add_ln33_12_fu_1752_p2;

assign zext_ln33_13_fu_797_p1 = select_ln59_2_fu_789_p3;

assign zext_ln33_14_fu_1134_p1 = add_ln33_14_fu_1128_p2;

assign zext_ln33_15_fu_2033_p1 = select_ln59_3_fu_2025_p3;

assign zext_ln33_16_fu_2069_p1 = add_ln33_16_fu_2064_p2;

assign zext_ln33_17_fu_2348_p1 = select_ln59_4_fu_2340_p3;

assign zext_ln33_18_fu_2384_p1 = add_ln33_18_fu_2379_p2;

assign zext_ln33_1_fu_678_p1 = select_ln26_1_reg_2462;

assign zext_ln33_2_fu_688_p1 = tmp_2_fu_681_p3;

assign zext_ln33_3_fu_403_p1 = select_ln26_fu_371_p3;

assign zext_ln33_4_fu_413_p1 = add_ln33_4_fu_407_p2;

assign zext_ln33_5_fu_424_p1 = add_ln33_5_fu_418_p2;

assign zext_ln33_6_fu_722_p1 = add_ln33_6_fu_717_p2;

assign zext_ln33_7_fu_732_p1 = add_ln33_7_fu_727_p2;

assign zext_ln33_8_fu_811_p1 = add_ln33_8_reg_2540;

assign zext_ln33_9_fu_1406_p1 = select_ln59_fu_1398_p3;

assign zext_ln515_10_fu_2241_p1 = xs_exp_1_3_fu_2213_p4;

assign zext_ln515_1_cast_fu_1289_p4 = {{{{1'd1}, {trunc_ln534_1_fu_1285_p1}}}, {1'd0}};

assign zext_ln515_1_fu_1299_p1 = zext_ln515_1_cast_fu_1289_p4;

assign zext_ln515_2_fu_1303_p1 = xs_exp_s_fu_1275_p4;

assign zext_ln515_3_cast_fu_1600_p4 = {{{{1'd1}, {trunc_ln534_2_fu_1596_p1}}}, {1'd0}};

assign zext_ln515_3_fu_1610_p1 = zext_ln515_3_cast_fu_1600_p4;

assign zext_ln515_4_fu_1614_p1 = xs_exp_1_s_fu_1586_p4;

assign zext_ln515_5_cast_fu_596_p4 = {{{{1'd1}, {trunc_ln534_3_fu_592_p1}}}, {1'd0}};

assign zext_ln515_5_fu_606_p1 = zext_ln515_5_cast_fu_596_p4;

assign zext_ln515_6_fu_610_p1 = xs_exp_1_1_fu_582_p4;

assign zext_ln515_7_cast_fu_1912_p4 = {{{{1'd1}, {trunc_ln534_4_fu_1908_p1}}}, {1'd0}};

assign zext_ln515_7_fu_1922_p1 = zext_ln515_7_cast_fu_1912_p4;

assign zext_ln515_8_fu_1926_p1 = xs_exp_1_2_fu_1898_p4;

assign zext_ln515_9_cast_fu_2227_p4 = {{{{1'd1}, {trunc_ln534_5_fu_2223_p1}}}, {1'd0}};

assign zext_ln515_9_fu_2237_p1 = zext_ln515_9_cast_fu_2227_p4;

assign zext_ln515_fu_1007_p1 = xs_exp_fu_979_p4;

always @ (posedge ap_clk) begin
    zext_ln13_1_cast_reg_2446[8] <= 1'b0;
    zext_ln33_3_reg_2475[9:3] <= 7'b0000000;
    zext_ln515_5_reg_2502[0] <= 1'b0;
    zext_ln515_5_reg_2502[136:53] <= 84'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
    zext_ln18_3_reg_2512[136:32] <= 105'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln15_reg_2605[0] <= 1'b0;
    zext_ln15_reg_2605[136:53] <= 84'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
    zext_ln18_reg_2615[136:32] <= 105'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln515_1_reg_2653[0] <= 1'b0;
    zext_ln515_1_reg_2653[136:53] <= 84'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
    zext_ln18_1_reg_2663[136:32] <= 105'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln515_3_reg_2693[0] <= 1'b0;
    zext_ln515_3_reg_2693[136:53] <= 84'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
    zext_ln18_2_reg_2703[136:32] <= 105'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln515_7_reg_2733[0] <= 1'b0;
    zext_ln515_7_reg_2733[136:53] <= 84'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
    zext_ln18_4_reg_2743[136:32] <= 105'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln515_9_reg_2773[0] <= 1'b0;
    zext_ln515_9_reg_2773[136:53] <= 84'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
    zext_ln18_5_reg_2783[136:32] <= 105'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
end

endmodule //srcnn_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5
