<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead, (twWarn | twDebug | twInfo)*, twBody, twSum?, twFoot, twClientInfo?)>
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstList?, twUnmetConstCnt?, twDebug*, twDataSheet?, twClkTbl?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG)*, twUnmetConstCnt?, twDataSheet?, twClkTbl?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?, twClkTbl?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG)*, twUnmetConstCnt?, twDataSheet?, twClkTbl?, twTimeGrp*)>
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt*, twPathRptBanner, twPathRpt*) |  (twPathRpt*, twRacePathRpt?) |  (twNetRpt*)))>
<!ATTLIST twConst twConstType (twPathConst | twNetConst) "twPathConst">
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntHold, twMinPer?, twMaxDel?, twMaxFreq?, twMaxNetDel?, twMaxNetSkew?, twMinOff?, twMaxOff?)>
<!ELEMENT twConstName (#PCDATA)>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twMinPer (#PCDATA)>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twSigList?, twBELList?, twMacList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)>
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead><twExecVer>Release 6.3.03i Trace G.38</twExecVer><twCopyright>Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:/ISE/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml test_board test_board.ncd
-o test_board.twr test_board.pcf

</twCmdLine><twDesign>test_board.ncd</twDesign><twPCF>test_board.pcf</twPCF><twDevInfo arch="spartan2"><twDevName>xc2s200</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2004-06-25</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twErr"></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo>INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twBody><twErrRpt><twConst twConstType="twPathConst"><twConstHead><twConstName>TS_clk = PERIOD TIMEGRP &quot;clk&quot;  10 nS   HIGH 50.000000 % ;</twConstName><twItemCnt>22609</twItemCnt><twErrCntSetup>256</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">64</twErrCntHold><twMinPer>19.317</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-9.317</twSlack><twSrc BELType="FF">u0_u1_u1_activeRow_r_1_1</twSrc><twDest BELType="FF">u0_fast_memtest_u0_r_r_14</twDest><twTotPathDel>13.342</twTotPathDel><twClkSkew>5.975</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert>0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType="FF">u0_u1_u1_activeRow_r_1_1</twSrc><twDest BELType="FF">u0_fast_memtest_u0_r_r_14</twDest><twLogLvls>7</twLogLvls><twSrcSite>CLB_R27C24.S1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u0_u1_clkin_2</twSrcClk><twPathDel><twSite>CLB_R27C24.S1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>u0_u1_u1_activeRow_r_1_1</twComp><twBEL>u0_u1_u1_activeRow_r_1_1</twBEL></twPathDel><twPathDel><twSite>CLB_R28C23.S0.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>u0_u1_u1_activeRow_r_1_1</twComp></twPathDel><twPathDel><twSite>CLB_R28C23.S0.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>u0_u1_u1__n0153&lt;1&gt;</twComp><twBEL>u0_u1_u1_Mmux__n0153_inst_mux_f5_2111_G</twBEL><twBEL>u0_u1_u1_Mmux__n0153_inst_mux_f5_2111</twBEL></twPathDel><twPathDel><twSite>CLB_R26C23.S0.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>u0_u1_u1__n0153&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>CLB_R26C23.S0.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>u0_u1_u1_Neq_stage_cyo1</twComp><twBEL>u0_u1_u1_Neq_stagelut</twBEL><twBEL>u0_u1_u1_Neq_stagecy</twBEL><twBEL>u0_u1_u1_Neq_stagecy_rn_0</twBEL></twPathDel><twPathDel><twSite>CLB_R25C23.S0.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0_u1_u1_Neq_stage_cyo1</twComp></twPathDel><twPathDel><twSite>CLB_R25C23.S0.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>u0_u1_u1_Neq_stage_cyo3</twComp><twBEL>u0_u1_u1_Neq_stagecy_rn_1</twBEL><twBEL>u0_u1_u1_Neq_stagecy_rn_2</twBEL></twPathDel><twPathDel><twSite>CLB_R24C23.S0.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0_u1_u1_Neq_stage_cyo3</twComp></twPathDel><twPathDel><twSite>CLB_R24C23.S0.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>u0_u1_u1_Neq_stage_cyo5</twComp><twBEL>u0_u1_u1_Neq_stagecy_rn_3</twBEL><twBEL>u0_u1_u1_Neq_stagecy_rn_4</twBEL></twPathDel><twPathDel><twSite>CLB_R23C23.S0.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0_u1_u1_Neq_stage_cyo5</twComp></twPathDel><twPathDel><twSite>CLB_R23C23.S0.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>N16394</twComp><twBEL>u0_u1_u1_Neq_stagecy_rn_5</twBEL></twPathDel><twPathDel><twSite>CLB_R16C16.S1.G3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.600</twDelInfo><twComp>u0_u1_u1__n0205</twComp></twPathDel><twPathDel><twSite>CLB_R16C16.S1.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>u0_u1_u1_Ker11196_SW2/O</twComp><twBEL>u0_fast_memtest_ld18</twBEL></twPathDel><twPathDel><twSite>CLB_R11C11.S1.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.584</twDelInfo><twComp>u0_fast_memtest_ld</twComp></twPathDel><twPathDel><twSite>CLB_R11C11.S1.CLK</twSite><twDelType>Tick</twDelType><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>u0_fast_memtest_u0_r_r&lt;15&gt;</twComp><twBEL>u0_fast_memtest_u0__n0000&lt;14&gt;1</twBEL><twBEL>u0_fast_memtest_u0_r_r_14</twBEL></twPathDel><twLogDel>6.037</twLogDel><twRouteDel>7.305</twRouteDel><twTotDel>13.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u0_clk_b</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-9.159</twSlack><twSrc BELType="FF">u0_u1_u1_activeRow_r_1_1</twSrc><twDest BELType="FF">u0_fast_memtest_u0_r_r_15</twDest><twTotPathDel>13.184</twTotPathDel><twClkSkew>5.975</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert>0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType="FF">u0_u1_u1_activeRow_r_1_1</twSrc><twDest BELType="FF">u0_fast_memtest_u0_r_r_15</twDest><twLogLvls>7</twLogLvls><twSrcSite>CLB_R27C24.S1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u0_u1_clkin_2</twSrcClk><twPathDel><twSite>CLB_R27C24.S1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>u0_u1_u1_activeRow_r_1_1</twComp><twBEL>u0_u1_u1_activeRow_r_1_1</twBEL></twPathDel><twPathDel><twSite>CLB_R28C23.S0.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>u0_u1_u1_activeRow_r_1_1</twComp></twPathDel><twPathDel><twSite>CLB_R28C23.S0.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>u0_u1_u1__n0153&lt;1&gt;</twComp><twBEL>u0_u1_u1_Mmux__n0153_inst_mux_f5_2111_G</twBEL><twBEL>u0_u1_u1_Mmux__n0153_inst_mux_f5_2111</twBEL></twPathDel><twPathDel><twSite>CLB_R26C23.S0.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>u0_u1_u1__n0153&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>CLB_R26C23.S0.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>u0_u1_u1_Neq_stage_cyo1</twComp><twBEL>u0_u1_u1_Neq_stagelut</twBEL><twBEL>u0_u1_u1_Neq_stagecy</twBEL><twBEL>u0_u1_u1_Neq_stagecy_rn_0</twBEL></twPathDel><twPathDel><twSite>CLB_R25C23.S0.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0_u1_u1_Neq_stage_cyo1</twComp></twPathDel><twPathDel><twSite>CLB_R25C23.S0.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>u0_u1_u1_Neq_stage_cyo3</twComp><twBEL>u0_u1_u1_Neq_stagecy_rn_1</twBEL><twBEL>u0_u1_u1_Neq_stagecy_rn_2</twBEL></twPathDel><twPathDel><twSite>CLB_R24C23.S0.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0_u1_u1_Neq_stage_cyo3</twComp></twPathDel><twPathDel><twSite>CLB_R24C23.S0.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>u0_u1_u1_Neq_stage_cyo5</twComp><twBEL>u0_u1_u1_Neq_stagecy_rn_3</twBEL><twBEL>u0_u1_u1_Neq_stagecy_rn_4</twBEL></twPathDel><twPathDel><twSite>CLB_R23C23.S0.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0_u1_u1_Neq_stage_cyo5</twComp></twPathDel><twPathDel><twSite>CLB_R23C23.S0.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>N16394</twComp><twBEL>u0_u1_u1_Neq_stagecy_rn_5</twBEL></twPathDel><twPathDel><twSite>CLB_R16C16.S1.G3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.600</twDelInfo><twComp>u0_u1_u1__n0205</twComp></twPathDel><twPathDel><twSite>CLB_R16C16.S1.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>u0_u1_u1_Ker11196_SW2/O</twComp><twBEL>u0_fast_memtest_ld18</twBEL></twPathDel><twPathDel><twSite>CLB_R11C11.S1.F2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.426</twDelInfo><twComp>u0_fast_memtest_ld</twComp></twPathDel><twPathDel><twSite>CLB_R11C11.S1.CLK</twSite><twDelType>Tick</twDelType><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>u0_fast_memtest_u0_r_r&lt;15&gt;</twComp><twBEL>u0_fast_memtest_u0__n0000&lt;15&gt;1</twBEL><twBEL>u0_fast_memtest_u0_r_r_15</twBEL></twPathDel><twLogDel>6.037</twLogDel><twRouteDel>7.147</twRouteDel><twTotDel>13.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u0_clk_b</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-9.122</twSlack><twSrc BELType="FF">u0_u1_u1_activeRow_r_2_3</twSrc><twDest BELType="FF">u0_fast_memtest_u0_r_r_14</twDest><twTotPathDel>13.197</twTotPathDel><twClkSkew>5.925</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert>0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType="FF">u0_u1_u1_activeRow_r_2_3</twSrc><twDest BELType="FF">u0_fast_memtest_u0_r_r_14</twDest><twLogLvls>7</twLogLvls><twSrcSite>CLB_R28C24.S1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u0_u1_clkin_2</twSrcClk><twPathDel><twSite>CLB_R28C24.S1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>u0_u1_u1_activeRow_r_2_3</twComp><twBEL>u0_u1_u1_activeRow_r_2_3</twBEL></twPathDel><twPathDel><twSite>CLB_R27C23.S1.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>u0_u1_u1_activeRow_r_2_3</twComp></twPathDel><twPathDel><twSite>CLB_R27C23.S1.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>u0_u1_u1__n0153&lt;3&gt;</twComp><twBEL>u0_u1_u1_Mmux__n0153_inst_mux_f5_4111_F</twBEL><twBEL>u0_u1_u1_Mmux__n0153_inst_mux_f5_4111</twBEL></twPathDel><twPathDel><twSite>CLB_R26C23.S0.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>u0_u1_u1__n0153&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>CLB_R26C23.S0.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>u0_u1_u1_Neq_stage_cyo1</twComp><twBEL>u0_u1_u1_Neq_stagelut1</twBEL><twBEL>u0_u1_u1_Neq_stagecy_rn_0</twBEL></twPathDel><twPathDel><twSite>CLB_R25C23.S0.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0_u1_u1_Neq_stage_cyo1</twComp></twPathDel><twPathDel><twSite>CLB_R25C23.S0.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>u0_u1_u1_Neq_stage_cyo3</twComp><twBEL>u0_u1_u1_Neq_stagecy_rn_1</twBEL><twBEL>u0_u1_u1_Neq_stagecy_rn_2</twBEL></twPathDel><twPathDel><twSite>CLB_R24C23.S0.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0_u1_u1_Neq_stage_cyo3</twComp></twPathDel><twPathDel><twSite>CLB_R24C23.S0.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>u0_u1_u1_Neq_stage_cyo5</twComp><twBEL>u0_u1_u1_Neq_stagecy_rn_3</twBEL><twBEL>u0_u1_u1_Neq_stagecy_rn_4</twBEL></twPathDel><twPathDel><twSite>CLB_R23C23.S0.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u0_u1_u1_Neq_stage_cyo5</twComp></twPathDel><twPathDel><twSite>CLB_R23C23.S0.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>N16394</twComp><twBEL>u0_u1_u1_Neq_stagecy_rn_5</twBEL></twPathDel><twPathDel><twSite>CLB_R16C16.S1.G3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.600</twDelInfo><twComp>u0_u1_u1__n0205</twComp></twPathDel><twPathDel><twSite>CLB_R16C16.S1.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>u0_u1_u1_Ker11196_SW2/O</twComp><twBEL>u0_fast_memtest_ld18</twBEL></twPathDel><twPathDel><twSite>CLB_R11C11.S1.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.584</twDelInfo><twComp>u0_fast_memtest_ld</twComp></twPathDel><twPathDel><twSite>CLB_R11C11.S1.CLK</twSite><twDelType>Tick</twDelType><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>u0_fast_memtest_u0_r_r&lt;15&gt;</twComp><twBEL>u0_fast_memtest_u0__n0000&lt;14&gt;1</twBEL><twBEL>u0_fast_memtest_u0_r_r_14</twBEL></twPathDel><twLogDel>5.959</twLogDel><twRouteDel>7.238</twRouteDel><twTotDel>13.197</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u0_clk_b</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twRacePathRpt><twRacePath><twSlack>-3.075</twSlack><twSrc BELType="FF">u0_fast_memtest_addr_r_10</twSrc><twDest BELType="FF">u0_u1_u1_activeRow_r_1_1</twDest><twClkSkew>5.947</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert>0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType="FF">u0_fast_memtest_addr_r_10</twSrc><twDest BELType="FF">u0_u1_u1_activeRow_r_1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>CLB_R26C26.S0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u0_clk_b</twSrcClk><twPathDel><twSite>CLB_R26C26.S0.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">1.292</twDelInfo><twComp>u0_fast_memtest_addr_r&lt;11&gt;</twComp><twBEL>u0_fast_memtest_addr_r_10</twBEL></twPathDel><twPathDel><twSite>CLB_R27C24.S1.BX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">1.389</twDelInfo><twComp>u0_fast_memtest_addr_r&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>CLB_R27C24.S1.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>u0_u1_u1_activeRow_r_1_1</twComp><twBEL>u0_u1_u1_activeRow_r_1_1</twBEL></twPathDel><twLogDel>1.483</twLogDel><twRouteDel>1.389</twRouteDel><twTotDel>2.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u0_u1_clkin_2</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twRacePath><twRacePath><twSlack>-2.722</twSlack><twSrc BELType="FF">u0_fast_memtest_addr_r_10</twSrc><twDest BELType="FF">u0_u1_u1_activeRow_r_2_1</twDest><twClkSkew>5.897</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert>0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType="FF">u0_fast_memtest_addr_r_10</twSrc><twDest BELType="FF">u0_u1_u1_activeRow_r_2_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>CLB_R26C26.S0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u0_clk_b</twSrcClk><twPathDel><twSite>CLB_R26C26.S0.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">1.292</twDelInfo><twComp>u0_fast_memtest_addr_r&lt;11&gt;</twComp><twBEL>u0_fast_memtest_addr_r_10</twBEL></twPathDel><twPathDel><twSite>CLB_R28C24.S0.BX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">1.692</twDelInfo><twComp>u0_fast_memtest_addr_r&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>CLB_R28C24.S0.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>u0_u1_u1_activeRow_r_2_1</twComp><twBEL>u0_u1_u1_activeRow_r_2_1</twBEL></twPathDel><twLogDel>1.483</twLogDel><twRouteDel>1.692</twRouteDel><twTotDel>3.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u0_u1_clkin_2</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twRacePath><twRacePath><twSlack>-2.491</twSlack><twSrc BELType="FF">u0_fast_memtest_addr_r_11</twSrc><twDest BELType="FF">u0_u1_u1_activeRow_r_2_2</twDest><twClkSkew>5.897</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert>0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType="FF">u0_fast_memtest_addr_r_11</twSrc><twDest BELType="FF">u0_u1_u1_activeRow_r_2_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>CLB_R26C26.S0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u0_clk_b</twSrcClk><twPathDel><twSite>CLB_R26C26.S0.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">1.292</twDelInfo><twComp>u0_fast_memtest_addr_r&lt;11&gt;</twComp><twBEL>u0_fast_memtest_addr_r_11</twBEL></twPathDel><twPathDel><twSite>CLB_R28C24.S1.BY</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">1.868</twDelInfo><twComp>u0_fast_memtest_addr_r&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>CLB_R28C24.S1.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.246</twDelInfo><twComp>u0_u1_u1_activeRow_r_2_3</twComp><twBEL>u0_u1_u1_activeRow_r_2_2</twBEL></twPathDel><twLogDel>1.538</twLogDel><twRouteDel>1.868</twRouteDel><twTotDel>3.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u0_u1_clkin_2</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twUnmetConstCnt>1</twUnmetConstCnt><twDataSheet twNameLen="15"><twClk2SUList twDestWidth = "3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>19.317</twRiseRise><twFallRise>6.248</twFallRise><twRiseFall>4.904</twRiseFall></twClk2SU></twClk2SUList></twDataSheet></twErrRpt></twBody><twSum><twErrCnt>320</twErrCnt><twScore>1215765</twScore><twConstCov><twPathCnt>22609</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1756</twConnCnt></twConstCov><twStats><twMinPer>19.317</twMinPer><twMaxFreq>51.768</twMaxFreq></twStats></twSum><twFoot><twTimestamp>Mon Feb 13 15:51:57 2006</twTimestamp></twFoot><twClientInfo><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>Peak Memory Usage: 48 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
