For lab8 and lab9 I have followed the control states of the images in this folder similarly for lab7

Work done:
lab 7 :done regular version tested on fpga
lab 8 :done regular version tested on fpga
lab 9 :done regular version code work, simulation and fpga remaining
lab10 and onwards : not done