// Seed: 2662759170
module module_0;
  logic id_1;
  reg   id_2;
  assign id_2 = 1;
  logic id_3;
  wire  id_4 [1 : 1];
  wire  id_5;
  assign id_1#(
      .id_5(1),
      .id_5(1),
      .id_2(1),
      .id_4(1),
      .id_4(-1),
      .id_5(1)
  ) = id_4;
  always id_2 <= id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd50,
    parameter id_5 = 32'd87
) (
    output wor   id_0,
    input  uwire _id_1
);
  wire id_3;
  wire id_4[id_1 : 1 'b0];
  wire [-1  <  1 : -1] _id_5;
  module_0 modCall_1 ();
  reg id_6, id_7[id_5 : 1 'b0 +  -1 'b0], id_8;
  wire id_9, id_10;
  logic id_11;
  always id_6 <= 1'b0;
endmodule
