==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 103.371 ; gain = 45.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 103.371 ; gain = 45.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 104.621 ; gain = 47.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 104.621 ; gain = 47.043
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 126.273 ; gain = 68.695
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 126.273 ; gain = 68.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parta1_3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parta1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.849 seconds; current allocated memory: 75.775 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 75.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parta1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parta1_3' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'parta1_3/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_3/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'parta1_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 76.305 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 126.273 ; gain = 68.695
INFO: [SYSC 207-301] Generating SystemC RTL for parta1_3.
INFO: [VHDL 208-304] Generating VHDL RTL for parta1_3.
INFO: [VLOG 209-307] Generating Verilog RTL for parta1_3.
INFO: [HLS 200-112] Total elapsed time: 35.872 seconds; peak allocated memory: 76.305 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 103.414 ; gain = 46.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 103.414 ; gain = 46.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 104.484 ; gain = 47.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 104.504 ; gain = 47.438
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 126.734 ; gain = 69.668
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 126.734 ; gain = 69.668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parta1_3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parta1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.024 seconds; current allocated memory: 75.697 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 75.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parta1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parta1_3' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'parta1_3/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_3/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'parta1_3'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 76.305 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 126.734 ; gain = 69.668
INFO: [SYSC 207-301] Generating SystemC RTL for parta1_3.
INFO: [VHDL 208-304] Generating VHDL RTL for parta1_3.
INFO: [VLOG 209-307] Generating Verilog RTL for parta1_3.
INFO: [HLS 200-112] Total elapsed time: 29.379 seconds; peak allocated memory: 76.305 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.375 ; gain = 46.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.375 ; gain = 46.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 104.637 ; gain = 47.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 104.637 ; gain = 47.480
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 126.777 ; gain = 69.621
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 126.777 ; gain = 69.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'unop_mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unop_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.928 seconds; current allocated memory: 75.775 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 75.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unop_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unop_mm/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unop_mm' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'unop_mm/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'unop_mm/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unop_mm'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 76.305 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 126.777 ; gain = 69.621
INFO: [SYSC 207-301] Generating SystemC RTL for unop_mm.
INFO: [VHDL 208-304] Generating VHDL RTL for unop_mm.
INFO: [VLOG 209-307] Generating Verilog RTL for unop_mm.
INFO: [HLS 200-112] Total elapsed time: 25.492 seconds; peak allocated memory: 76.305 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-379] Detected segmentation violation, please check C tb.
ERROR: [COSIM 212-362] Aborting co-simulation: C TB post check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-379] Detected segmentation violation, please check C tb.
ERROR: [COSIM 212-362] Aborting co-simulation: C TB post check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 103.309 ; gain = 46.469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 103.309 ; gain = 46.469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 104.734 ; gain = 47.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 104.734 ; gain = 47.895
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'for_c_col' (PartA/parta1_2.cpp:11) in function 'parta1_2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'for_common' (PartA/parta1_2.cpp:14) in function 'parta1_2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 126.738 ; gain = 69.898
INFO: [XFORM 203-541] Flattening a loop nest 'for_c_col' (PartA/parta1_2.cpp:11:4) in function 'parta1_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'for_c_row' (PartA/parta1_2.cpp:9:3) in function 'parta1_2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 126.738 ; gain = 69.898
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parta1_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parta1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'for_c_row_for_c_col_for_common'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (PartA/parta1_2.cpp:15) of variable 'tmp_8', PartA/parta1_2.cpp:15 on array 'C' and 'load' operation ('C_load', PartA/parta1_2.cpp:15) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'store' operation of variable 'tmp_8' on array 'C' (combination delay: 9.06 ns) to honor II or Latency constraint in region 'for_c_row_for_c_col_for_common'.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_4', PartA/parta1_2.cpp:15) (3.36 ns)
	'add' operation ('tmp_9', PartA/parta1_2.cpp:15) (3.02 ns)
	'getelementptr' operation ('B_addr', PartA/parta1_2.cpp:15) (0 ns)
	'load' operation ('B_load', PartA/parta1_2.cpp:15) on array 'B' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.353 seconds; current allocated memory: 75.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 76.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parta1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_2/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parta1_2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'parta1_2_mul_64ns_32ns_96_5_1' to 'parta1_2_mul_64nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parta1_2_mul_mul_8ns_15s_15_1_1' to 'parta1_2_mul_mul_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parta1_2_mac_muladd_8ns_15s_15ns_15_1_1' to 'parta1_2_mac_muladEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'parta1_2/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_2/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_2/nB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'parta1_2_mac_muladEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parta1_2_mul_64nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parta1_2_mul_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'parta1_2'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 76.808 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'parta1_2_mul_64nsbkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 127.707 ; gain = 70.867
INFO: [SYSC 207-301] Generating SystemC RTL for parta1_2.
INFO: [VHDL 208-304] Generating VHDL RTL for parta1_2.
INFO: [VLOG 209-307] Generating Verilog RTL for parta1_2.
INFO: [HLS 200-112] Total elapsed time: 29.096 seconds; peak allocated memory: 76.808 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-330] Aborting co-simulation: top function 'parta1_2' is not invoked in the test bench.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PartA/unop_mm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/parta1_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartA/gold.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 103.203 ; gain = 46.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 103.203 ; gain = 46.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 104.730 ; gain = 47.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 104.984 ; gain = 47.953
INFO: [XFORM 203-501] Unrolling loop 'for_common' (PartA/parta1_3.cpp:13) in function 'parta1_3' partially with a factor of 4.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 126.238 ; gain = 69.207
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 126.238 ; gain = 69.207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parta1_3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parta1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k', PartA/parta1_3.cpp:12) with incoming values : ('k_1_3', PartA/parta1_3.cpp:12) (0 ns)
	'mul' operation ('tmp_12', PartA/parta1_3.cpp:15) (3.36 ns)
	'add' operation ('tmp_13', PartA/parta1_3.cpp:15) (3.02 ns)
	'getelementptr' operation ('B_addr', PartA/parta1_3.cpp:15) (0 ns)
	'load' operation ('B_load', PartA/parta1_3.cpp:15) on array 'B' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.37 seconds; current allocated memory: 76.358 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 76.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parta1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parta1_3/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parta1_3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'parta1_3_mac_muladd_8ns_15s_15ns_15_1_1' to 'parta1_3_mac_mulabkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'parta1_3/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_3/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'parta1_3/nB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'parta1_3_mac_mulabkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'parta1_3'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 77.446 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 128.035 ; gain = 71.004
INFO: [SYSC 207-301] Generating SystemC RTL for parta1_3.
INFO: [VHDL 208-304] Generating VHDL RTL for parta1_3.
INFO: [VLOG 209-307] Generating Verilog RTL for parta1_3.
INFO: [HLS 200-112] Total elapsed time: 31.452 seconds; peak allocated memory: 77.446 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
