Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" into library work
Parsing module <fp_add>.
Parsing module <addition_normaliser>.
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab4/float_mult.v" into library work
Parsing module <fp_mult>.
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab4/sigmoid_approx.v" into library work
Parsing module <sigmoid_approx>.
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab4/matrix_mult.v" into library work
Parsing module <matrix_mult>.
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab4/int_to_float.v" into library work
Parsing module <int_to_float>.
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab4/stopwatch.v" into library work
Parsing module <display_stuff>.
Parsing module <seven_seg_display>.
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab4/numpad.v" into library work
Parsing module <numpad>.
Parsing module <Decoder>.
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab4/nn.v" into library work
Parsing module <nn>.
Analyzing Verilog file "/home/ise/Desktop/CS-M152-A/lab4/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <numpad>.

Elaborating module <Decoder>.
WARNING:HDLCompiler:1127 - "/home/ise/Desktop/CS-M152-A/lab4/top.v" Line 41: Assignment to asdf ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/ise/Desktop/CS-M152-A/lab4/top.v" Line 43: Size mismatch in connection of port <i_tx_busy>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/ise/Desktop/CS-M152-A/lab4/top.v" Line 45: Size mismatch in connection of port <i_inst_valid>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <nn>.

Elaborating module <int_to_float>.

Elaborating module <matrix_mult>.

Elaborating module <fp_mult>.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/float_mult.v" Line 40: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <fp_add>.

Elaborating module <addition_normaliser>.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 146: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 149: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 152: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 155: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 158: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 161: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 164: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 167: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 170: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 173: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 176: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 179: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 182: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 185: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 188: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 191: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 194: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 197: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 200: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 203: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v" Line 116: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <sigmoid_approx>.
WARNING:HDLCompiler:1127 - "/home/ise/Desktop/CS-M152-A/lab4/sigmoid_approx.v" Line 49: Assignment to tempVar1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Desktop/CS-M152-A/lab4/sigmoid_approx.v" Line 50: Assignment to tempVar2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Desktop/CS-M152-A/lab4/sigmoid_approx.v" Line 52: Assignment to tempVar3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Desktop/CS-M152-A/lab4/sigmoid_approx.v" Line 53: Assignment to tempVar4 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Desktop/CS-M152-A/lab4/sigmoid_approx.v" Line 55: Assignment to tempVar5 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Desktop/CS-M152-A/lab4/sigmoid_approx.v" Line 56: Assignment to tempVar6 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Desktop/CS-M152-A/lab4/top.v" Line 54: Assignment to final ignored, since the identifier is never used

Elaborating module <display_stuff>.

Elaborating module <seven_seg_display>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/ise/Desktop/CS-M152-A/lab4/top.v".
INFO:Xst:3210 - "/home/ise/Desktop/CS-M152-A/lab4/top.v" line 36: Output port <o_tx_valid> of the instance <pad> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Desktop/CS-M152-A/lab4/top.v" line 48: Output port <final> of the instance <net> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <numpad>.
    Related source file is "/home/ise/Desktop/CS-M152-A/lab4/numpad.v".
WARNING:Xst:647 - Input <i_tx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/Desktop/CS-M152-A/lab4/numpad.v" line 66: Output port <Col> of the instance <C0> is unconnected or connected to loadless signal.
    WARNING:Xst:2404 -  FFs/Latches <o_tx_valid<0:0>> (without init value) have a constant value of 1 in block <numpad>.
    Summary:
	no macro.
Unit <numpad> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "/home/ise/Desktop/CS-M152-A/lab4/numpad.v".
    Found 4-bit register for signal <Col>.
    Found 4-bit register for signal <DecodeOut1>.
    Found 2-bit register for signal <count>.
    Found 4-bit register for signal <DecodeOut2>.
    Found 4-bit register for signal <DecodeOut3>.
    Found 4-bit register for signal <DecodeOut4>.
    Found 20-bit register for signal <sclk>.
    Found 2-bit adder for signal <count[1]_GND_3_o_add_429_OUT> created at line 474.
    Found 20-bit adder for signal <sclk[19]_GND_3_o_add_464_OUT> created at line 483.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred  45 Multiplexer(s).
Unit <Decoder> synthesized.

Synthesizing Unit <nn>.
    Related source file is "/home/ise/Desktop/CS-M152-A/lab4/nn.v".
    Found 32-bit comparator greater for signal <o3[31]_o2[31]_LessThan_1_o> created at line 259
    Found 32-bit comparator greater for signal <prelim[31]_o1[31]_LessThan_3_o> created at line 260
    Found 32-bit comparator equal for signal <prelim[31]_o2[31]_equal_5_o> created at line 263
    Found 32-bit comparator equal for signal <final[31]_o1[31]_equal_7_o> created at line 264
    Summary:
	inferred   4 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <nn> synthesized.

Synthesizing Unit <int_to_float>.
    Related source file is "/home/ise/Desktop/CS-M152-A/lab4/int_to_float.v".
    Found 16x32-bit Read Only RAM for signal <temp_b>
    Summary:
	inferred   1 RAM(s).
Unit <int_to_float> synthesized.

Synthesizing Unit <matrix_mult>.
    Related source file is "/home/ise/Desktop/CS-M152-A/lab4/matrix_mult.v".
    Summary:
	no macro.
Unit <matrix_mult> synthesized.

Synthesizing Unit <fp_mult>.
    Related source file is "/home/ise/Desktop/CS-M152-A/lab4/float_mult.v".
    Found 8-bit subtractor for signal <n0040> created at line 36.
    Found 8-bit adder for signal <a[30]_b[30]_add_0_OUT> created at line 36.
    Found 8-bit adder for signal <a[30]_GND_7_o_add_3_OUT> created at line 40.
    Found 23-bit adder for signal <rm[45]_GND_7_o_add_11_OUT> created at line 46.
    Found 24x24-bit multiplier for signal <PWR_7_o_PWR_7_o_MuLt_2_OUT> created at line 37.
    Summary:
	inferred   1 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <fp_mult> synthesized.

Synthesizing Unit <fp_add>.
    Related source file is "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v".
    Found 25-bit subtractor for signal <GND_9_o_GND_9_o_sub_11_OUT> created at line 86.
    Found 25-bit subtractor for signal <GND_9_o_GND_9_o_sub_12_OUT> created at line 89.
    Found 8-bit subtractor for signal <a[30]_b[30]_sub_16_OUT> created at line 97.
    Found 25-bit subtractor for signal <GND_9_o_GND_9_o_sub_20_OUT> created at line 102.
    Found 8-bit subtractor for signal <b[30]_a[30]_sub_23_OUT> created at line 106.
    Found 25-bit subtractor for signal <GND_9_o_GND_9_o_sub_27_OUT> created at line 111.
    Found 24-bit adder for signal <GND_9_o_GND_9_o_add_8_OUT> created at line 80.
    Found 25-bit adder for signal <n0302> created at line 100.
    Found 25-bit adder for signal <n0307> created at line 109.
    Found 8-bit adder for signal <o_exponent[7]_GND_9_o_add_35_OUT> created at line 116.
    Found 24-bit shifter logical right for signal <GND_9_o_a[30]_shift_right_16_OUT> created at line 98
    Found 24-bit shifter logical right for signal <GND_9_o_b[30]_shift_right_23_OUT> created at line 107
WARNING:Xst:737 - Found 1-bit latch for signal <o_exponent<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_exponent<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_exponent<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_exponent<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_exponent<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_exponent<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_exponent<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mantissa<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_sign>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_e<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_e<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_e<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_e<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_e<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_e<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_e<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_e<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_m<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_exponent<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator equal for signal <a[30]_b[30]_equal_7_o> created at line 77
    Found 24-bit comparator greater for signal <GND_9_o_GND_9_o_LessThan_10_o> created at line 85
    Found 8-bit comparator greater for signal <b[30]_a[30]_LessThan_15_o> created at line 94
    Found 8-bit comparator greater for signal <a[30]_b[30]_LessThan_22_o> created at line 103
    Found 1-bit comparator equal for signal <a[31]_b[31]_equal_25_o> created at line 108
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  67 Latch(s).
	inferred   5 Comparator(s).
	inferred 244 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <fp_add> synthesized.

Synthesizing Unit <addition_normaliser>.
    Related source file is "/home/ise/Desktop/CS-M152-A/lab4/fp_add.v".
WARNING:Xst:647 - Input <in_m<24:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_2_OUT<7:0>> created at line 146.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_4_OUT<7:0>> created at line 149.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_6_OUT<7:0>> created at line 152.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_8_OUT<7:0>> created at line 155.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_10_OUT<7:0>> created at line 158.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_12_OUT<7:0>> created at line 161.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_14_OUT<7:0>> created at line 164.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_16_OUT<7:0>> created at line 167.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_18_OUT<7:0>> created at line 170.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_20_OUT<7:0>> created at line 173.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_22_OUT<7:0>> created at line 176.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_24_OUT<7:0>> created at line 179.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_26_OUT<7:0>> created at line 182.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_28_OUT<7:0>> created at line 185.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_30_OUT<7:0>> created at line 188.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_32_OUT<7:0>> created at line 191.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_34_OUT<7:0>> created at line 194.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_36_OUT<7:0>> created at line 197.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_38_OUT<7:0>> created at line 200.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_40_OUT<7:0>> created at line 203.
WARNING:Xst:737 - Found 1-bit latch for signal <out_e<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_e<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_e<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_e<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_e<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_e<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_e<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_e<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_m<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  20 Adder/Subtractor(s).
	inferred  33 Latch(s).
	inferred 418 Multiplexer(s).
Unit <addition_normaliser> synthesized.

Synthesizing Unit <sigmoid_approx>.
    Related source file is "/home/ise/Desktop/CS-M152-A/lab4/sigmoid_approx.v".
WARNING:Xst:737 - Found 1-bit latch for signal <w<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <w<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <w<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <w<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <PWR_32_o_GND_112_o_MUX_1273_o> created at line 63
    Found 32-bit comparator greater for signal <n0005> created at line 69
    Found 32-bit comparator greater for signal <n0009> created at line 75
    Summary:
	inferred   6 Latch(s).
	inferred   3 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <sigmoid_approx> synthesized.

Synthesizing Unit <display_stuff>.
    Related source file is "/home/ise/Desktop/CS-M152-A/lab4/stopwatch.v".
    Summary:
	no macro.
Unit <display_stuff> synthesized.

Synthesizing Unit <seven_seg_display>.
    Related source file is "/home/ise/Desktop/CS-M152-A/lab4/stopwatch.v".
    Found 16x8-bit Read Only RAM for signal <seven_seg_temp>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x32-bit single-port Read Only RAM                   : 4
 16x8-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 35
 24x24-bit multiplier                                  : 35
# Adders/Subtractors                                   : 1276
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 23-bit adder                                          : 35
 24-bit adder                                          : 42
 25-bit addsub                                         : 84
 25-bit subtractor                                     : 42
 8-bit adder                                           : 112
 8-bit subtractor                                      : 959
# Registers                                            : 7
 2-bit register                                        : 1
 20-bit register                                       : 1
 4-bit register                                        : 5
# Latches                                              : 4242
 1-bit latch                                           : 4242
# Comparators                                          : 235
 1-bit comparator equal                                : 42
 24-bit comparator greater                             : 42
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 23
 8-bit comparator equal                                : 42
 8-bit comparator greater                              : 84
# Multiplexers                                         : 28006
 1-bit 2-to-1 multiplexer                              : 27468
 24-bit 2-to-1 multiplexer                             : 84
 25-bit 2-to-1 multiplexer                             : 84
 32-bit 2-to-1 multiplexer                             : 44
 4-bit 2-to-1 multiplexer                              : 46
 48-bit 2-to-1 multiplexer                             : 35
 8-bit 2-to-1 multiplexer                              : 245
# Logic shifters                                       : 84
 24-bit shifter logical right                          : 84
# Xors                                                 : 35
 1-bit xor2                                            : 35

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_m_0> (without init value) has a constant value of 0 in block <norm1>. This FF/Latch will be trimmed during the optimization process.
