// Generated by CIRCT 42e53322a
module top(	// /tmp/tmp.4NmNT8H2Yg/21391_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_gold.cleaned.mlir:2:3
  input  [15:0] a_i,	// /tmp/tmp.4NmNT8H2Yg/21391_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_gold.cleaned.mlir:2:21
                b_i,	// /tmp/tmp.4NmNT8H2Yg/21391_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_gold.cleaned.mlir:2:36
  output [15:0] s_o,	// /tmp/tmp.4NmNT8H2Yg/21391_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_gold.cleaned.mlir:2:52
  output        c_o	// /tmp/tmp.4NmNT8H2Yg/21391_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_gold.cleaned.mlir:2:67
);

  wire [16:0] _GEN = {1'h0, a_i} + {1'h0, b_i};	// /tmp/tmp.4NmNT8H2Yg/21391_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_gold.cleaned.mlir:3:14, :4:10, :5:10, :6:10
  assign s_o = _GEN[15:0];	// /tmp/tmp.4NmNT8H2Yg/21391_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_gold.cleaned.mlir:6:10, :7:10, :9:5
  assign c_o = _GEN[16];	// /tmp/tmp.4NmNT8H2Yg/21391_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_gold.cleaned.mlir:6:10, :8:10, :9:5
endmodule

