$date
	Thu Feb 22 03:51:24 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! out [3:0] $end
$var wire 1 " TC $end
$var wire 1 # CEO $end
$var reg 1 $ R $end
$var reg 1 % ce $end
$var reg 1 & clk $end
$scope module counter $end
$var wire 1 # CEO $end
$var wire 1 $ R $end
$var wire 1 % ce $end
$var wire 1 & sys_clk $end
$var wire 1 " TC $end
$var reg 4 ' Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
1%
0$
0#
0"
b0 !
$end
#1
b1 !
b1 '
1&
#2
0&
#3
b11 !
b11 '
1&
#4
0&
#5
b111 !
b111 '
1&
#6
0&
#7
1#
1"
b1111 !
b1111 '
1&
#8
0&
#9
0#
0"
b1110 !
b1110 '
1&
#10
0&
#11
b1100 !
b1100 '
1&
#12
0&
#13
b1000 !
b1000 '
1&
#14
0&
#15
b0 !
b0 '
1&
#16
0&
#17
b1 !
b1 '
1&
#18
0&
#19
b11 !
b11 '
1&
#20
0&
#21
b111 !
b111 '
1&
#22
0&
#23
1#
1"
b1111 !
b1111 '
1&
#24
0&
#25
0#
0"
b1110 !
b1110 '
1&
#26
0&
#27
b1100 !
b1100 '
1&
#28
0&
#29
b1000 !
b1000 '
1&
#30
0&
