digraph "CFG for '_Z23nonMaxSuppressionDeviceiiPfS_S_S_' function" {
	label="CFG for '_Z23nonMaxSuppressionDeviceiiPfS_S_S_' function";

	Node0x4610500 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !5, !invariant.load !6\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = add i32 %14, %7\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %17 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %18 = getelementptr i8, i8 addrspace(4)* %9, i64 6\l  %19 = bitcast i8 addrspace(4)* %18 to i16 addrspace(4)*\l  %20 = load i16, i16 addrspace(4)* %19, align 2, !range !5, !invariant.load !6\l  %21 = zext i16 %20 to i32\l  %22 = mul i32 %17, %21\l  %23 = add i32 %22, %16\l  %24 = icmp slt i32 %15, %0\l  %25 = icmp slt i32 %23, %1\l  %26 = select i1 %24, i1 %25, i1 false\l  br i1 %26, label %27, label %184\l|{<s0>T|<s1>F}}"];
	Node0x4610500:s0 -> Node0x4613f90;
	Node0x4610500:s1 -> Node0x4614020;
	Node0x4613f90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6524470",label="{%27:\l27:                                               \l  %28 = mul nsw i32 %23, %0\l  %29 = add nsw i32 %28, %15\l  %30 = sext i32 %29 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %4, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %33 = add nsw i32 %29, 1\l  %34 = sext i32 %33 to i64\l  %35 = getelementptr inbounds float, float addrspace(1)* %4, i64 %34\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %37 = add nsw i32 %29, -1\l  %38 = sext i32 %37 to i64\l  %39 = getelementptr inbounds float, float addrspace(1)* %4, i64 %38\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %41 = add nsw i32 %29, %0\l  %42 = add nsw i32 %41, 1\l  %43 = sext i32 %42 to i64\l  %44 = getelementptr inbounds float, float addrspace(1)* %4, i64 %43\l  %45 = load float, float addrspace(1)* %44, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %46 = sub nsw i32 %29, %0\l  %47 = add nsw i32 %46, -1\l  %48 = sext i32 %47 to i64\l  %49 = getelementptr inbounds float, float addrspace(1)* %4, i64 %48\l  %50 = load float, float addrspace(1)* %49, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %51 = sext i32 %41 to i64\l  %52 = getelementptr inbounds float, float addrspace(1)* %4, i64 %51\l  %53 = load float, float addrspace(1)* %52, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %54 = sext i32 %46 to i64\l  %55 = getelementptr inbounds float, float addrspace(1)* %4, i64 %54\l  %56 = load float, float addrspace(1)* %55, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %57 = add nsw i32 %46, 1\l  %58 = sext i32 %57 to i64\l  %59 = getelementptr inbounds float, float addrspace(1)* %4, i64 %58\l  %60 = load float, float addrspace(1)* %59, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %61 = add nsw i32 %41, -1\l  %62 = sext i32 %61 to i64\l  %63 = getelementptr inbounds float, float addrspace(1)* %4, i64 %62\l  %64 = load float, float addrspace(1)* %63, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %65 = getelementptr inbounds float, float addrspace(1)* %2, i64 %30\l  %66 = load float, float addrspace(1)* %65, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %67 = getelementptr inbounds float, float addrspace(1)* %3, i64 %30\l  %68 = load float, float addrspace(1)* %67, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %69 = icmp slt i32 %29, %0\l  br i1 %69, label %74, label %70\l|{<s0>T|<s1>F}}"];
	Node0x4613f90:s0 -> Node0x4616500;
	Node0x4613f90:s1 -> Node0x4616590;
	Node0x4616590 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e97a5f70",label="{%70:\l70:                                               \l  %71 = add nsw i32 %1, -1\l  %72 = mul nsw i32 %71, %0\l  %73 = icmp slt i32 %29, %72\l  br i1 %73, label %76, label %74\l|{<s0>T|<s1>F}}"];
	Node0x4616590:s0 -> Node0x4616880;
	Node0x4616590:s1 -> Node0x4616500;
	Node0x4616500 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%74:\l74:                                               \l  %75 = getelementptr inbounds float, float addrspace(1)* %5, i64 %30\l  store float 0.000000e+00, float addrspace(1)* %75, align 4, !tbaa !7\l  br label %184\l}"];
	Node0x4616500 -> Node0x4614020;
	Node0x4616880 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%76:\l76:                                               \l  %77 = srem i32 %29, %0\l  %78 = icmp eq i32 %77, 0\l  %79 = add nsw i32 %0, -1\l  %80 = icmp eq i32 %77, %79\l  %81 = select i1 %78, i1 true, i1 %80\l  br i1 %81, label %82, label %84\l|{<s0>T|<s1>F}}"];
	Node0x4616880:s0 -> Node0x4617850;
	Node0x4616880:s1 -> Node0x46178a0;
	Node0x4617850 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6bfa670",label="{%82:\l82:                                               \l  %83 = getelementptr inbounds float, float addrspace(1)* %5, i64 %30\l  store float 0.000000e+00, float addrspace(1)* %83, align 4, !tbaa !7\l  br label %184\l}"];
	Node0x4617850 -> Node0x4614020;
	Node0x46178a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6bfa670",label="{%84:\l84:                                               \l  %85 = fcmp contract oeq float %32, 0.000000e+00\l  br i1 %85, label %86, label %88\l|{<s0>T|<s1>F}}"];
	Node0x46178a0:s0 -> Node0x4617c40;
	Node0x46178a0:s1 -> Node0x4617c90;
	Node0x4617c40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%86:\l86:                                               \l  %87 = getelementptr inbounds float, float addrspace(1)* %5, i64 %30\l  store float 0.000000e+00, float addrspace(1)* %87, align 4, !tbaa !7\l  br label %175\l}"];
	Node0x4617c40 -> Node0x4617ec0;
	Node0x4617c90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%88:\l88:                                               \l  %89 = fcmp contract ult float %66, 0.000000e+00\l  %90 = fcmp contract ult float %68, 0.000000e+00\l  br i1 %89, label %133, label %91\l|{<s0>T|<s1>F}}"];
	Node0x4617c90:s0 -> Node0x46180a0;
	Node0x4617c90:s1 -> Node0x46180f0;
	Node0x46180f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cbd8ee70",label="{%91:\l91:                                               \l  br i1 %90, label %112, label %92\l|{<s0>T|<s1>F}}"];
	Node0x46180f0:s0 -> Node0x4618230;
	Node0x46180f0:s1 -> Node0x4618280;
	Node0x4618280 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%92:\l92:                                               \l  %93 = fcmp contract ult float %66, %68\l  br i1 %93, label %103, label %94\l|{<s0>T|<s1>F}}"];
	Node0x4618280:s0 -> Node0x4618450;
	Node0x4618280:s1 -> Node0x46184a0;
	Node0x46184a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%94:\l94:                                               \l  %95 = fdiv contract float %68, %66\l  %96 = fsub contract float 1.000000e+00, %95\l  %97 = fmul contract float %36, %96\l  %98 = fmul contract float %45, %95\l  %99 = fadd contract float %98, %97\l  %100 = fmul contract float %40, %96\l  %101 = fmul contract float %64, %95\l  %102 = fadd contract float %101, %100\l  br label %175\l}"];
	Node0x46184a0 -> Node0x4617ec0;
	Node0x4618450 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%103:\l103:                                              \l  %104 = fdiv contract float %66, %68\l  %105 = fsub contract float 1.000000e+00, %104\l  %106 = fmul contract float %53, %105\l  %107 = fmul contract float %45, %104\l  %108 = fadd contract float %107, %106\l  %109 = fmul contract float %56, %105\l  %110 = fmul contract float %50, %104\l  %111 = fadd contract float %110, %109\l  br label %175\l}"];
	Node0x4618450 -> Node0x4617ec0;
	Node0x4618230 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%112:\l112:                                              \l  %113 = fneg contract float %68\l  %114 = fcmp contract ult float %66, %113\l  br i1 %114, label %124, label %115\l|{<s0>T|<s1>F}}"];
	Node0x4618230:s0 -> Node0x46190c0;
	Node0x4618230:s1 -> Node0x4619110;
	Node0x4619110 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%115:\l115:                                              \l  %116 = fdiv contract float %113, %66\l  %117 = fsub contract float 1.000000e+00, %116\l  %118 = fmul contract float %36, %117\l  %119 = fmul contract float %60, %116\l  %120 = fadd contract float %119, %118\l  %121 = fmul contract float %40, %117\l  %122 = fmul contract float %64, %116\l  %123 = fadd contract float %122, %121\l  br label %175\l}"];
	Node0x4619110 -> Node0x4617ec0;
	Node0x46190c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%124:\l124:                                              \l  %125 = fdiv contract float %66, %113\l  %126 = fsub contract float 1.000000e+00, %125\l  %127 = fmul contract float %53, %126\l  %128 = fmul contract float %64, %125\l  %129 = fadd contract float %128, %127\l  %130 = fmul contract float %56, %126\l  %131 = fmul contract float %60, %125\l  %132 = fadd contract float %131, %130\l  br label %175\l}"];
	Node0x46190c0 -> Node0x4617ec0;
	Node0x46180a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cbd8ee70",label="{%133:\l133:                                              \l  br i1 %90, label %155, label %134\l|{<s0>T|<s1>F}}"];
	Node0x46180a0:s0 -> Node0x4616260;
	Node0x46180a0:s1 -> Node0x46162b0;
	Node0x46162b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%134:\l134:                                              \l  %135 = fneg contract float %66\l  %136 = fcmp contract ult float %68, %135\l  br i1 %136, label %146, label %137\l|{<s0>T|<s1>F}}"];
	Node0x46162b0:s0 -> Node0x461a250;
	Node0x46162b0:s1 -> Node0x461a2a0;
	Node0x461a2a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%137:\l137:                                              \l  %138 = fdiv contract float %135, %68\l  %139 = fsub contract float 1.000000e+00, %138\l  %140 = fmul contract float %53, %139\l  %141 = fmul contract float %64, %138\l  %142 = fadd contract float %141, %140\l  %143 = fmul contract float %56, %139\l  %144 = fmul contract float %60, %138\l  %145 = fadd contract float %144, %143\l  br label %175\l}"];
	Node0x461a2a0 -> Node0x4617ec0;
	Node0x461a250 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%146:\l146:                                              \l  %147 = fdiv contract float %68, %135\l  %148 = fsub contract float 1.000000e+00, %147\l  %149 = fmul contract float %40, %148\l  %150 = fmul contract float %64, %147\l  %151 = fadd contract float %150, %149\l  %152 = fmul contract float %36, %148\l  %153 = fmul contract float %60, %147\l  %154 = fadd contract float %153, %152\l  br label %175\l}"];
	Node0x461a250 -> Node0x4617ec0;
	Node0x4616260 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%155:\l155:                                              \l  %156 = fcmp contract ult float %68, %66\l  br i1 %156, label %166, label %157\l|{<s0>T|<s1>F}}"];
	Node0x4616260:s0 -> Node0x461ae10;
	Node0x4616260:s1 -> Node0x461ae60;
	Node0x461ae60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%157:\l157:                                              \l  %158 = fdiv contract float %68, %66\l  %159 = fsub contract float 1.000000e+00, %158\l  %160 = fmul contract float %40, %159\l  %161 = fmul contract float %50, %158\l  %162 = fadd contract float %161, %160\l  %163 = fmul contract float %36, %159\l  %164 = fmul contract float %45, %158\l  %165 = fadd contract float %164, %163\l  br label %175\l}"];
	Node0x461ae60 -> Node0x4617ec0;
	Node0x461ae10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%166:\l166:                                              \l  %167 = fdiv contract float %66, %68\l  %168 = fsub contract float 1.000000e+00, %167\l  %169 = fmul contract float %53, %168\l  %170 = fmul contract float %45, %167\l  %171 = fadd contract float %170, %169\l  %172 = fmul contract float %56, %168\l  %173 = fmul contract float %50, %167\l  %174 = fadd contract float %173, %172\l  br label %175\l}"];
	Node0x461ae10 -> Node0x4617ec0;
	Node0x4617ec0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6bfa670",label="{%175:\l175:                                              \l  %176 = phi float [ undef, %86 ], [ %102, %94 ], [ %111, %103 ], [ %123, %115\l... ], [ %132, %124 ], [ %145, %137 ], [ %154, %146 ], [ %165, %157 ], [ %174,\l... %166 ]\l  %177 = phi float [ undef, %86 ], [ %99, %94 ], [ %108, %103 ], [ %120, %115\l... ], [ %129, %124 ], [ %142, %137 ], [ %151, %146 ], [ %162, %157 ], [ %171,\l... %166 ]\l  %178 = fcmp contract olt float %32, %177\l  %179 = fcmp contract olt float %32, %176\l  %180 = select i1 %178, i1 true, i1 %179\l  %181 = getelementptr inbounds float, float addrspace(1)* %5, i64 %30\l  br i1 %180, label %182, label %183\l|{<s0>T|<s1>F}}"];
	Node0x4617ec0:s0 -> Node0x461c340;
	Node0x4617ec0:s1 -> Node0x461c390;
	Node0x461c340 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ecd3c570",label="{%182:\l182:                                              \l  store float 0.000000e+00, float addrspace(1)* %181, align 4, !tbaa !7\l  br label %184\l}"];
	Node0x461c340 -> Node0x4614020;
	Node0x461c390 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ecd3c570",label="{%183:\l183:                                              \l  store float %32, float addrspace(1)* %181, align 4, !tbaa !7\l  br label %184\l}"];
	Node0x461c390 -> Node0x4614020;
	Node0x4614020 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%184:\l184:                                              \l  ret void\l}"];
}
