Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -max_paths 20
Design : ripple_carry_adder_4bit
Version: K-2015.06-SP2
Date   : Fri Feb 27 00:37:51 2026
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluslvtwc
Wire Load Model Mode: segmented

  Startpoint: cin (input port clocked by vclk)
  Endpoint: sum[3] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ripple_carry_adder_4bit
                     ZeroWireload          tcbn65gpluslvtwc
  full_adder_3       ZeroWireload          tcbn65gpluslvtwc
  full_adder_2       ZeroWireload          tcbn65gpluslvtwc
  full_adder_1       ZeroWireload          tcbn65gpluslvtwc
  full_adder_0       ZeroWireload          tcbn65gpluslvtwc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    2.00       2.00 r
  cin (in)                                                0.00       2.00 r
  fa_stage[0].u_fa/cin (full_adder_3)                     0.00       2.00 r
  fa_stage[0].u_fa/U5/B (OAI21D0HVT)                      0.00       2.00 r
  fa_stage[0].u_fa/U5/ZN (OAI21D0HVT)                     0.16       2.16 f
  fa_stage[0].u_fa/U4/A1 (CKND2D0HVT)                     0.00       2.16 f
  fa_stage[0].u_fa/U4/ZN (CKND2D0HVT)                     0.09       2.25 r
  fa_stage[0].u_fa/cout (full_adder_3)                    0.00       2.25 r
  fa_stage[1].u_fa/cin (full_adder_2)                     0.00       2.25 r
  fa_stage[1].u_fa/U1/CI (FA1D2HVT)                       0.00       2.25 r
  fa_stage[1].u_fa/U1/CO (FA1D2HVT)                       0.10       2.35 r
  fa_stage[1].u_fa/cout (full_adder_2)                    0.00       2.35 r
  fa_stage[2].u_fa/cin (full_adder_1)                     0.00       2.35 r
  fa_stage[2].u_fa/U4/I (INVD0HVT)                        0.00       2.35 r
  fa_stage[2].u_fa/U4/ZN (INVD0HVT)                       0.03       2.38 f
  fa_stage[2].u_fa/U1/A1 (OAI21D0HVT)                     0.00       2.38 f
  fa_stage[2].u_fa/U1/ZN (OAI21D0HVT)                     0.10       2.47 r
  fa_stage[2].u_fa/cout (full_adder_1)                    0.00       2.47 r
  fa_stage[3].u_fa/cin (full_adder_0)                     0.00       2.47 r
  fa_stage[3].u_fa/U1/CI (FA1D2HVT)                       0.00       2.47 r
  fa_stage[3].u_fa/U1/S (FA1D2HVT)                        0.31       2.79 r
  fa_stage[3].u_fa/sum (full_adder_0)                     0.00       2.79 r
  sum[3] (out)                                            0.00       2.79 r
  data arrival time                                                  2.79

  max_delay                                               5.00       5.00
  output external delay                                  -2.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: cin (input port clocked by vclk)
  Endpoint: cout (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ripple_carry_adder_4bit
                     ZeroWireload          tcbn65gpluslvtwc
  full_adder_3       ZeroWireload          tcbn65gpluslvtwc
  full_adder_2       ZeroWireload          tcbn65gpluslvtwc
  full_adder_1       ZeroWireload          tcbn65gpluslvtwc
  full_adder_0       ZeroWireload          tcbn65gpluslvtwc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    2.00       2.00 r
  cin (in)                                                0.00       2.00 r
  fa_stage[0].u_fa/cin (full_adder_3)                     0.00       2.00 r
  fa_stage[0].u_fa/U5/B (OAI21D0HVT)                      0.00       2.00 r
  fa_stage[0].u_fa/U5/ZN (OAI21D0HVT)                     0.16       2.16 f
  fa_stage[0].u_fa/U4/A1 (CKND2D0HVT)                     0.00       2.16 f
  fa_stage[0].u_fa/U4/ZN (CKND2D0HVT)                     0.09       2.25 r
  fa_stage[0].u_fa/cout (full_adder_3)                    0.00       2.25 r
  fa_stage[1].u_fa/cin (full_adder_2)                     0.00       2.25 r
  fa_stage[1].u_fa/U1/CI (FA1D2HVT)                       0.00       2.25 r
  fa_stage[1].u_fa/U1/CO (FA1D2HVT)                       0.10       2.35 r
  fa_stage[1].u_fa/cout (full_adder_2)                    0.00       2.35 r
  fa_stage[2].u_fa/cin (full_adder_1)                     0.00       2.35 r
  fa_stage[2].u_fa/U4/I (INVD0HVT)                        0.00       2.35 r
  fa_stage[2].u_fa/U4/ZN (INVD0HVT)                       0.03       2.38 f
  fa_stage[2].u_fa/U1/A1 (OAI21D0HVT)                     0.00       2.38 f
  fa_stage[2].u_fa/U1/ZN (OAI21D0HVT)                     0.10       2.47 r
  fa_stage[2].u_fa/cout (full_adder_1)                    0.00       2.47 r
  fa_stage[3].u_fa/cin (full_adder_0)                     0.00       2.47 r
  fa_stage[3].u_fa/U1/CI (FA1D2HVT)                       0.00       2.47 r
  fa_stage[3].u_fa/U1/CO (FA1D2HVT)                       0.25       2.73 r
  fa_stage[3].u_fa/cout (full_adder_0)                    0.00       2.73 r
  cout (out)                                              0.00       2.73 r
  data arrival time                                                  2.73

  max_delay                                               5.00       5.00
  output external delay                                  -2.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: a[0] (input port clocked by vclk)
  Endpoint: sum[2] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ripple_carry_adder_4bit
                     ZeroWireload          tcbn65gpluslvtwc
  full_adder_3       ZeroWireload          tcbn65gpluslvtwc
  full_adder_2       ZeroWireload          tcbn65gpluslvtwc
  full_adder_1       ZeroWireload          tcbn65gpluslvtwc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    2.00       2.00 f
  a[0] (in)                                               0.00       2.00 f
  fa_stage[0].u_fa/a (full_adder_3)                       0.00       2.00 f
  fa_stage[0].u_fa/U5/A2 (OAI21D0HVT)                     0.00       2.00 f
  fa_stage[0].u_fa/U5/ZN (OAI21D0HVT)                     0.17       2.17 r
  fa_stage[0].u_fa/U4/A1 (CKND2D0HVT)                     0.00       2.17 r
  fa_stage[0].u_fa/U4/ZN (CKND2D0HVT)                     0.10       2.26 f
  fa_stage[0].u_fa/cout (full_adder_3)                    0.00       2.26 f
  fa_stage[1].u_fa/cin (full_adder_2)                     0.00       2.26 f
  fa_stage[1].u_fa/U1/CI (FA1D2HVT)                       0.00       2.26 f
  fa_stage[1].u_fa/U1/CO (FA1D2HVT)                       0.12       2.38 f
  fa_stage[1].u_fa/cout (full_adder_2)                    0.00       2.38 f
  fa_stage[2].u_fa/cin (full_adder_1)                     0.00       2.38 f
  fa_stage[2].u_fa/U5/A1 (XNR2D2HVT)                      0.00       2.38 f
  fa_stage[2].u_fa/U5/ZN (XNR2D2HVT)                      0.28       2.66 r
  fa_stage[2].u_fa/sum (full_adder_1)                     0.00       2.66 r
  sum[2] (out)                                            0.00       2.66 r
  data arrival time                                                  2.66

  max_delay                                               5.00       5.00
  output external delay                                  -2.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: a[0] (input port clocked by vclk)
  Endpoint: sum[1] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ripple_carry_adder_4bit
                     ZeroWireload          tcbn65gpluslvtwc
  full_adder_3       ZeroWireload          tcbn65gpluslvtwc
  full_adder_2       ZeroWireload          tcbn65gpluslvtwc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    2.00       2.00 f
  a[0] (in)                                               0.00       2.00 f
  fa_stage[0].u_fa/a (full_adder_3)                       0.00       2.00 f
  fa_stage[0].u_fa/U5/A2 (OAI21D0HVT)                     0.00       2.00 f
  fa_stage[0].u_fa/U5/ZN (OAI21D0HVT)                     0.17       2.17 r
  fa_stage[0].u_fa/U4/A1 (CKND2D0HVT)                     0.00       2.17 r
  fa_stage[0].u_fa/U4/ZN (CKND2D0HVT)                     0.10       2.26 f
  fa_stage[0].u_fa/cout (full_adder_3)                    0.00       2.26 f
  fa_stage[1].u_fa/cin (full_adder_2)                     0.00       2.26 f
  fa_stage[1].u_fa/U1/CI (FA1D2HVT)                       0.00       2.26 f
  fa_stage[1].u_fa/U1/S (FA1D2HVT)                        0.30       2.56 r
  fa_stage[1].u_fa/sum (full_adder_2)                     0.00       2.56 r
  sum[1] (out)                                            0.00       2.56 r
  data arrival time                                                  2.56

  max_delay                                               5.00       5.00
  output external delay                                  -2.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: b[0] (input port clocked by vclk)
  Endpoint: sum[0] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ripple_carry_adder_4bit
                     ZeroWireload          tcbn65gpluslvtwc
  full_adder_3       ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     2.00       2.00 r
  b[0] (in)                                0.00       2.00 r
  fa_stage[0].u_fa/b (full_adder_3)        0.00       2.00 r
  fa_stage[0].u_fa/U2/A2 (XNR3D2HVT)       0.00       2.00 r
  fa_stage[0].u_fa/U2/ZN (XNR3D2HVT)       0.49       2.49 r
  fa_stage[0].u_fa/sum (full_adder_3)      0.00       2.49 r
  sum[0] (out)                             0.00       2.49 r
  data arrival time                                   2.49

  max_delay                                5.00       5.00
  output external delay                   -2.00       3.00
  data required time                                  3.00
  -----------------------------------------------------------
  data required time                                  3.00
  data arrival time                                  -2.49
  -----------------------------------------------------------
  slack (MET)                                         0.51


1
