<profile>

<section name = "Vitis HLS Report for 'srcnn'" level="0">
<item name = "Date">Mon Oct 30 16:35:33 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5203176877, 5203176877, 52.032 sec, 52.032 sec, 5203176878, 5203176878, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_conv1_fu_279">conv1, 3215508556, 3215508556, 32.155 sec, 32.155 sec, 3215508556, 3215508556, no</column>
<column name="grp_conv2_fu_293">conv2, 702872131, 702872131, 7.029 sec, 7.029 sec, 702872131, 702872131, no</column>
<column name="grp_conv3_fu_307">conv3, 1272181306, 1272181306, 12.722 sec, 12.722 sec, 1272181306, 1272181306, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">8323200, 8323200, 2, -, -, 4161600, no</column>
<column name="- Loop 2">4161600, 4161600, 2, -, -, 2080800, no</column>
<column name="- Loop 3">130050, 130050, 2, -, -, 65025, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 160, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">83, 12, 6235, 9136, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 729, -</column>
<column name="Register">-, -, 932, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">28, ~0, 3, 8, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 736, 1320, 0</column>
<column name="grp_conv1_fu_279">conv1, 40, 0, 1139, 1995, 0</column>
<column name="grp_conv2_fu_293">conv2, 30, 4, 2181, 2838, 0</column>
<column name="grp_conv3_fu_307">conv3, 9, 3, 994, 1940, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U43">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U45">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U44">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 4, 0, 830, 694, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_48_fu_355_p2">+, 0, 0, 29, 22, 1</column>
<column name="empty_52_fu_400_p2">+, 0, 0, 28, 21, 1</column>
<column name="empty_56_fu_445_p2">+, 0, 0, 23, 16, 1</column>
<column name="exitcond3_fu_439_p2">icmp, 0, 0, 23, 16, 10</column>
<column name="exitcond54_fu_394_p2">icmp, 0, 0, 28, 21, 15</column>
<column name="exitcond65_fu_349_p2">icmp, 0, 0, 29, 22, 16</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">173, 39, 1, 39</column>
<column name="empty_49_fu_148">9, 2, 21, 42</column>
<column name="empty_53_fu_152">9, 2, 16, 32</column>
<column name="empty_fu_144">9, 2, 22, 44</column>
<column name="gmem_ARADDR">26, 5, 64, 320</column>
<column name="gmem_ARLEN">26, 5, 32, 160</column>
<column name="gmem_ARVALID">26, 5, 1, 5</column>
<column name="gmem_AWADDR">37, 7, 64, 448</column>
<column name="gmem_AWLEN">37, 7, 32, 224</column>
<column name="gmem_AWVALID">26, 5, 1, 5</column>
<column name="gmem_BREADY">26, 5, 1, 5</column>
<column name="gmem_RREADY">26, 5, 1, 5</column>
<column name="gmem_WDATA">26, 5, 32, 160</column>
<column name="gmem_WSTRB">26, 5, 4, 20</column>
<column name="gmem_WVALID">26, 5, 1, 5</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_597_ce">20, 4, 1, 4</column>
<column name="grp_fu_597_p0">20, 4, 32, 128</column>
<column name="grp_fu_597_p1">20, 4, 32, 128</column>
<column name="grp_fu_601_ce">20, 4, 1, 4</column>
<column name="grp_fu_601_p0">20, 4, 32, 128</column>
<column name="grp_fu_601_p1">20, 4, 32, 128</column>
<column name="grp_fu_605_ce">14, 3, 1, 3</column>
<column name="grp_fu_605_opcode">14, 3, 5, 15</column>
<column name="grp_fu_605_p0">14, 3, 32, 96</column>
<column name="grp_fu_605_p1">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">38, 0, 38, 0</column>
<column name="conv1_biases_read_reg_525">64, 0, 64, 0</column>
<column name="conv1_output_ftmap_read_reg_519">64, 0, 64, 0</column>
<column name="conv1_weights_read_reg_530">64, 0, 64, 0</column>
<column name="conv2_biases_read_reg_509">64, 0, 64, 0</column>
<column name="conv2_output_ftmap_read_reg_502">64, 0, 64, 0</column>
<column name="conv2_weights_read_reg_514">64, 0, 64, 0</column>
<column name="conv3_biases_read_reg_492">64, 0, 64, 0</column>
<column name="conv3_weights_read_reg_497">64, 0, 64, 0</column>
<column name="empty_49_fu_148">21, 0, 21, 0</column>
<column name="empty_53_fu_152">16, 0, 16, 0</column>
<column name="empty_58_reg_592">32, 0, 32, 0</column>
<column name="empty_fu_144">22, 0, 22, 0</column>
<column name="gmem_addr_3_read_reg_587">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_581">64, 0, 64, 0</column>
<column name="gmem_addr_reg_540">64, 0, 64, 0</column>
<column name="grp_conv1_fu_279_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2_fu_293_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv3_fu_307_ap_start_reg">1, 0, 1, 0</column>
<column name="input_ftmap_read_reg_535">64, 0, 64, 0</column>
<column name="output_ftmap_read_reg_486">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 8, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 8, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, srcnn, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, srcnn, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, srcnn, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
