set ::env(PROJECT_NAME) RC_matmul_8x8_fp16
set ::env(DESIGN_TOP) matrix_multiplication
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/VTR_design/RC_matmul_8x8_fp16/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/VTR_design/RC_matmul_8x8_fp16/rtl/matmul_8x8_fp16.v
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) VTR_design
