#
#   PROJECT:   VHDL Code Generator
#   NAME:      
#
#   DATE: 12/10/13
#   TIME: 7:04 PM
#

IN = 1
OUT = 0

from .Block import *
from .Connection import *
from .System import *
