|lab12
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN11
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => reset.IN8
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] <= kb_ready.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= dele_wren1.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= dele_wren2.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= new_assign_vgadata:assign_my_vgadata1.port17
LEDR[4] <= new_assign_vgadata:assign_my_vgadata2.port17
LEDR[5] <= kb_real_ready.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= end_game.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
HEX0[0] <= numToled:func9.led
HEX0[1] <= numToled:func9.led
HEX0[2] <= numToled:func9.led
HEX0[3] <= numToled:func9.led
HEX0[4] <= numToled:func9.led
HEX0[5] <= numToled:func9.led
HEX0[6] <= numToled:func9.led
HEX1[0] <= numToled:func8.led
HEX1[1] <= numToled:func8.led
HEX1[2] <= numToled:func8.led
HEX1[3] <= numToled:func8.led
HEX1[4] <= numToled:func8.led
HEX1[5] <= numToled:func8.led
HEX1[6] <= numToled:func8.led
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_ADDR[12] <= <GND>
DRAM_BA[0] <= <GND>
DRAM_BA[1] <= <GND>
DRAM_CAS_N <= <GND>
DRAM_CKE <= <GND>
DRAM_CLK <= <GND>
DRAM_CS_N <= <GND>
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_LDQM <= <GND>
DRAM_RAS_N <= <GND>
DRAM_UDQM <= <GND>
DRAM_WE_N <= <GND>
VGA_BLANK_N <= VGA_BLANK_N.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= vga_ctrl:my_vga.port10
VGA_B[1] <= vga_ctrl:my_vga.port10
VGA_B[2] <= vga_ctrl:my_vga.port10
VGA_B[3] <= vga_ctrl:my_vga.port10
VGA_B[4] <= vga_ctrl:my_vga.port10
VGA_B[5] <= vga_ctrl:my_vga.port10
VGA_B[6] <= vga_ctrl:my_vga.port10
VGA_B[7] <= vga_ctrl:my_vga.port10
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= vga_ctrl:my_vga.port9
VGA_G[1] <= vga_ctrl:my_vga.port9
VGA_G[2] <= vga_ctrl:my_vga.port9
VGA_G[3] <= vga_ctrl:my_vga.port9
VGA_G[4] <= vga_ctrl:my_vga.port9
VGA_G[5] <= vga_ctrl:my_vga.port9
VGA_G[6] <= vga_ctrl:my_vga.port9
VGA_G[7] <= vga_ctrl:my_vga.port9
VGA_HS <= vga_ctrl:my_vga.port5
VGA_R[0] <= vga_ctrl:my_vga.port8
VGA_R[1] <= vga_ctrl:my_vga.port8
VGA_R[2] <= vga_ctrl:my_vga.port8
VGA_R[3] <= vga_ctrl:my_vga.port8
VGA_R[4] <= vga_ctrl:my_vga.port8
VGA_R[5] <= vga_ctrl:my_vga.port8
VGA_R[6] <= vga_ctrl:my_vga.port8
VGA_R[7] <= vga_ctrl:my_vga.port8
VGA_SYNC_N <= <GND>
VGA_VS <= vga_ctrl:my_vga.port6
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> <UNC>
AUD_BCLK <> <UNC>
AUD_DACDAT <= <GND>
AUD_DACLRCK <> <UNC>
AUD_XCK <= <GND>
PS2_CLK <> ps2_keyboard:func2.ps2_clk
PS2_CLK2 <> <UNC>
PS2_DAT <> ps2_keyboard:func2.ps2_data
PS2_DAT2 <> <UNC>
FPGA_I2C_SCLK <= <GND>
FPGA_I2C_SDAT <> <UNC>


|lab12|clkgen:my_vgaclk
clkin => clkout~reg0.CLK
clkin => clkcount[0].CLK
clkin => clkcount[1].CLK
clkin => clkcount[2].CLK
clkin => clkcount[3].CLK
clkin => clkcount[4].CLK
clkin => clkcount[5].CLK
clkin => clkcount[6].CLK
clkin => clkcount[7].CLK
clkin => clkcount[8].CLK
clkin => clkcount[9].CLK
clkin => clkcount[10].CLK
clkin => clkcount[11].CLK
clkin => clkcount[12].CLK
clkin => clkcount[13].CLK
clkin => clkcount[14].CLK
clkin => clkcount[15].CLK
clkin => clkcount[16].CLK
clkin => clkcount[17].CLK
clkin => clkcount[18].CLK
clkin => clkcount[19].CLK
clkin => clkcount[20].CLK
clkin => clkcount[21].CLK
clkin => clkcount[22].CLK
clkin => clkcount[23].CLK
clkin => clkcount[24].CLK
clkin => clkcount[25].CLK
clkin => clkcount[26].CLK
clkin => clkcount[27].CLK
clkin => clkcount[28].CLK
clkin => clkcount[29].CLK
clkin => clkcount[30].CLK
clkin => clkcount[31].CLK
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkout.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkout.OUTPUTSELECT
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab12|clkgen:clk_ini1
clkin => clkout~reg0.CLK
clkin => clkcount[0].CLK
clkin => clkcount[1].CLK
clkin => clkcount[2].CLK
clkin => clkcount[3].CLK
clkin => clkcount[4].CLK
clkin => clkcount[5].CLK
clkin => clkcount[6].CLK
clkin => clkcount[7].CLK
clkin => clkcount[8].CLK
clkin => clkcount[9].CLK
clkin => clkcount[10].CLK
clkin => clkcount[11].CLK
clkin => clkcount[12].CLK
clkin => clkcount[13].CLK
clkin => clkcount[14].CLK
clkin => clkcount[15].CLK
clkin => clkcount[16].CLK
clkin => clkcount[17].CLK
clkin => clkcount[18].CLK
clkin => clkcount[19].CLK
clkin => clkcount[20].CLK
clkin => clkcount[21].CLK
clkin => clkcount[22].CLK
clkin => clkcount[23].CLK
clkin => clkcount[24].CLK
clkin => clkcount[25].CLK
clkin => clkcount[26].CLK
clkin => clkcount[27].CLK
clkin => clkcount[28].CLK
clkin => clkcount[29].CLK
clkin => clkcount[30].CLK
clkin => clkcount[31].CLK
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkout.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkout.OUTPUTSELECT
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab12|clkgen:clk_ini2
clkin => clkout~reg0.CLK
clkin => clkcount[0].CLK
clkin => clkcount[1].CLK
clkin => clkcount[2].CLK
clkin => clkcount[3].CLK
clkin => clkcount[4].CLK
clkin => clkcount[5].CLK
clkin => clkcount[6].CLK
clkin => clkcount[7].CLK
clkin => clkcount[8].CLK
clkin => clkcount[9].CLK
clkin => clkcount[10].CLK
clkin => clkcount[11].CLK
clkin => clkcount[12].CLK
clkin => clkcount[13].CLK
clkin => clkcount[14].CLK
clkin => clkcount[15].CLK
clkin => clkcount[16].CLK
clkin => clkcount[17].CLK
clkin => clkcount[18].CLK
clkin => clkcount[19].CLK
clkin => clkcount[20].CLK
clkin => clkcount[21].CLK
clkin => clkcount[22].CLK
clkin => clkcount[23].CLK
clkin => clkcount[24].CLK
clkin => clkcount[25].CLK
clkin => clkcount[26].CLK
clkin => clkcount[27].CLK
clkin => clkcount[28].CLK
clkin => clkcount[29].CLK
clkin => clkcount[30].CLK
clkin => clkcount[31].CLK
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkout.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkout.OUTPUTSELECT
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab12|clkgen:gameover
clkin => clkout~reg0.CLK
clkin => clkcount[0].CLK
clkin => clkcount[1].CLK
clkin => clkcount[2].CLK
clkin => clkcount[3].CLK
clkin => clkcount[4].CLK
clkin => clkcount[5].CLK
clkin => clkcount[6].CLK
clkin => clkcount[7].CLK
clkin => clkcount[8].CLK
clkin => clkcount[9].CLK
clkin => clkcount[10].CLK
clkin => clkcount[11].CLK
clkin => clkcount[12].CLK
clkin => clkcount[13].CLK
clkin => clkcount[14].CLK
clkin => clkcount[15].CLK
clkin => clkcount[16].CLK
clkin => clkcount[17].CLK
clkin => clkcount[18].CLK
clkin => clkcount[19].CLK
clkin => clkcount[20].CLK
clkin => clkcount[21].CLK
clkin => clkcount[22].CLK
clkin => clkcount[23].CLK
clkin => clkcount[24].CLK
clkin => clkcount[25].CLK
clkin => clkcount[26].CLK
clkin => clkcount[27].CLK
clkin => clkcount[28].CLK
clkin => clkcount[29].CLK
clkin => clkcount[30].CLK
clkin => clkcount[31].CLK
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkout.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkout.OUTPUTSELECT
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab12|clkgen:timeup
clkin => clkout~reg0.CLK
clkin => clkcount[0].CLK
clkin => clkcount[1].CLK
clkin => clkcount[2].CLK
clkin => clkcount[3].CLK
clkin => clkcount[4].CLK
clkin => clkcount[5].CLK
clkin => clkcount[6].CLK
clkin => clkcount[7].CLK
clkin => clkcount[8].CLK
clkin => clkcount[9].CLK
clkin => clkcount[10].CLK
clkin => clkcount[11].CLK
clkin => clkcount[12].CLK
clkin => clkcount[13].CLK
clkin => clkcount[14].CLK
clkin => clkcount[15].CLK
clkin => clkcount[16].CLK
clkin => clkcount[17].CLK
clkin => clkcount[18].CLK
clkin => clkcount[19].CLK
clkin => clkcount[20].CLK
clkin => clkcount[21].CLK
clkin => clkcount[22].CLK
clkin => clkcount[23].CLK
clkin => clkcount[24].CLK
clkin => clkcount[25].CLK
clkin => clkcount[26].CLK
clkin => clkcount[27].CLK
clkin => clkcount[28].CLK
clkin => clkcount[29].CLK
clkin => clkcount[30].CLK
clkin => clkcount[31].CLK
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkout.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkout.OUTPUTSELECT
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab12|clkgen:score
clkin => clkout~reg0.CLK
clkin => clkcount[0].CLK
clkin => clkcount[1].CLK
clkin => clkcount[2].CLK
clkin => clkcount[3].CLK
clkin => clkcount[4].CLK
clkin => clkcount[5].CLK
clkin => clkcount[6].CLK
clkin => clkcount[7].CLK
clkin => clkcount[8].CLK
clkin => clkcount[9].CLK
clkin => clkcount[10].CLK
clkin => clkcount[11].CLK
clkin => clkcount[12].CLK
clkin => clkcount[13].CLK
clkin => clkcount[14].CLK
clkin => clkcount[15].CLK
clkin => clkcount[16].CLK
clkin => clkcount[17].CLK
clkin => clkcount[18].CLK
clkin => clkcount[19].CLK
clkin => clkcount[20].CLK
clkin => clkcount[21].CLK
clkin => clkcount[22].CLK
clkin => clkcount[23].CLK
clkin => clkcount[24].CLK
clkin => clkcount[25].CLK
clkin => clkcount[26].CLK
clkin => clkcount[27].CLK
clkin => clkcount[28].CLK
clkin => clkcount[29].CLK
clkin => clkcount[30].CLK
clkin => clkcount[31].CLK
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkout.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkout.OUTPUTSELECT
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab12|vga_ctrl:my_vga
pclk => y_cnt[0].CLK
pclk => y_cnt[1].CLK
pclk => y_cnt[2].CLK
pclk => y_cnt[3].CLK
pclk => y_cnt[4].CLK
pclk => y_cnt[5].CLK
pclk => y_cnt[6].CLK
pclk => y_cnt[7].CLK
pclk => y_cnt[8].CLK
pclk => y_cnt[9].CLK
pclk => x_cnt[0].CLK
pclk => x_cnt[1].CLK
pclk => x_cnt[2].CLK
pclk => x_cnt[3].CLK
pclk => x_cnt[4].CLK
pclk => x_cnt[5].CLK
pclk => x_cnt[6].CLK
pclk => x_cnt[7].CLK
pclk => x_cnt[8].CLK
pclk => x_cnt[9].CLK
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => x_cnt[0].PRESET
reset => x_cnt[1].ACLR
reset => x_cnt[2].ACLR
reset => x_cnt[3].ACLR
reset => x_cnt[4].ACLR
reset => x_cnt[5].ACLR
reset => x_cnt[6].ACLR
reset => x_cnt[7].ACLR
reset => x_cnt[8].ACLR
reset => x_cnt[9].ACLR
vga_data[0] => vga_b[0].DATAIN
vga_data[1] => vga_b[1].DATAIN
vga_data[2] => vga_b[2].DATAIN
vga_data[3] => vga_b[3].DATAIN
vga_data[4] => vga_b[4].DATAIN
vga_data[5] => vga_b[5].DATAIN
vga_data[6] => vga_b[6].DATAIN
vga_data[7] => vga_b[7].DATAIN
vga_data[8] => vga_g[0].DATAIN
vga_data[9] => vga_g[1].DATAIN
vga_data[10] => vga_g[2].DATAIN
vga_data[11] => vga_g[3].DATAIN
vga_data[12] => vga_g[4].DATAIN
vga_data[13] => vga_g[5].DATAIN
vga_data[14] => vga_g[6].DATAIN
vga_data[15] => vga_g[7].DATAIN
vga_data[16] => vga_r[0].DATAIN
vga_data[17] => vga_r[1].DATAIN
vga_data[18] => vga_r[2].DATAIN
vga_data[19] => vga_r[3].DATAIN
vga_data[20] => vga_r[4].DATAIN
vga_data[21] => vga_r[5].DATAIN
vga_data[22] => vga_r[6].DATAIN
vga_data[23] => vga_r[7].DATAIN
h_addr[0] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[1] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[2] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[3] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[4] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[5] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[6] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[7] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[8] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[9] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[0] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[1] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[2] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[3] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[4] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[5] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[6] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[7] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[8] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[9] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
hsync <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
vsync <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
valid <= valid.DB_MAX_OUTPUT_PORT_TYPE
vga_r[0] <= vga_data[16].DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_data[17].DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_data[18].DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_data[19].DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= vga_data[20].DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= vga_data[21].DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= vga_data[22].DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= vga_data[23].DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_data[8].DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_data[9].DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_data[10].DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_data[11].DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= vga_data[12].DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= vga_data[13].DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= vga_data[14].DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= vga_data[15].DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_data[0].DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_data[1].DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_data[2].DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_data[3].DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= vga_data[4].DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= vga_data[5].DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= vga_data[6].DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= vga_data[7].DB_MAX_OUTPUT_PORT_TYPE
v_end <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE


|lab12|new_assign_vgadata:assign_my_vgadata1
clk => clk.IN2
vga_clk => v_count[0].CLK
vga_clk => v_count[1].CLK
vga_clk => v_count[2].CLK
vga_clk => v_count[3].CLK
vga_clk => v_count[4].CLK
vga_clk => wr_iter[0]~reg0.CLK
vga_clk => wr_iter[1]~reg0.CLK
vga_clk => wr_iter[2]~reg0.CLK
vga_clk => wr_iter[3]~reg0.CLK
vga_clk => wr_iter[4]~reg0.CLK
vga_clk => wr_iter[5]~reg0.CLK
vga_clk => wr_iter[6]~reg0.CLK
vga_clk => wr_iter[7]~reg0.CLK
vga_clk => wr_iter[8]~reg0.CLK
vga_clk => wr_iter[9]~reg0.CLK
vga_clk => vm_count[0].CLK
vga_clk => vm_count[1].CLK
vga_clk => vm_count[2].CLK
vga_clk => vm_count[3].CLK
vga_clk => vm_count[4].CLK
vga_clk => vm_count[5].CLK
vga_clk => mswr_addr[0].CLK
vga_clk => mswr_addr[1].CLK
vga_clk => mswr_addr[2].CLK
vga_clk => mswr_addr[3].CLK
vga_clk => mswr_addr[4].CLK
vga_clk => mswr_addr[5].CLK
vga_clk => mswr_en.CLK
vga_clk => offset[0][0].CLK
vga_clk => offset[0][1].CLK
vga_clk => offset[0][2].CLK
vga_clk => offset[0][3].CLK
vga_clk => offset[0][4].CLK
vga_clk => offset[0][5].CLK
vga_clk => offset[0][6].CLK
vga_clk => offset[0][7].CLK
vga_clk => offset[0][8].CLK
vga_clk => offset[0][9].CLK
vga_clk => offset[0][10].CLK
vga_clk => offset[1][0].CLK
vga_clk => offset[1][1].CLK
vga_clk => offset[1][2].CLK
vga_clk => offset[1][3].CLK
vga_clk => offset[1][4].CLK
vga_clk => offset[1][5].CLK
vga_clk => offset[1][6].CLK
vga_clk => offset[1][7].CLK
vga_clk => offset[1][8].CLK
vga_clk => offset[1][9].CLK
vga_clk => offset[1][10].CLK
vga_clk => offset[2][0].CLK
vga_clk => offset[2][1].CLK
vga_clk => offset[2][2].CLK
vga_clk => offset[2][3].CLK
vga_clk => offset[2][4].CLK
vga_clk => offset[2][5].CLK
vga_clk => offset[2][6].CLK
vga_clk => offset[2][7].CLK
vga_clk => offset[2][8].CLK
vga_clk => offset[2][9].CLK
vga_clk => offset[2][10].CLK
vga_clk => offset[3][0].CLK
vga_clk => offset[3][1].CLK
vga_clk => offset[3][2].CLK
vga_clk => offset[3][3].CLK
vga_clk => offset[3][4].CLK
vga_clk => offset[3][5].CLK
vga_clk => offset[3][6].CLK
vga_clk => offset[3][7].CLK
vga_clk => offset[3][8].CLK
vga_clk => offset[3][9].CLK
vga_clk => offset[3][10].CLK
vga_clk => offset[4][0].CLK
vga_clk => offset[4][1].CLK
vga_clk => offset[4][2].CLK
vga_clk => offset[4][3].CLK
vga_clk => offset[4][4].CLK
vga_clk => offset[4][5].CLK
vga_clk => offset[4][6].CLK
vga_clk => offset[4][7].CLK
vga_clk => offset[4][8].CLK
vga_clk => offset[4][9].CLK
vga_clk => offset[4][10].CLK
vga_clk => offset[5][0].CLK
vga_clk => offset[5][1].CLK
vga_clk => offset[5][2].CLK
vga_clk => offset[5][3].CLK
vga_clk => offset[5][4].CLK
vga_clk => offset[5][5].CLK
vga_clk => offset[5][6].CLK
vga_clk => offset[5][7].CLK
vga_clk => offset[5][8].CLK
vga_clk => offset[5][9].CLK
vga_clk => offset[5][10].CLK
vga_clk => offset[6][0].CLK
vga_clk => offset[6][1].CLK
vga_clk => offset[6][2].CLK
vga_clk => offset[6][3].CLK
vga_clk => offset[6][4].CLK
vga_clk => offset[6][5].CLK
vga_clk => offset[6][6].CLK
vga_clk => offset[6][7].CLK
vga_clk => offset[6][8].CLK
vga_clk => offset[6][9].CLK
vga_clk => offset[6][10].CLK
vga_clk => offset[7][0].CLK
vga_clk => offset[7][1].CLK
vga_clk => offset[7][2].CLK
vga_clk => offset[7][3].CLK
vga_clk => offset[7][4].CLK
vga_clk => offset[7][5].CLK
vga_clk => offset[7][6].CLK
vga_clk => offset[7][7].CLK
vga_clk => offset[7][8].CLK
vga_clk => offset[7][9].CLK
vga_clk => offset[7][10].CLK
vga_clk => offset[8][0].CLK
vga_clk => offset[8][1].CLK
vga_clk => offset[8][2].CLK
vga_clk => offset[8][3].CLK
vga_clk => offset[8][4].CLK
vga_clk => offset[8][5].CLK
vga_clk => offset[8][6].CLK
vga_clk => offset[8][7].CLK
vga_clk => offset[8][8].CLK
vga_clk => offset[8][9].CLK
vga_clk => offset[8][10].CLK
vga_clk => offset[9][0].CLK
vga_clk => offset[9][1].CLK
vga_clk => offset[9][2].CLK
vga_clk => offset[9][3].CLK
vga_clk => offset[9][4].CLK
vga_clk => offset[9][5].CLK
vga_clk => offset[9][6].CLK
vga_clk => offset[9][7].CLK
vga_clk => offset[9][8].CLK
vga_clk => offset[9][9].CLK
vga_clk => offset[9][10].CLK
vga_clk => offset[10][0].CLK
vga_clk => offset[10][1].CLK
vga_clk => offset[10][2].CLK
vga_clk => offset[10][3].CLK
vga_clk => offset[10][4].CLK
vga_clk => offset[10][5].CLK
vga_clk => offset[10][6].CLK
vga_clk => offset[10][7].CLK
vga_clk => offset[10][8].CLK
vga_clk => offset[10][9].CLK
vga_clk => offset[10][10].CLK
vga_clk => offset[11][0].CLK
vga_clk => offset[11][1].CLK
vga_clk => offset[11][2].CLK
vga_clk => offset[11][3].CLK
vga_clk => offset[11][4].CLK
vga_clk => offset[11][5].CLK
vga_clk => offset[11][6].CLK
vga_clk => offset[11][7].CLK
vga_clk => offset[11][8].CLK
vga_clk => offset[11][9].CLK
vga_clk => offset[11][10].CLK
vga_clk => offset[12][0].CLK
vga_clk => offset[12][1].CLK
vga_clk => offset[12][2].CLK
vga_clk => offset[12][3].CLK
vga_clk => offset[12][4].CLK
vga_clk => offset[12][5].CLK
vga_clk => offset[12][6].CLK
vga_clk => offset[12][7].CLK
vga_clk => offset[12][8].CLK
vga_clk => offset[12][9].CLK
vga_clk => offset[12][10].CLK
vga_clk => offset[13][0].CLK
vga_clk => offset[13][1].CLK
vga_clk => offset[13][2].CLK
vga_clk => offset[13][3].CLK
vga_clk => offset[13][4].CLK
vga_clk => offset[13][5].CLK
vga_clk => offset[13][6].CLK
vga_clk => offset[13][7].CLK
vga_clk => offset[13][8].CLK
vga_clk => offset[13][9].CLK
vga_clk => offset[13][10].CLK
vga_clk => offset[14][0].CLK
vga_clk => offset[14][1].CLK
vga_clk => offset[14][2].CLK
vga_clk => offset[14][3].CLK
vga_clk => offset[14][4].CLK
vga_clk => offset[14][5].CLK
vga_clk => offset[14][6].CLK
vga_clk => offset[14][7].CLK
vga_clk => offset[14][8].CLK
vga_clk => offset[14][9].CLK
vga_clk => offset[14][10].CLK
vga_clk => offset[15][0].CLK
vga_clk => offset[15][1].CLK
vga_clk => offset[15][2].CLK
vga_clk => offset[15][3].CLK
vga_clk => offset[15][4].CLK
vga_clk => offset[15][5].CLK
vga_clk => offset[15][6].CLK
vga_clk => offset[15][7].CLK
vga_clk => offset[15][8].CLK
vga_clk => offset[15][9].CLK
vga_clk => offset[15][10].CLK
vga_clk => offset[16][0].CLK
vga_clk => offset[16][1].CLK
vga_clk => offset[16][2].CLK
vga_clk => offset[16][3].CLK
vga_clk => offset[16][4].CLK
vga_clk => offset[16][5].CLK
vga_clk => offset[16][6].CLK
vga_clk => offset[16][7].CLK
vga_clk => offset[16][8].CLK
vga_clk => offset[16][9].CLK
vga_clk => offset[16][10].CLK
vga_clk => offset[17][0].CLK
vga_clk => offset[17][1].CLK
vga_clk => offset[17][2].CLK
vga_clk => offset[17][3].CLK
vga_clk => offset[17][4].CLK
vga_clk => offset[17][5].CLK
vga_clk => offset[17][6].CLK
vga_clk => offset[17][7].CLK
vga_clk => offset[17][8].CLK
vga_clk => offset[17][9].CLK
vga_clk => offset[17][10].CLK
vga_clk => offset[18][0].CLK
vga_clk => offset[18][1].CLK
vga_clk => offset[18][2].CLK
vga_clk => offset[18][3].CLK
vga_clk => offset[18][4].CLK
vga_clk => offset[18][5].CLK
vga_clk => offset[18][6].CLK
vga_clk => offset[18][7].CLK
vga_clk => offset[18][8].CLK
vga_clk => offset[18][9].CLK
vga_clk => offset[18][10].CLK
vga_clk => offset[19][0].CLK
vga_clk => offset[19][1].CLK
vga_clk => offset[19][2].CLK
vga_clk => offset[19][3].CLK
vga_clk => offset[19][4].CLK
vga_clk => offset[19][5].CLK
vga_clk => offset[19][6].CLK
vga_clk => offset[19][7].CLK
vga_clk => offset[19][8].CLK
vga_clk => offset[19][9].CLK
vga_clk => offset[19][10].CLK
vga_clk => offset[20][0].CLK
vga_clk => offset[20][1].CLK
vga_clk => offset[20][2].CLK
vga_clk => offset[20][3].CLK
vga_clk => offset[20][4].CLK
vga_clk => offset[20][5].CLK
vga_clk => offset[20][6].CLK
vga_clk => offset[20][7].CLK
vga_clk => offset[20][8].CLK
vga_clk => offset[20][9].CLK
vga_clk => offset[20][10].CLK
vga_clk => offset[21][0].CLK
vga_clk => offset[21][1].CLK
vga_clk => offset[21][2].CLK
vga_clk => offset[21][3].CLK
vga_clk => offset[21][4].CLK
vga_clk => offset[21][5].CLK
vga_clk => offset[21][6].CLK
vga_clk => offset[21][7].CLK
vga_clk => offset[21][8].CLK
vga_clk => offset[21][9].CLK
vga_clk => offset[21][10].CLK
vga_clk => offset[22][0].CLK
vga_clk => offset[22][1].CLK
vga_clk => offset[22][2].CLK
vga_clk => offset[22][3].CLK
vga_clk => offset[22][4].CLK
vga_clk => offset[22][5].CLK
vga_clk => offset[22][6].CLK
vga_clk => offset[22][7].CLK
vga_clk => offset[22][8].CLK
vga_clk => offset[22][9].CLK
vga_clk => offset[22][10].CLK
vga_clk => offset[23][0].CLK
vga_clk => offset[23][1].CLK
vga_clk => offset[23][2].CLK
vga_clk => offset[23][3].CLK
vga_clk => offset[23][4].CLK
vga_clk => offset[23][5].CLK
vga_clk => offset[23][6].CLK
vga_clk => offset[23][7].CLK
vga_clk => offset[23][8].CLK
vga_clk => offset[23][9].CLK
vga_clk => offset[23][10].CLK
vga_clk => offset[24][0].CLK
vga_clk => offset[24][1].CLK
vga_clk => offset[24][2].CLK
vga_clk => offset[24][3].CLK
vga_clk => offset[24][4].CLK
vga_clk => offset[24][5].CLK
vga_clk => offset[24][6].CLK
vga_clk => offset[24][7].CLK
vga_clk => offset[24][8].CLK
vga_clk => offset[24][9].CLK
vga_clk => offset[24][10].CLK
vga_clk => offset[25][0].CLK
vga_clk => offset[25][1].CLK
vga_clk => offset[25][2].CLK
vga_clk => offset[25][3].CLK
vga_clk => offset[25][4].CLK
vga_clk => offset[25][5].CLK
vga_clk => offset[25][6].CLK
vga_clk => offset[25][7].CLK
vga_clk => offset[25][8].CLK
vga_clk => offset[25][9].CLK
vga_clk => offset[25][10].CLK
vga_clk => offset[26][0].CLK
vga_clk => offset[26][1].CLK
vga_clk => offset[26][2].CLK
vga_clk => offset[26][3].CLK
vga_clk => offset[26][4].CLK
vga_clk => offset[26][5].CLK
vga_clk => offset[26][6].CLK
vga_clk => offset[26][7].CLK
vga_clk => offset[26][8].CLK
vga_clk => offset[26][9].CLK
vga_clk => offset[26][10].CLK
vga_clk => offset[27][0].CLK
vga_clk => offset[27][1].CLK
vga_clk => offset[27][2].CLK
vga_clk => offset[27][3].CLK
vga_clk => offset[27][4].CLK
vga_clk => offset[27][5].CLK
vga_clk => offset[27][6].CLK
vga_clk => offset[27][7].CLK
vga_clk => offset[27][8].CLK
vga_clk => offset[27][9].CLK
vga_clk => offset[27][10].CLK
vga_clk => offset[28][0].CLK
vga_clk => offset[28][1].CLK
vga_clk => offset[28][2].CLK
vga_clk => offset[28][3].CLK
vga_clk => offset[28][4].CLK
vga_clk => offset[28][5].CLK
vga_clk => offset[28][6].CLK
vga_clk => offset[28][7].CLK
vga_clk => offset[28][8].CLK
vga_clk => offset[28][9].CLK
vga_clk => offset[28][10].CLK
vga_clk => offset[29][0].CLK
vga_clk => offset[29][1].CLK
vga_clk => offset[29][2].CLK
vga_clk => offset[29][3].CLK
vga_clk => offset[29][4].CLK
vga_clk => offset[29][5].CLK
vga_clk => offset[29][6].CLK
vga_clk => offset[29][7].CLK
vga_clk => offset[29][8].CLK
vga_clk => offset[29][9].CLK
vga_clk => offset[29][10].CLK
vga_clk => offset[30][0].CLK
vga_clk => offset[30][1].CLK
vga_clk => offset[30][2].CLK
vga_clk => offset[30][3].CLK
vga_clk => offset[30][4].CLK
vga_clk => offset[30][5].CLK
vga_clk => offset[30][6].CLK
vga_clk => offset[30][7].CLK
vga_clk => offset[30][8].CLK
vga_clk => offset[30][9].CLK
vga_clk => offset[30][10].CLK
vga_clk => offset[31][0].CLK
vga_clk => offset[31][1].CLK
vga_clk => offset[31][2].CLK
vga_clk => offset[31][3].CLK
vga_clk => offset[31][4].CLK
vga_clk => offset[31][5].CLK
vga_clk => offset[31][6].CLK
vga_clk => offset[31][7].CLK
vga_clk => offset[31][8].CLK
vga_clk => offset[31][9].CLK
vga_clk => offset[31][10].CLK
vga_clk => offset[32][0].CLK
vga_clk => offset[32][1].CLK
vga_clk => offset[32][2].CLK
vga_clk => offset[32][3].CLK
vga_clk => offset[32][4].CLK
vga_clk => offset[32][5].CLK
vga_clk => offset[32][6].CLK
vga_clk => offset[32][7].CLK
vga_clk => offset[32][8].CLK
vga_clk => offset[32][9].CLK
vga_clk => offset[32][10].CLK
vga_clk => offset[33][0].CLK
vga_clk => offset[33][1].CLK
vga_clk => offset[33][2].CLK
vga_clk => offset[33][3].CLK
vga_clk => offset[33][4].CLK
vga_clk => offset[33][5].CLK
vga_clk => offset[33][6].CLK
vga_clk => offset[33][7].CLK
vga_clk => offset[33][8].CLK
vga_clk => offset[33][9].CLK
vga_clk => offset[33][10].CLK
vga_clk => offset[34][0].CLK
vga_clk => offset[34][1].CLK
vga_clk => offset[34][2].CLK
vga_clk => offset[34][3].CLK
vga_clk => offset[34][4].CLK
vga_clk => offset[34][5].CLK
vga_clk => offset[34][6].CLK
vga_clk => offset[34][7].CLK
vga_clk => offset[34][8].CLK
vga_clk => offset[34][9].CLK
vga_clk => offset[34][10].CLK
vga_clk => offset[35][0].CLK
vga_clk => offset[35][1].CLK
vga_clk => offset[35][2].CLK
vga_clk => offset[35][3].CLK
vga_clk => offset[35][4].CLK
vga_clk => offset[35][5].CLK
vga_clk => offset[35][6].CLK
vga_clk => offset[35][7].CLK
vga_clk => offset[35][8].CLK
vga_clk => offset[35][9].CLK
vga_clk => offset[35][10].CLK
vga_clk => offset[36][0].CLK
vga_clk => offset[36][1].CLK
vga_clk => offset[36][2].CLK
vga_clk => offset[36][3].CLK
vga_clk => offset[36][4].CLK
vga_clk => offset[36][5].CLK
vga_clk => offset[36][6].CLK
vga_clk => offset[36][7].CLK
vga_clk => offset[36][8].CLK
vga_clk => offset[36][9].CLK
vga_clk => offset[36][10].CLK
vga_clk => offset[37][0].CLK
vga_clk => offset[37][1].CLK
vga_clk => offset[37][2].CLK
vga_clk => offset[37][3].CLK
vga_clk => offset[37][4].CLK
vga_clk => offset[37][5].CLK
vga_clk => offset[37][6].CLK
vga_clk => offset[37][7].CLK
vga_clk => offset[37][8].CLK
vga_clk => offset[37][9].CLK
vga_clk => offset[37][10].CLK
vga_clk => offset[38][0].CLK
vga_clk => offset[38][1].CLK
vga_clk => offset[38][2].CLK
vga_clk => offset[38][3].CLK
vga_clk => offset[38][4].CLK
vga_clk => offset[38][5].CLK
vga_clk => offset[38][6].CLK
vga_clk => offset[38][7].CLK
vga_clk => offset[38][8].CLK
vga_clk => offset[38][9].CLK
vga_clk => offset[38][10].CLK
vga_clk => offset[39][0].CLK
vga_clk => offset[39][1].CLK
vga_clk => offset[39][2].CLK
vga_clk => offset[39][3].CLK
vga_clk => offset[39][4].CLK
vga_clk => offset[39][5].CLK
vga_clk => offset[39][6].CLK
vga_clk => offset[39][7].CLK
vga_clk => offset[39][8].CLK
vga_clk => offset[39][9].CLK
vga_clk => offset[39][10].CLK
vga_clk => offset[40][0].CLK
vga_clk => offset[40][1].CLK
vga_clk => offset[40][2].CLK
vga_clk => offset[40][3].CLK
vga_clk => offset[40][4].CLK
vga_clk => offset[40][5].CLK
vga_clk => offset[40][6].CLK
vga_clk => offset[40][7].CLK
vga_clk => offset[40][8].CLK
vga_clk => offset[40][9].CLK
vga_clk => offset[40][10].CLK
vga_clk => offset[41][0].CLK
vga_clk => offset[41][1].CLK
vga_clk => offset[41][2].CLK
vga_clk => offset[41][3].CLK
vga_clk => offset[41][4].CLK
vga_clk => offset[41][5].CLK
vga_clk => offset[41][6].CLK
vga_clk => offset[41][7].CLK
vga_clk => offset[41][8].CLK
vga_clk => offset[41][9].CLK
vga_clk => offset[41][10].CLK
vga_clk => offset[42][0].CLK
vga_clk => offset[42][1].CLK
vga_clk => offset[42][2].CLK
vga_clk => offset[42][3].CLK
vga_clk => offset[42][4].CLK
vga_clk => offset[42][5].CLK
vga_clk => offset[42][6].CLK
vga_clk => offset[42][7].CLK
vga_clk => offset[42][8].CLK
vga_clk => offset[42][9].CLK
vga_clk => offset[42][10].CLK
vga_clk => offset[43][0].CLK
vga_clk => offset[43][1].CLK
vga_clk => offset[43][2].CLK
vga_clk => offset[43][3].CLK
vga_clk => offset[43][4].CLK
vga_clk => offset[43][5].CLK
vga_clk => offset[43][6].CLK
vga_clk => offset[43][7].CLK
vga_clk => offset[43][8].CLK
vga_clk => offset[43][9].CLK
vga_clk => offset[43][10].CLK
vga_clk => offset[44][0].CLK
vga_clk => offset[44][1].CLK
vga_clk => offset[44][2].CLK
vga_clk => offset[44][3].CLK
vga_clk => offset[44][4].CLK
vga_clk => offset[44][5].CLK
vga_clk => offset[44][6].CLK
vga_clk => offset[44][7].CLK
vga_clk => offset[44][8].CLK
vga_clk => offset[44][9].CLK
vga_clk => offset[44][10].CLK
vga_clk => offset[45][0].CLK
vga_clk => offset[45][1].CLK
vga_clk => offset[45][2].CLK
vga_clk => offset[45][3].CLK
vga_clk => offset[45][4].CLK
vga_clk => offset[45][5].CLK
vga_clk => offset[45][6].CLK
vga_clk => offset[45][7].CLK
vga_clk => offset[45][8].CLK
vga_clk => offset[45][9].CLK
vga_clk => offset[45][10].CLK
vga_clk => offset[46][0].CLK
vga_clk => offset[46][1].CLK
vga_clk => offset[46][2].CLK
vga_clk => offset[46][3].CLK
vga_clk => offset[46][4].CLK
vga_clk => offset[46][5].CLK
vga_clk => offset[46][6].CLK
vga_clk => offset[46][7].CLK
vga_clk => offset[46][8].CLK
vga_clk => offset[46][9].CLK
vga_clk => offset[46][10].CLK
vga_clk => offset[47][0].CLK
vga_clk => offset[47][1].CLK
vga_clk => offset[47][2].CLK
vga_clk => offset[47][3].CLK
vga_clk => offset[47][4].CLK
vga_clk => offset[47][5].CLK
vga_clk => offset[47][6].CLK
vga_clk => offset[47][7].CLK
vga_clk => offset[47][8].CLK
vga_clk => offset[47][9].CLK
vga_clk => offset[47][10].CLK
vga_clk => offset[48][0].CLK
vga_clk => offset[48][1].CLK
vga_clk => offset[48][2].CLK
vga_clk => offset[48][3].CLK
vga_clk => offset[48][4].CLK
vga_clk => offset[48][5].CLK
vga_clk => offset[48][6].CLK
vga_clk => offset[48][7].CLK
vga_clk => offset[48][8].CLK
vga_clk => offset[48][9].CLK
vga_clk => offset[48][10].CLK
vga_clk => offset[49][0].CLK
vga_clk => offset[49][1].CLK
vga_clk => offset[49][2].CLK
vga_clk => offset[49][3].CLK
vga_clk => offset[49][4].CLK
vga_clk => offset[49][5].CLK
vga_clk => offset[49][6].CLK
vga_clk => offset[49][7].CLK
vga_clk => offset[49][8].CLK
vga_clk => offset[49][9].CLK
vga_clk => offset[49][10].CLK
vga_clk => offset[50][0].CLK
vga_clk => offset[50][1].CLK
vga_clk => offset[50][2].CLK
vga_clk => offset[50][3].CLK
vga_clk => offset[50][4].CLK
vga_clk => offset[50][5].CLK
vga_clk => offset[50][6].CLK
vga_clk => offset[50][7].CLK
vga_clk => offset[50][8].CLK
vga_clk => offset[50][9].CLK
vga_clk => offset[50][10].CLK
vga_clk => offset[51][0].CLK
vga_clk => offset[51][1].CLK
vga_clk => offset[51][2].CLK
vga_clk => offset[51][3].CLK
vga_clk => offset[51][4].CLK
vga_clk => offset[51][5].CLK
vga_clk => offset[51][6].CLK
vga_clk => offset[51][7].CLK
vga_clk => offset[51][8].CLK
vga_clk => offset[51][9].CLK
vga_clk => offset[51][10].CLK
vga_clk => offset[52][0].CLK
vga_clk => offset[52][1].CLK
vga_clk => offset[52][2].CLK
vga_clk => offset[52][3].CLK
vga_clk => offset[52][4].CLK
vga_clk => offset[52][5].CLK
vga_clk => offset[52][6].CLK
vga_clk => offset[52][7].CLK
vga_clk => offset[52][8].CLK
vga_clk => offset[52][9].CLK
vga_clk => offset[52][10].CLK
vga_clk => my_va[0][0].CLK
vga_clk => my_va[0][1].CLK
vga_clk => my_va[0][2].CLK
vga_clk => my_va[0][3].CLK
vga_clk => my_va[0][4].CLK
vga_clk => my_va[0][5].CLK
vga_clk => my_va[0][6].CLK
vga_clk => my_va[0][7].CLK
vga_clk => my_va[0][8].CLK
vga_clk => my_va[0][9].CLK
vga_clk => my_va[1][0].CLK
vga_clk => my_va[1][1].CLK
vga_clk => my_va[1][2].CLK
vga_clk => my_va[1][3].CLK
vga_clk => my_va[1][4].CLK
vga_clk => my_va[1][5].CLK
vga_clk => my_va[1][6].CLK
vga_clk => my_va[1][7].CLK
vga_clk => my_va[1][8].CLK
vga_clk => my_va[1][9].CLK
vga_clk => my_va[2][0].CLK
vga_clk => my_va[2][1].CLK
vga_clk => my_va[2][2].CLK
vga_clk => my_va[2][3].CLK
vga_clk => my_va[2][4].CLK
vga_clk => my_va[2][5].CLK
vga_clk => my_va[2][6].CLK
vga_clk => my_va[2][7].CLK
vga_clk => my_va[2][8].CLK
vga_clk => my_va[2][9].CLK
vga_clk => my_va[3][0].CLK
vga_clk => my_va[3][1].CLK
vga_clk => my_va[3][2].CLK
vga_clk => my_va[3][3].CLK
vga_clk => my_va[3][4].CLK
vga_clk => my_va[3][5].CLK
vga_clk => my_va[3][6].CLK
vga_clk => my_va[3][7].CLK
vga_clk => my_va[3][8].CLK
vga_clk => my_va[3][9].CLK
vga_clk => my_va[4][0].CLK
vga_clk => my_va[4][1].CLK
vga_clk => my_va[4][2].CLK
vga_clk => my_va[4][3].CLK
vga_clk => my_va[4][4].CLK
vga_clk => my_va[4][5].CLK
vga_clk => my_va[4][6].CLK
vga_clk => my_va[4][7].CLK
vga_clk => my_va[4][8].CLK
vga_clk => my_va[4][9].CLK
vga_clk => my_va[5][0].CLK
vga_clk => my_va[5][1].CLK
vga_clk => my_va[5][2].CLK
vga_clk => my_va[5][3].CLK
vga_clk => my_va[5][4].CLK
vga_clk => my_va[5][5].CLK
vga_clk => my_va[5][6].CLK
vga_clk => my_va[5][7].CLK
vga_clk => my_va[5][8].CLK
vga_clk => my_va[5][9].CLK
vga_clk => my_va[6][0].CLK
vga_clk => my_va[6][1].CLK
vga_clk => my_va[6][2].CLK
vga_clk => my_va[6][3].CLK
vga_clk => my_va[6][4].CLK
vga_clk => my_va[6][5].CLK
vga_clk => my_va[6][6].CLK
vga_clk => my_va[6][7].CLK
vga_clk => my_va[6][8].CLK
vga_clk => my_va[6][9].CLK
vga_clk => my_va[7][0].CLK
vga_clk => my_va[7][1].CLK
vga_clk => my_va[7][2].CLK
vga_clk => my_va[7][3].CLK
vga_clk => my_va[7][4].CLK
vga_clk => my_va[7][5].CLK
vga_clk => my_va[7][6].CLK
vga_clk => my_va[7][7].CLK
vga_clk => my_va[7][8].CLK
vga_clk => my_va[7][9].CLK
vga_clk => my_va[8][0].CLK
vga_clk => my_va[8][1].CLK
vga_clk => my_va[8][2].CLK
vga_clk => my_va[8][3].CLK
vga_clk => my_va[8][4].CLK
vga_clk => my_va[8][5].CLK
vga_clk => my_va[8][6].CLK
vga_clk => my_va[8][7].CLK
vga_clk => my_va[8][8].CLK
vga_clk => my_va[8][9].CLK
vga_clk => my_va[9][0].CLK
vga_clk => my_va[9][1].CLK
vga_clk => my_va[9][2].CLK
vga_clk => my_va[9][3].CLK
vga_clk => my_va[9][4].CLK
vga_clk => my_va[9][5].CLK
vga_clk => my_va[9][6].CLK
vga_clk => my_va[9][7].CLK
vga_clk => my_va[9][8].CLK
vga_clk => my_va[9][9].CLK
vga_clk => my_va[10][0].CLK
vga_clk => my_va[10][1].CLK
vga_clk => my_va[10][2].CLK
vga_clk => my_va[10][3].CLK
vga_clk => my_va[10][4].CLK
vga_clk => my_va[10][5].CLK
vga_clk => my_va[10][6].CLK
vga_clk => my_va[10][7].CLK
vga_clk => my_va[10][8].CLK
vga_clk => my_va[10][9].CLK
vga_clk => my_va[11][0].CLK
vga_clk => my_va[11][1].CLK
vga_clk => my_va[11][2].CLK
vga_clk => my_va[11][3].CLK
vga_clk => my_va[11][4].CLK
vga_clk => my_va[11][5].CLK
vga_clk => my_va[11][6].CLK
vga_clk => my_va[11][7].CLK
vga_clk => my_va[11][8].CLK
vga_clk => my_va[11][9].CLK
vga_clk => my_va[12][0].CLK
vga_clk => my_va[12][1].CLK
vga_clk => my_va[12][2].CLK
vga_clk => my_va[12][3].CLK
vga_clk => my_va[12][4].CLK
vga_clk => my_va[12][5].CLK
vga_clk => my_va[12][6].CLK
vga_clk => my_va[12][7].CLK
vga_clk => my_va[12][8].CLK
vga_clk => my_va[12][9].CLK
vga_clk => my_va[13][0].CLK
vga_clk => my_va[13][1].CLK
vga_clk => my_va[13][2].CLK
vga_clk => my_va[13][3].CLK
vga_clk => my_va[13][4].CLK
vga_clk => my_va[13][5].CLK
vga_clk => my_va[13][6].CLK
vga_clk => my_va[13][7].CLK
vga_clk => my_va[13][8].CLK
vga_clk => my_va[13][9].CLK
vga_clk => my_va[14][0].CLK
vga_clk => my_va[14][1].CLK
vga_clk => my_va[14][2].CLK
vga_clk => my_va[14][3].CLK
vga_clk => my_va[14][4].CLK
vga_clk => my_va[14][5].CLK
vga_clk => my_va[14][6].CLK
vga_clk => my_va[14][7].CLK
vga_clk => my_va[14][8].CLK
vga_clk => my_va[14][9].CLK
vga_clk => my_va[15][0].CLK
vga_clk => my_va[15][1].CLK
vga_clk => my_va[15][2].CLK
vga_clk => my_va[15][3].CLK
vga_clk => my_va[15][4].CLK
vga_clk => my_va[15][5].CLK
vga_clk => my_va[15][6].CLK
vga_clk => my_va[15][7].CLK
vga_clk => my_va[15][8].CLK
vga_clk => my_va[15][9].CLK
vga_clk => my_va[16][0].CLK
vga_clk => my_va[16][1].CLK
vga_clk => my_va[16][2].CLK
vga_clk => my_va[16][3].CLK
vga_clk => my_va[16][4].CLK
vga_clk => my_va[16][5].CLK
vga_clk => my_va[16][6].CLK
vga_clk => my_va[16][7].CLK
vga_clk => my_va[16][8].CLK
vga_clk => my_va[16][9].CLK
vga_clk => my_va[17][0].CLK
vga_clk => my_va[17][1].CLK
vga_clk => my_va[17][2].CLK
vga_clk => my_va[17][3].CLK
vga_clk => my_va[17][4].CLK
vga_clk => my_va[17][5].CLK
vga_clk => my_va[17][6].CLK
vga_clk => my_va[17][7].CLK
vga_clk => my_va[17][8].CLK
vga_clk => my_va[17][9].CLK
vga_clk => my_va[18][0].CLK
vga_clk => my_va[18][1].CLK
vga_clk => my_va[18][2].CLK
vga_clk => my_va[18][3].CLK
vga_clk => my_va[18][4].CLK
vga_clk => my_va[18][5].CLK
vga_clk => my_va[18][6].CLK
vga_clk => my_va[18][7].CLK
vga_clk => my_va[18][8].CLK
vga_clk => my_va[18][9].CLK
vga_clk => my_va[19][0].CLK
vga_clk => my_va[19][1].CLK
vga_clk => my_va[19][2].CLK
vga_clk => my_va[19][3].CLK
vga_clk => my_va[19][4].CLK
vga_clk => my_va[19][5].CLK
vga_clk => my_va[19][6].CLK
vga_clk => my_va[19][7].CLK
vga_clk => my_va[19][8].CLK
vga_clk => my_va[19][9].CLK
vga_clk => my_va[20][0].CLK
vga_clk => my_va[20][1].CLK
vga_clk => my_va[20][2].CLK
vga_clk => my_va[20][3].CLK
vga_clk => my_va[20][4].CLK
vga_clk => my_va[20][5].CLK
vga_clk => my_va[20][6].CLK
vga_clk => my_va[20][7].CLK
vga_clk => my_va[20][8].CLK
vga_clk => my_va[20][9].CLK
vga_clk => my_va[21][0].CLK
vga_clk => my_va[21][1].CLK
vga_clk => my_va[21][2].CLK
vga_clk => my_va[21][3].CLK
vga_clk => my_va[21][4].CLK
vga_clk => my_va[21][5].CLK
vga_clk => my_va[21][6].CLK
vga_clk => my_va[21][7].CLK
vga_clk => my_va[21][8].CLK
vga_clk => my_va[21][9].CLK
vga_clk => my_va[22][0].CLK
vga_clk => my_va[22][1].CLK
vga_clk => my_va[22][2].CLK
vga_clk => my_va[22][3].CLK
vga_clk => my_va[22][4].CLK
vga_clk => my_va[22][5].CLK
vga_clk => my_va[22][6].CLK
vga_clk => my_va[22][7].CLK
vga_clk => my_va[22][8].CLK
vga_clk => my_va[22][9].CLK
vga_clk => my_va[23][0].CLK
vga_clk => my_va[23][1].CLK
vga_clk => my_va[23][2].CLK
vga_clk => my_va[23][3].CLK
vga_clk => my_va[23][4].CLK
vga_clk => my_va[23][5].CLK
vga_clk => my_va[23][6].CLK
vga_clk => my_va[23][7].CLK
vga_clk => my_va[23][8].CLK
vga_clk => my_va[23][9].CLK
vga_clk => my_va[24][0].CLK
vga_clk => my_va[24][1].CLK
vga_clk => my_va[24][2].CLK
vga_clk => my_va[24][3].CLK
vga_clk => my_va[24][4].CLK
vga_clk => my_va[24][5].CLK
vga_clk => my_va[24][6].CLK
vga_clk => my_va[24][7].CLK
vga_clk => my_va[24][8].CLK
vga_clk => my_va[24][9].CLK
vga_clk => my_va[25][0].CLK
vga_clk => my_va[25][1].CLK
vga_clk => my_va[25][2].CLK
vga_clk => my_va[25][3].CLK
vga_clk => my_va[25][4].CLK
vga_clk => my_va[25][5].CLK
vga_clk => my_va[25][6].CLK
vga_clk => my_va[25][7].CLK
vga_clk => my_va[25][8].CLK
vga_clk => my_va[25][9].CLK
vga_clk => my_va[26][0].CLK
vga_clk => my_va[26][1].CLK
vga_clk => my_va[26][2].CLK
vga_clk => my_va[26][3].CLK
vga_clk => my_va[26][4].CLK
vga_clk => my_va[26][5].CLK
vga_clk => my_va[26][6].CLK
vga_clk => my_va[26][7].CLK
vga_clk => my_va[26][8].CLK
vga_clk => my_va[26][9].CLK
vga_clk => my_va[27][0].CLK
vga_clk => my_va[27][1].CLK
vga_clk => my_va[27][2].CLK
vga_clk => my_va[27][3].CLK
vga_clk => my_va[27][4].CLK
vga_clk => my_va[27][5].CLK
vga_clk => my_va[27][6].CLK
vga_clk => my_va[27][7].CLK
vga_clk => my_va[27][8].CLK
vga_clk => my_va[27][9].CLK
vga_clk => my_va[28][0].CLK
vga_clk => my_va[28][1].CLK
vga_clk => my_va[28][2].CLK
vga_clk => my_va[28][3].CLK
vga_clk => my_va[28][4].CLK
vga_clk => my_va[28][5].CLK
vga_clk => my_va[28][6].CLK
vga_clk => my_va[28][7].CLK
vga_clk => my_va[28][8].CLK
vga_clk => my_va[28][9].CLK
vga_clk => my_va[29][0].CLK
vga_clk => my_va[29][1].CLK
vga_clk => my_va[29][2].CLK
vga_clk => my_va[29][3].CLK
vga_clk => my_va[29][4].CLK
vga_clk => my_va[29][5].CLK
vga_clk => my_va[29][6].CLK
vga_clk => my_va[29][7].CLK
vga_clk => my_va[29][8].CLK
vga_clk => my_va[29][9].CLK
vga_clk => my_va[30][0].CLK
vga_clk => my_va[30][1].CLK
vga_clk => my_va[30][2].CLK
vga_clk => my_va[30][3].CLK
vga_clk => my_va[30][4].CLK
vga_clk => my_va[30][5].CLK
vga_clk => my_va[30][6].CLK
vga_clk => my_va[30][7].CLK
vga_clk => my_va[30][8].CLK
vga_clk => my_va[30][9].CLK
vga_clk => my_va[31][0].CLK
vga_clk => my_va[31][1].CLK
vga_clk => my_va[31][2].CLK
vga_clk => my_va[31][3].CLK
vga_clk => my_va[31][4].CLK
vga_clk => my_va[31][5].CLK
vga_clk => my_va[31][6].CLK
vga_clk => my_va[31][7].CLK
vga_clk => my_va[31][8].CLK
vga_clk => my_va[31][9].CLK
vga_clk => my_va[32][0].CLK
vga_clk => my_va[32][1].CLK
vga_clk => my_va[32][2].CLK
vga_clk => my_va[32][3].CLK
vga_clk => my_va[32][4].CLK
vga_clk => my_va[32][5].CLK
vga_clk => my_va[32][6].CLK
vga_clk => my_va[32][7].CLK
vga_clk => my_va[32][8].CLK
vga_clk => my_va[32][9].CLK
vga_clk => my_va[33][0].CLK
vga_clk => my_va[33][1].CLK
vga_clk => my_va[33][2].CLK
vga_clk => my_va[33][3].CLK
vga_clk => my_va[33][4].CLK
vga_clk => my_va[33][5].CLK
vga_clk => my_va[33][6].CLK
vga_clk => my_va[33][7].CLK
vga_clk => my_va[33][8].CLK
vga_clk => my_va[33][9].CLK
vga_clk => my_va[34][0].CLK
vga_clk => my_va[34][1].CLK
vga_clk => my_va[34][2].CLK
vga_clk => my_va[34][3].CLK
vga_clk => my_va[34][4].CLK
vga_clk => my_va[34][5].CLK
vga_clk => my_va[34][6].CLK
vga_clk => my_va[34][7].CLK
vga_clk => my_va[34][8].CLK
vga_clk => my_va[34][9].CLK
vga_clk => my_va[35][0].CLK
vga_clk => my_va[35][1].CLK
vga_clk => my_va[35][2].CLK
vga_clk => my_va[35][3].CLK
vga_clk => my_va[35][4].CLK
vga_clk => my_va[35][5].CLK
vga_clk => my_va[35][6].CLK
vga_clk => my_va[35][7].CLK
vga_clk => my_va[35][8].CLK
vga_clk => my_va[35][9].CLK
vga_clk => my_va[36][0].CLK
vga_clk => my_va[36][1].CLK
vga_clk => my_va[36][2].CLK
vga_clk => my_va[36][3].CLK
vga_clk => my_va[36][4].CLK
vga_clk => my_va[36][5].CLK
vga_clk => my_va[36][6].CLK
vga_clk => my_va[36][7].CLK
vga_clk => my_va[36][8].CLK
vga_clk => my_va[36][9].CLK
vga_clk => my_va[37][0].CLK
vga_clk => my_va[37][1].CLK
vga_clk => my_va[37][2].CLK
vga_clk => my_va[37][3].CLK
vga_clk => my_va[37][4].CLK
vga_clk => my_va[37][5].CLK
vga_clk => my_va[37][6].CLK
vga_clk => my_va[37][7].CLK
vga_clk => my_va[37][8].CLK
vga_clk => my_va[37][9].CLK
vga_clk => my_va[38][0].CLK
vga_clk => my_va[38][1].CLK
vga_clk => my_va[38][2].CLK
vga_clk => my_va[38][3].CLK
vga_clk => my_va[38][4].CLK
vga_clk => my_va[38][5].CLK
vga_clk => my_va[38][6].CLK
vga_clk => my_va[38][7].CLK
vga_clk => my_va[38][8].CLK
vga_clk => my_va[38][9].CLK
vga_clk => my_va[39][0].CLK
vga_clk => my_va[39][1].CLK
vga_clk => my_va[39][2].CLK
vga_clk => my_va[39][3].CLK
vga_clk => my_va[39][4].CLK
vga_clk => my_va[39][5].CLK
vga_clk => my_va[39][6].CLK
vga_clk => my_va[39][7].CLK
vga_clk => my_va[39][8].CLK
vga_clk => my_va[39][9].CLK
vga_clk => my_va[40][0].CLK
vga_clk => my_va[40][1].CLK
vga_clk => my_va[40][2].CLK
vga_clk => my_va[40][3].CLK
vga_clk => my_va[40][4].CLK
vga_clk => my_va[40][5].CLK
vga_clk => my_va[40][6].CLK
vga_clk => my_va[40][7].CLK
vga_clk => my_va[40][8].CLK
vga_clk => my_va[40][9].CLK
vga_clk => my_va[41][0].CLK
vga_clk => my_va[41][1].CLK
vga_clk => my_va[41][2].CLK
vga_clk => my_va[41][3].CLK
vga_clk => my_va[41][4].CLK
vga_clk => my_va[41][5].CLK
vga_clk => my_va[41][6].CLK
vga_clk => my_va[41][7].CLK
vga_clk => my_va[41][8].CLK
vga_clk => my_va[41][9].CLK
vga_clk => my_va[42][0].CLK
vga_clk => my_va[42][1].CLK
vga_clk => my_va[42][2].CLK
vga_clk => my_va[42][3].CLK
vga_clk => my_va[42][4].CLK
vga_clk => my_va[42][5].CLK
vga_clk => my_va[42][6].CLK
vga_clk => my_va[42][7].CLK
vga_clk => my_va[42][8].CLK
vga_clk => my_va[42][9].CLK
vga_clk => my_va[43][0].CLK
vga_clk => my_va[43][1].CLK
vga_clk => my_va[43][2].CLK
vga_clk => my_va[43][3].CLK
vga_clk => my_va[43][4].CLK
vga_clk => my_va[43][5].CLK
vga_clk => my_va[43][6].CLK
vga_clk => my_va[43][7].CLK
vga_clk => my_va[43][8].CLK
vga_clk => my_va[43][9].CLK
vga_clk => my_va[44][0].CLK
vga_clk => my_va[44][1].CLK
vga_clk => my_va[44][2].CLK
vga_clk => my_va[44][3].CLK
vga_clk => my_va[44][4].CLK
vga_clk => my_va[44][5].CLK
vga_clk => my_va[44][6].CLK
vga_clk => my_va[44][7].CLK
vga_clk => my_va[44][8].CLK
vga_clk => my_va[44][9].CLK
vga_clk => my_va[45][0].CLK
vga_clk => my_va[45][1].CLK
vga_clk => my_va[45][2].CLK
vga_clk => my_va[45][3].CLK
vga_clk => my_va[45][4].CLK
vga_clk => my_va[45][5].CLK
vga_clk => my_va[45][6].CLK
vga_clk => my_va[45][7].CLK
vga_clk => my_va[45][8].CLK
vga_clk => my_va[45][9].CLK
vga_clk => my_va[46][0].CLK
vga_clk => my_va[46][1].CLK
vga_clk => my_va[46][2].CLK
vga_clk => my_va[46][3].CLK
vga_clk => my_va[46][4].CLK
vga_clk => my_va[46][5].CLK
vga_clk => my_va[46][6].CLK
vga_clk => my_va[46][7].CLK
vga_clk => my_va[46][8].CLK
vga_clk => my_va[46][9].CLK
vga_clk => my_va[47][0].CLK
vga_clk => my_va[47][1].CLK
vga_clk => my_va[47][2].CLK
vga_clk => my_va[47][3].CLK
vga_clk => my_va[47][4].CLK
vga_clk => my_va[47][5].CLK
vga_clk => my_va[47][6].CLK
vga_clk => my_va[47][7].CLK
vga_clk => my_va[47][8].CLK
vga_clk => my_va[47][9].CLK
vga_clk => my_va[48][0].CLK
vga_clk => my_va[48][1].CLK
vga_clk => my_va[48][2].CLK
vga_clk => my_va[48][3].CLK
vga_clk => my_va[48][4].CLK
vga_clk => my_va[48][5].CLK
vga_clk => my_va[48][6].CLK
vga_clk => my_va[48][7].CLK
vga_clk => my_va[48][8].CLK
vga_clk => my_va[48][9].CLK
vga_clk => my_va[49][0].CLK
vga_clk => my_va[49][1].CLK
vga_clk => my_va[49][2].CLK
vga_clk => my_va[49][3].CLK
vga_clk => my_va[49][4].CLK
vga_clk => my_va[49][5].CLK
vga_clk => my_va[49][6].CLK
vga_clk => my_va[49][7].CLK
vga_clk => my_va[49][8].CLK
vga_clk => my_va[49][9].CLK
vga_clk => my_va[50][0].CLK
vga_clk => my_va[50][1].CLK
vga_clk => my_va[50][2].CLK
vga_clk => my_va[50][3].CLK
vga_clk => my_va[50][4].CLK
vga_clk => my_va[50][5].CLK
vga_clk => my_va[50][6].CLK
vga_clk => my_va[50][7].CLK
vga_clk => my_va[50][8].CLK
vga_clk => my_va[50][9].CLK
vga_clk => my_va[51][0].CLK
vga_clk => my_va[51][1].CLK
vga_clk => my_va[51][2].CLK
vga_clk => my_va[51][3].CLK
vga_clk => my_va[51][4].CLK
vga_clk => my_va[51][5].CLK
vga_clk => my_va[51][6].CLK
vga_clk => my_va[51][7].CLK
vga_clk => my_va[51][8].CLK
vga_clk => my_va[51][9].CLK
vga_clk => my_va[52][0].CLK
vga_clk => my_va[52][1].CLK
vga_clk => my_va[52][2].CLK
vga_clk => my_va[52][3].CLK
vga_clk => my_va[52][4].CLK
vga_clk => my_va[52][5].CLK
vga_clk => my_va[52][6].CLK
vga_clk => my_va[52][7].CLK
vga_clk => my_va[52][8].CLK
vga_clk => my_va[52][9].CLK
vga_clk => velocity_mem[0][0].CLK
vga_clk => velocity_mem[0][1].CLK
vga_clk => velocity_mem[1][0].CLK
vga_clk => velocity_mem[1][1].CLK
vga_clk => velocity_mem[2][0].CLK
vga_clk => velocity_mem[2][1].CLK
vga_clk => velocity_mem[3][0].CLK
vga_clk => velocity_mem[3][1].CLK
vga_clk => velocity_mem[4][0].CLK
vga_clk => velocity_mem[4][1].CLK
vga_clk => velocity_mem[5][0].CLK
vga_clk => velocity_mem[5][1].CLK
vga_clk => velocity_mem[6][0].CLK
vga_clk => velocity_mem[6][1].CLK
vga_clk => velocity_mem[7][0].CLK
vga_clk => velocity_mem[7][1].CLK
vga_clk => velocity_mem[8][0].CLK
vga_clk => velocity_mem[8][1].CLK
vga_clk => velocity_mem[9][0].CLK
vga_clk => velocity_mem[9][1].CLK
vga_clk => velocity_mem[10][0].CLK
vga_clk => velocity_mem[10][1].CLK
vga_clk => velocity_mem[11][0].CLK
vga_clk => velocity_mem[11][1].CLK
vga_clk => velocity_mem[12][0].CLK
vga_clk => velocity_mem[12][1].CLK
vga_clk => velocity_mem[13][0].CLK
vga_clk => velocity_mem[13][1].CLK
vga_clk => velocity_mem[14][0].CLK
vga_clk => velocity_mem[14][1].CLK
vga_clk => velocity_mem[15][0].CLK
vga_clk => velocity_mem[15][1].CLK
vga_clk => velocity_mem[16][0].CLK
vga_clk => velocity_mem[16][1].CLK
vga_clk => velocity_mem[17][0].CLK
vga_clk => velocity_mem[17][1].CLK
vga_clk => velocity_mem[18][0].CLK
vga_clk => velocity_mem[18][1].CLK
vga_clk => velocity_mem[19][0].CLK
vga_clk => velocity_mem[19][1].CLK
vga_clk => velocity_mem[20][0].CLK
vga_clk => velocity_mem[20][1].CLK
vga_clk => velocity_mem[21][0].CLK
vga_clk => velocity_mem[21][1].CLK
vga_clk => velocity_mem[22][0].CLK
vga_clk => velocity_mem[22][1].CLK
vga_clk => velocity_mem[23][0].CLK
vga_clk => velocity_mem[23][1].CLK
vga_clk => velocity_mem[24][0].CLK
vga_clk => velocity_mem[24][1].CLK
vga_clk => velocity_mem[25][0].CLK
vga_clk => velocity_mem[25][1].CLK
vga_clk => velocity_mem[26][0].CLK
vga_clk => velocity_mem[26][1].CLK
vga_clk => velocity_mem[27][0].CLK
vga_clk => velocity_mem[27][1].CLK
vga_clk => velocity_mem[28][0].CLK
vga_clk => velocity_mem[28][1].CLK
vga_clk => velocity_mem[29][0].CLK
vga_clk => velocity_mem[29][1].CLK
vga_clk => velocity_mem[30][0].CLK
vga_clk => velocity_mem[30][1].CLK
vga_clk => velocity_mem[31][0].CLK
vga_clk => velocity_mem[31][1].CLK
vga_clk => velocity_mem[32][0].CLK
vga_clk => velocity_mem[32][1].CLK
vga_clk => velocity_mem[33][0].CLK
vga_clk => velocity_mem[33][1].CLK
vga_clk => velocity_mem[34][0].CLK
vga_clk => velocity_mem[34][1].CLK
vga_clk => velocity_mem[35][0].CLK
vga_clk => velocity_mem[35][1].CLK
vga_clk => velocity_mem[36][0].CLK
vga_clk => velocity_mem[36][1].CLK
vga_clk => velocity_mem[37][0].CLK
vga_clk => velocity_mem[37][1].CLK
vga_clk => velocity_mem[38][0].CLK
vga_clk => velocity_mem[38][1].CLK
vga_clk => velocity_mem[39][0].CLK
vga_clk => velocity_mem[39][1].CLK
vga_clk => velocity_mem[40][0].CLK
vga_clk => velocity_mem[40][1].CLK
vga_clk => velocity_mem[41][0].CLK
vga_clk => velocity_mem[41][1].CLK
vga_clk => velocity_mem[42][0].CLK
vga_clk => velocity_mem[42][1].CLK
vga_clk => velocity_mem[43][0].CLK
vga_clk => velocity_mem[43][1].CLK
vga_clk => velocity_mem[44][0].CLK
vga_clk => velocity_mem[44][1].CLK
vga_clk => velocity_mem[45][0].CLK
vga_clk => velocity_mem[45][1].CLK
vga_clk => velocity_mem[46][0].CLK
vga_clk => velocity_mem[46][1].CLK
vga_clk => velocity_mem[47][0].CLK
vga_clk => velocity_mem[47][1].CLK
vga_clk => velocity_mem[48][0].CLK
vga_clk => velocity_mem[48][1].CLK
vga_clk => velocity_mem[49][0].CLK
vga_clk => velocity_mem[49][1].CLK
vga_clk => velocity_mem[50][0].CLK
vga_clk => velocity_mem[50][1].CLK
vga_clk => velocity_mem[51][0].CLK
vga_clk => velocity_mem[51][1].CLK
vga_clk => velocity_mem[52][0].CLK
vga_clk => velocity_mem[52][1].CLK
vga_clk => vel_count[0].CLK
vga_clk => vel_count[1].CLK
vga_clk => vel_count[2].CLK
vga_clk => vel_count[3].CLK
vga_clk => vel_count[4].CLK
vga_clk => vel_count[5].CLK
vga_clk => video_mem[0][0].CLK
vga_clk => video_mem[0][1].CLK
vga_clk => video_mem[0][2].CLK
vga_clk => video_mem[0][3].CLK
vga_clk => video_mem[0][4].CLK
vga_clk => video_mem[0][5].CLK
vga_clk => video_mem[0][6].CLK
vga_clk => video_mem[0][7].CLK
vga_clk => video_mem[1][0].CLK
vga_clk => video_mem[1][1].CLK
vga_clk => video_mem[1][2].CLK
vga_clk => video_mem[1][3].CLK
vga_clk => video_mem[1][4].CLK
vga_clk => video_mem[1][5].CLK
vga_clk => video_mem[1][6].CLK
vga_clk => video_mem[1][7].CLK
vga_clk => video_mem[2][0].CLK
vga_clk => video_mem[2][1].CLK
vga_clk => video_mem[2][2].CLK
vga_clk => video_mem[2][3].CLK
vga_clk => video_mem[2][4].CLK
vga_clk => video_mem[2][5].CLK
vga_clk => video_mem[2][6].CLK
vga_clk => video_mem[2][7].CLK
vga_clk => video_mem[3][0].CLK
vga_clk => video_mem[3][1].CLK
vga_clk => video_mem[3][2].CLK
vga_clk => video_mem[3][3].CLK
vga_clk => video_mem[3][4].CLK
vga_clk => video_mem[3][5].CLK
vga_clk => video_mem[3][6].CLK
vga_clk => video_mem[3][7].CLK
vga_clk => video_mem[4][0].CLK
vga_clk => video_mem[4][1].CLK
vga_clk => video_mem[4][2].CLK
vga_clk => video_mem[4][3].CLK
vga_clk => video_mem[4][4].CLK
vga_clk => video_mem[4][5].CLK
vga_clk => video_mem[4][6].CLK
vga_clk => video_mem[4][7].CLK
vga_clk => video_mem[5][0].CLK
vga_clk => video_mem[5][1].CLK
vga_clk => video_mem[5][2].CLK
vga_clk => video_mem[5][3].CLK
vga_clk => video_mem[5][4].CLK
vga_clk => video_mem[5][5].CLK
vga_clk => video_mem[5][6].CLK
vga_clk => video_mem[5][7].CLK
vga_clk => video_mem[6][0].CLK
vga_clk => video_mem[6][1].CLK
vga_clk => video_mem[6][2].CLK
vga_clk => video_mem[6][3].CLK
vga_clk => video_mem[6][4].CLK
vga_clk => video_mem[6][5].CLK
vga_clk => video_mem[6][6].CLK
vga_clk => video_mem[6][7].CLK
vga_clk => video_mem[7][0].CLK
vga_clk => video_mem[7][1].CLK
vga_clk => video_mem[7][2].CLK
vga_clk => video_mem[7][3].CLK
vga_clk => video_mem[7][4].CLK
vga_clk => video_mem[7][5].CLK
vga_clk => video_mem[7][6].CLK
vga_clk => video_mem[7][7].CLK
vga_clk => video_mem[8][0].CLK
vga_clk => video_mem[8][1].CLK
vga_clk => video_mem[8][2].CLK
vga_clk => video_mem[8][3].CLK
vga_clk => video_mem[8][4].CLK
vga_clk => video_mem[8][5].CLK
vga_clk => video_mem[8][6].CLK
vga_clk => video_mem[8][7].CLK
vga_clk => video_mem[9][0].CLK
vga_clk => video_mem[9][1].CLK
vga_clk => video_mem[9][2].CLK
vga_clk => video_mem[9][3].CLK
vga_clk => video_mem[9][4].CLK
vga_clk => video_mem[9][5].CLK
vga_clk => video_mem[9][6].CLK
vga_clk => video_mem[9][7].CLK
vga_clk => video_mem[10][0].CLK
vga_clk => video_mem[10][1].CLK
vga_clk => video_mem[10][2].CLK
vga_clk => video_mem[10][3].CLK
vga_clk => video_mem[10][4].CLK
vga_clk => video_mem[10][5].CLK
vga_clk => video_mem[10][6].CLK
vga_clk => video_mem[10][7].CLK
vga_clk => video_mem[11][0].CLK
vga_clk => video_mem[11][1].CLK
vga_clk => video_mem[11][2].CLK
vga_clk => video_mem[11][3].CLK
vga_clk => video_mem[11][4].CLK
vga_clk => video_mem[11][5].CLK
vga_clk => video_mem[11][6].CLK
vga_clk => video_mem[11][7].CLK
vga_clk => video_mem[12][0].CLK
vga_clk => video_mem[12][1].CLK
vga_clk => video_mem[12][2].CLK
vga_clk => video_mem[12][3].CLK
vga_clk => video_mem[12][4].CLK
vga_clk => video_mem[12][5].CLK
vga_clk => video_mem[12][6].CLK
vga_clk => video_mem[12][7].CLK
vga_clk => video_mem[13][0].CLK
vga_clk => video_mem[13][1].CLK
vga_clk => video_mem[13][2].CLK
vga_clk => video_mem[13][3].CLK
vga_clk => video_mem[13][4].CLK
vga_clk => video_mem[13][5].CLK
vga_clk => video_mem[13][6].CLK
vga_clk => video_mem[13][7].CLK
vga_clk => video_mem[14][0].CLK
vga_clk => video_mem[14][1].CLK
vga_clk => video_mem[14][2].CLK
vga_clk => video_mem[14][3].CLK
vga_clk => video_mem[14][4].CLK
vga_clk => video_mem[14][5].CLK
vga_clk => video_mem[14][6].CLK
vga_clk => video_mem[14][7].CLK
vga_clk => video_mem[15][0].CLK
vga_clk => video_mem[15][1].CLK
vga_clk => video_mem[15][2].CLK
vga_clk => video_mem[15][3].CLK
vga_clk => video_mem[15][4].CLK
vga_clk => video_mem[15][5].CLK
vga_clk => video_mem[15][6].CLK
vga_clk => video_mem[15][7].CLK
vga_clk => video_mem[16][0].CLK
vga_clk => video_mem[16][1].CLK
vga_clk => video_mem[16][2].CLK
vga_clk => video_mem[16][3].CLK
vga_clk => video_mem[16][4].CLK
vga_clk => video_mem[16][5].CLK
vga_clk => video_mem[16][6].CLK
vga_clk => video_mem[16][7].CLK
vga_clk => video_mem[17][0].CLK
vga_clk => video_mem[17][1].CLK
vga_clk => video_mem[17][2].CLK
vga_clk => video_mem[17][3].CLK
vga_clk => video_mem[17][4].CLK
vga_clk => video_mem[17][5].CLK
vga_clk => video_mem[17][6].CLK
vga_clk => video_mem[17][7].CLK
vga_clk => video_mem[18][0].CLK
vga_clk => video_mem[18][1].CLK
vga_clk => video_mem[18][2].CLK
vga_clk => video_mem[18][3].CLK
vga_clk => video_mem[18][4].CLK
vga_clk => video_mem[18][5].CLK
vga_clk => video_mem[18][6].CLK
vga_clk => video_mem[18][7].CLK
vga_clk => video_mem[19][0].CLK
vga_clk => video_mem[19][1].CLK
vga_clk => video_mem[19][2].CLK
vga_clk => video_mem[19][3].CLK
vga_clk => video_mem[19][4].CLK
vga_clk => video_mem[19][5].CLK
vga_clk => video_mem[19][6].CLK
vga_clk => video_mem[19][7].CLK
vga_clk => video_mem[20][0].CLK
vga_clk => video_mem[20][1].CLK
vga_clk => video_mem[20][2].CLK
vga_clk => video_mem[20][3].CLK
vga_clk => video_mem[20][4].CLK
vga_clk => video_mem[20][5].CLK
vga_clk => video_mem[20][6].CLK
vga_clk => video_mem[20][7].CLK
vga_clk => video_mem[21][0].CLK
vga_clk => video_mem[21][1].CLK
vga_clk => video_mem[21][2].CLK
vga_clk => video_mem[21][3].CLK
vga_clk => video_mem[21][4].CLK
vga_clk => video_mem[21][5].CLK
vga_clk => video_mem[21][6].CLK
vga_clk => video_mem[21][7].CLK
vga_clk => video_mem[22][0].CLK
vga_clk => video_mem[22][1].CLK
vga_clk => video_mem[22][2].CLK
vga_clk => video_mem[22][3].CLK
vga_clk => video_mem[22][4].CLK
vga_clk => video_mem[22][5].CLK
vga_clk => video_mem[22][6].CLK
vga_clk => video_mem[22][7].CLK
vga_clk => video_mem[23][0].CLK
vga_clk => video_mem[23][1].CLK
vga_clk => video_mem[23][2].CLK
vga_clk => video_mem[23][3].CLK
vga_clk => video_mem[23][4].CLK
vga_clk => video_mem[23][5].CLK
vga_clk => video_mem[23][6].CLK
vga_clk => video_mem[23][7].CLK
vga_clk => video_mem[24][0].CLK
vga_clk => video_mem[24][1].CLK
vga_clk => video_mem[24][2].CLK
vga_clk => video_mem[24][3].CLK
vga_clk => video_mem[24][4].CLK
vga_clk => video_mem[24][5].CLK
vga_clk => video_mem[24][6].CLK
vga_clk => video_mem[24][7].CLK
vga_clk => video_mem[25][0].CLK
vga_clk => video_mem[25][1].CLK
vga_clk => video_mem[25][2].CLK
vga_clk => video_mem[25][3].CLK
vga_clk => video_mem[25][4].CLK
vga_clk => video_mem[25][5].CLK
vga_clk => video_mem[25][6].CLK
vga_clk => video_mem[25][7].CLK
vga_clk => video_mem[26][0].CLK
vga_clk => video_mem[26][1].CLK
vga_clk => video_mem[26][2].CLK
vga_clk => video_mem[26][3].CLK
vga_clk => video_mem[26][4].CLK
vga_clk => video_mem[26][5].CLK
vga_clk => video_mem[26][6].CLK
vga_clk => video_mem[26][7].CLK
vga_clk => video_mem[27][0].CLK
vga_clk => video_mem[27][1].CLK
vga_clk => video_mem[27][2].CLK
vga_clk => video_mem[27][3].CLK
vga_clk => video_mem[27][4].CLK
vga_clk => video_mem[27][5].CLK
vga_clk => video_mem[27][6].CLK
vga_clk => video_mem[27][7].CLK
vga_clk => video_mem[28][0].CLK
vga_clk => video_mem[28][1].CLK
vga_clk => video_mem[28][2].CLK
vga_clk => video_mem[28][3].CLK
vga_clk => video_mem[28][4].CLK
vga_clk => video_mem[28][5].CLK
vga_clk => video_mem[28][6].CLK
vga_clk => video_mem[28][7].CLK
vga_clk => video_mem[29][0].CLK
vga_clk => video_mem[29][1].CLK
vga_clk => video_mem[29][2].CLK
vga_clk => video_mem[29][3].CLK
vga_clk => video_mem[29][4].CLK
vga_clk => video_mem[29][5].CLK
vga_clk => video_mem[29][6].CLK
vga_clk => video_mem[29][7].CLK
vga_clk => video_mem[30][0].CLK
vga_clk => video_mem[30][1].CLK
vga_clk => video_mem[30][2].CLK
vga_clk => video_mem[30][3].CLK
vga_clk => video_mem[30][4].CLK
vga_clk => video_mem[30][5].CLK
vga_clk => video_mem[30][6].CLK
vga_clk => video_mem[30][7].CLK
vga_clk => video_mem[31][0].CLK
vga_clk => video_mem[31][1].CLK
vga_clk => video_mem[31][2].CLK
vga_clk => video_mem[31][3].CLK
vga_clk => video_mem[31][4].CLK
vga_clk => video_mem[31][5].CLK
vga_clk => video_mem[31][6].CLK
vga_clk => video_mem[31][7].CLK
vga_clk => video_mem[32][0].CLK
vga_clk => video_mem[32][1].CLK
vga_clk => video_mem[32][2].CLK
vga_clk => video_mem[32][3].CLK
vga_clk => video_mem[32][4].CLK
vga_clk => video_mem[32][5].CLK
vga_clk => video_mem[32][6].CLK
vga_clk => video_mem[32][7].CLK
vga_clk => video_mem[33][0].CLK
vga_clk => video_mem[33][1].CLK
vga_clk => video_mem[33][2].CLK
vga_clk => video_mem[33][3].CLK
vga_clk => video_mem[33][4].CLK
vga_clk => video_mem[33][5].CLK
vga_clk => video_mem[33][6].CLK
vga_clk => video_mem[33][7].CLK
vga_clk => video_mem[34][0].CLK
vga_clk => video_mem[34][1].CLK
vga_clk => video_mem[34][2].CLK
vga_clk => video_mem[34][3].CLK
vga_clk => video_mem[34][4].CLK
vga_clk => video_mem[34][5].CLK
vga_clk => video_mem[34][6].CLK
vga_clk => video_mem[34][7].CLK
vga_clk => video_mem[35][0].CLK
vga_clk => video_mem[35][1].CLK
vga_clk => video_mem[35][2].CLK
vga_clk => video_mem[35][3].CLK
vga_clk => video_mem[35][4].CLK
vga_clk => video_mem[35][5].CLK
vga_clk => video_mem[35][6].CLK
vga_clk => video_mem[35][7].CLK
vga_clk => video_mem[36][0].CLK
vga_clk => video_mem[36][1].CLK
vga_clk => video_mem[36][2].CLK
vga_clk => video_mem[36][3].CLK
vga_clk => video_mem[36][4].CLK
vga_clk => video_mem[36][5].CLK
vga_clk => video_mem[36][6].CLK
vga_clk => video_mem[36][7].CLK
vga_clk => video_mem[37][0].CLK
vga_clk => video_mem[37][1].CLK
vga_clk => video_mem[37][2].CLK
vga_clk => video_mem[37][3].CLK
vga_clk => video_mem[37][4].CLK
vga_clk => video_mem[37][5].CLK
vga_clk => video_mem[37][6].CLK
vga_clk => video_mem[37][7].CLK
vga_clk => video_mem[38][0].CLK
vga_clk => video_mem[38][1].CLK
vga_clk => video_mem[38][2].CLK
vga_clk => video_mem[38][3].CLK
vga_clk => video_mem[38][4].CLK
vga_clk => video_mem[38][5].CLK
vga_clk => video_mem[38][6].CLK
vga_clk => video_mem[38][7].CLK
vga_clk => video_mem[39][0].CLK
vga_clk => video_mem[39][1].CLK
vga_clk => video_mem[39][2].CLK
vga_clk => video_mem[39][3].CLK
vga_clk => video_mem[39][4].CLK
vga_clk => video_mem[39][5].CLK
vga_clk => video_mem[39][6].CLK
vga_clk => video_mem[39][7].CLK
vga_clk => video_mem[40][0].CLK
vga_clk => video_mem[40][1].CLK
vga_clk => video_mem[40][2].CLK
vga_clk => video_mem[40][3].CLK
vga_clk => video_mem[40][4].CLK
vga_clk => video_mem[40][5].CLK
vga_clk => video_mem[40][6].CLK
vga_clk => video_mem[40][7].CLK
vga_clk => video_mem[41][0].CLK
vga_clk => video_mem[41][1].CLK
vga_clk => video_mem[41][2].CLK
vga_clk => video_mem[41][3].CLK
vga_clk => video_mem[41][4].CLK
vga_clk => video_mem[41][5].CLK
vga_clk => video_mem[41][6].CLK
vga_clk => video_mem[41][7].CLK
vga_clk => video_mem[42][0].CLK
vga_clk => video_mem[42][1].CLK
vga_clk => video_mem[42][2].CLK
vga_clk => video_mem[42][3].CLK
vga_clk => video_mem[42][4].CLK
vga_clk => video_mem[42][5].CLK
vga_clk => video_mem[42][6].CLK
vga_clk => video_mem[42][7].CLK
vga_clk => video_mem[43][0].CLK
vga_clk => video_mem[43][1].CLK
vga_clk => video_mem[43][2].CLK
vga_clk => video_mem[43][3].CLK
vga_clk => video_mem[43][4].CLK
vga_clk => video_mem[43][5].CLK
vga_clk => video_mem[43][6].CLK
vga_clk => video_mem[43][7].CLK
vga_clk => video_mem[44][0].CLK
vga_clk => video_mem[44][1].CLK
vga_clk => video_mem[44][2].CLK
vga_clk => video_mem[44][3].CLK
vga_clk => video_mem[44][4].CLK
vga_clk => video_mem[44][5].CLK
vga_clk => video_mem[44][6].CLK
vga_clk => video_mem[44][7].CLK
vga_clk => video_mem[45][0].CLK
vga_clk => video_mem[45][1].CLK
vga_clk => video_mem[45][2].CLK
vga_clk => video_mem[45][3].CLK
vga_clk => video_mem[45][4].CLK
vga_clk => video_mem[45][5].CLK
vga_clk => video_mem[45][6].CLK
vga_clk => video_mem[45][7].CLK
vga_clk => video_mem[46][0].CLK
vga_clk => video_mem[46][1].CLK
vga_clk => video_mem[46][2].CLK
vga_clk => video_mem[46][3].CLK
vga_clk => video_mem[46][4].CLK
vga_clk => video_mem[46][5].CLK
vga_clk => video_mem[46][6].CLK
vga_clk => video_mem[46][7].CLK
vga_clk => video_mem[47][0].CLK
vga_clk => video_mem[47][1].CLK
vga_clk => video_mem[47][2].CLK
vga_clk => video_mem[47][3].CLK
vga_clk => video_mem[47][4].CLK
vga_clk => video_mem[47][5].CLK
vga_clk => video_mem[47][6].CLK
vga_clk => video_mem[47][7].CLK
vga_clk => video_mem[48][0].CLK
vga_clk => video_mem[48][1].CLK
vga_clk => video_mem[48][2].CLK
vga_clk => video_mem[48][3].CLK
vga_clk => video_mem[48][4].CLK
vga_clk => video_mem[48][5].CLK
vga_clk => video_mem[48][6].CLK
vga_clk => video_mem[48][7].CLK
vga_clk => video_mem[49][0].CLK
vga_clk => video_mem[49][1].CLK
vga_clk => video_mem[49][2].CLK
vga_clk => video_mem[49][3].CLK
vga_clk => video_mem[49][4].CLK
vga_clk => video_mem[49][5].CLK
vga_clk => video_mem[49][6].CLK
vga_clk => video_mem[49][7].CLK
vga_clk => video_mem[50][0].CLK
vga_clk => video_mem[50][1].CLK
vga_clk => video_mem[50][2].CLK
vga_clk => video_mem[50][3].CLK
vga_clk => video_mem[50][4].CLK
vga_clk => video_mem[50][5].CLK
vga_clk => video_mem[50][6].CLK
vga_clk => video_mem[50][7].CLK
vga_clk => video_mem[51][0].CLK
vga_clk => video_mem[51][1].CLK
vga_clk => video_mem[51][2].CLK
vga_clk => video_mem[51][3].CLK
vga_clk => video_mem[51][4].CLK
vga_clk => video_mem[51][5].CLK
vga_clk => video_mem[51][6].CLK
vga_clk => video_mem[51][7].CLK
vga_clk => video_mem[52][0].CLK
vga_clk => video_mem[52][1].CLK
vga_clk => video_mem[52][2].CLK
vga_clk => video_mem[52][3].CLK
vga_clk => video_mem[52][4].CLK
vga_clk => video_mem[52][5].CLK
vga_clk => video_mem[52][6].CLK
vga_clk => video_mem[52][7].CLK
vga_clk => reset_addr[0].CLK
vga_clk => reset_addr[1].CLK
vga_clk => reset_addr[2].CLK
vga_clk => reset_addr[3].CLK
vga_clk => reset_addr[4].CLK
vga_clk => reset_addr[5].CLK
vga_clk => miss_count[0]~reg0.CLK
vga_clk => miss_count[1]~reg0.CLK
vga_clk => miss_count[2]~reg0.CLK
vga_clk => miss_count[3]~reg0.CLK
vga_clk => miss_count[4]~reg0.CLK
vga_clk => miss_count[5]~reg0.CLK
vga_clk => miss_count[6]~reg0.CLK
vga_clk => miss_count[7]~reg0.CLK
vga_clk => miss_count[8]~reg0.CLK
vga_clk => miss_count[9]~reg0.CLK
vga_clk => miss_count[10]~reg0.CLK
vga_clk => miss_count[11]~reg0.CLK
vga_clk => miss_count[12]~reg0.CLK
vga_clk => miss_count[13]~reg0.CLK
vga_clk => hit_count[0]~reg0.CLK
vga_clk => hit_count[1]~reg0.CLK
vga_clk => hit_count[2]~reg0.CLK
vga_clk => hit_count[3]~reg0.CLK
vga_clk => hit_count[4]~reg0.CLK
vga_clk => hit_count[5]~reg0.CLK
vga_clk => hit_count[6]~reg0.CLK
vga_clk => hit_count[7]~reg0.CLK
vga_clk => hit_count[8]~reg0.CLK
vga_clk => hit_count[9]~reg0.CLK
vga_clk => hit_count[10]~reg0.CLK
vga_clk => hit_count[11]~reg0.CLK
vga_clk => hit_count[12]~reg0.CLK
vga_clk => hit_count[13]~reg0.CLK
ha[0] => Add167.IN20
ha[0] => Equal164.IN29
ha[0] => Equal166.IN53
ha[1] => Add167.IN19
ha[1] => Equal164.IN28
ha[1] => Equal166.IN30
ha[2] => Add167.IN18
ha[2] => Equal164.IN27
ha[2] => Equal166.IN29
ha[3] => Add167.IN17
ha[3] => Equal164.IN26
ha[3] => Equal166.IN28
ha[4] => Add167.IN16
ha[4] => Equal164.IN25
ha[4] => Equal166.IN27
ha[5] => Add167.IN15
ha[5] => Equal164.IN24
ha[5] => Equal166.IN26
ha[6] => Add167.IN14
ha[6] => Equal164.IN23
ha[6] => Equal166.IN25
ha[7] => Add167.IN13
ha[7] => Equal164.IN53
ha[7] => Equal166.IN24
ha[8] => Add167.IN12
ha[8] => Equal164.IN22
ha[8] => Equal166.IN23
ha[9] => Add167.IN11
ha[9] => Equal164.IN52
ha[9] => Equal166.IN22
va[0] => Add2.IN10
va[0] => Add3.IN10
va[0] => Add4.IN10
va[0] => Add5.IN10
va[0] => Add6.IN10
va[0] => Add7.IN10
va[0] => Add8.IN10
va[0] => Add9.IN10
va[0] => Add10.IN10
va[0] => Add11.IN10
va[0] => Add12.IN10
va[0] => Add13.IN10
va[0] => Add14.IN10
va[0] => Add15.IN10
va[0] => Add16.IN10
va[0] => Add17.IN10
va[0] => Add18.IN10
va[0] => Add19.IN10
va[0] => Add20.IN10
va[0] => Add21.IN10
va[0] => Add22.IN10
va[0] => Add23.IN10
va[0] => Add24.IN10
va[0] => Add25.IN10
va[0] => Add26.IN10
va[0] => Add27.IN10
va[0] => Add28.IN10
va[0] => Add29.IN10
va[0] => Add30.IN10
va[0] => Add31.IN10
va[0] => Add32.IN10
va[0] => Add33.IN10
va[0] => Add34.IN10
va[0] => Add35.IN10
va[0] => Add36.IN10
va[0] => Add37.IN10
va[0] => Add38.IN10
va[0] => Add39.IN10
va[0] => Add40.IN10
va[0] => Add41.IN10
va[0] => Add42.IN10
va[0] => Add43.IN10
va[0] => Add44.IN10
va[0] => Add45.IN10
va[0] => Add46.IN10
va[0] => Add47.IN10
va[0] => Add48.IN10
va[0] => Add49.IN10
va[0] => Add50.IN10
va[0] => Add51.IN10
va[0] => Add52.IN10
va[0] => Add53.IN10
va[0] => Add54.IN10
va[0] => Add169.IN20
va[0] => Equal163.IN27
va[0] => Equal165.IN53
va[0] => vgadata.DATAB
va[1] => Add2.IN9
va[1] => Add3.IN9
va[1] => Add4.IN9
va[1] => Add5.IN9
va[1] => Add6.IN9
va[1] => Add7.IN9
va[1] => Add8.IN9
va[1] => Add9.IN9
va[1] => Add10.IN9
va[1] => Add11.IN9
va[1] => Add12.IN9
va[1] => Add13.IN9
va[1] => Add14.IN9
va[1] => Add15.IN9
va[1] => Add16.IN9
va[1] => Add17.IN9
va[1] => Add18.IN9
va[1] => Add19.IN9
va[1] => Add20.IN9
va[1] => Add21.IN9
va[1] => Add22.IN9
va[1] => Add23.IN9
va[1] => Add24.IN9
va[1] => Add25.IN9
va[1] => Add26.IN9
va[1] => Add27.IN9
va[1] => Add28.IN9
va[1] => Add29.IN9
va[1] => Add30.IN9
va[1] => Add31.IN9
va[1] => Add32.IN9
va[1] => Add33.IN9
va[1] => Add34.IN9
va[1] => Add35.IN9
va[1] => Add36.IN9
va[1] => Add37.IN9
va[1] => Add38.IN9
va[1] => Add39.IN9
va[1] => Add40.IN9
va[1] => Add41.IN9
va[1] => Add42.IN9
va[1] => Add43.IN9
va[1] => Add44.IN9
va[1] => Add45.IN9
va[1] => Add46.IN9
va[1] => Add47.IN9
va[1] => Add48.IN9
va[1] => Add49.IN9
va[1] => Add50.IN9
va[1] => Add51.IN9
va[1] => Add52.IN9
va[1] => Add53.IN9
va[1] => Add54.IN9
va[1] => Add169.IN19
va[1] => Equal163.IN26
va[1] => Equal165.IN30
va[1] => vgadata.DATAB
va[2] => Add2.IN8
va[2] => Add3.IN8
va[2] => Add4.IN8
va[2] => Add5.IN8
va[2] => Add6.IN8
va[2] => Add7.IN8
va[2] => Add8.IN8
va[2] => Add9.IN8
va[2] => Add10.IN8
va[2] => Add11.IN8
va[2] => Add12.IN8
va[2] => Add13.IN8
va[2] => Add14.IN8
va[2] => Add15.IN8
va[2] => Add16.IN8
va[2] => Add17.IN8
va[2] => Add18.IN8
va[2] => Add19.IN8
va[2] => Add20.IN8
va[2] => Add21.IN8
va[2] => Add22.IN8
va[2] => Add23.IN8
va[2] => Add24.IN8
va[2] => Add25.IN8
va[2] => Add26.IN8
va[2] => Add27.IN8
va[2] => Add28.IN8
va[2] => Add29.IN8
va[2] => Add30.IN8
va[2] => Add31.IN8
va[2] => Add32.IN8
va[2] => Add33.IN8
va[2] => Add34.IN8
va[2] => Add35.IN8
va[2] => Add36.IN8
va[2] => Add37.IN8
va[2] => Add38.IN8
va[2] => Add39.IN8
va[2] => Add40.IN8
va[2] => Add41.IN8
va[2] => Add42.IN8
va[2] => Add43.IN8
va[2] => Add44.IN8
va[2] => Add45.IN8
va[2] => Add46.IN8
va[2] => Add47.IN8
va[2] => Add48.IN8
va[2] => Add49.IN8
va[2] => Add50.IN8
va[2] => Add51.IN8
va[2] => Add52.IN8
va[2] => Add53.IN8
va[2] => Add54.IN8
va[2] => Add169.IN18
va[2] => Equal163.IN25
va[2] => Equal165.IN29
va[2] => vgadata.DATAB
va[3] => Add2.IN7
va[3] => Add3.IN7
va[3] => Add4.IN7
va[3] => Add5.IN7
va[3] => Add6.IN7
va[3] => Add7.IN7
va[3] => Add8.IN7
va[3] => Add9.IN7
va[3] => Add10.IN7
va[3] => Add11.IN7
va[3] => Add12.IN7
va[3] => Add13.IN7
va[3] => Add14.IN7
va[3] => Add15.IN7
va[3] => Add16.IN7
va[3] => Add17.IN7
va[3] => Add18.IN7
va[3] => Add19.IN7
va[3] => Add20.IN7
va[3] => Add21.IN7
va[3] => Add22.IN7
va[3] => Add23.IN7
va[3] => Add24.IN7
va[3] => Add25.IN7
va[3] => Add26.IN7
va[3] => Add27.IN7
va[3] => Add28.IN7
va[3] => Add29.IN7
va[3] => Add30.IN7
va[3] => Add31.IN7
va[3] => Add32.IN7
va[3] => Add33.IN7
va[3] => Add34.IN7
va[3] => Add35.IN7
va[3] => Add36.IN7
va[3] => Add37.IN7
va[3] => Add38.IN7
va[3] => Add39.IN7
va[3] => Add40.IN7
va[3] => Add41.IN7
va[3] => Add42.IN7
va[3] => Add43.IN7
va[3] => Add44.IN7
va[3] => Add45.IN7
va[3] => Add46.IN7
va[3] => Add47.IN7
va[3] => Add48.IN7
va[3] => Add49.IN7
va[3] => Add50.IN7
va[3] => Add51.IN7
va[3] => Add52.IN7
va[3] => Add53.IN7
va[3] => Add54.IN7
va[3] => Add169.IN17
va[3] => Equal163.IN24
va[3] => Equal165.IN28
va[3] => vgadata.DATAB
va[4] => Add2.IN6
va[4] => Add3.IN6
va[4] => Add4.IN6
va[4] => Add5.IN6
va[4] => Add6.IN6
va[4] => Add7.IN6
va[4] => Add8.IN6
va[4] => Add9.IN6
va[4] => Add10.IN6
va[4] => Add11.IN6
va[4] => Add12.IN6
va[4] => Add13.IN6
va[4] => Add14.IN6
va[4] => Add15.IN6
va[4] => Add16.IN6
va[4] => Add17.IN6
va[4] => Add18.IN6
va[4] => Add19.IN6
va[4] => Add20.IN6
va[4] => Add21.IN6
va[4] => Add22.IN6
va[4] => Add23.IN6
va[4] => Add24.IN6
va[4] => Add25.IN6
va[4] => Add26.IN6
va[4] => Add27.IN6
va[4] => Add28.IN6
va[4] => Add29.IN6
va[4] => Add30.IN6
va[4] => Add31.IN6
va[4] => Add32.IN6
va[4] => Add33.IN6
va[4] => Add34.IN6
va[4] => Add35.IN6
va[4] => Add36.IN6
va[4] => Add37.IN6
va[4] => Add38.IN6
va[4] => Add39.IN6
va[4] => Add40.IN6
va[4] => Add41.IN6
va[4] => Add42.IN6
va[4] => Add43.IN6
va[4] => Add44.IN6
va[4] => Add45.IN6
va[4] => Add46.IN6
va[4] => Add47.IN6
va[4] => Add48.IN6
va[4] => Add49.IN6
va[4] => Add50.IN6
va[4] => Add51.IN6
va[4] => Add52.IN6
va[4] => Add53.IN6
va[4] => Add54.IN6
va[4] => Add169.IN15
va[4] => Add169.IN16
va[4] => Equal163.IN23
va[4] => Equal165.IN27
va[5] => Add2.IN5
va[5] => Add3.IN5
va[5] => Add4.IN5
va[5] => Add5.IN5
va[5] => Add6.IN5
va[5] => Add7.IN5
va[5] => Add8.IN5
va[5] => Add9.IN5
va[5] => Add10.IN5
va[5] => Add11.IN5
va[5] => Add12.IN5
va[5] => Add13.IN5
va[5] => Add14.IN5
va[5] => Add15.IN5
va[5] => Add16.IN5
va[5] => Add17.IN5
va[5] => Add18.IN5
va[5] => Add19.IN5
va[5] => Add20.IN5
va[5] => Add21.IN5
va[5] => Add22.IN5
va[5] => Add23.IN5
va[5] => Add24.IN5
va[5] => Add25.IN5
va[5] => Add26.IN5
va[5] => Add27.IN5
va[5] => Add28.IN5
va[5] => Add29.IN5
va[5] => Add30.IN5
va[5] => Add31.IN5
va[5] => Add32.IN5
va[5] => Add33.IN5
va[5] => Add34.IN5
va[5] => Add35.IN5
va[5] => Add36.IN5
va[5] => Add37.IN5
va[5] => Add38.IN5
va[5] => Add39.IN5
va[5] => Add40.IN5
va[5] => Add41.IN5
va[5] => Add42.IN5
va[5] => Add43.IN5
va[5] => Add44.IN5
va[5] => Add45.IN5
va[5] => Add46.IN5
va[5] => Add47.IN5
va[5] => Add48.IN5
va[5] => Add49.IN5
va[5] => Add50.IN5
va[5] => Add51.IN5
va[5] => Add52.IN5
va[5] => Add53.IN5
va[5] => Add54.IN5
va[5] => Add169.IN13
va[5] => Add169.IN14
va[5] => Equal163.IN53
va[5] => Equal165.IN26
va[6] => Add2.IN4
va[6] => Add3.IN4
va[6] => Add4.IN4
va[6] => Add5.IN4
va[6] => Add6.IN4
va[6] => Add7.IN4
va[6] => Add8.IN4
va[6] => Add9.IN4
va[6] => Add10.IN4
va[6] => Add11.IN4
va[6] => Add12.IN4
va[6] => Add13.IN4
va[6] => Add14.IN4
va[6] => Add15.IN4
va[6] => Add16.IN4
va[6] => Add17.IN4
va[6] => Add18.IN4
va[6] => Add19.IN4
va[6] => Add20.IN4
va[6] => Add21.IN4
va[6] => Add22.IN4
va[6] => Add23.IN4
va[6] => Add24.IN4
va[6] => Add25.IN4
va[6] => Add26.IN4
va[6] => Add27.IN4
va[6] => Add28.IN4
va[6] => Add29.IN4
va[6] => Add30.IN4
va[6] => Add31.IN4
va[6] => Add32.IN4
va[6] => Add33.IN4
va[6] => Add34.IN4
va[6] => Add35.IN4
va[6] => Add36.IN4
va[6] => Add37.IN4
va[6] => Add38.IN4
va[6] => Add39.IN4
va[6] => Add40.IN4
va[6] => Add41.IN4
va[6] => Add42.IN4
va[6] => Add43.IN4
va[6] => Add44.IN4
va[6] => Add45.IN4
va[6] => Add46.IN4
va[6] => Add47.IN4
va[6] => Add48.IN4
va[6] => Add49.IN4
va[6] => Add50.IN4
va[6] => Add51.IN4
va[6] => Add52.IN4
va[6] => Add53.IN4
va[6] => Add54.IN4
va[6] => Add169.IN11
va[6] => Add169.IN12
va[6] => Equal163.IN52
va[6] => Equal165.IN25
va[7] => Add2.IN3
va[7] => Add3.IN3
va[7] => Add4.IN3
va[7] => Add5.IN3
va[7] => Add6.IN3
va[7] => Add7.IN3
va[7] => Add8.IN3
va[7] => Add9.IN3
va[7] => Add10.IN3
va[7] => Add11.IN3
va[7] => Add12.IN3
va[7] => Add13.IN3
va[7] => Add14.IN3
va[7] => Add15.IN3
va[7] => Add16.IN3
va[7] => Add17.IN3
va[7] => Add18.IN3
va[7] => Add19.IN3
va[7] => Add20.IN3
va[7] => Add21.IN3
va[7] => Add22.IN3
va[7] => Add23.IN3
va[7] => Add24.IN3
va[7] => Add25.IN3
va[7] => Add26.IN3
va[7] => Add27.IN3
va[7] => Add28.IN3
va[7] => Add29.IN3
va[7] => Add30.IN3
va[7] => Add31.IN3
va[7] => Add32.IN3
va[7] => Add33.IN3
va[7] => Add34.IN3
va[7] => Add35.IN3
va[7] => Add36.IN3
va[7] => Add37.IN3
va[7] => Add38.IN3
va[7] => Add39.IN3
va[7] => Add40.IN3
va[7] => Add41.IN3
va[7] => Add42.IN3
va[7] => Add43.IN3
va[7] => Add44.IN3
va[7] => Add45.IN3
va[7] => Add46.IN3
va[7] => Add47.IN3
va[7] => Add48.IN3
va[7] => Add49.IN3
va[7] => Add50.IN3
va[7] => Add51.IN3
va[7] => Add52.IN3
va[7] => Add53.IN3
va[7] => Add54.IN3
va[7] => Add169.IN9
va[7] => Add169.IN10
va[7] => Equal163.IN51
va[7] => Equal165.IN24
va[8] => Add2.IN2
va[8] => Add3.IN2
va[8] => Add4.IN2
va[8] => Add5.IN2
va[8] => Add6.IN2
va[8] => Add7.IN2
va[8] => Add8.IN2
va[8] => Add9.IN2
va[8] => Add10.IN2
va[8] => Add11.IN2
va[8] => Add12.IN2
va[8] => Add13.IN2
va[8] => Add14.IN2
va[8] => Add15.IN2
va[8] => Add16.IN2
va[8] => Add17.IN2
va[8] => Add18.IN2
va[8] => Add19.IN2
va[8] => Add20.IN2
va[8] => Add21.IN2
va[8] => Add22.IN2
va[8] => Add23.IN2
va[8] => Add24.IN2
va[8] => Add25.IN2
va[8] => Add26.IN2
va[8] => Add27.IN2
va[8] => Add28.IN2
va[8] => Add29.IN2
va[8] => Add30.IN2
va[8] => Add31.IN2
va[8] => Add32.IN2
va[8] => Add33.IN2
va[8] => Add34.IN2
va[8] => Add35.IN2
va[8] => Add36.IN2
va[8] => Add37.IN2
va[8] => Add38.IN2
va[8] => Add39.IN2
va[8] => Add40.IN2
va[8] => Add41.IN2
va[8] => Add42.IN2
va[8] => Add43.IN2
va[8] => Add44.IN2
va[8] => Add45.IN2
va[8] => Add46.IN2
va[8] => Add47.IN2
va[8] => Add48.IN2
va[8] => Add49.IN2
va[8] => Add50.IN2
va[8] => Add51.IN2
va[8] => Add52.IN2
va[8] => Add53.IN2
va[8] => Add54.IN2
va[8] => Add169.IN7
va[8] => Add169.IN8
va[8] => Equal163.IN50
va[8] => Equal165.IN23
va[9] => Add2.IN1
va[9] => Add3.IN1
va[9] => Add4.IN1
va[9] => Add5.IN1
va[9] => Add6.IN1
va[9] => Add7.IN1
va[9] => Add8.IN1
va[9] => Add9.IN1
va[9] => Add10.IN1
va[9] => Add11.IN1
va[9] => Add12.IN1
va[9] => Add13.IN1
va[9] => Add14.IN1
va[9] => Add15.IN1
va[9] => Add16.IN1
va[9] => Add17.IN1
va[9] => Add18.IN1
va[9] => Add19.IN1
va[9] => Add20.IN1
va[9] => Add21.IN1
va[9] => Add22.IN1
va[9] => Add23.IN1
va[9] => Add24.IN1
va[9] => Add25.IN1
va[9] => Add26.IN1
va[9] => Add27.IN1
va[9] => Add28.IN1
va[9] => Add29.IN1
va[9] => Add30.IN1
va[9] => Add31.IN1
va[9] => Add32.IN1
va[9] => Add33.IN1
va[9] => Add34.IN1
va[9] => Add35.IN1
va[9] => Add36.IN1
va[9] => Add37.IN1
va[9] => Add38.IN1
va[9] => Add39.IN1
va[9] => Add40.IN1
va[9] => Add41.IN1
va[9] => Add42.IN1
va[9] => Add43.IN1
va[9] => Add44.IN1
va[9] => Add45.IN1
va[9] => Add46.IN1
va[9] => Add47.IN1
va[9] => Add48.IN1
va[9] => Add49.IN1
va[9] => Add50.IN1
va[9] => Add51.IN1
va[9] => Add52.IN1
va[9] => Add53.IN1
va[9] => Add54.IN1
va[9] => Add169.IN5
va[9] => Add169.IN6
va[9] => Equal163.IN22
va[9] => Equal165.IN22
vgadata[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
vgadata[1] <= <VCC>
vgadata[2] <= <VCC>
vgadata[3] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[4] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[5] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[6] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[7] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[8] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[9] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[10] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[11] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[12] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[13] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[14] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[15] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[16] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[17] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[18] <= <VCC>
vgadata[19] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
vgadata[20] <= <VCC>
vgadata[21] <= <VCC>
vgadata[22] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
vgadata[23] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => video_mem_addr.OUTPUTSELECT
valid => video_mem_addr.OUTPUTSELECT
valid => video_mem_addr.OUTPUTSELECT
valid => video_mem_addr.OUTPUTSELECT
valid => video_mem_addr.OUTPUTSELECT
valid => video_mem_addr.OUTPUTSELECT
pause => Mult0.IN3
pause => Mult1.IN3
pause => Mult2.IN3
pause => Mult3.IN3
pause => Mult4.IN3
pause => Mult5.IN3
pause => Mult6.IN3
pause => Mult7.IN3
pause => Mult8.IN3
pause => Mult9.IN3
pause => Mult10.IN3
pause => Mult11.IN3
pause => Mult12.IN3
pause => Mult13.IN3
pause => Mult14.IN3
pause => Mult15.IN3
pause => Mult16.IN3
pause => Mult17.IN3
pause => Mult18.IN3
pause => Mult19.IN3
pause => Mult20.IN3
pause => Mult21.IN3
pause => Mult22.IN3
pause => Mult23.IN3
pause => Mult24.IN3
pause => Mult25.IN3
pause => Mult26.IN3
pause => Mult27.IN3
pause => Mult28.IN3
pause => Mult29.IN3
pause => Mult30.IN3
pause => Mult31.IN3
pause => Mult32.IN3
pause => Mult33.IN3
pause => Mult34.IN3
pause => Mult35.IN3
pause => Mult36.IN3
pause => Mult37.IN3
pause => Mult38.IN3
pause => Mult39.IN3
pause => Mult40.IN3
pause => Mult41.IN3
pause => Mult42.IN3
pause => Mult43.IN3
pause => Mult44.IN3
pause => Mult45.IN3
pause => Mult46.IN3
pause => Mult47.IN3
pause => Mult48.IN3
pause => Mult49.IN3
pause => Mult50.IN3
pause => Mult51.IN3
pause => Mult52.IN3
ready <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
n => ~NO_FANOUT~
kb_ready => always0.IN0
kb_ready => always0.IN0
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => video_mem_wraddr.OUTPUTSELECT
vmdelete_wren => video_mem_wraddr.OUTPUTSELECT
vmdelete_wren => video_mem_wraddr.OUTPUTSELECT
vmdelete_wren => video_mem_wraddr.OUTPUTSELECT
vmdelete_wren => video_mem_wraddr.OUTPUTSELECT
vmdelete_wren => video_mem_wraddr.OUTPUTSELECT
vmdelete_wren => video_mem_wren.IN1
vmdelete_wren => video_mem_wrdata.IN0
kb_data[0] => Equal162.IN15
kb_data[1] => Equal162.IN14
kb_data[2] => Equal162.IN13
kb_data[3] => Equal162.IN12
kb_data[4] => Equal162.IN11
kb_data[5] => Equal162.IN10
kb_data[6] => Equal162.IN9
kb_data[7] => Equal162.IN8
off[0] <= off.DB_MAX_OUTPUT_PORT_TYPE
off[1] <= off.DB_MAX_OUTPUT_PORT_TYPE
off[2] <= off.DB_MAX_OUTPUT_PORT_TYPE
off[3] <= off.DB_MAX_OUTPUT_PORT_TYPE
off[4] <= off.DB_MAX_OUTPUT_PORT_TYPE
off[5] <= off.DB_MAX_OUTPUT_PORT_TYPE
off[6] <= off.DB_MAX_OUTPUT_PORT_TYPE
off[7] <= off.DB_MAX_OUTPUT_PORT_TYPE
off[8] <= off.DB_MAX_OUTPUT_PORT_TYPE
off[9] <= off.DB_MAX_OUTPUT_PORT_TYPE
off[10] <= off.DB_MAX_OUTPUT_PORT_TYPE
wr_iter[0] <= wr_iter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_iter[1] <= wr_iter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_iter[2] <= wr_iter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_iter[3] <= wr_iter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_iter[4] <= wr_iter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_iter[5] <= wr_iter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_iter[6] <= wr_iter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_iter[7] <= wr_iter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_iter[8] <= wr_iter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_iter[9] <= wr_iter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vmdata_wr[0] => video_mem_wrdata.DATAA
vmdata_wr[1] => video_mem_wrdata.DATAA
vmdata_wr[2] => video_mem_wrdata.DATAA
vmdata_wr[3] => video_mem_wrdata.DATAA
vmdata_wr[4] => video_mem_wrdata.DATAA
vmdata_wr[5] => video_mem_wrdata.DATAA
vmdata_wr[6] => video_mem_wrdata.DATAA
vmdata_wr[7] => video_mem_wrdata.DATAA
vmdata_wren => video_mem_wren.IN1
vmdata_wren => velocity_mem_wren.IN1
vmdata_wraddr[0] => Mux40.IN16
vmdata_wraddr[0] => Mux41.IN16
vmdata_wraddr[0] => Mux42.IN16
vmdata_wraddr[0] => Mux43.IN16
vmdata_wraddr[0] => Mux44.IN16
vmdata_wraddr[0] => Mux45.IN16
vmdata_wraddr[0] => Mux46.IN16
vmdata_wraddr[0] => Mux47.IN16
vmdata_wraddr[0] => video_mem_wraddr.DATAA
vmdata_wraddr[1] => Mux40.IN15
vmdata_wraddr[1] => Mux41.IN15
vmdata_wraddr[1] => Mux42.IN15
vmdata_wraddr[1] => Mux43.IN15
vmdata_wraddr[1] => Mux44.IN15
vmdata_wraddr[1] => Mux45.IN15
vmdata_wraddr[1] => Mux46.IN15
vmdata_wraddr[1] => Mux47.IN15
vmdata_wraddr[1] => video_mem_wraddr.DATAA
vmdata_wraddr[2] => Mux40.IN14
vmdata_wraddr[2] => Mux41.IN14
vmdata_wraddr[2] => Mux42.IN14
vmdata_wraddr[2] => Mux43.IN14
vmdata_wraddr[2] => Mux44.IN14
vmdata_wraddr[2] => Mux45.IN14
vmdata_wraddr[2] => Mux46.IN14
vmdata_wraddr[2] => Mux47.IN14
vmdata_wraddr[2] => video_mem_wraddr.DATAA
vmdata_wraddr[3] => Mux40.IN13
vmdata_wraddr[3] => Mux41.IN13
vmdata_wraddr[3] => Mux42.IN13
vmdata_wraddr[3] => Mux43.IN13
vmdata_wraddr[3] => Mux44.IN13
vmdata_wraddr[3] => Mux45.IN13
vmdata_wraddr[3] => Mux46.IN13
vmdata_wraddr[3] => Mux47.IN13
vmdata_wraddr[3] => video_mem_wraddr.DATAA
vmdata_wraddr[4] => Mux40.IN12
vmdata_wraddr[4] => Mux41.IN12
vmdata_wraddr[4] => Mux42.IN12
vmdata_wraddr[4] => Mux43.IN12
vmdata_wraddr[4] => Mux44.IN12
vmdata_wraddr[4] => Mux45.IN12
vmdata_wraddr[4] => Mux46.IN12
vmdata_wraddr[4] => Mux47.IN12
vmdata_wraddr[4] => video_mem_wraddr.DATAA
vmdata_wraddr[5] => Mux40.IN11
vmdata_wraddr[5] => Mux41.IN11
vmdata_wraddr[5] => Mux42.IN11
vmdata_wraddr[5] => Mux43.IN11
vmdata_wraddr[5] => Mux44.IN11
vmdata_wraddr[5] => Mux45.IN11
vmdata_wraddr[5] => Mux46.IN11
vmdata_wraddr[5] => Mux47.IN11
vmdata_wraddr[5] => video_mem_wraddr.DATAA
wr_ready <= Equal167.DB_MAX_OUTPUT_PORT_TYPE
veldata_wr[0] => velocity_mem_wrdata[0].IN1
veldata_wr[1] => velocity_mem_wrdata[1].IN1
veldata_wr[2] => velocity_mem_wrdata[2].IN1
veldata_wr[3] => velocity_mem_wrdata[3].IN1
veldata_wr[4] => velocity_mem_wrdata[4].IN1
veldata_wr[5] => velocity_mem_wrdata[5].IN1
veldata_wr[6] => velocity_mem_wrdata[6].IN1
veldata_wr[7] => velocity_mem_wrdata[7].IN1
hit_count[0] <= hit_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[1] <= hit_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[2] <= hit_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[3] <= hit_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[4] <= hit_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[5] <= hit_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[6] <= hit_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[7] <= hit_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[8] <= hit_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[9] <= hit_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[10] <= hit_count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[11] <= hit_count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[12] <= hit_count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[13] <= hit_count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => vel_count.OUTPUTSELECT
reset => vel_count.OUTPUTSELECT
reset => vel_count.OUTPUTSELECT
reset => vel_count.OUTPUTSELECT
reset => vel_count.OUTPUTSELECT
reset => vel_count.OUTPUTSELECT
reset => video_mem_wraddr.OUTPUTSELECT
reset => video_mem_wraddr.OUTPUTSELECT
reset => video_mem_wraddr.OUTPUTSELECT
reset => video_mem_wraddr.OUTPUTSELECT
reset => video_mem_wraddr.OUTPUTSELECT
reset => video_mem_wraddr.OUTPUTSELECT
reset => video_mem_wren.IN1
reset => video_mem_wrdata.IN1
reset => offset[14][8].ENA
reset => offset[14][7].ENA
reset => offset[14][6].ENA
reset => offset[14][5].ENA
reset => offset[14][4].ENA
reset => offset[14][3].ENA
reset => offset[14][2].ENA
reset => offset[14][1].ENA
reset => offset[14][0].ENA
reset => offset[13][10].ENA
reset => offset[13][9].ENA
reset => offset[13][8].ENA
reset => offset[13][7].ENA
reset => offset[13][6].ENA
reset => offset[13][5].ENA
reset => offset[13][4].ENA
reset => offset[13][3].ENA
reset => offset[13][2].ENA
reset => offset[13][1].ENA
reset => offset[13][0].ENA
reset => offset[12][10].ENA
reset => offset[12][9].ENA
reset => offset[12][8].ENA
reset => offset[12][7].ENA
reset => offset[12][6].ENA
reset => offset[12][5].ENA
reset => offset[12][4].ENA
reset => offset[12][3].ENA
reset => offset[12][2].ENA
reset => offset[12][1].ENA
reset => offset[12][0].ENA
reset => offset[11][10].ENA
reset => offset[11][9].ENA
reset => offset[11][8].ENA
reset => offset[11][7].ENA
reset => offset[11][6].ENA
reset => offset[11][5].ENA
reset => offset[11][4].ENA
reset => offset[11][3].ENA
reset => offset[11][2].ENA
reset => offset[11][1].ENA
reset => offset[11][0].ENA
reset => offset[10][10].ENA
reset => offset[10][9].ENA
reset => offset[10][8].ENA
reset => offset[10][7].ENA
reset => offset[10][6].ENA
reset => offset[10][5].ENA
reset => offset[10][4].ENA
reset => offset[10][3].ENA
reset => offset[10][2].ENA
reset => offset[10][1].ENA
reset => offset[10][0].ENA
reset => offset[9][10].ENA
reset => offset[9][9].ENA
reset => offset[9][8].ENA
reset => offset[9][7].ENA
reset => offset[9][6].ENA
reset => offset[9][5].ENA
reset => offset[9][4].ENA
reset => offset[9][3].ENA
reset => offset[9][2].ENA
reset => offset[9][1].ENA
reset => offset[9][0].ENA
reset => offset[8][10].ENA
reset => offset[8][9].ENA
reset => offset[8][8].ENA
reset => offset[8][7].ENA
reset => offset[8][6].ENA
reset => offset[8][5].ENA
reset => offset[8][4].ENA
reset => offset[8][3].ENA
reset => offset[8][2].ENA
reset => offset[8][1].ENA
reset => offset[8][0].ENA
reset => offset[7][10].ENA
reset => offset[7][9].ENA
reset => offset[7][8].ENA
reset => offset[7][7].ENA
reset => offset[7][6].ENA
reset => offset[7][5].ENA
reset => offset[7][4].ENA
reset => offset[7][3].ENA
reset => offset[7][2].ENA
reset => offset[7][1].ENA
reset => offset[7][0].ENA
reset => offset[6][10].ENA
reset => offset[6][9].ENA
reset => offset[6][8].ENA
reset => offset[6][7].ENA
reset => offset[6][6].ENA
reset => offset[6][5].ENA
reset => offset[6][4].ENA
reset => offset[6][3].ENA
reset => offset[6][2].ENA
reset => offset[6][1].ENA
reset => offset[6][0].ENA
reset => offset[5][10].ENA
reset => offset[5][9].ENA
reset => offset[5][8].ENA
reset => offset[5][7].ENA
reset => offset[5][6].ENA
reset => offset[5][5].ENA
reset => offset[5][4].ENA
reset => offset[5][3].ENA
reset => offset[5][2].ENA
reset => offset[5][1].ENA
reset => offset[5][0].ENA
reset => offset[4][10].ENA
reset => offset[4][9].ENA
reset => offset[4][8].ENA
reset => offset[4][7].ENA
reset => offset[4][6].ENA
reset => offset[4][5].ENA
reset => offset[4][4].ENA
reset => offset[4][3].ENA
reset => offset[4][2].ENA
reset => offset[4][1].ENA
reset => offset[4][0].ENA
reset => offset[3][10].ENA
reset => offset[3][9].ENA
reset => offset[3][8].ENA
reset => offset[3][7].ENA
reset => offset[3][6].ENA
reset => offset[3][5].ENA
reset => offset[3][4].ENA
reset => offset[3][3].ENA
reset => offset[3][2].ENA
reset => offset[3][1].ENA
reset => offset[3][0].ENA
reset => offset[2][10].ENA
reset => offset[2][9].ENA
reset => offset[2][8].ENA
reset => offset[2][7].ENA
reset => offset[2][6].ENA
reset => offset[2][5].ENA
reset => offset[2][4].ENA
reset => offset[2][3].ENA
reset => offset[2][2].ENA
reset => offset[2][1].ENA
reset => offset[2][0].ENA
reset => offset[1][10].ENA
reset => offset[1][9].ENA
reset => offset[1][8].ENA
reset => offset[1][7].ENA
reset => offset[1][6].ENA
reset => offset[1][5].ENA
reset => offset[1][4].ENA
reset => offset[1][3].ENA
reset => offset[1][2].ENA
reset => offset[1][1].ENA
reset => offset[1][0].ENA
reset => offset[0][10].ENA
reset => offset[0][9].ENA
reset => offset[0][8].ENA
reset => offset[0][7].ENA
reset => offset[0][6].ENA
reset => offset[0][5].ENA
reset => offset[0][4].ENA
reset => offset[0][3].ENA
reset => offset[0][2].ENA
reset => offset[0][1].ENA
reset => offset[0][0].ENA
reset => mswr_en.ENA
reset => mswr_addr[5].ENA
reset => mswr_addr[4].ENA
reset => mswr_addr[3].ENA
reset => mswr_addr[2].ENA
reset => mswr_addr[1].ENA
reset => mswr_addr[0].ENA
reset => vm_count[5].ENA
reset => vm_count[4].ENA
reset => vm_count[3].ENA
reset => vm_count[2].ENA
reset => vm_count[1].ENA
reset => vm_count[0].ENA
reset => wr_iter[9]~reg0.ENA
reset => wr_iter[8]~reg0.ENA
reset => wr_iter[7]~reg0.ENA
reset => wr_iter[6]~reg0.ENA
reset => wr_iter[5]~reg0.ENA
reset => wr_iter[4]~reg0.ENA
reset => wr_iter[3]~reg0.ENA
reset => wr_iter[2]~reg0.ENA
reset => wr_iter[1]~reg0.ENA
reset => wr_iter[0]~reg0.ENA
reset => v_count[4].ENA
reset => v_count[3].ENA
reset => v_count[2].ENA
reset => v_count[1].ENA
reset => v_count[0].ENA
reset => offset[14][9].ENA
reset => offset[14][10].ENA
reset => offset[15][0].ENA
reset => offset[15][1].ENA
reset => offset[15][2].ENA
reset => offset[15][3].ENA
reset => offset[15][4].ENA
reset => offset[15][5].ENA
reset => offset[15][6].ENA
reset => offset[15][7].ENA
reset => offset[15][8].ENA
reset => offset[15][9].ENA
reset => offset[15][10].ENA
reset => offset[16][0].ENA
reset => offset[16][1].ENA
reset => offset[16][2].ENA
reset => offset[16][3].ENA
reset => offset[16][4].ENA
reset => offset[16][5].ENA
reset => offset[16][6].ENA
reset => offset[16][7].ENA
reset => offset[16][8].ENA
reset => offset[16][9].ENA
reset => offset[16][10].ENA
reset => offset[17][0].ENA
reset => offset[17][1].ENA
reset => offset[17][2].ENA
reset => offset[17][3].ENA
reset => offset[17][4].ENA
reset => offset[17][5].ENA
reset => offset[17][6].ENA
reset => offset[17][7].ENA
reset => offset[17][8].ENA
reset => offset[17][9].ENA
reset => offset[17][10].ENA
reset => offset[18][0].ENA
reset => offset[18][1].ENA
reset => offset[18][2].ENA
reset => offset[18][3].ENA
reset => offset[18][4].ENA
reset => offset[18][5].ENA
reset => offset[18][6].ENA
reset => offset[18][7].ENA
reset => offset[18][8].ENA
reset => offset[18][9].ENA
reset => offset[18][10].ENA
reset => offset[19][0].ENA
reset => offset[19][1].ENA
reset => offset[19][2].ENA
reset => offset[19][3].ENA
reset => offset[19][4].ENA
reset => offset[19][5].ENA
reset => offset[19][6].ENA
reset => offset[19][7].ENA
reset => offset[19][8].ENA
reset => offset[19][9].ENA
reset => offset[19][10].ENA
reset => offset[20][0].ENA
reset => offset[20][1].ENA
reset => offset[20][2].ENA
reset => offset[20][3].ENA
reset => offset[20][4].ENA
reset => offset[20][5].ENA
reset => offset[20][6].ENA
reset => offset[20][7].ENA
reset => offset[20][8].ENA
reset => offset[20][9].ENA
reset => offset[20][10].ENA
reset => offset[21][0].ENA
reset => offset[21][1].ENA
reset => offset[21][2].ENA
reset => offset[21][3].ENA
reset => offset[21][4].ENA
reset => offset[21][5].ENA
reset => offset[21][6].ENA
reset => offset[21][7].ENA
reset => offset[21][8].ENA
reset => offset[21][9].ENA
reset => offset[21][10].ENA
reset => offset[22][0].ENA
reset => offset[22][1].ENA
reset => offset[22][2].ENA
reset => offset[22][3].ENA
reset => offset[22][4].ENA
reset => offset[22][5].ENA
reset => offset[22][6].ENA
reset => offset[22][7].ENA
reset => offset[22][8].ENA
reset => offset[22][9].ENA
reset => offset[22][10].ENA
reset => offset[23][0].ENA
reset => offset[23][1].ENA
reset => offset[23][2].ENA
reset => offset[23][3].ENA
reset => offset[23][4].ENA
reset => offset[23][5].ENA
reset => offset[23][6].ENA
reset => offset[23][7].ENA
reset => offset[23][8].ENA
reset => offset[23][9].ENA
reset => offset[23][10].ENA
reset => offset[24][0].ENA
reset => offset[24][1].ENA
reset => offset[24][2].ENA
reset => offset[24][3].ENA
reset => offset[24][4].ENA
reset => offset[24][5].ENA
reset => offset[24][6].ENA
reset => offset[24][7].ENA
reset => offset[24][8].ENA
reset => offset[24][9].ENA
reset => offset[24][10].ENA
reset => offset[25][0].ENA
reset => offset[25][1].ENA
reset => offset[25][2].ENA
reset => offset[25][3].ENA
reset => offset[25][4].ENA
reset => offset[25][5].ENA
reset => offset[25][6].ENA
reset => offset[25][7].ENA
reset => offset[25][8].ENA
reset => offset[25][9].ENA
reset => offset[25][10].ENA
reset => offset[26][0].ENA
reset => offset[26][1].ENA
reset => offset[26][2].ENA
reset => offset[26][3].ENA
reset => offset[26][4].ENA
reset => offset[26][5].ENA
reset => offset[26][6].ENA
reset => offset[26][7].ENA
reset => offset[26][8].ENA
reset => offset[26][9].ENA
reset => offset[26][10].ENA
reset => offset[27][0].ENA
reset => offset[27][1].ENA
reset => offset[27][2].ENA
reset => offset[27][3].ENA
reset => offset[27][4].ENA
reset => offset[27][5].ENA
reset => offset[27][6].ENA
reset => offset[27][7].ENA
reset => offset[27][8].ENA
reset => offset[27][9].ENA
reset => offset[27][10].ENA
reset => offset[28][0].ENA
reset => offset[28][1].ENA
reset => offset[28][2].ENA
reset => offset[28][3].ENA
reset => offset[28][4].ENA
reset => offset[28][5].ENA
reset => offset[28][6].ENA
reset => offset[28][7].ENA
reset => offset[28][8].ENA
reset => offset[28][9].ENA
reset => offset[28][10].ENA
reset => offset[29][0].ENA
reset => offset[29][1].ENA
reset => offset[29][2].ENA
reset => offset[29][3].ENA
reset => offset[29][4].ENA
reset => offset[29][5].ENA
reset => offset[29][6].ENA
reset => offset[29][7].ENA
reset => offset[29][8].ENA
reset => offset[29][9].ENA
reset => offset[29][10].ENA
reset => offset[30][0].ENA
reset => offset[30][1].ENA
reset => offset[30][2].ENA
reset => offset[30][3].ENA
reset => offset[30][4].ENA
reset => offset[30][5].ENA
reset => offset[30][6].ENA
reset => offset[30][7].ENA
reset => offset[30][8].ENA
reset => offset[30][9].ENA
reset => offset[30][10].ENA
reset => offset[31][0].ENA
reset => offset[31][1].ENA
reset => offset[31][2].ENA
reset => offset[31][3].ENA
reset => offset[31][4].ENA
reset => offset[31][5].ENA
reset => offset[31][6].ENA
reset => offset[31][7].ENA
reset => offset[31][8].ENA
reset => offset[31][9].ENA
reset => offset[31][10].ENA
reset => offset[32][0].ENA
reset => offset[32][1].ENA
reset => offset[32][2].ENA
reset => offset[32][3].ENA
reset => offset[32][4].ENA
reset => offset[32][5].ENA
reset => offset[32][6].ENA
reset => offset[32][7].ENA
reset => offset[32][8].ENA
reset => offset[32][9].ENA
reset => offset[32][10].ENA
reset => offset[33][0].ENA
reset => offset[33][1].ENA
reset => offset[33][2].ENA
reset => offset[33][3].ENA
reset => offset[33][4].ENA
reset => offset[33][5].ENA
reset => offset[33][6].ENA
reset => offset[33][7].ENA
reset => offset[33][8].ENA
reset => offset[33][9].ENA
reset => offset[33][10].ENA
reset => offset[34][0].ENA
reset => offset[34][1].ENA
reset => offset[34][2].ENA
reset => offset[34][3].ENA
reset => offset[34][4].ENA
reset => offset[34][5].ENA
reset => offset[34][6].ENA
reset => offset[34][7].ENA
reset => offset[34][8].ENA
reset => offset[34][9].ENA
reset => offset[34][10].ENA
reset => offset[35][0].ENA
reset => offset[35][1].ENA
reset => offset[35][2].ENA
reset => offset[35][3].ENA
reset => offset[35][4].ENA
reset => offset[35][5].ENA
reset => offset[35][6].ENA
reset => offset[35][7].ENA
reset => offset[35][8].ENA
reset => offset[35][9].ENA
reset => offset[35][10].ENA
reset => offset[36][0].ENA
reset => offset[36][1].ENA
reset => offset[36][2].ENA
reset => offset[36][3].ENA
reset => offset[36][4].ENA
reset => offset[36][5].ENA
reset => offset[36][6].ENA
reset => offset[36][7].ENA
reset => offset[36][8].ENA
reset => offset[36][9].ENA
reset => offset[36][10].ENA
reset => offset[37][0].ENA
reset => offset[37][1].ENA
reset => offset[37][2].ENA
reset => offset[37][3].ENA
reset => offset[37][4].ENA
reset => offset[37][5].ENA
reset => offset[37][6].ENA
reset => offset[37][7].ENA
reset => offset[37][8].ENA
reset => offset[37][9].ENA
reset => offset[37][10].ENA
reset => offset[38][0].ENA
reset => offset[38][1].ENA
reset => offset[38][2].ENA
reset => offset[38][3].ENA
reset => offset[38][4].ENA
reset => offset[38][5].ENA
reset => offset[38][6].ENA
reset => offset[38][7].ENA
reset => offset[38][8].ENA
reset => offset[38][9].ENA
reset => offset[38][10].ENA
reset => offset[39][0].ENA
reset => offset[39][1].ENA
reset => offset[39][2].ENA
reset => offset[39][3].ENA
reset => offset[39][4].ENA
reset => offset[39][5].ENA
reset => offset[39][6].ENA
reset => offset[39][7].ENA
reset => offset[39][8].ENA
reset => offset[39][9].ENA
reset => offset[39][10].ENA
reset => offset[40][0].ENA
reset => offset[40][1].ENA
reset => offset[40][2].ENA
reset => offset[40][3].ENA
reset => offset[40][4].ENA
reset => offset[40][5].ENA
reset => offset[40][6].ENA
reset => offset[40][7].ENA
reset => offset[40][8].ENA
reset => offset[40][9].ENA
reset => offset[40][10].ENA
reset => offset[41][0].ENA
reset => offset[41][1].ENA
reset => offset[41][2].ENA
reset => offset[41][3].ENA
reset => offset[41][4].ENA
reset => offset[41][5].ENA
reset => offset[41][6].ENA
reset => offset[41][7].ENA
reset => offset[41][8].ENA
reset => offset[41][9].ENA
reset => offset[41][10].ENA
reset => offset[42][0].ENA
reset => offset[42][1].ENA
reset => offset[42][2].ENA
reset => offset[42][3].ENA
reset => offset[42][4].ENA
reset => offset[42][5].ENA
reset => offset[42][6].ENA
reset => offset[42][7].ENA
reset => offset[42][8].ENA
reset => offset[42][9].ENA
reset => offset[42][10].ENA
reset => offset[43][0].ENA
reset => offset[43][1].ENA
reset => offset[43][2].ENA
reset => offset[43][3].ENA
reset => offset[43][4].ENA
reset => offset[43][5].ENA
reset => offset[43][6].ENA
reset => offset[43][7].ENA
reset => offset[43][8].ENA
reset => offset[43][9].ENA
reset => offset[43][10].ENA
reset => offset[44][0].ENA
reset => offset[44][1].ENA
reset => offset[44][2].ENA
reset => offset[44][3].ENA
reset => offset[44][4].ENA
reset => offset[44][5].ENA
reset => offset[44][6].ENA
reset => offset[44][7].ENA
reset => offset[44][8].ENA
reset => offset[44][9].ENA
reset => offset[44][10].ENA
reset => offset[45][0].ENA
reset => offset[45][1].ENA
reset => offset[45][2].ENA
reset => offset[45][3].ENA
reset => offset[45][4].ENA
reset => offset[45][5].ENA
reset => offset[45][6].ENA
reset => offset[45][7].ENA
reset => offset[45][8].ENA
reset => offset[45][9].ENA
reset => offset[45][10].ENA
reset => offset[46][0].ENA
reset => offset[46][1].ENA
reset => offset[46][2].ENA
reset => offset[46][3].ENA
reset => offset[46][4].ENA
reset => offset[46][5].ENA
reset => offset[46][6].ENA
reset => offset[46][7].ENA
reset => offset[46][8].ENA
reset => offset[46][9].ENA
reset => offset[46][10].ENA
reset => offset[47][0].ENA
reset => offset[47][1].ENA
reset => offset[47][2].ENA
reset => offset[47][3].ENA
reset => offset[47][4].ENA
reset => offset[47][5].ENA
reset => offset[47][6].ENA
reset => offset[47][7].ENA
reset => offset[47][8].ENA
reset => offset[47][9].ENA
reset => offset[47][10].ENA
reset => offset[48][0].ENA
reset => offset[48][1].ENA
reset => offset[48][2].ENA
reset => offset[48][3].ENA
reset => offset[48][4].ENA
reset => offset[48][5].ENA
reset => offset[48][6].ENA
reset => offset[48][7].ENA
reset => offset[48][8].ENA
reset => offset[48][9].ENA
reset => offset[48][10].ENA
reset => offset[49][0].ENA
reset => offset[49][1].ENA
reset => offset[49][2].ENA
reset => offset[49][3].ENA
reset => offset[49][4].ENA
reset => offset[49][5].ENA
reset => offset[49][6].ENA
reset => offset[49][7].ENA
reset => offset[49][8].ENA
reset => offset[49][9].ENA
reset => offset[49][10].ENA
reset => offset[50][0].ENA
reset => offset[50][1].ENA
reset => offset[50][2].ENA
reset => offset[50][3].ENA
reset => offset[50][4].ENA
reset => offset[50][5].ENA
reset => offset[50][6].ENA
reset => offset[50][7].ENA
reset => offset[50][8].ENA
reset => offset[50][9].ENA
reset => offset[50][10].ENA
reset => offset[51][0].ENA
reset => offset[51][1].ENA
reset => offset[51][2].ENA
reset => offset[51][3].ENA
reset => offset[51][4].ENA
reset => offset[51][5].ENA
reset => offset[51][6].ENA
reset => offset[51][7].ENA
reset => offset[51][8].ENA
reset => offset[51][9].ENA
reset => offset[51][10].ENA
reset => offset[52][0].ENA
reset => offset[52][1].ENA
reset => offset[52][2].ENA
reset => offset[52][3].ENA
reset => offset[52][4].ENA
reset => offset[52][5].ENA
reset => offset[52][6].ENA
reset => offset[52][7].ENA
reset => offset[52][8].ENA
reset => offset[52][9].ENA
reset => offset[52][10].ENA
reset => my_va[0][0].ENA
reset => my_va[0][1].ENA
reset => my_va[0][2].ENA
reset => my_va[0][3].ENA
reset => my_va[0][4].ENA
reset => my_va[0][5].ENA
reset => my_va[0][6].ENA
reset => my_va[0][7].ENA
reset => my_va[0][8].ENA
reset => my_va[0][9].ENA
reset => my_va[1][0].ENA
reset => my_va[1][1].ENA
reset => my_va[1][2].ENA
reset => my_va[1][3].ENA
reset => my_va[1][4].ENA
reset => my_va[1][5].ENA
reset => my_va[1][6].ENA
reset => my_va[1][7].ENA
reset => my_va[1][8].ENA
reset => my_va[1][9].ENA
reset => my_va[2][0].ENA
reset => my_va[2][1].ENA
reset => my_va[2][2].ENA
reset => my_va[2][3].ENA
reset => my_va[2][4].ENA
reset => my_va[2][5].ENA
reset => my_va[2][6].ENA
reset => my_va[2][7].ENA
reset => my_va[2][8].ENA
reset => my_va[2][9].ENA
reset => my_va[3][0].ENA
reset => my_va[3][1].ENA
reset => my_va[3][2].ENA
reset => my_va[3][3].ENA
reset => my_va[3][4].ENA
reset => my_va[3][5].ENA
reset => my_va[3][6].ENA
reset => my_va[3][7].ENA
reset => my_va[3][8].ENA
reset => my_va[3][9].ENA
reset => my_va[4][0].ENA
reset => my_va[4][1].ENA
reset => my_va[4][2].ENA
reset => my_va[4][3].ENA
reset => my_va[4][4].ENA
reset => my_va[4][5].ENA
reset => my_va[4][6].ENA
reset => my_va[4][7].ENA
reset => my_va[4][8].ENA
reset => my_va[4][9].ENA
reset => my_va[5][0].ENA
reset => my_va[5][1].ENA
reset => my_va[5][2].ENA
reset => my_va[5][3].ENA
reset => my_va[5][4].ENA
reset => my_va[5][5].ENA
reset => my_va[5][6].ENA
reset => my_va[5][7].ENA
reset => my_va[5][8].ENA
reset => my_va[5][9].ENA
reset => my_va[6][0].ENA
reset => my_va[6][1].ENA
reset => my_va[6][2].ENA
reset => my_va[6][3].ENA
reset => my_va[6][4].ENA
reset => my_va[6][5].ENA
reset => my_va[6][6].ENA
reset => my_va[6][7].ENA
reset => my_va[6][8].ENA
reset => my_va[6][9].ENA
reset => my_va[7][0].ENA
reset => my_va[7][1].ENA
reset => my_va[7][2].ENA
reset => my_va[7][3].ENA
reset => my_va[7][4].ENA
reset => my_va[7][5].ENA
reset => my_va[7][6].ENA
reset => my_va[7][7].ENA
reset => my_va[7][8].ENA
reset => my_va[7][9].ENA
reset => my_va[8][0].ENA
reset => my_va[8][1].ENA
reset => my_va[8][2].ENA
reset => my_va[8][3].ENA
reset => my_va[8][4].ENA
reset => my_va[8][5].ENA
reset => my_va[8][6].ENA
reset => my_va[8][7].ENA
reset => my_va[8][8].ENA
reset => my_va[8][9].ENA
reset => my_va[9][0].ENA
reset => my_va[9][1].ENA
reset => my_va[9][2].ENA
reset => my_va[9][3].ENA
reset => my_va[9][4].ENA
reset => my_va[9][5].ENA
reset => my_va[9][6].ENA
reset => my_va[9][7].ENA
reset => my_va[9][8].ENA
reset => my_va[9][9].ENA
reset => my_va[10][0].ENA
reset => my_va[10][1].ENA
reset => my_va[10][2].ENA
reset => my_va[10][3].ENA
reset => my_va[10][4].ENA
reset => my_va[10][5].ENA
reset => my_va[10][6].ENA
reset => my_va[10][7].ENA
reset => my_va[10][8].ENA
reset => my_va[10][9].ENA
reset => my_va[11][0].ENA
reset => my_va[11][1].ENA
reset => my_va[11][2].ENA
reset => my_va[11][3].ENA
reset => my_va[11][4].ENA
reset => my_va[11][5].ENA
reset => my_va[11][6].ENA
reset => my_va[11][7].ENA
reset => my_va[11][8].ENA
reset => my_va[11][9].ENA
reset => my_va[12][0].ENA
reset => my_va[12][1].ENA
reset => my_va[12][2].ENA
reset => my_va[12][3].ENA
reset => my_va[12][4].ENA
reset => my_va[12][5].ENA
reset => my_va[12][6].ENA
reset => my_va[12][7].ENA
reset => my_va[12][8].ENA
reset => my_va[12][9].ENA
reset => my_va[13][0].ENA
reset => my_va[13][1].ENA
reset => my_va[13][2].ENA
reset => my_va[13][3].ENA
reset => my_va[13][4].ENA
reset => my_va[13][5].ENA
reset => my_va[13][6].ENA
reset => my_va[13][7].ENA
reset => my_va[13][8].ENA
reset => my_va[13][9].ENA
reset => my_va[14][0].ENA
reset => my_va[14][1].ENA
reset => my_va[14][2].ENA
reset => my_va[14][3].ENA
reset => my_va[14][4].ENA
reset => my_va[14][5].ENA
reset => my_va[14][6].ENA
reset => my_va[14][7].ENA
reset => my_va[14][8].ENA
reset => my_va[14][9].ENA
reset => my_va[15][0].ENA
reset => my_va[15][1].ENA
reset => my_va[15][2].ENA
reset => my_va[15][3].ENA
reset => my_va[15][4].ENA
reset => my_va[15][5].ENA
reset => my_va[15][6].ENA
reset => my_va[15][7].ENA
reset => my_va[15][8].ENA
reset => my_va[15][9].ENA
reset => my_va[16][0].ENA
reset => my_va[16][1].ENA
reset => my_va[16][2].ENA
reset => my_va[16][3].ENA
reset => my_va[16][4].ENA
reset => my_va[16][5].ENA
reset => my_va[16][6].ENA
reset => my_va[16][7].ENA
reset => my_va[16][8].ENA
reset => my_va[16][9].ENA
reset => my_va[17][0].ENA
reset => my_va[17][1].ENA
reset => my_va[17][2].ENA
reset => my_va[17][3].ENA
reset => my_va[17][4].ENA
reset => my_va[17][5].ENA
reset => my_va[17][6].ENA
reset => my_va[17][7].ENA
reset => my_va[17][8].ENA
reset => my_va[17][9].ENA
reset => my_va[18][0].ENA
reset => my_va[18][1].ENA
reset => my_va[18][2].ENA
reset => my_va[18][3].ENA
reset => my_va[18][4].ENA
reset => my_va[18][5].ENA
reset => my_va[18][6].ENA
reset => my_va[18][7].ENA
reset => my_va[18][8].ENA
reset => my_va[18][9].ENA
reset => my_va[19][0].ENA
reset => my_va[19][1].ENA
reset => my_va[19][2].ENA
reset => my_va[19][3].ENA
reset => my_va[19][4].ENA
reset => my_va[19][5].ENA
reset => my_va[19][6].ENA
reset => my_va[19][7].ENA
reset => my_va[19][8].ENA
reset => my_va[19][9].ENA
reset => my_va[20][0].ENA
reset => my_va[20][1].ENA
reset => my_va[20][2].ENA
reset => my_va[20][3].ENA
reset => my_va[20][4].ENA
reset => my_va[20][5].ENA
reset => my_va[20][6].ENA
reset => my_va[20][7].ENA
reset => my_va[20][8].ENA
reset => my_va[20][9].ENA
reset => my_va[21][0].ENA
reset => my_va[21][1].ENA
reset => my_va[21][2].ENA
reset => my_va[21][3].ENA
reset => my_va[21][4].ENA
reset => my_va[21][5].ENA
reset => my_va[21][6].ENA
reset => my_va[21][7].ENA
reset => my_va[21][8].ENA
reset => my_va[21][9].ENA
reset => my_va[22][0].ENA
reset => my_va[22][1].ENA
reset => my_va[22][2].ENA
reset => my_va[22][3].ENA
reset => my_va[22][4].ENA
reset => my_va[22][5].ENA
reset => my_va[22][6].ENA
reset => my_va[22][7].ENA
reset => my_va[22][8].ENA
reset => my_va[22][9].ENA
reset => my_va[23][0].ENA
reset => my_va[23][1].ENA
reset => my_va[23][2].ENA
reset => my_va[23][3].ENA
reset => my_va[23][4].ENA
reset => my_va[23][5].ENA
reset => my_va[23][6].ENA
reset => my_va[23][7].ENA
reset => my_va[23][8].ENA
reset => my_va[23][9].ENA
reset => my_va[24][0].ENA
reset => my_va[24][1].ENA
reset => my_va[24][2].ENA
reset => my_va[24][3].ENA
reset => my_va[24][4].ENA
reset => my_va[24][5].ENA
reset => my_va[24][6].ENA
reset => my_va[24][7].ENA
reset => my_va[24][8].ENA
reset => my_va[24][9].ENA
reset => my_va[25][0].ENA
reset => my_va[25][1].ENA
reset => my_va[25][2].ENA
reset => my_va[25][3].ENA
reset => my_va[25][4].ENA
reset => my_va[25][5].ENA
reset => my_va[25][6].ENA
reset => my_va[25][7].ENA
reset => my_va[25][8].ENA
reset => my_va[25][9].ENA
reset => my_va[26][0].ENA
reset => my_va[26][1].ENA
reset => my_va[26][2].ENA
reset => my_va[26][3].ENA
reset => my_va[26][4].ENA
reset => my_va[26][5].ENA
reset => my_va[26][6].ENA
reset => my_va[26][7].ENA
reset => my_va[26][8].ENA
reset => my_va[26][9].ENA
reset => my_va[27][0].ENA
reset => my_va[27][1].ENA
reset => my_va[27][2].ENA
reset => my_va[27][3].ENA
reset => my_va[27][4].ENA
reset => my_va[27][5].ENA
reset => my_va[27][6].ENA
reset => my_va[27][7].ENA
reset => my_va[27][8].ENA
reset => my_va[27][9].ENA
reset => my_va[28][0].ENA
reset => my_va[28][1].ENA
reset => my_va[28][2].ENA
reset => my_va[28][3].ENA
reset => my_va[28][4].ENA
reset => my_va[28][5].ENA
reset => my_va[28][6].ENA
reset => my_va[28][7].ENA
reset => my_va[28][8].ENA
reset => my_va[28][9].ENA
reset => my_va[29][0].ENA
reset => my_va[29][1].ENA
reset => my_va[29][2].ENA
reset => my_va[29][3].ENA
reset => my_va[29][4].ENA
reset => my_va[29][5].ENA
reset => my_va[29][6].ENA
reset => my_va[29][7].ENA
reset => my_va[29][8].ENA
reset => my_va[29][9].ENA
reset => my_va[30][0].ENA
reset => my_va[30][1].ENA
reset => my_va[30][2].ENA
reset => my_va[30][3].ENA
reset => my_va[30][4].ENA
reset => my_va[30][5].ENA
reset => my_va[30][6].ENA
reset => my_va[30][7].ENA
reset => my_va[30][8].ENA
reset => my_va[30][9].ENA
reset => my_va[31][0].ENA
reset => my_va[31][1].ENA
reset => my_va[31][2].ENA
reset => my_va[31][3].ENA
reset => my_va[31][4].ENA
reset => my_va[31][5].ENA
reset => my_va[31][6].ENA
reset => my_va[31][7].ENA
reset => my_va[31][8].ENA
reset => my_va[31][9].ENA
reset => my_va[32][0].ENA
reset => my_va[32][1].ENA
reset => my_va[32][2].ENA
reset => my_va[32][3].ENA
reset => my_va[32][4].ENA
reset => my_va[32][5].ENA
reset => my_va[32][6].ENA
reset => my_va[32][7].ENA
reset => my_va[32][8].ENA
reset => my_va[32][9].ENA
reset => my_va[33][0].ENA
reset => my_va[33][1].ENA
reset => my_va[33][2].ENA
reset => my_va[33][3].ENA
reset => my_va[33][4].ENA
reset => my_va[33][5].ENA
reset => my_va[33][6].ENA
reset => my_va[33][7].ENA
reset => my_va[33][8].ENA
reset => my_va[33][9].ENA
reset => my_va[34][0].ENA
reset => my_va[34][1].ENA
reset => my_va[34][2].ENA
reset => my_va[34][3].ENA
reset => my_va[34][4].ENA
reset => my_va[34][5].ENA
reset => my_va[34][6].ENA
reset => my_va[34][7].ENA
reset => my_va[34][8].ENA
reset => my_va[34][9].ENA
reset => my_va[35][0].ENA
reset => my_va[35][1].ENA
reset => my_va[35][2].ENA
reset => my_va[35][3].ENA
reset => my_va[35][4].ENA
reset => my_va[35][5].ENA
reset => my_va[35][6].ENA
reset => my_va[35][7].ENA
reset => my_va[35][8].ENA
reset => my_va[35][9].ENA
reset => my_va[36][0].ENA
reset => my_va[36][1].ENA
reset => my_va[36][2].ENA
reset => my_va[36][3].ENA
reset => my_va[36][4].ENA
reset => my_va[36][5].ENA
reset => my_va[36][6].ENA
reset => my_va[36][7].ENA
reset => my_va[36][8].ENA
reset => my_va[36][9].ENA
reset => my_va[37][0].ENA
reset => my_va[37][1].ENA
reset => my_va[37][2].ENA
reset => my_va[37][3].ENA
reset => my_va[37][4].ENA
reset => my_va[37][5].ENA
reset => my_va[37][6].ENA
reset => my_va[37][7].ENA
reset => my_va[37][8].ENA
reset => my_va[37][9].ENA
reset => my_va[38][0].ENA
reset => my_va[38][1].ENA
reset => my_va[38][2].ENA
reset => my_va[38][3].ENA
reset => my_va[38][4].ENA
reset => my_va[38][5].ENA
reset => my_va[38][6].ENA
reset => my_va[38][7].ENA
reset => my_va[38][8].ENA
reset => my_va[38][9].ENA
reset => my_va[39][0].ENA
reset => my_va[39][1].ENA
reset => my_va[39][2].ENA
reset => my_va[39][3].ENA
reset => my_va[39][4].ENA
reset => my_va[39][5].ENA
reset => my_va[39][6].ENA
reset => my_va[39][7].ENA
reset => my_va[39][8].ENA
reset => my_va[39][9].ENA
reset => my_va[40][0].ENA
reset => my_va[40][1].ENA
reset => my_va[40][2].ENA
reset => my_va[40][3].ENA
reset => my_va[40][4].ENA
reset => my_va[40][5].ENA
reset => my_va[40][6].ENA
reset => my_va[40][7].ENA
reset => my_va[40][8].ENA
reset => my_va[40][9].ENA
reset => my_va[41][0].ENA
reset => my_va[41][1].ENA
reset => my_va[41][2].ENA
reset => my_va[41][3].ENA
reset => my_va[41][4].ENA
reset => my_va[41][5].ENA
reset => my_va[41][6].ENA
reset => my_va[41][7].ENA
reset => my_va[41][8].ENA
reset => my_va[41][9].ENA
reset => my_va[42][0].ENA
reset => my_va[42][1].ENA
reset => my_va[42][2].ENA
reset => my_va[42][3].ENA
reset => my_va[42][4].ENA
reset => my_va[42][5].ENA
reset => my_va[42][6].ENA
reset => my_va[42][7].ENA
reset => my_va[42][8].ENA
reset => my_va[42][9].ENA
reset => my_va[43][0].ENA
reset => my_va[43][1].ENA
reset => my_va[43][2].ENA
reset => my_va[43][3].ENA
reset => my_va[43][4].ENA
reset => my_va[43][5].ENA
reset => my_va[43][6].ENA
reset => my_va[43][7].ENA
reset => my_va[43][8].ENA
reset => my_va[43][9].ENA
reset => my_va[44][0].ENA
reset => my_va[44][1].ENA
reset => my_va[44][2].ENA
reset => my_va[44][3].ENA
reset => my_va[44][4].ENA
reset => my_va[44][5].ENA
reset => my_va[44][6].ENA
reset => my_va[44][7].ENA
reset => my_va[44][8].ENA
reset => my_va[44][9].ENA
reset => my_va[45][0].ENA
reset => my_va[45][1].ENA
reset => my_va[45][2].ENA
reset => my_va[45][3].ENA
reset => my_va[45][4].ENA
reset => my_va[45][5].ENA
reset => my_va[45][6].ENA
reset => my_va[45][7].ENA
reset => my_va[45][8].ENA
reset => my_va[45][9].ENA
reset => my_va[46][0].ENA
reset => my_va[46][1].ENA
reset => my_va[46][2].ENA
reset => my_va[46][3].ENA
reset => my_va[46][4].ENA
reset => my_va[46][5].ENA
reset => my_va[46][6].ENA
reset => my_va[46][7].ENA
reset => my_va[46][8].ENA
reset => my_va[46][9].ENA
reset => my_va[47][0].ENA
reset => my_va[47][1].ENA
reset => my_va[47][2].ENA
reset => my_va[47][3].ENA
reset => my_va[47][4].ENA
reset => my_va[47][5].ENA
reset => my_va[47][6].ENA
reset => my_va[47][7].ENA
reset => my_va[47][8].ENA
reset => my_va[47][9].ENA
reset => my_va[48][0].ENA
reset => my_va[48][1].ENA
reset => my_va[48][2].ENA
reset => my_va[48][3].ENA
reset => my_va[48][4].ENA
reset => my_va[48][5].ENA
reset => my_va[48][6].ENA
reset => my_va[48][7].ENA
reset => my_va[48][8].ENA
reset => my_va[48][9].ENA
reset => my_va[49][0].ENA
reset => my_va[49][1].ENA
reset => my_va[49][2].ENA
reset => my_va[49][3].ENA
reset => my_va[49][4].ENA
reset => my_va[49][5].ENA
reset => my_va[49][6].ENA
reset => my_va[49][7].ENA
reset => my_va[49][8].ENA
reset => my_va[49][9].ENA
reset => my_va[50][0].ENA
reset => my_va[50][1].ENA
reset => my_va[50][2].ENA
reset => my_va[50][3].ENA
reset => my_va[50][4].ENA
reset => my_va[50][5].ENA
reset => my_va[50][6].ENA
reset => my_va[50][7].ENA
reset => my_va[50][8].ENA
reset => my_va[50][9].ENA
reset => my_va[51][0].ENA
reset => my_va[51][1].ENA
reset => my_va[51][2].ENA
reset => my_va[51][3].ENA
reset => my_va[51][4].ENA
reset => my_va[51][5].ENA
reset => my_va[51][6].ENA
reset => my_va[51][7].ENA
reset => my_va[51][8].ENA
reset => my_va[51][9].ENA
reset => my_va[52][0].ENA
reset => my_va[52][1].ENA
reset => my_va[52][2].ENA
reset => my_va[52][3].ENA
reset => my_va[52][4].ENA
reset => my_va[52][5].ENA
reset => my_va[52][6].ENA
reset => my_va[52][7].ENA
reset => my_va[52][8].ENA
reset => my_va[52][9].ENA
reset => velocity_mem[0][0].ENA
reset => velocity_mem[0][1].ENA
reset => velocity_mem[1][0].ENA
reset => velocity_mem[1][1].ENA
reset => velocity_mem[2][0].ENA
reset => velocity_mem[2][1].ENA
reset => velocity_mem[3][0].ENA
reset => velocity_mem[3][1].ENA
reset => velocity_mem[4][0].ENA
reset => velocity_mem[4][1].ENA
reset => velocity_mem[5][0].ENA
reset => velocity_mem[5][1].ENA
reset => velocity_mem[6][0].ENA
reset => velocity_mem[6][1].ENA
reset => velocity_mem[7][0].ENA
reset => velocity_mem[7][1].ENA
reset => velocity_mem[8][0].ENA
reset => velocity_mem[8][1].ENA
reset => velocity_mem[9][0].ENA
reset => velocity_mem[9][1].ENA
reset => velocity_mem[10][0].ENA
reset => velocity_mem[10][1].ENA
reset => velocity_mem[11][0].ENA
reset => velocity_mem[11][1].ENA
reset => velocity_mem[12][0].ENA
reset => velocity_mem[12][1].ENA
reset => velocity_mem[13][0].ENA
reset => velocity_mem[13][1].ENA
reset => velocity_mem[14][0].ENA
reset => velocity_mem[14][1].ENA
reset => velocity_mem[15][0].ENA
reset => velocity_mem[15][1].ENA
reset => velocity_mem[16][0].ENA
reset => velocity_mem[16][1].ENA
reset => velocity_mem[17][0].ENA
reset => velocity_mem[17][1].ENA
reset => velocity_mem[18][0].ENA
reset => velocity_mem[18][1].ENA
reset => velocity_mem[19][0].ENA
reset => velocity_mem[19][1].ENA
reset => velocity_mem[20][0].ENA
reset => velocity_mem[20][1].ENA
reset => velocity_mem[21][0].ENA
reset => velocity_mem[21][1].ENA
reset => velocity_mem[22][0].ENA
reset => velocity_mem[22][1].ENA
reset => velocity_mem[23][0].ENA
reset => velocity_mem[23][1].ENA
reset => velocity_mem[24][0].ENA
reset => velocity_mem[24][1].ENA
reset => velocity_mem[25][0].ENA
reset => velocity_mem[25][1].ENA
reset => velocity_mem[26][0].ENA
reset => velocity_mem[26][1].ENA
reset => velocity_mem[27][0].ENA
reset => velocity_mem[27][1].ENA
reset => velocity_mem[28][0].ENA
reset => velocity_mem[28][1].ENA
reset => velocity_mem[29][0].ENA
reset => velocity_mem[29][1].ENA
reset => velocity_mem[30][0].ENA
reset => velocity_mem[30][1].ENA
reset => velocity_mem[31][0].ENA
reset => velocity_mem[31][1].ENA
reset => velocity_mem[32][0].ENA
reset => velocity_mem[32][1].ENA
reset => velocity_mem[33][0].ENA
reset => velocity_mem[33][1].ENA
reset => velocity_mem[34][0].ENA
reset => velocity_mem[34][1].ENA
reset => velocity_mem[35][0].ENA
reset => velocity_mem[35][1].ENA
reset => velocity_mem[36][0].ENA
reset => velocity_mem[36][1].ENA
reset => velocity_mem[37][0].ENA
reset => velocity_mem[37][1].ENA
reset => velocity_mem[38][0].ENA
reset => velocity_mem[38][1].ENA
reset => velocity_mem[39][0].ENA
reset => velocity_mem[39][1].ENA
reset => velocity_mem[40][0].ENA
reset => velocity_mem[40][1].ENA
reset => velocity_mem[41][0].ENA
reset => velocity_mem[41][1].ENA
reset => velocity_mem[42][0].ENA
reset => velocity_mem[42][1].ENA
reset => velocity_mem[43][0].ENA
reset => velocity_mem[43][1].ENA
reset => velocity_mem[44][0].ENA
reset => velocity_mem[44][1].ENA
reset => velocity_mem[45][0].ENA
reset => velocity_mem[45][1].ENA
reset => velocity_mem[46][0].ENA
reset => velocity_mem[46][1].ENA
reset => velocity_mem[47][0].ENA
reset => velocity_mem[47][1].ENA
reset => velocity_mem[48][0].ENA
reset => velocity_mem[48][1].ENA
reset => velocity_mem[49][0].ENA
reset => velocity_mem[49][1].ENA
reset => velocity_mem[50][0].ENA
reset => velocity_mem[50][1].ENA
reset => velocity_mem[51][0].ENA
reset => velocity_mem[51][1].ENA
reset => velocity_mem[52][0].ENA
reset => velocity_mem[52][1].ENA
reset => video_mem[0][0].ENA
reset => video_mem[0][1].ENA
reset => video_mem[0][2].ENA
reset => video_mem[0][3].ENA
reset => video_mem[0][4].ENA
reset => video_mem[0][5].ENA
reset => video_mem[0][6].ENA
reset => video_mem[0][7].ENA
reset => video_mem[1][0].ENA
reset => video_mem[1][1].ENA
reset => video_mem[1][2].ENA
reset => video_mem[1][3].ENA
reset => video_mem[1][4].ENA
reset => video_mem[1][5].ENA
reset => video_mem[1][6].ENA
reset => video_mem[1][7].ENA
reset => video_mem[2][0].ENA
reset => video_mem[2][1].ENA
reset => video_mem[2][2].ENA
reset => video_mem[2][3].ENA
reset => video_mem[2][4].ENA
reset => video_mem[2][5].ENA
reset => video_mem[2][6].ENA
reset => video_mem[2][7].ENA
reset => video_mem[3][0].ENA
reset => video_mem[3][1].ENA
reset => video_mem[3][2].ENA
reset => video_mem[3][3].ENA
reset => video_mem[3][4].ENA
reset => video_mem[3][5].ENA
reset => video_mem[3][6].ENA
reset => video_mem[3][7].ENA
reset => video_mem[4][0].ENA
reset => video_mem[4][1].ENA
reset => video_mem[4][2].ENA
reset => video_mem[4][3].ENA
reset => video_mem[4][4].ENA
reset => video_mem[4][5].ENA
reset => video_mem[4][6].ENA
reset => video_mem[4][7].ENA
reset => video_mem[5][0].ENA
reset => video_mem[5][1].ENA
reset => video_mem[5][2].ENA
reset => video_mem[5][3].ENA
reset => video_mem[5][4].ENA
reset => video_mem[5][5].ENA
reset => video_mem[5][6].ENA
reset => video_mem[5][7].ENA
reset => video_mem[6][0].ENA
reset => video_mem[6][1].ENA
reset => video_mem[6][2].ENA
reset => video_mem[6][3].ENA
reset => video_mem[6][4].ENA
reset => video_mem[6][5].ENA
reset => video_mem[6][6].ENA
reset => video_mem[6][7].ENA
reset => video_mem[7][0].ENA
reset => video_mem[7][1].ENA
reset => video_mem[7][2].ENA
reset => video_mem[7][3].ENA
reset => video_mem[7][4].ENA
reset => video_mem[7][5].ENA
reset => video_mem[7][6].ENA
reset => video_mem[7][7].ENA
reset => video_mem[8][0].ENA
reset => video_mem[8][1].ENA
reset => video_mem[8][2].ENA
reset => video_mem[8][3].ENA
reset => video_mem[8][4].ENA
reset => video_mem[8][5].ENA
reset => video_mem[8][6].ENA
reset => video_mem[8][7].ENA
reset => video_mem[9][0].ENA
reset => video_mem[9][1].ENA
reset => video_mem[9][2].ENA
reset => video_mem[9][3].ENA
reset => video_mem[9][4].ENA
reset => video_mem[9][5].ENA
reset => video_mem[9][6].ENA
reset => video_mem[9][7].ENA
reset => video_mem[10][0].ENA
reset => video_mem[10][1].ENA
reset => video_mem[10][2].ENA
reset => video_mem[10][3].ENA
reset => video_mem[10][4].ENA
reset => video_mem[10][5].ENA
reset => video_mem[10][6].ENA
reset => video_mem[10][7].ENA
reset => video_mem[11][0].ENA
reset => video_mem[11][1].ENA
reset => video_mem[11][2].ENA
reset => video_mem[11][3].ENA
reset => video_mem[11][4].ENA
reset => video_mem[11][5].ENA
reset => video_mem[11][6].ENA
reset => video_mem[11][7].ENA
reset => video_mem[12][0].ENA
reset => video_mem[12][1].ENA
reset => video_mem[12][2].ENA
reset => video_mem[12][3].ENA
reset => video_mem[12][4].ENA
reset => video_mem[12][5].ENA
reset => video_mem[12][6].ENA
reset => video_mem[12][7].ENA
reset => video_mem[13][0].ENA
reset => video_mem[13][1].ENA
reset => video_mem[13][2].ENA
reset => video_mem[13][3].ENA
reset => video_mem[13][4].ENA
reset => video_mem[13][5].ENA
reset => video_mem[13][6].ENA
reset => video_mem[13][7].ENA
reset => video_mem[14][0].ENA
reset => video_mem[14][1].ENA
reset => video_mem[14][2].ENA
reset => video_mem[14][3].ENA
reset => video_mem[14][4].ENA
reset => video_mem[14][5].ENA
reset => video_mem[14][6].ENA
reset => video_mem[14][7].ENA
reset => video_mem[15][0].ENA
reset => video_mem[15][1].ENA
reset => video_mem[15][2].ENA
reset => video_mem[15][3].ENA
reset => video_mem[15][4].ENA
reset => video_mem[15][5].ENA
reset => video_mem[15][6].ENA
reset => video_mem[15][7].ENA
reset => video_mem[16][0].ENA
reset => video_mem[16][1].ENA
reset => video_mem[16][2].ENA
reset => video_mem[16][3].ENA
reset => video_mem[16][4].ENA
reset => video_mem[16][5].ENA
reset => video_mem[16][6].ENA
reset => video_mem[16][7].ENA
reset => video_mem[17][0].ENA
reset => video_mem[17][1].ENA
reset => video_mem[17][2].ENA
reset => video_mem[17][3].ENA
reset => video_mem[17][4].ENA
reset => video_mem[17][5].ENA
reset => video_mem[17][6].ENA
reset => video_mem[17][7].ENA
reset => video_mem[18][0].ENA
reset => video_mem[18][1].ENA
reset => video_mem[18][2].ENA
reset => video_mem[18][3].ENA
reset => video_mem[18][4].ENA
reset => video_mem[18][5].ENA
reset => video_mem[18][6].ENA
reset => video_mem[18][7].ENA
reset => video_mem[19][0].ENA
reset => video_mem[19][1].ENA
reset => video_mem[19][2].ENA
reset => video_mem[19][3].ENA
reset => video_mem[19][4].ENA
reset => video_mem[19][5].ENA
reset => video_mem[19][6].ENA
reset => video_mem[19][7].ENA
reset => video_mem[20][0].ENA
reset => video_mem[20][1].ENA
reset => video_mem[20][2].ENA
reset => video_mem[20][3].ENA
reset => video_mem[20][4].ENA
reset => video_mem[20][5].ENA
reset => video_mem[20][6].ENA
reset => video_mem[20][7].ENA
reset => video_mem[21][0].ENA
reset => video_mem[21][1].ENA
reset => video_mem[21][2].ENA
reset => video_mem[21][3].ENA
reset => video_mem[21][4].ENA
reset => video_mem[21][5].ENA
reset => video_mem[21][6].ENA
reset => video_mem[21][7].ENA
reset => video_mem[22][0].ENA
reset => video_mem[22][1].ENA
reset => video_mem[22][2].ENA
reset => video_mem[22][3].ENA
reset => video_mem[22][4].ENA
reset => video_mem[22][5].ENA
reset => video_mem[22][6].ENA
reset => video_mem[22][7].ENA
reset => video_mem[23][0].ENA
reset => video_mem[23][1].ENA
reset => video_mem[23][2].ENA
reset => video_mem[23][3].ENA
reset => video_mem[23][4].ENA
reset => video_mem[23][5].ENA
reset => video_mem[23][6].ENA
reset => video_mem[23][7].ENA
reset => video_mem[24][0].ENA
reset => video_mem[24][1].ENA
reset => video_mem[24][2].ENA
reset => video_mem[24][3].ENA
reset => video_mem[24][4].ENA
reset => video_mem[24][5].ENA
reset => video_mem[24][6].ENA
reset => video_mem[24][7].ENA
reset => video_mem[25][0].ENA
reset => video_mem[25][1].ENA
reset => video_mem[25][2].ENA
reset => video_mem[25][3].ENA
reset => video_mem[25][4].ENA
reset => video_mem[25][5].ENA
reset => video_mem[25][6].ENA
reset => video_mem[25][7].ENA
reset => video_mem[26][0].ENA
reset => video_mem[26][1].ENA
reset => video_mem[26][2].ENA
reset => video_mem[26][3].ENA
reset => video_mem[26][4].ENA
reset => video_mem[26][5].ENA
reset => video_mem[26][6].ENA
reset => video_mem[26][7].ENA
reset => video_mem[27][0].ENA
reset => video_mem[27][1].ENA
reset => video_mem[27][2].ENA
reset => video_mem[27][3].ENA
reset => video_mem[27][4].ENA
reset => video_mem[27][5].ENA
reset => video_mem[27][6].ENA
reset => video_mem[27][7].ENA
reset => video_mem[28][0].ENA
reset => video_mem[28][1].ENA
reset => video_mem[28][2].ENA
reset => video_mem[28][3].ENA
reset => video_mem[28][4].ENA
reset => video_mem[28][5].ENA
reset => video_mem[28][6].ENA
reset => video_mem[28][7].ENA
reset => video_mem[29][0].ENA
reset => video_mem[29][1].ENA
reset => video_mem[29][2].ENA
reset => video_mem[29][3].ENA
reset => video_mem[29][4].ENA
reset => video_mem[29][5].ENA
reset => video_mem[29][6].ENA
reset => video_mem[29][7].ENA
reset => video_mem[30][0].ENA
reset => video_mem[30][1].ENA
reset => video_mem[30][2].ENA
reset => video_mem[30][3].ENA
reset => video_mem[30][4].ENA
reset => video_mem[30][5].ENA
reset => video_mem[30][6].ENA
reset => video_mem[30][7].ENA
reset => video_mem[31][0].ENA
reset => video_mem[31][1].ENA
reset => video_mem[31][2].ENA
reset => video_mem[31][3].ENA
reset => video_mem[31][4].ENA
reset => video_mem[31][5].ENA
reset => video_mem[31][6].ENA
reset => video_mem[31][7].ENA
reset => video_mem[32][0].ENA
reset => video_mem[32][1].ENA
reset => video_mem[32][2].ENA
reset => video_mem[32][3].ENA
reset => video_mem[32][4].ENA
reset => video_mem[32][5].ENA
reset => video_mem[32][6].ENA
reset => video_mem[32][7].ENA
reset => video_mem[33][0].ENA
reset => video_mem[33][1].ENA
reset => video_mem[33][2].ENA
reset => video_mem[33][3].ENA
reset => video_mem[33][4].ENA
reset => video_mem[33][5].ENA
reset => video_mem[33][6].ENA
reset => video_mem[33][7].ENA
reset => video_mem[34][0].ENA
reset => video_mem[34][1].ENA
reset => video_mem[34][2].ENA
reset => video_mem[34][3].ENA
reset => video_mem[34][4].ENA
reset => video_mem[34][5].ENA
reset => video_mem[34][6].ENA
reset => video_mem[34][7].ENA
reset => video_mem[35][0].ENA
reset => video_mem[35][1].ENA
reset => video_mem[35][2].ENA
reset => video_mem[35][3].ENA
reset => video_mem[35][4].ENA
reset => video_mem[35][5].ENA
reset => video_mem[35][6].ENA
reset => video_mem[35][7].ENA
reset => video_mem[36][0].ENA
reset => video_mem[36][1].ENA
reset => video_mem[36][2].ENA
reset => video_mem[36][3].ENA
reset => video_mem[36][4].ENA
reset => video_mem[36][5].ENA
reset => video_mem[36][6].ENA
reset => video_mem[36][7].ENA
reset => video_mem[37][0].ENA
reset => video_mem[37][1].ENA
reset => video_mem[37][2].ENA
reset => video_mem[37][3].ENA
reset => video_mem[37][4].ENA
reset => video_mem[37][5].ENA
reset => video_mem[37][6].ENA
reset => video_mem[37][7].ENA
reset => video_mem[38][0].ENA
reset => video_mem[38][1].ENA
reset => video_mem[38][2].ENA
reset => video_mem[38][3].ENA
reset => video_mem[38][4].ENA
reset => video_mem[38][5].ENA
reset => video_mem[38][6].ENA
reset => video_mem[38][7].ENA
reset => video_mem[39][0].ENA
reset => video_mem[39][1].ENA
reset => video_mem[39][2].ENA
reset => video_mem[39][3].ENA
reset => video_mem[39][4].ENA
reset => video_mem[39][5].ENA
reset => video_mem[39][6].ENA
reset => video_mem[39][7].ENA
reset => video_mem[40][0].ENA
reset => video_mem[40][1].ENA
reset => video_mem[40][2].ENA
reset => video_mem[40][3].ENA
reset => video_mem[40][4].ENA
reset => video_mem[40][5].ENA
reset => video_mem[40][6].ENA
reset => video_mem[40][7].ENA
reset => video_mem[41][0].ENA
reset => video_mem[41][1].ENA
reset => video_mem[41][2].ENA
reset => video_mem[41][3].ENA
reset => video_mem[41][4].ENA
reset => video_mem[41][5].ENA
reset => video_mem[41][6].ENA
reset => video_mem[41][7].ENA
reset => video_mem[42][0].ENA
reset => video_mem[42][1].ENA
reset => video_mem[42][2].ENA
reset => video_mem[42][3].ENA
reset => video_mem[42][4].ENA
reset => video_mem[42][5].ENA
reset => video_mem[42][6].ENA
reset => video_mem[42][7].ENA
reset => video_mem[43][0].ENA
reset => video_mem[43][1].ENA
reset => video_mem[43][2].ENA
reset => video_mem[43][3].ENA
reset => video_mem[43][4].ENA
reset => video_mem[43][5].ENA
reset => video_mem[43][6].ENA
reset => video_mem[43][7].ENA
reset => video_mem[44][0].ENA
reset => video_mem[44][1].ENA
reset => video_mem[44][2].ENA
reset => video_mem[44][3].ENA
reset => video_mem[44][4].ENA
reset => video_mem[44][5].ENA
reset => video_mem[44][6].ENA
reset => video_mem[44][7].ENA
reset => video_mem[45][0].ENA
reset => video_mem[45][1].ENA
reset => video_mem[45][2].ENA
reset => video_mem[45][3].ENA
reset => video_mem[45][4].ENA
reset => video_mem[45][5].ENA
reset => video_mem[45][6].ENA
reset => video_mem[45][7].ENA
reset => video_mem[46][0].ENA
reset => video_mem[46][1].ENA
reset => video_mem[46][2].ENA
reset => video_mem[46][3].ENA
reset => video_mem[46][4].ENA
reset => video_mem[46][5].ENA
reset => video_mem[46][6].ENA
reset => video_mem[46][7].ENA
reset => video_mem[47][0].ENA
reset => video_mem[47][1].ENA
reset => video_mem[47][2].ENA
reset => video_mem[47][3].ENA
reset => video_mem[47][4].ENA
reset => video_mem[47][5].ENA
reset => video_mem[47][6].ENA
reset => video_mem[47][7].ENA
reset => video_mem[48][0].ENA
reset => video_mem[48][1].ENA
reset => video_mem[48][2].ENA
reset => video_mem[48][3].ENA
reset => video_mem[48][4].ENA
reset => video_mem[48][5].ENA
reset => video_mem[48][6].ENA
reset => video_mem[48][7].ENA
reset => video_mem[49][0].ENA
reset => video_mem[49][1].ENA
reset => video_mem[49][2].ENA
reset => video_mem[49][3].ENA
reset => video_mem[49][4].ENA
reset => video_mem[49][5].ENA
reset => video_mem[49][6].ENA
reset => video_mem[49][7].ENA
reset => video_mem[50][0].ENA
reset => video_mem[50][1].ENA
reset => video_mem[50][2].ENA
reset => video_mem[50][3].ENA
reset => video_mem[50][4].ENA
reset => video_mem[50][5].ENA
reset => video_mem[50][6].ENA
reset => video_mem[50][7].ENA
reset => video_mem[51][0].ENA
reset => video_mem[51][1].ENA
reset => video_mem[51][2].ENA
reset => video_mem[51][3].ENA
reset => video_mem[51][4].ENA
reset => video_mem[51][5].ENA
reset => video_mem[51][6].ENA
reset => video_mem[51][7].ENA
reset => video_mem[52][0].ENA
reset => video_mem[52][1].ENA
reset => video_mem[52][2].ENA
reset => video_mem[52][3].ENA
reset => video_mem[52][4].ENA
reset => video_mem[52][5].ENA
reset => video_mem[52][6].ENA
reset => video_mem[52][7].ENA
reset => reset_addr[0].ENA
reset => reset_addr[1].ENA
reset => reset_addr[2].ENA
reset => reset_addr[3].ENA
reset => reset_addr[4].ENA
reset => reset_addr[5].ENA
v_end => always0.IN1
v_end => always0.IN1
miss_count[0] <= miss_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[1] <= miss_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[2] <= miss_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[3] <= miss_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[4] <= miss_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[5] <= miss_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[6] <= miss_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[7] <= miss_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[8] <= miss_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[9] <= miss_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[10] <= miss_count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[11] <= miss_count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[12] <= miss_count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[13] <= miss_count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mode[0] => Add170.IN1
mode[0] => Add171.IN1
mode[1] => Add170.IN0
mode[1] => Add171.IN0


|lab12|new_assign_vgadata:assign_my_vgadata1|VideoMem_IP:video_memory_ip
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|lab12|new_assign_vgadata:assign_my_vgadata1|VideoMem_IP:video_memory_ip|altsyncram:altsyncram_component
wren_a => altsyncram_p302:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_p302:auto_generated.data_a[0]
data_a[1] => altsyncram_p302:auto_generated.data_a[1]
data_a[2] => altsyncram_p302:auto_generated.data_a[2]
data_a[3] => altsyncram_p302:auto_generated.data_a[3]
data_a[4] => altsyncram_p302:auto_generated.data_a[4]
data_a[5] => altsyncram_p302:auto_generated.data_a[5]
data_a[6] => altsyncram_p302:auto_generated.data_a[6]
data_a[7] => altsyncram_p302:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_p302:auto_generated.address_a[0]
address_a[1] => altsyncram_p302:auto_generated.address_a[1]
address_a[2] => altsyncram_p302:auto_generated.address_a[2]
address_a[3] => altsyncram_p302:auto_generated.address_a[3]
address_a[4] => altsyncram_p302:auto_generated.address_a[4]
address_a[5] => altsyncram_p302:auto_generated.address_a[5]
address_b[0] => altsyncram_p302:auto_generated.address_b[0]
address_b[1] => altsyncram_p302:auto_generated.address_b[1]
address_b[2] => altsyncram_p302:auto_generated.address_b[2]
address_b[3] => altsyncram_p302:auto_generated.address_b[3]
address_b[4] => altsyncram_p302:auto_generated.address_b[4]
address_b[5] => altsyncram_p302:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p302:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_p302:auto_generated.q_b[0]
q_b[1] <= altsyncram_p302:auto_generated.q_b[1]
q_b[2] <= altsyncram_p302:auto_generated.q_b[2]
q_b[3] <= altsyncram_p302:auto_generated.q_b[3]
q_b[4] <= altsyncram_p302:auto_generated.q_b[4]
q_b[5] <= altsyncram_p302:auto_generated.q_b[5]
q_b[6] <= altsyncram_p302:auto_generated.q_b[6]
q_b[7] <= altsyncram_p302:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab12|new_assign_vgadata:assign_my_vgadata1|VideoMem_IP:video_memory_ip|altsyncram:altsyncram_component|altsyncram_p302:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|lab12|new_assign_vgadata:assign_my_vgadata1|DotMem:dot_memory
addr[0] => mem.RADDR
addr[1] => mem.RADDR1
addr[2] => mem.RADDR2
addr[3] => mem.RADDR3
addr[4] => mem.RADDR4
addr[5] => mem.RADDR5
addr[6] => mem.RADDR6
addr[7] => mem.RADDR7
addr[8] => mem.RADDR8
addr[9] => mem.RADDR9
addr[10] => mem.RADDR10
addr[11] => mem.RADDR11
q[0] <= mem.DATAOUT
q[1] <= mem.DATAOUT1
q[2] <= mem.DATAOUT2
q[3] <= mem.DATAOUT3
q[4] <= mem.DATAOUT4
q[5] <= mem.DATAOUT5
q[6] <= mem.DATAOUT6
q[7] <= mem.DATAOUT7
q[8] <= mem.DATAOUT8
q[9] <= mem.DATAOUT9
q[10] <= mem.DATAOUT10
q[11] <= mem.DATAOUT11


|lab12|new_assign_vgadata:assign_my_vgadata1|VelocityMem_IP:velocity_mem_ip
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|lab12|new_assign_vgadata:assign_my_vgadata1|VelocityMem_IP:velocity_mem_ip|altsyncram:altsyncram_component
wren_a => altsyncram_up02:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_up02:auto_generated.data_a[0]
data_a[1] => altsyncram_up02:auto_generated.data_a[1]
data_a[2] => altsyncram_up02:auto_generated.data_a[2]
data_a[3] => altsyncram_up02:auto_generated.data_a[3]
data_a[4] => altsyncram_up02:auto_generated.data_a[4]
data_a[5] => altsyncram_up02:auto_generated.data_a[5]
data_a[6] => altsyncram_up02:auto_generated.data_a[6]
data_a[7] => altsyncram_up02:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_up02:auto_generated.address_a[0]
address_a[1] => altsyncram_up02:auto_generated.address_a[1]
address_a[2] => altsyncram_up02:auto_generated.address_a[2]
address_a[3] => altsyncram_up02:auto_generated.address_a[3]
address_a[4] => altsyncram_up02:auto_generated.address_a[4]
address_a[5] => altsyncram_up02:auto_generated.address_a[5]
address_b[0] => altsyncram_up02:auto_generated.address_b[0]
address_b[1] => altsyncram_up02:auto_generated.address_b[1]
address_b[2] => altsyncram_up02:auto_generated.address_b[2]
address_b[3] => altsyncram_up02:auto_generated.address_b[3]
address_b[4] => altsyncram_up02:auto_generated.address_b[4]
address_b[5] => altsyncram_up02:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_up02:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_up02:auto_generated.q_b[0]
q_b[1] <= altsyncram_up02:auto_generated.q_b[1]
q_b[2] <= altsyncram_up02:auto_generated.q_b[2]
q_b[3] <= altsyncram_up02:auto_generated.q_b[3]
q_b[4] <= altsyncram_up02:auto_generated.q_b[4]
q_b[5] <= altsyncram_up02:auto_generated.q_b[5]
q_b[6] <= altsyncram_up02:auto_generated.q_b[6]
q_b[7] <= altsyncram_up02:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab12|new_assign_vgadata:assign_my_vgadata1|VelocityMem_IP:velocity_mem_ip|altsyncram:altsyncram_component|altsyncram_up02:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|lab12|new_assign_vgadata:assign_my_vgadata2
clk => clk.IN2
vga_clk => v_count[0].CLK
vga_clk => v_count[1].CLK
vga_clk => v_count[2].CLK
vga_clk => v_count[3].CLK
vga_clk => v_count[4].CLK
vga_clk => wr_iter[0]~reg0.CLK
vga_clk => wr_iter[1]~reg0.CLK
vga_clk => wr_iter[2]~reg0.CLK
vga_clk => wr_iter[3]~reg0.CLK
vga_clk => wr_iter[4]~reg0.CLK
vga_clk => wr_iter[5]~reg0.CLK
vga_clk => wr_iter[6]~reg0.CLK
vga_clk => wr_iter[7]~reg0.CLK
vga_clk => wr_iter[8]~reg0.CLK
vga_clk => wr_iter[9]~reg0.CLK
vga_clk => vm_count[0].CLK
vga_clk => vm_count[1].CLK
vga_clk => vm_count[2].CLK
vga_clk => vm_count[3].CLK
vga_clk => vm_count[4].CLK
vga_clk => vm_count[5].CLK
vga_clk => mswr_addr[0].CLK
vga_clk => mswr_addr[1].CLK
vga_clk => mswr_addr[2].CLK
vga_clk => mswr_addr[3].CLK
vga_clk => mswr_addr[4].CLK
vga_clk => mswr_addr[5].CLK
vga_clk => mswr_en.CLK
vga_clk => offset[0][0].CLK
vga_clk => offset[0][1].CLK
vga_clk => offset[0][2].CLK
vga_clk => offset[0][3].CLK
vga_clk => offset[0][4].CLK
vga_clk => offset[0][5].CLK
vga_clk => offset[0][6].CLK
vga_clk => offset[0][7].CLK
vga_clk => offset[0][8].CLK
vga_clk => offset[0][9].CLK
vga_clk => offset[0][10].CLK
vga_clk => offset[1][0].CLK
vga_clk => offset[1][1].CLK
vga_clk => offset[1][2].CLK
vga_clk => offset[1][3].CLK
vga_clk => offset[1][4].CLK
vga_clk => offset[1][5].CLK
vga_clk => offset[1][6].CLK
vga_clk => offset[1][7].CLK
vga_clk => offset[1][8].CLK
vga_clk => offset[1][9].CLK
vga_clk => offset[1][10].CLK
vga_clk => offset[2][0].CLK
vga_clk => offset[2][1].CLK
vga_clk => offset[2][2].CLK
vga_clk => offset[2][3].CLK
vga_clk => offset[2][4].CLK
vga_clk => offset[2][5].CLK
vga_clk => offset[2][6].CLK
vga_clk => offset[2][7].CLK
vga_clk => offset[2][8].CLK
vga_clk => offset[2][9].CLK
vga_clk => offset[2][10].CLK
vga_clk => offset[3][0].CLK
vga_clk => offset[3][1].CLK
vga_clk => offset[3][2].CLK
vga_clk => offset[3][3].CLK
vga_clk => offset[3][4].CLK
vga_clk => offset[3][5].CLK
vga_clk => offset[3][6].CLK
vga_clk => offset[3][7].CLK
vga_clk => offset[3][8].CLK
vga_clk => offset[3][9].CLK
vga_clk => offset[3][10].CLK
vga_clk => offset[4][0].CLK
vga_clk => offset[4][1].CLK
vga_clk => offset[4][2].CLK
vga_clk => offset[4][3].CLK
vga_clk => offset[4][4].CLK
vga_clk => offset[4][5].CLK
vga_clk => offset[4][6].CLK
vga_clk => offset[4][7].CLK
vga_clk => offset[4][8].CLK
vga_clk => offset[4][9].CLK
vga_clk => offset[4][10].CLK
vga_clk => offset[5][0].CLK
vga_clk => offset[5][1].CLK
vga_clk => offset[5][2].CLK
vga_clk => offset[5][3].CLK
vga_clk => offset[5][4].CLK
vga_clk => offset[5][5].CLK
vga_clk => offset[5][6].CLK
vga_clk => offset[5][7].CLK
vga_clk => offset[5][8].CLK
vga_clk => offset[5][9].CLK
vga_clk => offset[5][10].CLK
vga_clk => offset[6][0].CLK
vga_clk => offset[6][1].CLK
vga_clk => offset[6][2].CLK
vga_clk => offset[6][3].CLK
vga_clk => offset[6][4].CLK
vga_clk => offset[6][5].CLK
vga_clk => offset[6][6].CLK
vga_clk => offset[6][7].CLK
vga_clk => offset[6][8].CLK
vga_clk => offset[6][9].CLK
vga_clk => offset[6][10].CLK
vga_clk => offset[7][0].CLK
vga_clk => offset[7][1].CLK
vga_clk => offset[7][2].CLK
vga_clk => offset[7][3].CLK
vga_clk => offset[7][4].CLK
vga_clk => offset[7][5].CLK
vga_clk => offset[7][6].CLK
vga_clk => offset[7][7].CLK
vga_clk => offset[7][8].CLK
vga_clk => offset[7][9].CLK
vga_clk => offset[7][10].CLK
vga_clk => offset[8][0].CLK
vga_clk => offset[8][1].CLK
vga_clk => offset[8][2].CLK
vga_clk => offset[8][3].CLK
vga_clk => offset[8][4].CLK
vga_clk => offset[8][5].CLK
vga_clk => offset[8][6].CLK
vga_clk => offset[8][7].CLK
vga_clk => offset[8][8].CLK
vga_clk => offset[8][9].CLK
vga_clk => offset[8][10].CLK
vga_clk => offset[9][0].CLK
vga_clk => offset[9][1].CLK
vga_clk => offset[9][2].CLK
vga_clk => offset[9][3].CLK
vga_clk => offset[9][4].CLK
vga_clk => offset[9][5].CLK
vga_clk => offset[9][6].CLK
vga_clk => offset[9][7].CLK
vga_clk => offset[9][8].CLK
vga_clk => offset[9][9].CLK
vga_clk => offset[9][10].CLK
vga_clk => offset[10][0].CLK
vga_clk => offset[10][1].CLK
vga_clk => offset[10][2].CLK
vga_clk => offset[10][3].CLK
vga_clk => offset[10][4].CLK
vga_clk => offset[10][5].CLK
vga_clk => offset[10][6].CLK
vga_clk => offset[10][7].CLK
vga_clk => offset[10][8].CLK
vga_clk => offset[10][9].CLK
vga_clk => offset[10][10].CLK
vga_clk => offset[11][0].CLK
vga_clk => offset[11][1].CLK
vga_clk => offset[11][2].CLK
vga_clk => offset[11][3].CLK
vga_clk => offset[11][4].CLK
vga_clk => offset[11][5].CLK
vga_clk => offset[11][6].CLK
vga_clk => offset[11][7].CLK
vga_clk => offset[11][8].CLK
vga_clk => offset[11][9].CLK
vga_clk => offset[11][10].CLK
vga_clk => offset[12][0].CLK
vga_clk => offset[12][1].CLK
vga_clk => offset[12][2].CLK
vga_clk => offset[12][3].CLK
vga_clk => offset[12][4].CLK
vga_clk => offset[12][5].CLK
vga_clk => offset[12][6].CLK
vga_clk => offset[12][7].CLK
vga_clk => offset[12][8].CLK
vga_clk => offset[12][9].CLK
vga_clk => offset[12][10].CLK
vga_clk => offset[13][0].CLK
vga_clk => offset[13][1].CLK
vga_clk => offset[13][2].CLK
vga_clk => offset[13][3].CLK
vga_clk => offset[13][4].CLK
vga_clk => offset[13][5].CLK
vga_clk => offset[13][6].CLK
vga_clk => offset[13][7].CLK
vga_clk => offset[13][8].CLK
vga_clk => offset[13][9].CLK
vga_clk => offset[13][10].CLK
vga_clk => offset[14][0].CLK
vga_clk => offset[14][1].CLK
vga_clk => offset[14][2].CLK
vga_clk => offset[14][3].CLK
vga_clk => offset[14][4].CLK
vga_clk => offset[14][5].CLK
vga_clk => offset[14][6].CLK
vga_clk => offset[14][7].CLK
vga_clk => offset[14][8].CLK
vga_clk => offset[14][9].CLK
vga_clk => offset[14][10].CLK
vga_clk => offset[15][0].CLK
vga_clk => offset[15][1].CLK
vga_clk => offset[15][2].CLK
vga_clk => offset[15][3].CLK
vga_clk => offset[15][4].CLK
vga_clk => offset[15][5].CLK
vga_clk => offset[15][6].CLK
vga_clk => offset[15][7].CLK
vga_clk => offset[15][8].CLK
vga_clk => offset[15][9].CLK
vga_clk => offset[15][10].CLK
vga_clk => offset[16][0].CLK
vga_clk => offset[16][1].CLK
vga_clk => offset[16][2].CLK
vga_clk => offset[16][3].CLK
vga_clk => offset[16][4].CLK
vga_clk => offset[16][5].CLK
vga_clk => offset[16][6].CLK
vga_clk => offset[16][7].CLK
vga_clk => offset[16][8].CLK
vga_clk => offset[16][9].CLK
vga_clk => offset[16][10].CLK
vga_clk => offset[17][0].CLK
vga_clk => offset[17][1].CLK
vga_clk => offset[17][2].CLK
vga_clk => offset[17][3].CLK
vga_clk => offset[17][4].CLK
vga_clk => offset[17][5].CLK
vga_clk => offset[17][6].CLK
vga_clk => offset[17][7].CLK
vga_clk => offset[17][8].CLK
vga_clk => offset[17][9].CLK
vga_clk => offset[17][10].CLK
vga_clk => offset[18][0].CLK
vga_clk => offset[18][1].CLK
vga_clk => offset[18][2].CLK
vga_clk => offset[18][3].CLK
vga_clk => offset[18][4].CLK
vga_clk => offset[18][5].CLK
vga_clk => offset[18][6].CLK
vga_clk => offset[18][7].CLK
vga_clk => offset[18][8].CLK
vga_clk => offset[18][9].CLK
vga_clk => offset[18][10].CLK
vga_clk => offset[19][0].CLK
vga_clk => offset[19][1].CLK
vga_clk => offset[19][2].CLK
vga_clk => offset[19][3].CLK
vga_clk => offset[19][4].CLK
vga_clk => offset[19][5].CLK
vga_clk => offset[19][6].CLK
vga_clk => offset[19][7].CLK
vga_clk => offset[19][8].CLK
vga_clk => offset[19][9].CLK
vga_clk => offset[19][10].CLK
vga_clk => offset[20][0].CLK
vga_clk => offset[20][1].CLK
vga_clk => offset[20][2].CLK
vga_clk => offset[20][3].CLK
vga_clk => offset[20][4].CLK
vga_clk => offset[20][5].CLK
vga_clk => offset[20][6].CLK
vga_clk => offset[20][7].CLK
vga_clk => offset[20][8].CLK
vga_clk => offset[20][9].CLK
vga_clk => offset[20][10].CLK
vga_clk => offset[21][0].CLK
vga_clk => offset[21][1].CLK
vga_clk => offset[21][2].CLK
vga_clk => offset[21][3].CLK
vga_clk => offset[21][4].CLK
vga_clk => offset[21][5].CLK
vga_clk => offset[21][6].CLK
vga_clk => offset[21][7].CLK
vga_clk => offset[21][8].CLK
vga_clk => offset[21][9].CLK
vga_clk => offset[21][10].CLK
vga_clk => offset[22][0].CLK
vga_clk => offset[22][1].CLK
vga_clk => offset[22][2].CLK
vga_clk => offset[22][3].CLK
vga_clk => offset[22][4].CLK
vga_clk => offset[22][5].CLK
vga_clk => offset[22][6].CLK
vga_clk => offset[22][7].CLK
vga_clk => offset[22][8].CLK
vga_clk => offset[22][9].CLK
vga_clk => offset[22][10].CLK
vga_clk => offset[23][0].CLK
vga_clk => offset[23][1].CLK
vga_clk => offset[23][2].CLK
vga_clk => offset[23][3].CLK
vga_clk => offset[23][4].CLK
vga_clk => offset[23][5].CLK
vga_clk => offset[23][6].CLK
vga_clk => offset[23][7].CLK
vga_clk => offset[23][8].CLK
vga_clk => offset[23][9].CLK
vga_clk => offset[23][10].CLK
vga_clk => offset[24][0].CLK
vga_clk => offset[24][1].CLK
vga_clk => offset[24][2].CLK
vga_clk => offset[24][3].CLK
vga_clk => offset[24][4].CLK
vga_clk => offset[24][5].CLK
vga_clk => offset[24][6].CLK
vga_clk => offset[24][7].CLK
vga_clk => offset[24][8].CLK
vga_clk => offset[24][9].CLK
vga_clk => offset[24][10].CLK
vga_clk => offset[25][0].CLK
vga_clk => offset[25][1].CLK
vga_clk => offset[25][2].CLK
vga_clk => offset[25][3].CLK
vga_clk => offset[25][4].CLK
vga_clk => offset[25][5].CLK
vga_clk => offset[25][6].CLK
vga_clk => offset[25][7].CLK
vga_clk => offset[25][8].CLK
vga_clk => offset[25][9].CLK
vga_clk => offset[25][10].CLK
vga_clk => offset[26][0].CLK
vga_clk => offset[26][1].CLK
vga_clk => offset[26][2].CLK
vga_clk => offset[26][3].CLK
vga_clk => offset[26][4].CLK
vga_clk => offset[26][5].CLK
vga_clk => offset[26][6].CLK
vga_clk => offset[26][7].CLK
vga_clk => offset[26][8].CLK
vga_clk => offset[26][9].CLK
vga_clk => offset[26][10].CLK
vga_clk => offset[27][0].CLK
vga_clk => offset[27][1].CLK
vga_clk => offset[27][2].CLK
vga_clk => offset[27][3].CLK
vga_clk => offset[27][4].CLK
vga_clk => offset[27][5].CLK
vga_clk => offset[27][6].CLK
vga_clk => offset[27][7].CLK
vga_clk => offset[27][8].CLK
vga_clk => offset[27][9].CLK
vga_clk => offset[27][10].CLK
vga_clk => offset[28][0].CLK
vga_clk => offset[28][1].CLK
vga_clk => offset[28][2].CLK
vga_clk => offset[28][3].CLK
vga_clk => offset[28][4].CLK
vga_clk => offset[28][5].CLK
vga_clk => offset[28][6].CLK
vga_clk => offset[28][7].CLK
vga_clk => offset[28][8].CLK
vga_clk => offset[28][9].CLK
vga_clk => offset[28][10].CLK
vga_clk => offset[29][0].CLK
vga_clk => offset[29][1].CLK
vga_clk => offset[29][2].CLK
vga_clk => offset[29][3].CLK
vga_clk => offset[29][4].CLK
vga_clk => offset[29][5].CLK
vga_clk => offset[29][6].CLK
vga_clk => offset[29][7].CLK
vga_clk => offset[29][8].CLK
vga_clk => offset[29][9].CLK
vga_clk => offset[29][10].CLK
vga_clk => offset[30][0].CLK
vga_clk => offset[30][1].CLK
vga_clk => offset[30][2].CLK
vga_clk => offset[30][3].CLK
vga_clk => offset[30][4].CLK
vga_clk => offset[30][5].CLK
vga_clk => offset[30][6].CLK
vga_clk => offset[30][7].CLK
vga_clk => offset[30][8].CLK
vga_clk => offset[30][9].CLK
vga_clk => offset[30][10].CLK
vga_clk => offset[31][0].CLK
vga_clk => offset[31][1].CLK
vga_clk => offset[31][2].CLK
vga_clk => offset[31][3].CLK
vga_clk => offset[31][4].CLK
vga_clk => offset[31][5].CLK
vga_clk => offset[31][6].CLK
vga_clk => offset[31][7].CLK
vga_clk => offset[31][8].CLK
vga_clk => offset[31][9].CLK
vga_clk => offset[31][10].CLK
vga_clk => offset[32][0].CLK
vga_clk => offset[32][1].CLK
vga_clk => offset[32][2].CLK
vga_clk => offset[32][3].CLK
vga_clk => offset[32][4].CLK
vga_clk => offset[32][5].CLK
vga_clk => offset[32][6].CLK
vga_clk => offset[32][7].CLK
vga_clk => offset[32][8].CLK
vga_clk => offset[32][9].CLK
vga_clk => offset[32][10].CLK
vga_clk => offset[33][0].CLK
vga_clk => offset[33][1].CLK
vga_clk => offset[33][2].CLK
vga_clk => offset[33][3].CLK
vga_clk => offset[33][4].CLK
vga_clk => offset[33][5].CLK
vga_clk => offset[33][6].CLK
vga_clk => offset[33][7].CLK
vga_clk => offset[33][8].CLK
vga_clk => offset[33][9].CLK
vga_clk => offset[33][10].CLK
vga_clk => offset[34][0].CLK
vga_clk => offset[34][1].CLK
vga_clk => offset[34][2].CLK
vga_clk => offset[34][3].CLK
vga_clk => offset[34][4].CLK
vga_clk => offset[34][5].CLK
vga_clk => offset[34][6].CLK
vga_clk => offset[34][7].CLK
vga_clk => offset[34][8].CLK
vga_clk => offset[34][9].CLK
vga_clk => offset[34][10].CLK
vga_clk => offset[35][0].CLK
vga_clk => offset[35][1].CLK
vga_clk => offset[35][2].CLK
vga_clk => offset[35][3].CLK
vga_clk => offset[35][4].CLK
vga_clk => offset[35][5].CLK
vga_clk => offset[35][6].CLK
vga_clk => offset[35][7].CLK
vga_clk => offset[35][8].CLK
vga_clk => offset[35][9].CLK
vga_clk => offset[35][10].CLK
vga_clk => offset[36][0].CLK
vga_clk => offset[36][1].CLK
vga_clk => offset[36][2].CLK
vga_clk => offset[36][3].CLK
vga_clk => offset[36][4].CLK
vga_clk => offset[36][5].CLK
vga_clk => offset[36][6].CLK
vga_clk => offset[36][7].CLK
vga_clk => offset[36][8].CLK
vga_clk => offset[36][9].CLK
vga_clk => offset[36][10].CLK
vga_clk => offset[37][0].CLK
vga_clk => offset[37][1].CLK
vga_clk => offset[37][2].CLK
vga_clk => offset[37][3].CLK
vga_clk => offset[37][4].CLK
vga_clk => offset[37][5].CLK
vga_clk => offset[37][6].CLK
vga_clk => offset[37][7].CLK
vga_clk => offset[37][8].CLK
vga_clk => offset[37][9].CLK
vga_clk => offset[37][10].CLK
vga_clk => offset[38][0].CLK
vga_clk => offset[38][1].CLK
vga_clk => offset[38][2].CLK
vga_clk => offset[38][3].CLK
vga_clk => offset[38][4].CLK
vga_clk => offset[38][5].CLK
vga_clk => offset[38][6].CLK
vga_clk => offset[38][7].CLK
vga_clk => offset[38][8].CLK
vga_clk => offset[38][9].CLK
vga_clk => offset[38][10].CLK
vga_clk => offset[39][0].CLK
vga_clk => offset[39][1].CLK
vga_clk => offset[39][2].CLK
vga_clk => offset[39][3].CLK
vga_clk => offset[39][4].CLK
vga_clk => offset[39][5].CLK
vga_clk => offset[39][6].CLK
vga_clk => offset[39][7].CLK
vga_clk => offset[39][8].CLK
vga_clk => offset[39][9].CLK
vga_clk => offset[39][10].CLK
vga_clk => offset[40][0].CLK
vga_clk => offset[40][1].CLK
vga_clk => offset[40][2].CLK
vga_clk => offset[40][3].CLK
vga_clk => offset[40][4].CLK
vga_clk => offset[40][5].CLK
vga_clk => offset[40][6].CLK
vga_clk => offset[40][7].CLK
vga_clk => offset[40][8].CLK
vga_clk => offset[40][9].CLK
vga_clk => offset[40][10].CLK
vga_clk => offset[41][0].CLK
vga_clk => offset[41][1].CLK
vga_clk => offset[41][2].CLK
vga_clk => offset[41][3].CLK
vga_clk => offset[41][4].CLK
vga_clk => offset[41][5].CLK
vga_clk => offset[41][6].CLK
vga_clk => offset[41][7].CLK
vga_clk => offset[41][8].CLK
vga_clk => offset[41][9].CLK
vga_clk => offset[41][10].CLK
vga_clk => offset[42][0].CLK
vga_clk => offset[42][1].CLK
vga_clk => offset[42][2].CLK
vga_clk => offset[42][3].CLK
vga_clk => offset[42][4].CLK
vga_clk => offset[42][5].CLK
vga_clk => offset[42][6].CLK
vga_clk => offset[42][7].CLK
vga_clk => offset[42][8].CLK
vga_clk => offset[42][9].CLK
vga_clk => offset[42][10].CLK
vga_clk => offset[43][0].CLK
vga_clk => offset[43][1].CLK
vga_clk => offset[43][2].CLK
vga_clk => offset[43][3].CLK
vga_clk => offset[43][4].CLK
vga_clk => offset[43][5].CLK
vga_clk => offset[43][6].CLK
vga_clk => offset[43][7].CLK
vga_clk => offset[43][8].CLK
vga_clk => offset[43][9].CLK
vga_clk => offset[43][10].CLK
vga_clk => offset[44][0].CLK
vga_clk => offset[44][1].CLK
vga_clk => offset[44][2].CLK
vga_clk => offset[44][3].CLK
vga_clk => offset[44][4].CLK
vga_clk => offset[44][5].CLK
vga_clk => offset[44][6].CLK
vga_clk => offset[44][7].CLK
vga_clk => offset[44][8].CLK
vga_clk => offset[44][9].CLK
vga_clk => offset[44][10].CLK
vga_clk => offset[45][0].CLK
vga_clk => offset[45][1].CLK
vga_clk => offset[45][2].CLK
vga_clk => offset[45][3].CLK
vga_clk => offset[45][4].CLK
vga_clk => offset[45][5].CLK
vga_clk => offset[45][6].CLK
vga_clk => offset[45][7].CLK
vga_clk => offset[45][8].CLK
vga_clk => offset[45][9].CLK
vga_clk => offset[45][10].CLK
vga_clk => offset[46][0].CLK
vga_clk => offset[46][1].CLK
vga_clk => offset[46][2].CLK
vga_clk => offset[46][3].CLK
vga_clk => offset[46][4].CLK
vga_clk => offset[46][5].CLK
vga_clk => offset[46][6].CLK
vga_clk => offset[46][7].CLK
vga_clk => offset[46][8].CLK
vga_clk => offset[46][9].CLK
vga_clk => offset[46][10].CLK
vga_clk => offset[47][0].CLK
vga_clk => offset[47][1].CLK
vga_clk => offset[47][2].CLK
vga_clk => offset[47][3].CLK
vga_clk => offset[47][4].CLK
vga_clk => offset[47][5].CLK
vga_clk => offset[47][6].CLK
vga_clk => offset[47][7].CLK
vga_clk => offset[47][8].CLK
vga_clk => offset[47][9].CLK
vga_clk => offset[47][10].CLK
vga_clk => offset[48][0].CLK
vga_clk => offset[48][1].CLK
vga_clk => offset[48][2].CLK
vga_clk => offset[48][3].CLK
vga_clk => offset[48][4].CLK
vga_clk => offset[48][5].CLK
vga_clk => offset[48][6].CLK
vga_clk => offset[48][7].CLK
vga_clk => offset[48][8].CLK
vga_clk => offset[48][9].CLK
vga_clk => offset[48][10].CLK
vga_clk => offset[49][0].CLK
vga_clk => offset[49][1].CLK
vga_clk => offset[49][2].CLK
vga_clk => offset[49][3].CLK
vga_clk => offset[49][4].CLK
vga_clk => offset[49][5].CLK
vga_clk => offset[49][6].CLK
vga_clk => offset[49][7].CLK
vga_clk => offset[49][8].CLK
vga_clk => offset[49][9].CLK
vga_clk => offset[49][10].CLK
vga_clk => offset[50][0].CLK
vga_clk => offset[50][1].CLK
vga_clk => offset[50][2].CLK
vga_clk => offset[50][3].CLK
vga_clk => offset[50][4].CLK
vga_clk => offset[50][5].CLK
vga_clk => offset[50][6].CLK
vga_clk => offset[50][7].CLK
vga_clk => offset[50][8].CLK
vga_clk => offset[50][9].CLK
vga_clk => offset[50][10].CLK
vga_clk => offset[51][0].CLK
vga_clk => offset[51][1].CLK
vga_clk => offset[51][2].CLK
vga_clk => offset[51][3].CLK
vga_clk => offset[51][4].CLK
vga_clk => offset[51][5].CLK
vga_clk => offset[51][6].CLK
vga_clk => offset[51][7].CLK
vga_clk => offset[51][8].CLK
vga_clk => offset[51][9].CLK
vga_clk => offset[51][10].CLK
vga_clk => offset[52][0].CLK
vga_clk => offset[52][1].CLK
vga_clk => offset[52][2].CLK
vga_clk => offset[52][3].CLK
vga_clk => offset[52][4].CLK
vga_clk => offset[52][5].CLK
vga_clk => offset[52][6].CLK
vga_clk => offset[52][7].CLK
vga_clk => offset[52][8].CLK
vga_clk => offset[52][9].CLK
vga_clk => offset[52][10].CLK
vga_clk => my_va[0][0].CLK
vga_clk => my_va[0][1].CLK
vga_clk => my_va[0][2].CLK
vga_clk => my_va[0][3].CLK
vga_clk => my_va[0][4].CLK
vga_clk => my_va[0][5].CLK
vga_clk => my_va[0][6].CLK
vga_clk => my_va[0][7].CLK
vga_clk => my_va[0][8].CLK
vga_clk => my_va[0][9].CLK
vga_clk => my_va[1][0].CLK
vga_clk => my_va[1][1].CLK
vga_clk => my_va[1][2].CLK
vga_clk => my_va[1][3].CLK
vga_clk => my_va[1][4].CLK
vga_clk => my_va[1][5].CLK
vga_clk => my_va[1][6].CLK
vga_clk => my_va[1][7].CLK
vga_clk => my_va[1][8].CLK
vga_clk => my_va[1][9].CLK
vga_clk => my_va[2][0].CLK
vga_clk => my_va[2][1].CLK
vga_clk => my_va[2][2].CLK
vga_clk => my_va[2][3].CLK
vga_clk => my_va[2][4].CLK
vga_clk => my_va[2][5].CLK
vga_clk => my_va[2][6].CLK
vga_clk => my_va[2][7].CLK
vga_clk => my_va[2][8].CLK
vga_clk => my_va[2][9].CLK
vga_clk => my_va[3][0].CLK
vga_clk => my_va[3][1].CLK
vga_clk => my_va[3][2].CLK
vga_clk => my_va[3][3].CLK
vga_clk => my_va[3][4].CLK
vga_clk => my_va[3][5].CLK
vga_clk => my_va[3][6].CLK
vga_clk => my_va[3][7].CLK
vga_clk => my_va[3][8].CLK
vga_clk => my_va[3][9].CLK
vga_clk => my_va[4][0].CLK
vga_clk => my_va[4][1].CLK
vga_clk => my_va[4][2].CLK
vga_clk => my_va[4][3].CLK
vga_clk => my_va[4][4].CLK
vga_clk => my_va[4][5].CLK
vga_clk => my_va[4][6].CLK
vga_clk => my_va[4][7].CLK
vga_clk => my_va[4][8].CLK
vga_clk => my_va[4][9].CLK
vga_clk => my_va[5][0].CLK
vga_clk => my_va[5][1].CLK
vga_clk => my_va[5][2].CLK
vga_clk => my_va[5][3].CLK
vga_clk => my_va[5][4].CLK
vga_clk => my_va[5][5].CLK
vga_clk => my_va[5][6].CLK
vga_clk => my_va[5][7].CLK
vga_clk => my_va[5][8].CLK
vga_clk => my_va[5][9].CLK
vga_clk => my_va[6][0].CLK
vga_clk => my_va[6][1].CLK
vga_clk => my_va[6][2].CLK
vga_clk => my_va[6][3].CLK
vga_clk => my_va[6][4].CLK
vga_clk => my_va[6][5].CLK
vga_clk => my_va[6][6].CLK
vga_clk => my_va[6][7].CLK
vga_clk => my_va[6][8].CLK
vga_clk => my_va[6][9].CLK
vga_clk => my_va[7][0].CLK
vga_clk => my_va[7][1].CLK
vga_clk => my_va[7][2].CLK
vga_clk => my_va[7][3].CLK
vga_clk => my_va[7][4].CLK
vga_clk => my_va[7][5].CLK
vga_clk => my_va[7][6].CLK
vga_clk => my_va[7][7].CLK
vga_clk => my_va[7][8].CLK
vga_clk => my_va[7][9].CLK
vga_clk => my_va[8][0].CLK
vga_clk => my_va[8][1].CLK
vga_clk => my_va[8][2].CLK
vga_clk => my_va[8][3].CLK
vga_clk => my_va[8][4].CLK
vga_clk => my_va[8][5].CLK
vga_clk => my_va[8][6].CLK
vga_clk => my_va[8][7].CLK
vga_clk => my_va[8][8].CLK
vga_clk => my_va[8][9].CLK
vga_clk => my_va[9][0].CLK
vga_clk => my_va[9][1].CLK
vga_clk => my_va[9][2].CLK
vga_clk => my_va[9][3].CLK
vga_clk => my_va[9][4].CLK
vga_clk => my_va[9][5].CLK
vga_clk => my_va[9][6].CLK
vga_clk => my_va[9][7].CLK
vga_clk => my_va[9][8].CLK
vga_clk => my_va[9][9].CLK
vga_clk => my_va[10][0].CLK
vga_clk => my_va[10][1].CLK
vga_clk => my_va[10][2].CLK
vga_clk => my_va[10][3].CLK
vga_clk => my_va[10][4].CLK
vga_clk => my_va[10][5].CLK
vga_clk => my_va[10][6].CLK
vga_clk => my_va[10][7].CLK
vga_clk => my_va[10][8].CLK
vga_clk => my_va[10][9].CLK
vga_clk => my_va[11][0].CLK
vga_clk => my_va[11][1].CLK
vga_clk => my_va[11][2].CLK
vga_clk => my_va[11][3].CLK
vga_clk => my_va[11][4].CLK
vga_clk => my_va[11][5].CLK
vga_clk => my_va[11][6].CLK
vga_clk => my_va[11][7].CLK
vga_clk => my_va[11][8].CLK
vga_clk => my_va[11][9].CLK
vga_clk => my_va[12][0].CLK
vga_clk => my_va[12][1].CLK
vga_clk => my_va[12][2].CLK
vga_clk => my_va[12][3].CLK
vga_clk => my_va[12][4].CLK
vga_clk => my_va[12][5].CLK
vga_clk => my_va[12][6].CLK
vga_clk => my_va[12][7].CLK
vga_clk => my_va[12][8].CLK
vga_clk => my_va[12][9].CLK
vga_clk => my_va[13][0].CLK
vga_clk => my_va[13][1].CLK
vga_clk => my_va[13][2].CLK
vga_clk => my_va[13][3].CLK
vga_clk => my_va[13][4].CLK
vga_clk => my_va[13][5].CLK
vga_clk => my_va[13][6].CLK
vga_clk => my_va[13][7].CLK
vga_clk => my_va[13][8].CLK
vga_clk => my_va[13][9].CLK
vga_clk => my_va[14][0].CLK
vga_clk => my_va[14][1].CLK
vga_clk => my_va[14][2].CLK
vga_clk => my_va[14][3].CLK
vga_clk => my_va[14][4].CLK
vga_clk => my_va[14][5].CLK
vga_clk => my_va[14][6].CLK
vga_clk => my_va[14][7].CLK
vga_clk => my_va[14][8].CLK
vga_clk => my_va[14][9].CLK
vga_clk => my_va[15][0].CLK
vga_clk => my_va[15][1].CLK
vga_clk => my_va[15][2].CLK
vga_clk => my_va[15][3].CLK
vga_clk => my_va[15][4].CLK
vga_clk => my_va[15][5].CLK
vga_clk => my_va[15][6].CLK
vga_clk => my_va[15][7].CLK
vga_clk => my_va[15][8].CLK
vga_clk => my_va[15][9].CLK
vga_clk => my_va[16][0].CLK
vga_clk => my_va[16][1].CLK
vga_clk => my_va[16][2].CLK
vga_clk => my_va[16][3].CLK
vga_clk => my_va[16][4].CLK
vga_clk => my_va[16][5].CLK
vga_clk => my_va[16][6].CLK
vga_clk => my_va[16][7].CLK
vga_clk => my_va[16][8].CLK
vga_clk => my_va[16][9].CLK
vga_clk => my_va[17][0].CLK
vga_clk => my_va[17][1].CLK
vga_clk => my_va[17][2].CLK
vga_clk => my_va[17][3].CLK
vga_clk => my_va[17][4].CLK
vga_clk => my_va[17][5].CLK
vga_clk => my_va[17][6].CLK
vga_clk => my_va[17][7].CLK
vga_clk => my_va[17][8].CLK
vga_clk => my_va[17][9].CLK
vga_clk => my_va[18][0].CLK
vga_clk => my_va[18][1].CLK
vga_clk => my_va[18][2].CLK
vga_clk => my_va[18][3].CLK
vga_clk => my_va[18][4].CLK
vga_clk => my_va[18][5].CLK
vga_clk => my_va[18][6].CLK
vga_clk => my_va[18][7].CLK
vga_clk => my_va[18][8].CLK
vga_clk => my_va[18][9].CLK
vga_clk => my_va[19][0].CLK
vga_clk => my_va[19][1].CLK
vga_clk => my_va[19][2].CLK
vga_clk => my_va[19][3].CLK
vga_clk => my_va[19][4].CLK
vga_clk => my_va[19][5].CLK
vga_clk => my_va[19][6].CLK
vga_clk => my_va[19][7].CLK
vga_clk => my_va[19][8].CLK
vga_clk => my_va[19][9].CLK
vga_clk => my_va[20][0].CLK
vga_clk => my_va[20][1].CLK
vga_clk => my_va[20][2].CLK
vga_clk => my_va[20][3].CLK
vga_clk => my_va[20][4].CLK
vga_clk => my_va[20][5].CLK
vga_clk => my_va[20][6].CLK
vga_clk => my_va[20][7].CLK
vga_clk => my_va[20][8].CLK
vga_clk => my_va[20][9].CLK
vga_clk => my_va[21][0].CLK
vga_clk => my_va[21][1].CLK
vga_clk => my_va[21][2].CLK
vga_clk => my_va[21][3].CLK
vga_clk => my_va[21][4].CLK
vga_clk => my_va[21][5].CLK
vga_clk => my_va[21][6].CLK
vga_clk => my_va[21][7].CLK
vga_clk => my_va[21][8].CLK
vga_clk => my_va[21][9].CLK
vga_clk => my_va[22][0].CLK
vga_clk => my_va[22][1].CLK
vga_clk => my_va[22][2].CLK
vga_clk => my_va[22][3].CLK
vga_clk => my_va[22][4].CLK
vga_clk => my_va[22][5].CLK
vga_clk => my_va[22][6].CLK
vga_clk => my_va[22][7].CLK
vga_clk => my_va[22][8].CLK
vga_clk => my_va[22][9].CLK
vga_clk => my_va[23][0].CLK
vga_clk => my_va[23][1].CLK
vga_clk => my_va[23][2].CLK
vga_clk => my_va[23][3].CLK
vga_clk => my_va[23][4].CLK
vga_clk => my_va[23][5].CLK
vga_clk => my_va[23][6].CLK
vga_clk => my_va[23][7].CLK
vga_clk => my_va[23][8].CLK
vga_clk => my_va[23][9].CLK
vga_clk => my_va[24][0].CLK
vga_clk => my_va[24][1].CLK
vga_clk => my_va[24][2].CLK
vga_clk => my_va[24][3].CLK
vga_clk => my_va[24][4].CLK
vga_clk => my_va[24][5].CLK
vga_clk => my_va[24][6].CLK
vga_clk => my_va[24][7].CLK
vga_clk => my_va[24][8].CLK
vga_clk => my_va[24][9].CLK
vga_clk => my_va[25][0].CLK
vga_clk => my_va[25][1].CLK
vga_clk => my_va[25][2].CLK
vga_clk => my_va[25][3].CLK
vga_clk => my_va[25][4].CLK
vga_clk => my_va[25][5].CLK
vga_clk => my_va[25][6].CLK
vga_clk => my_va[25][7].CLK
vga_clk => my_va[25][8].CLK
vga_clk => my_va[25][9].CLK
vga_clk => my_va[26][0].CLK
vga_clk => my_va[26][1].CLK
vga_clk => my_va[26][2].CLK
vga_clk => my_va[26][3].CLK
vga_clk => my_va[26][4].CLK
vga_clk => my_va[26][5].CLK
vga_clk => my_va[26][6].CLK
vga_clk => my_va[26][7].CLK
vga_clk => my_va[26][8].CLK
vga_clk => my_va[26][9].CLK
vga_clk => my_va[27][0].CLK
vga_clk => my_va[27][1].CLK
vga_clk => my_va[27][2].CLK
vga_clk => my_va[27][3].CLK
vga_clk => my_va[27][4].CLK
vga_clk => my_va[27][5].CLK
vga_clk => my_va[27][6].CLK
vga_clk => my_va[27][7].CLK
vga_clk => my_va[27][8].CLK
vga_clk => my_va[27][9].CLK
vga_clk => my_va[28][0].CLK
vga_clk => my_va[28][1].CLK
vga_clk => my_va[28][2].CLK
vga_clk => my_va[28][3].CLK
vga_clk => my_va[28][4].CLK
vga_clk => my_va[28][5].CLK
vga_clk => my_va[28][6].CLK
vga_clk => my_va[28][7].CLK
vga_clk => my_va[28][8].CLK
vga_clk => my_va[28][9].CLK
vga_clk => my_va[29][0].CLK
vga_clk => my_va[29][1].CLK
vga_clk => my_va[29][2].CLK
vga_clk => my_va[29][3].CLK
vga_clk => my_va[29][4].CLK
vga_clk => my_va[29][5].CLK
vga_clk => my_va[29][6].CLK
vga_clk => my_va[29][7].CLK
vga_clk => my_va[29][8].CLK
vga_clk => my_va[29][9].CLK
vga_clk => my_va[30][0].CLK
vga_clk => my_va[30][1].CLK
vga_clk => my_va[30][2].CLK
vga_clk => my_va[30][3].CLK
vga_clk => my_va[30][4].CLK
vga_clk => my_va[30][5].CLK
vga_clk => my_va[30][6].CLK
vga_clk => my_va[30][7].CLK
vga_clk => my_va[30][8].CLK
vga_clk => my_va[30][9].CLK
vga_clk => my_va[31][0].CLK
vga_clk => my_va[31][1].CLK
vga_clk => my_va[31][2].CLK
vga_clk => my_va[31][3].CLK
vga_clk => my_va[31][4].CLK
vga_clk => my_va[31][5].CLK
vga_clk => my_va[31][6].CLK
vga_clk => my_va[31][7].CLK
vga_clk => my_va[31][8].CLK
vga_clk => my_va[31][9].CLK
vga_clk => my_va[32][0].CLK
vga_clk => my_va[32][1].CLK
vga_clk => my_va[32][2].CLK
vga_clk => my_va[32][3].CLK
vga_clk => my_va[32][4].CLK
vga_clk => my_va[32][5].CLK
vga_clk => my_va[32][6].CLK
vga_clk => my_va[32][7].CLK
vga_clk => my_va[32][8].CLK
vga_clk => my_va[32][9].CLK
vga_clk => my_va[33][0].CLK
vga_clk => my_va[33][1].CLK
vga_clk => my_va[33][2].CLK
vga_clk => my_va[33][3].CLK
vga_clk => my_va[33][4].CLK
vga_clk => my_va[33][5].CLK
vga_clk => my_va[33][6].CLK
vga_clk => my_va[33][7].CLK
vga_clk => my_va[33][8].CLK
vga_clk => my_va[33][9].CLK
vga_clk => my_va[34][0].CLK
vga_clk => my_va[34][1].CLK
vga_clk => my_va[34][2].CLK
vga_clk => my_va[34][3].CLK
vga_clk => my_va[34][4].CLK
vga_clk => my_va[34][5].CLK
vga_clk => my_va[34][6].CLK
vga_clk => my_va[34][7].CLK
vga_clk => my_va[34][8].CLK
vga_clk => my_va[34][9].CLK
vga_clk => my_va[35][0].CLK
vga_clk => my_va[35][1].CLK
vga_clk => my_va[35][2].CLK
vga_clk => my_va[35][3].CLK
vga_clk => my_va[35][4].CLK
vga_clk => my_va[35][5].CLK
vga_clk => my_va[35][6].CLK
vga_clk => my_va[35][7].CLK
vga_clk => my_va[35][8].CLK
vga_clk => my_va[35][9].CLK
vga_clk => my_va[36][0].CLK
vga_clk => my_va[36][1].CLK
vga_clk => my_va[36][2].CLK
vga_clk => my_va[36][3].CLK
vga_clk => my_va[36][4].CLK
vga_clk => my_va[36][5].CLK
vga_clk => my_va[36][6].CLK
vga_clk => my_va[36][7].CLK
vga_clk => my_va[36][8].CLK
vga_clk => my_va[36][9].CLK
vga_clk => my_va[37][0].CLK
vga_clk => my_va[37][1].CLK
vga_clk => my_va[37][2].CLK
vga_clk => my_va[37][3].CLK
vga_clk => my_va[37][4].CLK
vga_clk => my_va[37][5].CLK
vga_clk => my_va[37][6].CLK
vga_clk => my_va[37][7].CLK
vga_clk => my_va[37][8].CLK
vga_clk => my_va[37][9].CLK
vga_clk => my_va[38][0].CLK
vga_clk => my_va[38][1].CLK
vga_clk => my_va[38][2].CLK
vga_clk => my_va[38][3].CLK
vga_clk => my_va[38][4].CLK
vga_clk => my_va[38][5].CLK
vga_clk => my_va[38][6].CLK
vga_clk => my_va[38][7].CLK
vga_clk => my_va[38][8].CLK
vga_clk => my_va[38][9].CLK
vga_clk => my_va[39][0].CLK
vga_clk => my_va[39][1].CLK
vga_clk => my_va[39][2].CLK
vga_clk => my_va[39][3].CLK
vga_clk => my_va[39][4].CLK
vga_clk => my_va[39][5].CLK
vga_clk => my_va[39][6].CLK
vga_clk => my_va[39][7].CLK
vga_clk => my_va[39][8].CLK
vga_clk => my_va[39][9].CLK
vga_clk => my_va[40][0].CLK
vga_clk => my_va[40][1].CLK
vga_clk => my_va[40][2].CLK
vga_clk => my_va[40][3].CLK
vga_clk => my_va[40][4].CLK
vga_clk => my_va[40][5].CLK
vga_clk => my_va[40][6].CLK
vga_clk => my_va[40][7].CLK
vga_clk => my_va[40][8].CLK
vga_clk => my_va[40][9].CLK
vga_clk => my_va[41][0].CLK
vga_clk => my_va[41][1].CLK
vga_clk => my_va[41][2].CLK
vga_clk => my_va[41][3].CLK
vga_clk => my_va[41][4].CLK
vga_clk => my_va[41][5].CLK
vga_clk => my_va[41][6].CLK
vga_clk => my_va[41][7].CLK
vga_clk => my_va[41][8].CLK
vga_clk => my_va[41][9].CLK
vga_clk => my_va[42][0].CLK
vga_clk => my_va[42][1].CLK
vga_clk => my_va[42][2].CLK
vga_clk => my_va[42][3].CLK
vga_clk => my_va[42][4].CLK
vga_clk => my_va[42][5].CLK
vga_clk => my_va[42][6].CLK
vga_clk => my_va[42][7].CLK
vga_clk => my_va[42][8].CLK
vga_clk => my_va[42][9].CLK
vga_clk => my_va[43][0].CLK
vga_clk => my_va[43][1].CLK
vga_clk => my_va[43][2].CLK
vga_clk => my_va[43][3].CLK
vga_clk => my_va[43][4].CLK
vga_clk => my_va[43][5].CLK
vga_clk => my_va[43][6].CLK
vga_clk => my_va[43][7].CLK
vga_clk => my_va[43][8].CLK
vga_clk => my_va[43][9].CLK
vga_clk => my_va[44][0].CLK
vga_clk => my_va[44][1].CLK
vga_clk => my_va[44][2].CLK
vga_clk => my_va[44][3].CLK
vga_clk => my_va[44][4].CLK
vga_clk => my_va[44][5].CLK
vga_clk => my_va[44][6].CLK
vga_clk => my_va[44][7].CLK
vga_clk => my_va[44][8].CLK
vga_clk => my_va[44][9].CLK
vga_clk => my_va[45][0].CLK
vga_clk => my_va[45][1].CLK
vga_clk => my_va[45][2].CLK
vga_clk => my_va[45][3].CLK
vga_clk => my_va[45][4].CLK
vga_clk => my_va[45][5].CLK
vga_clk => my_va[45][6].CLK
vga_clk => my_va[45][7].CLK
vga_clk => my_va[45][8].CLK
vga_clk => my_va[45][9].CLK
vga_clk => my_va[46][0].CLK
vga_clk => my_va[46][1].CLK
vga_clk => my_va[46][2].CLK
vga_clk => my_va[46][3].CLK
vga_clk => my_va[46][4].CLK
vga_clk => my_va[46][5].CLK
vga_clk => my_va[46][6].CLK
vga_clk => my_va[46][7].CLK
vga_clk => my_va[46][8].CLK
vga_clk => my_va[46][9].CLK
vga_clk => my_va[47][0].CLK
vga_clk => my_va[47][1].CLK
vga_clk => my_va[47][2].CLK
vga_clk => my_va[47][3].CLK
vga_clk => my_va[47][4].CLK
vga_clk => my_va[47][5].CLK
vga_clk => my_va[47][6].CLK
vga_clk => my_va[47][7].CLK
vga_clk => my_va[47][8].CLK
vga_clk => my_va[47][9].CLK
vga_clk => my_va[48][0].CLK
vga_clk => my_va[48][1].CLK
vga_clk => my_va[48][2].CLK
vga_clk => my_va[48][3].CLK
vga_clk => my_va[48][4].CLK
vga_clk => my_va[48][5].CLK
vga_clk => my_va[48][6].CLK
vga_clk => my_va[48][7].CLK
vga_clk => my_va[48][8].CLK
vga_clk => my_va[48][9].CLK
vga_clk => my_va[49][0].CLK
vga_clk => my_va[49][1].CLK
vga_clk => my_va[49][2].CLK
vga_clk => my_va[49][3].CLK
vga_clk => my_va[49][4].CLK
vga_clk => my_va[49][5].CLK
vga_clk => my_va[49][6].CLK
vga_clk => my_va[49][7].CLK
vga_clk => my_va[49][8].CLK
vga_clk => my_va[49][9].CLK
vga_clk => my_va[50][0].CLK
vga_clk => my_va[50][1].CLK
vga_clk => my_va[50][2].CLK
vga_clk => my_va[50][3].CLK
vga_clk => my_va[50][4].CLK
vga_clk => my_va[50][5].CLK
vga_clk => my_va[50][6].CLK
vga_clk => my_va[50][7].CLK
vga_clk => my_va[50][8].CLK
vga_clk => my_va[50][9].CLK
vga_clk => my_va[51][0].CLK
vga_clk => my_va[51][1].CLK
vga_clk => my_va[51][2].CLK
vga_clk => my_va[51][3].CLK
vga_clk => my_va[51][4].CLK
vga_clk => my_va[51][5].CLK
vga_clk => my_va[51][6].CLK
vga_clk => my_va[51][7].CLK
vga_clk => my_va[51][8].CLK
vga_clk => my_va[51][9].CLK
vga_clk => my_va[52][0].CLK
vga_clk => my_va[52][1].CLK
vga_clk => my_va[52][2].CLK
vga_clk => my_va[52][3].CLK
vga_clk => my_va[52][4].CLK
vga_clk => my_va[52][5].CLK
vga_clk => my_va[52][6].CLK
vga_clk => my_va[52][7].CLK
vga_clk => my_va[52][8].CLK
vga_clk => my_va[52][9].CLK
vga_clk => velocity_mem[0][0].CLK
vga_clk => velocity_mem[0][1].CLK
vga_clk => velocity_mem[1][0].CLK
vga_clk => velocity_mem[1][1].CLK
vga_clk => velocity_mem[2][0].CLK
vga_clk => velocity_mem[2][1].CLK
vga_clk => velocity_mem[3][0].CLK
vga_clk => velocity_mem[3][1].CLK
vga_clk => velocity_mem[4][0].CLK
vga_clk => velocity_mem[4][1].CLK
vga_clk => velocity_mem[5][0].CLK
vga_clk => velocity_mem[5][1].CLK
vga_clk => velocity_mem[6][0].CLK
vga_clk => velocity_mem[6][1].CLK
vga_clk => velocity_mem[7][0].CLK
vga_clk => velocity_mem[7][1].CLK
vga_clk => velocity_mem[8][0].CLK
vga_clk => velocity_mem[8][1].CLK
vga_clk => velocity_mem[9][0].CLK
vga_clk => velocity_mem[9][1].CLK
vga_clk => velocity_mem[10][0].CLK
vga_clk => velocity_mem[10][1].CLK
vga_clk => velocity_mem[11][0].CLK
vga_clk => velocity_mem[11][1].CLK
vga_clk => velocity_mem[12][0].CLK
vga_clk => velocity_mem[12][1].CLK
vga_clk => velocity_mem[13][0].CLK
vga_clk => velocity_mem[13][1].CLK
vga_clk => velocity_mem[14][0].CLK
vga_clk => velocity_mem[14][1].CLK
vga_clk => velocity_mem[15][0].CLK
vga_clk => velocity_mem[15][1].CLK
vga_clk => velocity_mem[16][0].CLK
vga_clk => velocity_mem[16][1].CLK
vga_clk => velocity_mem[17][0].CLK
vga_clk => velocity_mem[17][1].CLK
vga_clk => velocity_mem[18][0].CLK
vga_clk => velocity_mem[18][1].CLK
vga_clk => velocity_mem[19][0].CLK
vga_clk => velocity_mem[19][1].CLK
vga_clk => velocity_mem[20][0].CLK
vga_clk => velocity_mem[20][1].CLK
vga_clk => velocity_mem[21][0].CLK
vga_clk => velocity_mem[21][1].CLK
vga_clk => velocity_mem[22][0].CLK
vga_clk => velocity_mem[22][1].CLK
vga_clk => velocity_mem[23][0].CLK
vga_clk => velocity_mem[23][1].CLK
vga_clk => velocity_mem[24][0].CLK
vga_clk => velocity_mem[24][1].CLK
vga_clk => velocity_mem[25][0].CLK
vga_clk => velocity_mem[25][1].CLK
vga_clk => velocity_mem[26][0].CLK
vga_clk => velocity_mem[26][1].CLK
vga_clk => velocity_mem[27][0].CLK
vga_clk => velocity_mem[27][1].CLK
vga_clk => velocity_mem[28][0].CLK
vga_clk => velocity_mem[28][1].CLK
vga_clk => velocity_mem[29][0].CLK
vga_clk => velocity_mem[29][1].CLK
vga_clk => velocity_mem[30][0].CLK
vga_clk => velocity_mem[30][1].CLK
vga_clk => velocity_mem[31][0].CLK
vga_clk => velocity_mem[31][1].CLK
vga_clk => velocity_mem[32][0].CLK
vga_clk => velocity_mem[32][1].CLK
vga_clk => velocity_mem[33][0].CLK
vga_clk => velocity_mem[33][1].CLK
vga_clk => velocity_mem[34][0].CLK
vga_clk => velocity_mem[34][1].CLK
vga_clk => velocity_mem[35][0].CLK
vga_clk => velocity_mem[35][1].CLK
vga_clk => velocity_mem[36][0].CLK
vga_clk => velocity_mem[36][1].CLK
vga_clk => velocity_mem[37][0].CLK
vga_clk => velocity_mem[37][1].CLK
vga_clk => velocity_mem[38][0].CLK
vga_clk => velocity_mem[38][1].CLK
vga_clk => velocity_mem[39][0].CLK
vga_clk => velocity_mem[39][1].CLK
vga_clk => velocity_mem[40][0].CLK
vga_clk => velocity_mem[40][1].CLK
vga_clk => velocity_mem[41][0].CLK
vga_clk => velocity_mem[41][1].CLK
vga_clk => velocity_mem[42][0].CLK
vga_clk => velocity_mem[42][1].CLK
vga_clk => velocity_mem[43][0].CLK
vga_clk => velocity_mem[43][1].CLK
vga_clk => velocity_mem[44][0].CLK
vga_clk => velocity_mem[44][1].CLK
vga_clk => velocity_mem[45][0].CLK
vga_clk => velocity_mem[45][1].CLK
vga_clk => velocity_mem[46][0].CLK
vga_clk => velocity_mem[46][1].CLK
vga_clk => velocity_mem[47][0].CLK
vga_clk => velocity_mem[47][1].CLK
vga_clk => velocity_mem[48][0].CLK
vga_clk => velocity_mem[48][1].CLK
vga_clk => velocity_mem[49][0].CLK
vga_clk => velocity_mem[49][1].CLK
vga_clk => velocity_mem[50][0].CLK
vga_clk => velocity_mem[50][1].CLK
vga_clk => velocity_mem[51][0].CLK
vga_clk => velocity_mem[51][1].CLK
vga_clk => velocity_mem[52][0].CLK
vga_clk => velocity_mem[52][1].CLK
vga_clk => vel_count[0].CLK
vga_clk => vel_count[1].CLK
vga_clk => vel_count[2].CLK
vga_clk => vel_count[3].CLK
vga_clk => vel_count[4].CLK
vga_clk => vel_count[5].CLK
vga_clk => video_mem[0][0].CLK
vga_clk => video_mem[0][1].CLK
vga_clk => video_mem[0][2].CLK
vga_clk => video_mem[0][3].CLK
vga_clk => video_mem[0][4].CLK
vga_clk => video_mem[0][5].CLK
vga_clk => video_mem[0][6].CLK
vga_clk => video_mem[0][7].CLK
vga_clk => video_mem[1][0].CLK
vga_clk => video_mem[1][1].CLK
vga_clk => video_mem[1][2].CLK
vga_clk => video_mem[1][3].CLK
vga_clk => video_mem[1][4].CLK
vga_clk => video_mem[1][5].CLK
vga_clk => video_mem[1][6].CLK
vga_clk => video_mem[1][7].CLK
vga_clk => video_mem[2][0].CLK
vga_clk => video_mem[2][1].CLK
vga_clk => video_mem[2][2].CLK
vga_clk => video_mem[2][3].CLK
vga_clk => video_mem[2][4].CLK
vga_clk => video_mem[2][5].CLK
vga_clk => video_mem[2][6].CLK
vga_clk => video_mem[2][7].CLK
vga_clk => video_mem[3][0].CLK
vga_clk => video_mem[3][1].CLK
vga_clk => video_mem[3][2].CLK
vga_clk => video_mem[3][3].CLK
vga_clk => video_mem[3][4].CLK
vga_clk => video_mem[3][5].CLK
vga_clk => video_mem[3][6].CLK
vga_clk => video_mem[3][7].CLK
vga_clk => video_mem[4][0].CLK
vga_clk => video_mem[4][1].CLK
vga_clk => video_mem[4][2].CLK
vga_clk => video_mem[4][3].CLK
vga_clk => video_mem[4][4].CLK
vga_clk => video_mem[4][5].CLK
vga_clk => video_mem[4][6].CLK
vga_clk => video_mem[4][7].CLK
vga_clk => video_mem[5][0].CLK
vga_clk => video_mem[5][1].CLK
vga_clk => video_mem[5][2].CLK
vga_clk => video_mem[5][3].CLK
vga_clk => video_mem[5][4].CLK
vga_clk => video_mem[5][5].CLK
vga_clk => video_mem[5][6].CLK
vga_clk => video_mem[5][7].CLK
vga_clk => video_mem[6][0].CLK
vga_clk => video_mem[6][1].CLK
vga_clk => video_mem[6][2].CLK
vga_clk => video_mem[6][3].CLK
vga_clk => video_mem[6][4].CLK
vga_clk => video_mem[6][5].CLK
vga_clk => video_mem[6][6].CLK
vga_clk => video_mem[6][7].CLK
vga_clk => video_mem[7][0].CLK
vga_clk => video_mem[7][1].CLK
vga_clk => video_mem[7][2].CLK
vga_clk => video_mem[7][3].CLK
vga_clk => video_mem[7][4].CLK
vga_clk => video_mem[7][5].CLK
vga_clk => video_mem[7][6].CLK
vga_clk => video_mem[7][7].CLK
vga_clk => video_mem[8][0].CLK
vga_clk => video_mem[8][1].CLK
vga_clk => video_mem[8][2].CLK
vga_clk => video_mem[8][3].CLK
vga_clk => video_mem[8][4].CLK
vga_clk => video_mem[8][5].CLK
vga_clk => video_mem[8][6].CLK
vga_clk => video_mem[8][7].CLK
vga_clk => video_mem[9][0].CLK
vga_clk => video_mem[9][1].CLK
vga_clk => video_mem[9][2].CLK
vga_clk => video_mem[9][3].CLK
vga_clk => video_mem[9][4].CLK
vga_clk => video_mem[9][5].CLK
vga_clk => video_mem[9][6].CLK
vga_clk => video_mem[9][7].CLK
vga_clk => video_mem[10][0].CLK
vga_clk => video_mem[10][1].CLK
vga_clk => video_mem[10][2].CLK
vga_clk => video_mem[10][3].CLK
vga_clk => video_mem[10][4].CLK
vga_clk => video_mem[10][5].CLK
vga_clk => video_mem[10][6].CLK
vga_clk => video_mem[10][7].CLK
vga_clk => video_mem[11][0].CLK
vga_clk => video_mem[11][1].CLK
vga_clk => video_mem[11][2].CLK
vga_clk => video_mem[11][3].CLK
vga_clk => video_mem[11][4].CLK
vga_clk => video_mem[11][5].CLK
vga_clk => video_mem[11][6].CLK
vga_clk => video_mem[11][7].CLK
vga_clk => video_mem[12][0].CLK
vga_clk => video_mem[12][1].CLK
vga_clk => video_mem[12][2].CLK
vga_clk => video_mem[12][3].CLK
vga_clk => video_mem[12][4].CLK
vga_clk => video_mem[12][5].CLK
vga_clk => video_mem[12][6].CLK
vga_clk => video_mem[12][7].CLK
vga_clk => video_mem[13][0].CLK
vga_clk => video_mem[13][1].CLK
vga_clk => video_mem[13][2].CLK
vga_clk => video_mem[13][3].CLK
vga_clk => video_mem[13][4].CLK
vga_clk => video_mem[13][5].CLK
vga_clk => video_mem[13][6].CLK
vga_clk => video_mem[13][7].CLK
vga_clk => video_mem[14][0].CLK
vga_clk => video_mem[14][1].CLK
vga_clk => video_mem[14][2].CLK
vga_clk => video_mem[14][3].CLK
vga_clk => video_mem[14][4].CLK
vga_clk => video_mem[14][5].CLK
vga_clk => video_mem[14][6].CLK
vga_clk => video_mem[14][7].CLK
vga_clk => video_mem[15][0].CLK
vga_clk => video_mem[15][1].CLK
vga_clk => video_mem[15][2].CLK
vga_clk => video_mem[15][3].CLK
vga_clk => video_mem[15][4].CLK
vga_clk => video_mem[15][5].CLK
vga_clk => video_mem[15][6].CLK
vga_clk => video_mem[15][7].CLK
vga_clk => video_mem[16][0].CLK
vga_clk => video_mem[16][1].CLK
vga_clk => video_mem[16][2].CLK
vga_clk => video_mem[16][3].CLK
vga_clk => video_mem[16][4].CLK
vga_clk => video_mem[16][5].CLK
vga_clk => video_mem[16][6].CLK
vga_clk => video_mem[16][7].CLK
vga_clk => video_mem[17][0].CLK
vga_clk => video_mem[17][1].CLK
vga_clk => video_mem[17][2].CLK
vga_clk => video_mem[17][3].CLK
vga_clk => video_mem[17][4].CLK
vga_clk => video_mem[17][5].CLK
vga_clk => video_mem[17][6].CLK
vga_clk => video_mem[17][7].CLK
vga_clk => video_mem[18][0].CLK
vga_clk => video_mem[18][1].CLK
vga_clk => video_mem[18][2].CLK
vga_clk => video_mem[18][3].CLK
vga_clk => video_mem[18][4].CLK
vga_clk => video_mem[18][5].CLK
vga_clk => video_mem[18][6].CLK
vga_clk => video_mem[18][7].CLK
vga_clk => video_mem[19][0].CLK
vga_clk => video_mem[19][1].CLK
vga_clk => video_mem[19][2].CLK
vga_clk => video_mem[19][3].CLK
vga_clk => video_mem[19][4].CLK
vga_clk => video_mem[19][5].CLK
vga_clk => video_mem[19][6].CLK
vga_clk => video_mem[19][7].CLK
vga_clk => video_mem[20][0].CLK
vga_clk => video_mem[20][1].CLK
vga_clk => video_mem[20][2].CLK
vga_clk => video_mem[20][3].CLK
vga_clk => video_mem[20][4].CLK
vga_clk => video_mem[20][5].CLK
vga_clk => video_mem[20][6].CLK
vga_clk => video_mem[20][7].CLK
vga_clk => video_mem[21][0].CLK
vga_clk => video_mem[21][1].CLK
vga_clk => video_mem[21][2].CLK
vga_clk => video_mem[21][3].CLK
vga_clk => video_mem[21][4].CLK
vga_clk => video_mem[21][5].CLK
vga_clk => video_mem[21][6].CLK
vga_clk => video_mem[21][7].CLK
vga_clk => video_mem[22][0].CLK
vga_clk => video_mem[22][1].CLK
vga_clk => video_mem[22][2].CLK
vga_clk => video_mem[22][3].CLK
vga_clk => video_mem[22][4].CLK
vga_clk => video_mem[22][5].CLK
vga_clk => video_mem[22][6].CLK
vga_clk => video_mem[22][7].CLK
vga_clk => video_mem[23][0].CLK
vga_clk => video_mem[23][1].CLK
vga_clk => video_mem[23][2].CLK
vga_clk => video_mem[23][3].CLK
vga_clk => video_mem[23][4].CLK
vga_clk => video_mem[23][5].CLK
vga_clk => video_mem[23][6].CLK
vga_clk => video_mem[23][7].CLK
vga_clk => video_mem[24][0].CLK
vga_clk => video_mem[24][1].CLK
vga_clk => video_mem[24][2].CLK
vga_clk => video_mem[24][3].CLK
vga_clk => video_mem[24][4].CLK
vga_clk => video_mem[24][5].CLK
vga_clk => video_mem[24][6].CLK
vga_clk => video_mem[24][7].CLK
vga_clk => video_mem[25][0].CLK
vga_clk => video_mem[25][1].CLK
vga_clk => video_mem[25][2].CLK
vga_clk => video_mem[25][3].CLK
vga_clk => video_mem[25][4].CLK
vga_clk => video_mem[25][5].CLK
vga_clk => video_mem[25][6].CLK
vga_clk => video_mem[25][7].CLK
vga_clk => video_mem[26][0].CLK
vga_clk => video_mem[26][1].CLK
vga_clk => video_mem[26][2].CLK
vga_clk => video_mem[26][3].CLK
vga_clk => video_mem[26][4].CLK
vga_clk => video_mem[26][5].CLK
vga_clk => video_mem[26][6].CLK
vga_clk => video_mem[26][7].CLK
vga_clk => video_mem[27][0].CLK
vga_clk => video_mem[27][1].CLK
vga_clk => video_mem[27][2].CLK
vga_clk => video_mem[27][3].CLK
vga_clk => video_mem[27][4].CLK
vga_clk => video_mem[27][5].CLK
vga_clk => video_mem[27][6].CLK
vga_clk => video_mem[27][7].CLK
vga_clk => video_mem[28][0].CLK
vga_clk => video_mem[28][1].CLK
vga_clk => video_mem[28][2].CLK
vga_clk => video_mem[28][3].CLK
vga_clk => video_mem[28][4].CLK
vga_clk => video_mem[28][5].CLK
vga_clk => video_mem[28][6].CLK
vga_clk => video_mem[28][7].CLK
vga_clk => video_mem[29][0].CLK
vga_clk => video_mem[29][1].CLK
vga_clk => video_mem[29][2].CLK
vga_clk => video_mem[29][3].CLK
vga_clk => video_mem[29][4].CLK
vga_clk => video_mem[29][5].CLK
vga_clk => video_mem[29][6].CLK
vga_clk => video_mem[29][7].CLK
vga_clk => video_mem[30][0].CLK
vga_clk => video_mem[30][1].CLK
vga_clk => video_mem[30][2].CLK
vga_clk => video_mem[30][3].CLK
vga_clk => video_mem[30][4].CLK
vga_clk => video_mem[30][5].CLK
vga_clk => video_mem[30][6].CLK
vga_clk => video_mem[30][7].CLK
vga_clk => video_mem[31][0].CLK
vga_clk => video_mem[31][1].CLK
vga_clk => video_mem[31][2].CLK
vga_clk => video_mem[31][3].CLK
vga_clk => video_mem[31][4].CLK
vga_clk => video_mem[31][5].CLK
vga_clk => video_mem[31][6].CLK
vga_clk => video_mem[31][7].CLK
vga_clk => video_mem[32][0].CLK
vga_clk => video_mem[32][1].CLK
vga_clk => video_mem[32][2].CLK
vga_clk => video_mem[32][3].CLK
vga_clk => video_mem[32][4].CLK
vga_clk => video_mem[32][5].CLK
vga_clk => video_mem[32][6].CLK
vga_clk => video_mem[32][7].CLK
vga_clk => video_mem[33][0].CLK
vga_clk => video_mem[33][1].CLK
vga_clk => video_mem[33][2].CLK
vga_clk => video_mem[33][3].CLK
vga_clk => video_mem[33][4].CLK
vga_clk => video_mem[33][5].CLK
vga_clk => video_mem[33][6].CLK
vga_clk => video_mem[33][7].CLK
vga_clk => video_mem[34][0].CLK
vga_clk => video_mem[34][1].CLK
vga_clk => video_mem[34][2].CLK
vga_clk => video_mem[34][3].CLK
vga_clk => video_mem[34][4].CLK
vga_clk => video_mem[34][5].CLK
vga_clk => video_mem[34][6].CLK
vga_clk => video_mem[34][7].CLK
vga_clk => video_mem[35][0].CLK
vga_clk => video_mem[35][1].CLK
vga_clk => video_mem[35][2].CLK
vga_clk => video_mem[35][3].CLK
vga_clk => video_mem[35][4].CLK
vga_clk => video_mem[35][5].CLK
vga_clk => video_mem[35][6].CLK
vga_clk => video_mem[35][7].CLK
vga_clk => video_mem[36][0].CLK
vga_clk => video_mem[36][1].CLK
vga_clk => video_mem[36][2].CLK
vga_clk => video_mem[36][3].CLK
vga_clk => video_mem[36][4].CLK
vga_clk => video_mem[36][5].CLK
vga_clk => video_mem[36][6].CLK
vga_clk => video_mem[36][7].CLK
vga_clk => video_mem[37][0].CLK
vga_clk => video_mem[37][1].CLK
vga_clk => video_mem[37][2].CLK
vga_clk => video_mem[37][3].CLK
vga_clk => video_mem[37][4].CLK
vga_clk => video_mem[37][5].CLK
vga_clk => video_mem[37][6].CLK
vga_clk => video_mem[37][7].CLK
vga_clk => video_mem[38][0].CLK
vga_clk => video_mem[38][1].CLK
vga_clk => video_mem[38][2].CLK
vga_clk => video_mem[38][3].CLK
vga_clk => video_mem[38][4].CLK
vga_clk => video_mem[38][5].CLK
vga_clk => video_mem[38][6].CLK
vga_clk => video_mem[38][7].CLK
vga_clk => video_mem[39][0].CLK
vga_clk => video_mem[39][1].CLK
vga_clk => video_mem[39][2].CLK
vga_clk => video_mem[39][3].CLK
vga_clk => video_mem[39][4].CLK
vga_clk => video_mem[39][5].CLK
vga_clk => video_mem[39][6].CLK
vga_clk => video_mem[39][7].CLK
vga_clk => video_mem[40][0].CLK
vga_clk => video_mem[40][1].CLK
vga_clk => video_mem[40][2].CLK
vga_clk => video_mem[40][3].CLK
vga_clk => video_mem[40][4].CLK
vga_clk => video_mem[40][5].CLK
vga_clk => video_mem[40][6].CLK
vga_clk => video_mem[40][7].CLK
vga_clk => video_mem[41][0].CLK
vga_clk => video_mem[41][1].CLK
vga_clk => video_mem[41][2].CLK
vga_clk => video_mem[41][3].CLK
vga_clk => video_mem[41][4].CLK
vga_clk => video_mem[41][5].CLK
vga_clk => video_mem[41][6].CLK
vga_clk => video_mem[41][7].CLK
vga_clk => video_mem[42][0].CLK
vga_clk => video_mem[42][1].CLK
vga_clk => video_mem[42][2].CLK
vga_clk => video_mem[42][3].CLK
vga_clk => video_mem[42][4].CLK
vga_clk => video_mem[42][5].CLK
vga_clk => video_mem[42][6].CLK
vga_clk => video_mem[42][7].CLK
vga_clk => video_mem[43][0].CLK
vga_clk => video_mem[43][1].CLK
vga_clk => video_mem[43][2].CLK
vga_clk => video_mem[43][3].CLK
vga_clk => video_mem[43][4].CLK
vga_clk => video_mem[43][5].CLK
vga_clk => video_mem[43][6].CLK
vga_clk => video_mem[43][7].CLK
vga_clk => video_mem[44][0].CLK
vga_clk => video_mem[44][1].CLK
vga_clk => video_mem[44][2].CLK
vga_clk => video_mem[44][3].CLK
vga_clk => video_mem[44][4].CLK
vga_clk => video_mem[44][5].CLK
vga_clk => video_mem[44][6].CLK
vga_clk => video_mem[44][7].CLK
vga_clk => video_mem[45][0].CLK
vga_clk => video_mem[45][1].CLK
vga_clk => video_mem[45][2].CLK
vga_clk => video_mem[45][3].CLK
vga_clk => video_mem[45][4].CLK
vga_clk => video_mem[45][5].CLK
vga_clk => video_mem[45][6].CLK
vga_clk => video_mem[45][7].CLK
vga_clk => video_mem[46][0].CLK
vga_clk => video_mem[46][1].CLK
vga_clk => video_mem[46][2].CLK
vga_clk => video_mem[46][3].CLK
vga_clk => video_mem[46][4].CLK
vga_clk => video_mem[46][5].CLK
vga_clk => video_mem[46][6].CLK
vga_clk => video_mem[46][7].CLK
vga_clk => video_mem[47][0].CLK
vga_clk => video_mem[47][1].CLK
vga_clk => video_mem[47][2].CLK
vga_clk => video_mem[47][3].CLK
vga_clk => video_mem[47][4].CLK
vga_clk => video_mem[47][5].CLK
vga_clk => video_mem[47][6].CLK
vga_clk => video_mem[47][7].CLK
vga_clk => video_mem[48][0].CLK
vga_clk => video_mem[48][1].CLK
vga_clk => video_mem[48][2].CLK
vga_clk => video_mem[48][3].CLK
vga_clk => video_mem[48][4].CLK
vga_clk => video_mem[48][5].CLK
vga_clk => video_mem[48][6].CLK
vga_clk => video_mem[48][7].CLK
vga_clk => video_mem[49][0].CLK
vga_clk => video_mem[49][1].CLK
vga_clk => video_mem[49][2].CLK
vga_clk => video_mem[49][3].CLK
vga_clk => video_mem[49][4].CLK
vga_clk => video_mem[49][5].CLK
vga_clk => video_mem[49][6].CLK
vga_clk => video_mem[49][7].CLK
vga_clk => video_mem[50][0].CLK
vga_clk => video_mem[50][1].CLK
vga_clk => video_mem[50][2].CLK
vga_clk => video_mem[50][3].CLK
vga_clk => video_mem[50][4].CLK
vga_clk => video_mem[50][5].CLK
vga_clk => video_mem[50][6].CLK
vga_clk => video_mem[50][7].CLK
vga_clk => video_mem[51][0].CLK
vga_clk => video_mem[51][1].CLK
vga_clk => video_mem[51][2].CLK
vga_clk => video_mem[51][3].CLK
vga_clk => video_mem[51][4].CLK
vga_clk => video_mem[51][5].CLK
vga_clk => video_mem[51][6].CLK
vga_clk => video_mem[51][7].CLK
vga_clk => video_mem[52][0].CLK
vga_clk => video_mem[52][1].CLK
vga_clk => video_mem[52][2].CLK
vga_clk => video_mem[52][3].CLK
vga_clk => video_mem[52][4].CLK
vga_clk => video_mem[52][5].CLK
vga_clk => video_mem[52][6].CLK
vga_clk => video_mem[52][7].CLK
vga_clk => reset_addr[0].CLK
vga_clk => reset_addr[1].CLK
vga_clk => reset_addr[2].CLK
vga_clk => reset_addr[3].CLK
vga_clk => reset_addr[4].CLK
vga_clk => reset_addr[5].CLK
vga_clk => miss_count[0]~reg0.CLK
vga_clk => miss_count[1]~reg0.CLK
vga_clk => miss_count[2]~reg0.CLK
vga_clk => miss_count[3]~reg0.CLK
vga_clk => miss_count[4]~reg0.CLK
vga_clk => miss_count[5]~reg0.CLK
vga_clk => miss_count[6]~reg0.CLK
vga_clk => miss_count[7]~reg0.CLK
vga_clk => miss_count[8]~reg0.CLK
vga_clk => miss_count[9]~reg0.CLK
vga_clk => miss_count[10]~reg0.CLK
vga_clk => miss_count[11]~reg0.CLK
vga_clk => miss_count[12]~reg0.CLK
vga_clk => miss_count[13]~reg0.CLK
vga_clk => hit_count[0]~reg0.CLK
vga_clk => hit_count[1]~reg0.CLK
vga_clk => hit_count[2]~reg0.CLK
vga_clk => hit_count[3]~reg0.CLK
vga_clk => hit_count[4]~reg0.CLK
vga_clk => hit_count[5]~reg0.CLK
vga_clk => hit_count[6]~reg0.CLK
vga_clk => hit_count[7]~reg0.CLK
vga_clk => hit_count[8]~reg0.CLK
vga_clk => hit_count[9]~reg0.CLK
vga_clk => hit_count[10]~reg0.CLK
vga_clk => hit_count[11]~reg0.CLK
vga_clk => hit_count[12]~reg0.CLK
vga_clk => hit_count[13]~reg0.CLK
ha[0] => Add167.IN20
ha[0] => Equal164.IN29
ha[0] => Equal166.IN53
ha[1] => Add167.IN19
ha[1] => Equal164.IN28
ha[1] => Equal166.IN30
ha[2] => Add167.IN18
ha[2] => Equal164.IN27
ha[2] => Equal166.IN29
ha[3] => Add167.IN17
ha[3] => Equal164.IN26
ha[3] => Equal166.IN28
ha[4] => Add167.IN16
ha[4] => Equal164.IN25
ha[4] => Equal166.IN27
ha[5] => Add167.IN15
ha[5] => Equal164.IN24
ha[5] => Equal166.IN26
ha[6] => Add167.IN14
ha[6] => Equal164.IN23
ha[6] => Equal166.IN25
ha[7] => Add167.IN13
ha[7] => Equal164.IN53
ha[7] => Equal166.IN24
ha[8] => Add167.IN12
ha[8] => Equal164.IN22
ha[8] => Equal166.IN23
ha[9] => Add167.IN11
ha[9] => Equal164.IN52
ha[9] => Equal166.IN22
va[0] => Add2.IN10
va[0] => Add3.IN10
va[0] => Add4.IN10
va[0] => Add5.IN10
va[0] => Add6.IN10
va[0] => Add7.IN10
va[0] => Add8.IN10
va[0] => Add9.IN10
va[0] => Add10.IN10
va[0] => Add11.IN10
va[0] => Add12.IN10
va[0] => Add13.IN10
va[0] => Add14.IN10
va[0] => Add15.IN10
va[0] => Add16.IN10
va[0] => Add17.IN10
va[0] => Add18.IN10
va[0] => Add19.IN10
va[0] => Add20.IN10
va[0] => Add21.IN10
va[0] => Add22.IN10
va[0] => Add23.IN10
va[0] => Add24.IN10
va[0] => Add25.IN10
va[0] => Add26.IN10
va[0] => Add27.IN10
va[0] => Add28.IN10
va[0] => Add29.IN10
va[0] => Add30.IN10
va[0] => Add31.IN10
va[0] => Add32.IN10
va[0] => Add33.IN10
va[0] => Add34.IN10
va[0] => Add35.IN10
va[0] => Add36.IN10
va[0] => Add37.IN10
va[0] => Add38.IN10
va[0] => Add39.IN10
va[0] => Add40.IN10
va[0] => Add41.IN10
va[0] => Add42.IN10
va[0] => Add43.IN10
va[0] => Add44.IN10
va[0] => Add45.IN10
va[0] => Add46.IN10
va[0] => Add47.IN10
va[0] => Add48.IN10
va[0] => Add49.IN10
va[0] => Add50.IN10
va[0] => Add51.IN10
va[0] => Add52.IN10
va[0] => Add53.IN10
va[0] => Add54.IN10
va[0] => Add169.IN20
va[0] => Equal163.IN27
va[0] => Equal165.IN53
va[0] => vgadata.DATAB
va[1] => Add2.IN9
va[1] => Add3.IN9
va[1] => Add4.IN9
va[1] => Add5.IN9
va[1] => Add6.IN9
va[1] => Add7.IN9
va[1] => Add8.IN9
va[1] => Add9.IN9
va[1] => Add10.IN9
va[1] => Add11.IN9
va[1] => Add12.IN9
va[1] => Add13.IN9
va[1] => Add14.IN9
va[1] => Add15.IN9
va[1] => Add16.IN9
va[1] => Add17.IN9
va[1] => Add18.IN9
va[1] => Add19.IN9
va[1] => Add20.IN9
va[1] => Add21.IN9
va[1] => Add22.IN9
va[1] => Add23.IN9
va[1] => Add24.IN9
va[1] => Add25.IN9
va[1] => Add26.IN9
va[1] => Add27.IN9
va[1] => Add28.IN9
va[1] => Add29.IN9
va[1] => Add30.IN9
va[1] => Add31.IN9
va[1] => Add32.IN9
va[1] => Add33.IN9
va[1] => Add34.IN9
va[1] => Add35.IN9
va[1] => Add36.IN9
va[1] => Add37.IN9
va[1] => Add38.IN9
va[1] => Add39.IN9
va[1] => Add40.IN9
va[1] => Add41.IN9
va[1] => Add42.IN9
va[1] => Add43.IN9
va[1] => Add44.IN9
va[1] => Add45.IN9
va[1] => Add46.IN9
va[1] => Add47.IN9
va[1] => Add48.IN9
va[1] => Add49.IN9
va[1] => Add50.IN9
va[1] => Add51.IN9
va[1] => Add52.IN9
va[1] => Add53.IN9
va[1] => Add54.IN9
va[1] => Add169.IN19
va[1] => Equal163.IN26
va[1] => Equal165.IN30
va[1] => vgadata.DATAB
va[2] => Add2.IN8
va[2] => Add3.IN8
va[2] => Add4.IN8
va[2] => Add5.IN8
va[2] => Add6.IN8
va[2] => Add7.IN8
va[2] => Add8.IN8
va[2] => Add9.IN8
va[2] => Add10.IN8
va[2] => Add11.IN8
va[2] => Add12.IN8
va[2] => Add13.IN8
va[2] => Add14.IN8
va[2] => Add15.IN8
va[2] => Add16.IN8
va[2] => Add17.IN8
va[2] => Add18.IN8
va[2] => Add19.IN8
va[2] => Add20.IN8
va[2] => Add21.IN8
va[2] => Add22.IN8
va[2] => Add23.IN8
va[2] => Add24.IN8
va[2] => Add25.IN8
va[2] => Add26.IN8
va[2] => Add27.IN8
va[2] => Add28.IN8
va[2] => Add29.IN8
va[2] => Add30.IN8
va[2] => Add31.IN8
va[2] => Add32.IN8
va[2] => Add33.IN8
va[2] => Add34.IN8
va[2] => Add35.IN8
va[2] => Add36.IN8
va[2] => Add37.IN8
va[2] => Add38.IN8
va[2] => Add39.IN8
va[2] => Add40.IN8
va[2] => Add41.IN8
va[2] => Add42.IN8
va[2] => Add43.IN8
va[2] => Add44.IN8
va[2] => Add45.IN8
va[2] => Add46.IN8
va[2] => Add47.IN8
va[2] => Add48.IN8
va[2] => Add49.IN8
va[2] => Add50.IN8
va[2] => Add51.IN8
va[2] => Add52.IN8
va[2] => Add53.IN8
va[2] => Add54.IN8
va[2] => Add169.IN18
va[2] => Equal163.IN25
va[2] => Equal165.IN29
va[2] => vgadata.DATAB
va[3] => Add2.IN7
va[3] => Add3.IN7
va[3] => Add4.IN7
va[3] => Add5.IN7
va[3] => Add6.IN7
va[3] => Add7.IN7
va[3] => Add8.IN7
va[3] => Add9.IN7
va[3] => Add10.IN7
va[3] => Add11.IN7
va[3] => Add12.IN7
va[3] => Add13.IN7
va[3] => Add14.IN7
va[3] => Add15.IN7
va[3] => Add16.IN7
va[3] => Add17.IN7
va[3] => Add18.IN7
va[3] => Add19.IN7
va[3] => Add20.IN7
va[3] => Add21.IN7
va[3] => Add22.IN7
va[3] => Add23.IN7
va[3] => Add24.IN7
va[3] => Add25.IN7
va[3] => Add26.IN7
va[3] => Add27.IN7
va[3] => Add28.IN7
va[3] => Add29.IN7
va[3] => Add30.IN7
va[3] => Add31.IN7
va[3] => Add32.IN7
va[3] => Add33.IN7
va[3] => Add34.IN7
va[3] => Add35.IN7
va[3] => Add36.IN7
va[3] => Add37.IN7
va[3] => Add38.IN7
va[3] => Add39.IN7
va[3] => Add40.IN7
va[3] => Add41.IN7
va[3] => Add42.IN7
va[3] => Add43.IN7
va[3] => Add44.IN7
va[3] => Add45.IN7
va[3] => Add46.IN7
va[3] => Add47.IN7
va[3] => Add48.IN7
va[3] => Add49.IN7
va[3] => Add50.IN7
va[3] => Add51.IN7
va[3] => Add52.IN7
va[3] => Add53.IN7
va[3] => Add54.IN7
va[3] => Add169.IN17
va[3] => Equal163.IN24
va[3] => Equal165.IN28
va[3] => vgadata.DATAB
va[4] => Add2.IN6
va[4] => Add3.IN6
va[4] => Add4.IN6
va[4] => Add5.IN6
va[4] => Add6.IN6
va[4] => Add7.IN6
va[4] => Add8.IN6
va[4] => Add9.IN6
va[4] => Add10.IN6
va[4] => Add11.IN6
va[4] => Add12.IN6
va[4] => Add13.IN6
va[4] => Add14.IN6
va[4] => Add15.IN6
va[4] => Add16.IN6
va[4] => Add17.IN6
va[4] => Add18.IN6
va[4] => Add19.IN6
va[4] => Add20.IN6
va[4] => Add21.IN6
va[4] => Add22.IN6
va[4] => Add23.IN6
va[4] => Add24.IN6
va[4] => Add25.IN6
va[4] => Add26.IN6
va[4] => Add27.IN6
va[4] => Add28.IN6
va[4] => Add29.IN6
va[4] => Add30.IN6
va[4] => Add31.IN6
va[4] => Add32.IN6
va[4] => Add33.IN6
va[4] => Add34.IN6
va[4] => Add35.IN6
va[4] => Add36.IN6
va[4] => Add37.IN6
va[4] => Add38.IN6
va[4] => Add39.IN6
va[4] => Add40.IN6
va[4] => Add41.IN6
va[4] => Add42.IN6
va[4] => Add43.IN6
va[4] => Add44.IN6
va[4] => Add45.IN6
va[4] => Add46.IN6
va[4] => Add47.IN6
va[4] => Add48.IN6
va[4] => Add49.IN6
va[4] => Add50.IN6
va[4] => Add51.IN6
va[4] => Add52.IN6
va[4] => Add53.IN6
va[4] => Add54.IN6
va[4] => Add169.IN15
va[4] => Add169.IN16
va[4] => Equal163.IN23
va[4] => Equal165.IN27
va[5] => Add2.IN5
va[5] => Add3.IN5
va[5] => Add4.IN5
va[5] => Add5.IN5
va[5] => Add6.IN5
va[5] => Add7.IN5
va[5] => Add8.IN5
va[5] => Add9.IN5
va[5] => Add10.IN5
va[5] => Add11.IN5
va[5] => Add12.IN5
va[5] => Add13.IN5
va[5] => Add14.IN5
va[5] => Add15.IN5
va[5] => Add16.IN5
va[5] => Add17.IN5
va[5] => Add18.IN5
va[5] => Add19.IN5
va[5] => Add20.IN5
va[5] => Add21.IN5
va[5] => Add22.IN5
va[5] => Add23.IN5
va[5] => Add24.IN5
va[5] => Add25.IN5
va[5] => Add26.IN5
va[5] => Add27.IN5
va[5] => Add28.IN5
va[5] => Add29.IN5
va[5] => Add30.IN5
va[5] => Add31.IN5
va[5] => Add32.IN5
va[5] => Add33.IN5
va[5] => Add34.IN5
va[5] => Add35.IN5
va[5] => Add36.IN5
va[5] => Add37.IN5
va[5] => Add38.IN5
va[5] => Add39.IN5
va[5] => Add40.IN5
va[5] => Add41.IN5
va[5] => Add42.IN5
va[5] => Add43.IN5
va[5] => Add44.IN5
va[5] => Add45.IN5
va[5] => Add46.IN5
va[5] => Add47.IN5
va[5] => Add48.IN5
va[5] => Add49.IN5
va[5] => Add50.IN5
va[5] => Add51.IN5
va[5] => Add52.IN5
va[5] => Add53.IN5
va[5] => Add54.IN5
va[5] => Add169.IN13
va[5] => Add169.IN14
va[5] => Equal163.IN53
va[5] => Equal165.IN26
va[6] => Add2.IN4
va[6] => Add3.IN4
va[6] => Add4.IN4
va[6] => Add5.IN4
va[6] => Add6.IN4
va[6] => Add7.IN4
va[6] => Add8.IN4
va[6] => Add9.IN4
va[6] => Add10.IN4
va[6] => Add11.IN4
va[6] => Add12.IN4
va[6] => Add13.IN4
va[6] => Add14.IN4
va[6] => Add15.IN4
va[6] => Add16.IN4
va[6] => Add17.IN4
va[6] => Add18.IN4
va[6] => Add19.IN4
va[6] => Add20.IN4
va[6] => Add21.IN4
va[6] => Add22.IN4
va[6] => Add23.IN4
va[6] => Add24.IN4
va[6] => Add25.IN4
va[6] => Add26.IN4
va[6] => Add27.IN4
va[6] => Add28.IN4
va[6] => Add29.IN4
va[6] => Add30.IN4
va[6] => Add31.IN4
va[6] => Add32.IN4
va[6] => Add33.IN4
va[6] => Add34.IN4
va[6] => Add35.IN4
va[6] => Add36.IN4
va[6] => Add37.IN4
va[6] => Add38.IN4
va[6] => Add39.IN4
va[6] => Add40.IN4
va[6] => Add41.IN4
va[6] => Add42.IN4
va[6] => Add43.IN4
va[6] => Add44.IN4
va[6] => Add45.IN4
va[6] => Add46.IN4
va[6] => Add47.IN4
va[6] => Add48.IN4
va[6] => Add49.IN4
va[6] => Add50.IN4
va[6] => Add51.IN4
va[6] => Add52.IN4
va[6] => Add53.IN4
va[6] => Add54.IN4
va[6] => Add169.IN11
va[6] => Add169.IN12
va[6] => Equal163.IN52
va[6] => Equal165.IN25
va[7] => Add2.IN3
va[7] => Add3.IN3
va[7] => Add4.IN3
va[7] => Add5.IN3
va[7] => Add6.IN3
va[7] => Add7.IN3
va[7] => Add8.IN3
va[7] => Add9.IN3
va[7] => Add10.IN3
va[7] => Add11.IN3
va[7] => Add12.IN3
va[7] => Add13.IN3
va[7] => Add14.IN3
va[7] => Add15.IN3
va[7] => Add16.IN3
va[7] => Add17.IN3
va[7] => Add18.IN3
va[7] => Add19.IN3
va[7] => Add20.IN3
va[7] => Add21.IN3
va[7] => Add22.IN3
va[7] => Add23.IN3
va[7] => Add24.IN3
va[7] => Add25.IN3
va[7] => Add26.IN3
va[7] => Add27.IN3
va[7] => Add28.IN3
va[7] => Add29.IN3
va[7] => Add30.IN3
va[7] => Add31.IN3
va[7] => Add32.IN3
va[7] => Add33.IN3
va[7] => Add34.IN3
va[7] => Add35.IN3
va[7] => Add36.IN3
va[7] => Add37.IN3
va[7] => Add38.IN3
va[7] => Add39.IN3
va[7] => Add40.IN3
va[7] => Add41.IN3
va[7] => Add42.IN3
va[7] => Add43.IN3
va[7] => Add44.IN3
va[7] => Add45.IN3
va[7] => Add46.IN3
va[7] => Add47.IN3
va[7] => Add48.IN3
va[7] => Add49.IN3
va[7] => Add50.IN3
va[7] => Add51.IN3
va[7] => Add52.IN3
va[7] => Add53.IN3
va[7] => Add54.IN3
va[7] => Add169.IN9
va[7] => Add169.IN10
va[7] => Equal163.IN51
va[7] => Equal165.IN24
va[8] => Add2.IN2
va[8] => Add3.IN2
va[8] => Add4.IN2
va[8] => Add5.IN2
va[8] => Add6.IN2
va[8] => Add7.IN2
va[8] => Add8.IN2
va[8] => Add9.IN2
va[8] => Add10.IN2
va[8] => Add11.IN2
va[8] => Add12.IN2
va[8] => Add13.IN2
va[8] => Add14.IN2
va[8] => Add15.IN2
va[8] => Add16.IN2
va[8] => Add17.IN2
va[8] => Add18.IN2
va[8] => Add19.IN2
va[8] => Add20.IN2
va[8] => Add21.IN2
va[8] => Add22.IN2
va[8] => Add23.IN2
va[8] => Add24.IN2
va[8] => Add25.IN2
va[8] => Add26.IN2
va[8] => Add27.IN2
va[8] => Add28.IN2
va[8] => Add29.IN2
va[8] => Add30.IN2
va[8] => Add31.IN2
va[8] => Add32.IN2
va[8] => Add33.IN2
va[8] => Add34.IN2
va[8] => Add35.IN2
va[8] => Add36.IN2
va[8] => Add37.IN2
va[8] => Add38.IN2
va[8] => Add39.IN2
va[8] => Add40.IN2
va[8] => Add41.IN2
va[8] => Add42.IN2
va[8] => Add43.IN2
va[8] => Add44.IN2
va[8] => Add45.IN2
va[8] => Add46.IN2
va[8] => Add47.IN2
va[8] => Add48.IN2
va[8] => Add49.IN2
va[8] => Add50.IN2
va[8] => Add51.IN2
va[8] => Add52.IN2
va[8] => Add53.IN2
va[8] => Add54.IN2
va[8] => Add169.IN7
va[8] => Add169.IN8
va[8] => Equal163.IN50
va[8] => Equal165.IN23
va[9] => Add2.IN1
va[9] => Add3.IN1
va[9] => Add4.IN1
va[9] => Add5.IN1
va[9] => Add6.IN1
va[9] => Add7.IN1
va[9] => Add8.IN1
va[9] => Add9.IN1
va[9] => Add10.IN1
va[9] => Add11.IN1
va[9] => Add12.IN1
va[9] => Add13.IN1
va[9] => Add14.IN1
va[9] => Add15.IN1
va[9] => Add16.IN1
va[9] => Add17.IN1
va[9] => Add18.IN1
va[9] => Add19.IN1
va[9] => Add20.IN1
va[9] => Add21.IN1
va[9] => Add22.IN1
va[9] => Add23.IN1
va[9] => Add24.IN1
va[9] => Add25.IN1
va[9] => Add26.IN1
va[9] => Add27.IN1
va[9] => Add28.IN1
va[9] => Add29.IN1
va[9] => Add30.IN1
va[9] => Add31.IN1
va[9] => Add32.IN1
va[9] => Add33.IN1
va[9] => Add34.IN1
va[9] => Add35.IN1
va[9] => Add36.IN1
va[9] => Add37.IN1
va[9] => Add38.IN1
va[9] => Add39.IN1
va[9] => Add40.IN1
va[9] => Add41.IN1
va[9] => Add42.IN1
va[9] => Add43.IN1
va[9] => Add44.IN1
va[9] => Add45.IN1
va[9] => Add46.IN1
va[9] => Add47.IN1
va[9] => Add48.IN1
va[9] => Add49.IN1
va[9] => Add50.IN1
va[9] => Add51.IN1
va[9] => Add52.IN1
va[9] => Add53.IN1
va[9] => Add54.IN1
va[9] => Add169.IN5
va[9] => Add169.IN6
va[9] => Equal163.IN22
va[9] => Equal165.IN22
vgadata[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
vgadata[1] <= <VCC>
vgadata[2] <= <VCC>
vgadata[3] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[4] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[5] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[6] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[7] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[8] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[9] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[10] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[11] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[12] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[13] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[14] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[15] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[16] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[17] <= vgadata.DB_MAX_OUTPUT_PORT_TYPE
vgadata[18] <= <VCC>
vgadata[19] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
vgadata[20] <= <VCC>
vgadata[21] <= <VCC>
vgadata[22] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
vgadata[23] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => my_va.OUTPUTSELECT
valid => video_mem_addr.OUTPUTSELECT
valid => video_mem_addr.OUTPUTSELECT
valid => video_mem_addr.OUTPUTSELECT
valid => video_mem_addr.OUTPUTSELECT
valid => video_mem_addr.OUTPUTSELECT
valid => video_mem_addr.OUTPUTSELECT
pause => Mult0.IN3
pause => Mult1.IN3
pause => Mult2.IN3
pause => Mult3.IN3
pause => Mult4.IN3
pause => Mult5.IN3
pause => Mult6.IN3
pause => Mult7.IN3
pause => Mult8.IN3
pause => Mult9.IN3
pause => Mult10.IN3
pause => Mult11.IN3
pause => Mult12.IN3
pause => Mult13.IN3
pause => Mult14.IN3
pause => Mult15.IN3
pause => Mult16.IN3
pause => Mult17.IN3
pause => Mult18.IN3
pause => Mult19.IN3
pause => Mult20.IN3
pause => Mult21.IN3
pause => Mult22.IN3
pause => Mult23.IN3
pause => Mult24.IN3
pause => Mult25.IN3
pause => Mult26.IN3
pause => Mult27.IN3
pause => Mult28.IN3
pause => Mult29.IN3
pause => Mult30.IN3
pause => Mult31.IN3
pause => Mult32.IN3
pause => Mult33.IN3
pause => Mult34.IN3
pause => Mult35.IN3
pause => Mult36.IN3
pause => Mult37.IN3
pause => Mult38.IN3
pause => Mult39.IN3
pause => Mult40.IN3
pause => Mult41.IN3
pause => Mult42.IN3
pause => Mult43.IN3
pause => Mult44.IN3
pause => Mult45.IN3
pause => Mult46.IN3
pause => Mult47.IN3
pause => Mult48.IN3
pause => Mult49.IN3
pause => Mult50.IN3
pause => Mult51.IN3
pause => Mult52.IN3
ready <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
n => ~NO_FANOUT~
kb_ready => always0.IN0
kb_ready => always0.IN0
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => hit_count.OUTPUTSELECT
vmdelete_wren => video_mem_wraddr.OUTPUTSELECT
vmdelete_wren => video_mem_wraddr.OUTPUTSELECT
vmdelete_wren => video_mem_wraddr.OUTPUTSELECT
vmdelete_wren => video_mem_wraddr.OUTPUTSELECT
vmdelete_wren => video_mem_wraddr.OUTPUTSELECT
vmdelete_wren => video_mem_wraddr.OUTPUTSELECT
vmdelete_wren => video_mem_wren.IN1
vmdelete_wren => video_mem_wrdata.IN0
kb_data[0] => Equal162.IN15
kb_data[1] => Equal162.IN14
kb_data[2] => Equal162.IN13
kb_data[3] => Equal162.IN12
kb_data[4] => Equal162.IN11
kb_data[5] => Equal162.IN10
kb_data[6] => Equal162.IN9
kb_data[7] => Equal162.IN8
off[0] <= off.DB_MAX_OUTPUT_PORT_TYPE
off[1] <= off.DB_MAX_OUTPUT_PORT_TYPE
off[2] <= off.DB_MAX_OUTPUT_PORT_TYPE
off[3] <= off.DB_MAX_OUTPUT_PORT_TYPE
off[4] <= off.DB_MAX_OUTPUT_PORT_TYPE
off[5] <= off.DB_MAX_OUTPUT_PORT_TYPE
off[6] <= off.DB_MAX_OUTPUT_PORT_TYPE
off[7] <= off.DB_MAX_OUTPUT_PORT_TYPE
off[8] <= off.DB_MAX_OUTPUT_PORT_TYPE
off[9] <= off.DB_MAX_OUTPUT_PORT_TYPE
off[10] <= off.DB_MAX_OUTPUT_PORT_TYPE
wr_iter[0] <= wr_iter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_iter[1] <= wr_iter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_iter[2] <= wr_iter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_iter[3] <= wr_iter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_iter[4] <= wr_iter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_iter[5] <= wr_iter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_iter[6] <= wr_iter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_iter[7] <= wr_iter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_iter[8] <= wr_iter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_iter[9] <= wr_iter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vmdata_wr[0] => video_mem_wrdata.DATAA
vmdata_wr[1] => video_mem_wrdata.DATAA
vmdata_wr[2] => video_mem_wrdata.DATAA
vmdata_wr[3] => video_mem_wrdata.DATAA
vmdata_wr[4] => video_mem_wrdata.DATAA
vmdata_wr[5] => video_mem_wrdata.DATAA
vmdata_wr[6] => video_mem_wrdata.DATAA
vmdata_wr[7] => video_mem_wrdata.DATAA
vmdata_wren => video_mem_wren.IN1
vmdata_wren => velocity_mem_wren.IN1
vmdata_wraddr[0] => Mux40.IN16
vmdata_wraddr[0] => Mux41.IN16
vmdata_wraddr[0] => Mux42.IN16
vmdata_wraddr[0] => Mux43.IN16
vmdata_wraddr[0] => Mux44.IN16
vmdata_wraddr[0] => Mux45.IN16
vmdata_wraddr[0] => Mux46.IN16
vmdata_wraddr[0] => Mux47.IN16
vmdata_wraddr[0] => video_mem_wraddr.DATAA
vmdata_wraddr[1] => Mux40.IN15
vmdata_wraddr[1] => Mux41.IN15
vmdata_wraddr[1] => Mux42.IN15
vmdata_wraddr[1] => Mux43.IN15
vmdata_wraddr[1] => Mux44.IN15
vmdata_wraddr[1] => Mux45.IN15
vmdata_wraddr[1] => Mux46.IN15
vmdata_wraddr[1] => Mux47.IN15
vmdata_wraddr[1] => video_mem_wraddr.DATAA
vmdata_wraddr[2] => Mux40.IN14
vmdata_wraddr[2] => Mux41.IN14
vmdata_wraddr[2] => Mux42.IN14
vmdata_wraddr[2] => Mux43.IN14
vmdata_wraddr[2] => Mux44.IN14
vmdata_wraddr[2] => Mux45.IN14
vmdata_wraddr[2] => Mux46.IN14
vmdata_wraddr[2] => Mux47.IN14
vmdata_wraddr[2] => video_mem_wraddr.DATAA
vmdata_wraddr[3] => Mux40.IN13
vmdata_wraddr[3] => Mux41.IN13
vmdata_wraddr[3] => Mux42.IN13
vmdata_wraddr[3] => Mux43.IN13
vmdata_wraddr[3] => Mux44.IN13
vmdata_wraddr[3] => Mux45.IN13
vmdata_wraddr[3] => Mux46.IN13
vmdata_wraddr[3] => Mux47.IN13
vmdata_wraddr[3] => video_mem_wraddr.DATAA
vmdata_wraddr[4] => Mux40.IN12
vmdata_wraddr[4] => Mux41.IN12
vmdata_wraddr[4] => Mux42.IN12
vmdata_wraddr[4] => Mux43.IN12
vmdata_wraddr[4] => Mux44.IN12
vmdata_wraddr[4] => Mux45.IN12
vmdata_wraddr[4] => Mux46.IN12
vmdata_wraddr[4] => Mux47.IN12
vmdata_wraddr[4] => video_mem_wraddr.DATAA
vmdata_wraddr[5] => Mux40.IN11
vmdata_wraddr[5] => Mux41.IN11
vmdata_wraddr[5] => Mux42.IN11
vmdata_wraddr[5] => Mux43.IN11
vmdata_wraddr[5] => Mux44.IN11
vmdata_wraddr[5] => Mux45.IN11
vmdata_wraddr[5] => Mux46.IN11
vmdata_wraddr[5] => Mux47.IN11
vmdata_wraddr[5] => video_mem_wraddr.DATAA
wr_ready <= Equal167.DB_MAX_OUTPUT_PORT_TYPE
veldata_wr[0] => velocity_mem_wrdata[0].IN1
veldata_wr[1] => velocity_mem_wrdata[1].IN1
veldata_wr[2] => velocity_mem_wrdata[2].IN1
veldata_wr[3] => velocity_mem_wrdata[3].IN1
veldata_wr[4] => velocity_mem_wrdata[4].IN1
veldata_wr[5] => velocity_mem_wrdata[5].IN1
veldata_wr[6] => velocity_mem_wrdata[6].IN1
veldata_wr[7] => velocity_mem_wrdata[7].IN1
hit_count[0] <= hit_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[1] <= hit_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[2] <= hit_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[3] <= hit_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[4] <= hit_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[5] <= hit_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[6] <= hit_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[7] <= hit_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[8] <= hit_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[9] <= hit_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[10] <= hit_count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[11] <= hit_count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[12] <= hit_count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_count[13] <= hit_count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => hit_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => miss_count.OUTPUTSELECT
reset => vel_count.OUTPUTSELECT
reset => vel_count.OUTPUTSELECT
reset => vel_count.OUTPUTSELECT
reset => vel_count.OUTPUTSELECT
reset => vel_count.OUTPUTSELECT
reset => vel_count.OUTPUTSELECT
reset => video_mem_wraddr.OUTPUTSELECT
reset => video_mem_wraddr.OUTPUTSELECT
reset => video_mem_wraddr.OUTPUTSELECT
reset => video_mem_wraddr.OUTPUTSELECT
reset => video_mem_wraddr.OUTPUTSELECT
reset => video_mem_wraddr.OUTPUTSELECT
reset => video_mem_wren.IN1
reset => video_mem_wrdata.IN1
reset => offset[14][8].ENA
reset => offset[14][7].ENA
reset => offset[14][6].ENA
reset => offset[14][5].ENA
reset => offset[14][4].ENA
reset => offset[14][3].ENA
reset => offset[14][2].ENA
reset => offset[14][1].ENA
reset => offset[14][0].ENA
reset => offset[13][10].ENA
reset => offset[13][9].ENA
reset => offset[13][8].ENA
reset => offset[13][7].ENA
reset => offset[13][6].ENA
reset => offset[13][5].ENA
reset => offset[13][4].ENA
reset => offset[13][3].ENA
reset => offset[13][2].ENA
reset => offset[13][1].ENA
reset => offset[13][0].ENA
reset => offset[12][10].ENA
reset => offset[12][9].ENA
reset => offset[12][8].ENA
reset => offset[12][7].ENA
reset => offset[12][6].ENA
reset => offset[12][5].ENA
reset => offset[12][4].ENA
reset => offset[12][3].ENA
reset => offset[12][2].ENA
reset => offset[12][1].ENA
reset => offset[12][0].ENA
reset => offset[11][10].ENA
reset => offset[11][9].ENA
reset => offset[11][8].ENA
reset => offset[11][7].ENA
reset => offset[11][6].ENA
reset => offset[11][5].ENA
reset => offset[11][4].ENA
reset => offset[11][3].ENA
reset => offset[11][2].ENA
reset => offset[11][1].ENA
reset => offset[11][0].ENA
reset => offset[10][10].ENA
reset => offset[10][9].ENA
reset => offset[10][8].ENA
reset => offset[10][7].ENA
reset => offset[10][6].ENA
reset => offset[10][5].ENA
reset => offset[10][4].ENA
reset => offset[10][3].ENA
reset => offset[10][2].ENA
reset => offset[10][1].ENA
reset => offset[10][0].ENA
reset => offset[9][10].ENA
reset => offset[9][9].ENA
reset => offset[9][8].ENA
reset => offset[9][7].ENA
reset => offset[9][6].ENA
reset => offset[9][5].ENA
reset => offset[9][4].ENA
reset => offset[9][3].ENA
reset => offset[9][2].ENA
reset => offset[9][1].ENA
reset => offset[9][0].ENA
reset => offset[8][10].ENA
reset => offset[8][9].ENA
reset => offset[8][8].ENA
reset => offset[8][7].ENA
reset => offset[8][6].ENA
reset => offset[8][5].ENA
reset => offset[8][4].ENA
reset => offset[8][3].ENA
reset => offset[8][2].ENA
reset => offset[8][1].ENA
reset => offset[8][0].ENA
reset => offset[7][10].ENA
reset => offset[7][9].ENA
reset => offset[7][8].ENA
reset => offset[7][7].ENA
reset => offset[7][6].ENA
reset => offset[7][5].ENA
reset => offset[7][4].ENA
reset => offset[7][3].ENA
reset => offset[7][2].ENA
reset => offset[7][1].ENA
reset => offset[7][0].ENA
reset => offset[6][10].ENA
reset => offset[6][9].ENA
reset => offset[6][8].ENA
reset => offset[6][7].ENA
reset => offset[6][6].ENA
reset => offset[6][5].ENA
reset => offset[6][4].ENA
reset => offset[6][3].ENA
reset => offset[6][2].ENA
reset => offset[6][1].ENA
reset => offset[6][0].ENA
reset => offset[5][10].ENA
reset => offset[5][9].ENA
reset => offset[5][8].ENA
reset => offset[5][7].ENA
reset => offset[5][6].ENA
reset => offset[5][5].ENA
reset => offset[5][4].ENA
reset => offset[5][3].ENA
reset => offset[5][2].ENA
reset => offset[5][1].ENA
reset => offset[5][0].ENA
reset => offset[4][10].ENA
reset => offset[4][9].ENA
reset => offset[4][8].ENA
reset => offset[4][7].ENA
reset => offset[4][6].ENA
reset => offset[4][5].ENA
reset => offset[4][4].ENA
reset => offset[4][3].ENA
reset => offset[4][2].ENA
reset => offset[4][1].ENA
reset => offset[4][0].ENA
reset => offset[3][10].ENA
reset => offset[3][9].ENA
reset => offset[3][8].ENA
reset => offset[3][7].ENA
reset => offset[3][6].ENA
reset => offset[3][5].ENA
reset => offset[3][4].ENA
reset => offset[3][3].ENA
reset => offset[3][2].ENA
reset => offset[3][1].ENA
reset => offset[3][0].ENA
reset => offset[2][10].ENA
reset => offset[2][9].ENA
reset => offset[2][8].ENA
reset => offset[2][7].ENA
reset => offset[2][6].ENA
reset => offset[2][5].ENA
reset => offset[2][4].ENA
reset => offset[2][3].ENA
reset => offset[2][2].ENA
reset => offset[2][1].ENA
reset => offset[2][0].ENA
reset => offset[1][10].ENA
reset => offset[1][9].ENA
reset => offset[1][8].ENA
reset => offset[1][7].ENA
reset => offset[1][6].ENA
reset => offset[1][5].ENA
reset => offset[1][4].ENA
reset => offset[1][3].ENA
reset => offset[1][2].ENA
reset => offset[1][1].ENA
reset => offset[1][0].ENA
reset => offset[0][10].ENA
reset => offset[0][9].ENA
reset => offset[0][8].ENA
reset => offset[0][7].ENA
reset => offset[0][6].ENA
reset => offset[0][5].ENA
reset => offset[0][4].ENA
reset => offset[0][3].ENA
reset => offset[0][2].ENA
reset => offset[0][1].ENA
reset => offset[0][0].ENA
reset => mswr_en.ENA
reset => mswr_addr[5].ENA
reset => mswr_addr[4].ENA
reset => mswr_addr[3].ENA
reset => mswr_addr[2].ENA
reset => mswr_addr[1].ENA
reset => mswr_addr[0].ENA
reset => vm_count[5].ENA
reset => vm_count[4].ENA
reset => vm_count[3].ENA
reset => vm_count[2].ENA
reset => vm_count[1].ENA
reset => vm_count[0].ENA
reset => wr_iter[9]~reg0.ENA
reset => wr_iter[8]~reg0.ENA
reset => wr_iter[7]~reg0.ENA
reset => wr_iter[6]~reg0.ENA
reset => wr_iter[5]~reg0.ENA
reset => wr_iter[4]~reg0.ENA
reset => wr_iter[3]~reg0.ENA
reset => wr_iter[2]~reg0.ENA
reset => wr_iter[1]~reg0.ENA
reset => wr_iter[0]~reg0.ENA
reset => v_count[4].ENA
reset => v_count[3].ENA
reset => v_count[2].ENA
reset => v_count[1].ENA
reset => v_count[0].ENA
reset => offset[14][9].ENA
reset => offset[14][10].ENA
reset => offset[15][0].ENA
reset => offset[15][1].ENA
reset => offset[15][2].ENA
reset => offset[15][3].ENA
reset => offset[15][4].ENA
reset => offset[15][5].ENA
reset => offset[15][6].ENA
reset => offset[15][7].ENA
reset => offset[15][8].ENA
reset => offset[15][9].ENA
reset => offset[15][10].ENA
reset => offset[16][0].ENA
reset => offset[16][1].ENA
reset => offset[16][2].ENA
reset => offset[16][3].ENA
reset => offset[16][4].ENA
reset => offset[16][5].ENA
reset => offset[16][6].ENA
reset => offset[16][7].ENA
reset => offset[16][8].ENA
reset => offset[16][9].ENA
reset => offset[16][10].ENA
reset => offset[17][0].ENA
reset => offset[17][1].ENA
reset => offset[17][2].ENA
reset => offset[17][3].ENA
reset => offset[17][4].ENA
reset => offset[17][5].ENA
reset => offset[17][6].ENA
reset => offset[17][7].ENA
reset => offset[17][8].ENA
reset => offset[17][9].ENA
reset => offset[17][10].ENA
reset => offset[18][0].ENA
reset => offset[18][1].ENA
reset => offset[18][2].ENA
reset => offset[18][3].ENA
reset => offset[18][4].ENA
reset => offset[18][5].ENA
reset => offset[18][6].ENA
reset => offset[18][7].ENA
reset => offset[18][8].ENA
reset => offset[18][9].ENA
reset => offset[18][10].ENA
reset => offset[19][0].ENA
reset => offset[19][1].ENA
reset => offset[19][2].ENA
reset => offset[19][3].ENA
reset => offset[19][4].ENA
reset => offset[19][5].ENA
reset => offset[19][6].ENA
reset => offset[19][7].ENA
reset => offset[19][8].ENA
reset => offset[19][9].ENA
reset => offset[19][10].ENA
reset => offset[20][0].ENA
reset => offset[20][1].ENA
reset => offset[20][2].ENA
reset => offset[20][3].ENA
reset => offset[20][4].ENA
reset => offset[20][5].ENA
reset => offset[20][6].ENA
reset => offset[20][7].ENA
reset => offset[20][8].ENA
reset => offset[20][9].ENA
reset => offset[20][10].ENA
reset => offset[21][0].ENA
reset => offset[21][1].ENA
reset => offset[21][2].ENA
reset => offset[21][3].ENA
reset => offset[21][4].ENA
reset => offset[21][5].ENA
reset => offset[21][6].ENA
reset => offset[21][7].ENA
reset => offset[21][8].ENA
reset => offset[21][9].ENA
reset => offset[21][10].ENA
reset => offset[22][0].ENA
reset => offset[22][1].ENA
reset => offset[22][2].ENA
reset => offset[22][3].ENA
reset => offset[22][4].ENA
reset => offset[22][5].ENA
reset => offset[22][6].ENA
reset => offset[22][7].ENA
reset => offset[22][8].ENA
reset => offset[22][9].ENA
reset => offset[22][10].ENA
reset => offset[23][0].ENA
reset => offset[23][1].ENA
reset => offset[23][2].ENA
reset => offset[23][3].ENA
reset => offset[23][4].ENA
reset => offset[23][5].ENA
reset => offset[23][6].ENA
reset => offset[23][7].ENA
reset => offset[23][8].ENA
reset => offset[23][9].ENA
reset => offset[23][10].ENA
reset => offset[24][0].ENA
reset => offset[24][1].ENA
reset => offset[24][2].ENA
reset => offset[24][3].ENA
reset => offset[24][4].ENA
reset => offset[24][5].ENA
reset => offset[24][6].ENA
reset => offset[24][7].ENA
reset => offset[24][8].ENA
reset => offset[24][9].ENA
reset => offset[24][10].ENA
reset => offset[25][0].ENA
reset => offset[25][1].ENA
reset => offset[25][2].ENA
reset => offset[25][3].ENA
reset => offset[25][4].ENA
reset => offset[25][5].ENA
reset => offset[25][6].ENA
reset => offset[25][7].ENA
reset => offset[25][8].ENA
reset => offset[25][9].ENA
reset => offset[25][10].ENA
reset => offset[26][0].ENA
reset => offset[26][1].ENA
reset => offset[26][2].ENA
reset => offset[26][3].ENA
reset => offset[26][4].ENA
reset => offset[26][5].ENA
reset => offset[26][6].ENA
reset => offset[26][7].ENA
reset => offset[26][8].ENA
reset => offset[26][9].ENA
reset => offset[26][10].ENA
reset => offset[27][0].ENA
reset => offset[27][1].ENA
reset => offset[27][2].ENA
reset => offset[27][3].ENA
reset => offset[27][4].ENA
reset => offset[27][5].ENA
reset => offset[27][6].ENA
reset => offset[27][7].ENA
reset => offset[27][8].ENA
reset => offset[27][9].ENA
reset => offset[27][10].ENA
reset => offset[28][0].ENA
reset => offset[28][1].ENA
reset => offset[28][2].ENA
reset => offset[28][3].ENA
reset => offset[28][4].ENA
reset => offset[28][5].ENA
reset => offset[28][6].ENA
reset => offset[28][7].ENA
reset => offset[28][8].ENA
reset => offset[28][9].ENA
reset => offset[28][10].ENA
reset => offset[29][0].ENA
reset => offset[29][1].ENA
reset => offset[29][2].ENA
reset => offset[29][3].ENA
reset => offset[29][4].ENA
reset => offset[29][5].ENA
reset => offset[29][6].ENA
reset => offset[29][7].ENA
reset => offset[29][8].ENA
reset => offset[29][9].ENA
reset => offset[29][10].ENA
reset => offset[30][0].ENA
reset => offset[30][1].ENA
reset => offset[30][2].ENA
reset => offset[30][3].ENA
reset => offset[30][4].ENA
reset => offset[30][5].ENA
reset => offset[30][6].ENA
reset => offset[30][7].ENA
reset => offset[30][8].ENA
reset => offset[30][9].ENA
reset => offset[30][10].ENA
reset => offset[31][0].ENA
reset => offset[31][1].ENA
reset => offset[31][2].ENA
reset => offset[31][3].ENA
reset => offset[31][4].ENA
reset => offset[31][5].ENA
reset => offset[31][6].ENA
reset => offset[31][7].ENA
reset => offset[31][8].ENA
reset => offset[31][9].ENA
reset => offset[31][10].ENA
reset => offset[32][0].ENA
reset => offset[32][1].ENA
reset => offset[32][2].ENA
reset => offset[32][3].ENA
reset => offset[32][4].ENA
reset => offset[32][5].ENA
reset => offset[32][6].ENA
reset => offset[32][7].ENA
reset => offset[32][8].ENA
reset => offset[32][9].ENA
reset => offset[32][10].ENA
reset => offset[33][0].ENA
reset => offset[33][1].ENA
reset => offset[33][2].ENA
reset => offset[33][3].ENA
reset => offset[33][4].ENA
reset => offset[33][5].ENA
reset => offset[33][6].ENA
reset => offset[33][7].ENA
reset => offset[33][8].ENA
reset => offset[33][9].ENA
reset => offset[33][10].ENA
reset => offset[34][0].ENA
reset => offset[34][1].ENA
reset => offset[34][2].ENA
reset => offset[34][3].ENA
reset => offset[34][4].ENA
reset => offset[34][5].ENA
reset => offset[34][6].ENA
reset => offset[34][7].ENA
reset => offset[34][8].ENA
reset => offset[34][9].ENA
reset => offset[34][10].ENA
reset => offset[35][0].ENA
reset => offset[35][1].ENA
reset => offset[35][2].ENA
reset => offset[35][3].ENA
reset => offset[35][4].ENA
reset => offset[35][5].ENA
reset => offset[35][6].ENA
reset => offset[35][7].ENA
reset => offset[35][8].ENA
reset => offset[35][9].ENA
reset => offset[35][10].ENA
reset => offset[36][0].ENA
reset => offset[36][1].ENA
reset => offset[36][2].ENA
reset => offset[36][3].ENA
reset => offset[36][4].ENA
reset => offset[36][5].ENA
reset => offset[36][6].ENA
reset => offset[36][7].ENA
reset => offset[36][8].ENA
reset => offset[36][9].ENA
reset => offset[36][10].ENA
reset => offset[37][0].ENA
reset => offset[37][1].ENA
reset => offset[37][2].ENA
reset => offset[37][3].ENA
reset => offset[37][4].ENA
reset => offset[37][5].ENA
reset => offset[37][6].ENA
reset => offset[37][7].ENA
reset => offset[37][8].ENA
reset => offset[37][9].ENA
reset => offset[37][10].ENA
reset => offset[38][0].ENA
reset => offset[38][1].ENA
reset => offset[38][2].ENA
reset => offset[38][3].ENA
reset => offset[38][4].ENA
reset => offset[38][5].ENA
reset => offset[38][6].ENA
reset => offset[38][7].ENA
reset => offset[38][8].ENA
reset => offset[38][9].ENA
reset => offset[38][10].ENA
reset => offset[39][0].ENA
reset => offset[39][1].ENA
reset => offset[39][2].ENA
reset => offset[39][3].ENA
reset => offset[39][4].ENA
reset => offset[39][5].ENA
reset => offset[39][6].ENA
reset => offset[39][7].ENA
reset => offset[39][8].ENA
reset => offset[39][9].ENA
reset => offset[39][10].ENA
reset => offset[40][0].ENA
reset => offset[40][1].ENA
reset => offset[40][2].ENA
reset => offset[40][3].ENA
reset => offset[40][4].ENA
reset => offset[40][5].ENA
reset => offset[40][6].ENA
reset => offset[40][7].ENA
reset => offset[40][8].ENA
reset => offset[40][9].ENA
reset => offset[40][10].ENA
reset => offset[41][0].ENA
reset => offset[41][1].ENA
reset => offset[41][2].ENA
reset => offset[41][3].ENA
reset => offset[41][4].ENA
reset => offset[41][5].ENA
reset => offset[41][6].ENA
reset => offset[41][7].ENA
reset => offset[41][8].ENA
reset => offset[41][9].ENA
reset => offset[41][10].ENA
reset => offset[42][0].ENA
reset => offset[42][1].ENA
reset => offset[42][2].ENA
reset => offset[42][3].ENA
reset => offset[42][4].ENA
reset => offset[42][5].ENA
reset => offset[42][6].ENA
reset => offset[42][7].ENA
reset => offset[42][8].ENA
reset => offset[42][9].ENA
reset => offset[42][10].ENA
reset => offset[43][0].ENA
reset => offset[43][1].ENA
reset => offset[43][2].ENA
reset => offset[43][3].ENA
reset => offset[43][4].ENA
reset => offset[43][5].ENA
reset => offset[43][6].ENA
reset => offset[43][7].ENA
reset => offset[43][8].ENA
reset => offset[43][9].ENA
reset => offset[43][10].ENA
reset => offset[44][0].ENA
reset => offset[44][1].ENA
reset => offset[44][2].ENA
reset => offset[44][3].ENA
reset => offset[44][4].ENA
reset => offset[44][5].ENA
reset => offset[44][6].ENA
reset => offset[44][7].ENA
reset => offset[44][8].ENA
reset => offset[44][9].ENA
reset => offset[44][10].ENA
reset => offset[45][0].ENA
reset => offset[45][1].ENA
reset => offset[45][2].ENA
reset => offset[45][3].ENA
reset => offset[45][4].ENA
reset => offset[45][5].ENA
reset => offset[45][6].ENA
reset => offset[45][7].ENA
reset => offset[45][8].ENA
reset => offset[45][9].ENA
reset => offset[45][10].ENA
reset => offset[46][0].ENA
reset => offset[46][1].ENA
reset => offset[46][2].ENA
reset => offset[46][3].ENA
reset => offset[46][4].ENA
reset => offset[46][5].ENA
reset => offset[46][6].ENA
reset => offset[46][7].ENA
reset => offset[46][8].ENA
reset => offset[46][9].ENA
reset => offset[46][10].ENA
reset => offset[47][0].ENA
reset => offset[47][1].ENA
reset => offset[47][2].ENA
reset => offset[47][3].ENA
reset => offset[47][4].ENA
reset => offset[47][5].ENA
reset => offset[47][6].ENA
reset => offset[47][7].ENA
reset => offset[47][8].ENA
reset => offset[47][9].ENA
reset => offset[47][10].ENA
reset => offset[48][0].ENA
reset => offset[48][1].ENA
reset => offset[48][2].ENA
reset => offset[48][3].ENA
reset => offset[48][4].ENA
reset => offset[48][5].ENA
reset => offset[48][6].ENA
reset => offset[48][7].ENA
reset => offset[48][8].ENA
reset => offset[48][9].ENA
reset => offset[48][10].ENA
reset => offset[49][0].ENA
reset => offset[49][1].ENA
reset => offset[49][2].ENA
reset => offset[49][3].ENA
reset => offset[49][4].ENA
reset => offset[49][5].ENA
reset => offset[49][6].ENA
reset => offset[49][7].ENA
reset => offset[49][8].ENA
reset => offset[49][9].ENA
reset => offset[49][10].ENA
reset => offset[50][0].ENA
reset => offset[50][1].ENA
reset => offset[50][2].ENA
reset => offset[50][3].ENA
reset => offset[50][4].ENA
reset => offset[50][5].ENA
reset => offset[50][6].ENA
reset => offset[50][7].ENA
reset => offset[50][8].ENA
reset => offset[50][9].ENA
reset => offset[50][10].ENA
reset => offset[51][0].ENA
reset => offset[51][1].ENA
reset => offset[51][2].ENA
reset => offset[51][3].ENA
reset => offset[51][4].ENA
reset => offset[51][5].ENA
reset => offset[51][6].ENA
reset => offset[51][7].ENA
reset => offset[51][8].ENA
reset => offset[51][9].ENA
reset => offset[51][10].ENA
reset => offset[52][0].ENA
reset => offset[52][1].ENA
reset => offset[52][2].ENA
reset => offset[52][3].ENA
reset => offset[52][4].ENA
reset => offset[52][5].ENA
reset => offset[52][6].ENA
reset => offset[52][7].ENA
reset => offset[52][8].ENA
reset => offset[52][9].ENA
reset => offset[52][10].ENA
reset => my_va[0][0].ENA
reset => my_va[0][1].ENA
reset => my_va[0][2].ENA
reset => my_va[0][3].ENA
reset => my_va[0][4].ENA
reset => my_va[0][5].ENA
reset => my_va[0][6].ENA
reset => my_va[0][7].ENA
reset => my_va[0][8].ENA
reset => my_va[0][9].ENA
reset => my_va[1][0].ENA
reset => my_va[1][1].ENA
reset => my_va[1][2].ENA
reset => my_va[1][3].ENA
reset => my_va[1][4].ENA
reset => my_va[1][5].ENA
reset => my_va[1][6].ENA
reset => my_va[1][7].ENA
reset => my_va[1][8].ENA
reset => my_va[1][9].ENA
reset => my_va[2][0].ENA
reset => my_va[2][1].ENA
reset => my_va[2][2].ENA
reset => my_va[2][3].ENA
reset => my_va[2][4].ENA
reset => my_va[2][5].ENA
reset => my_va[2][6].ENA
reset => my_va[2][7].ENA
reset => my_va[2][8].ENA
reset => my_va[2][9].ENA
reset => my_va[3][0].ENA
reset => my_va[3][1].ENA
reset => my_va[3][2].ENA
reset => my_va[3][3].ENA
reset => my_va[3][4].ENA
reset => my_va[3][5].ENA
reset => my_va[3][6].ENA
reset => my_va[3][7].ENA
reset => my_va[3][8].ENA
reset => my_va[3][9].ENA
reset => my_va[4][0].ENA
reset => my_va[4][1].ENA
reset => my_va[4][2].ENA
reset => my_va[4][3].ENA
reset => my_va[4][4].ENA
reset => my_va[4][5].ENA
reset => my_va[4][6].ENA
reset => my_va[4][7].ENA
reset => my_va[4][8].ENA
reset => my_va[4][9].ENA
reset => my_va[5][0].ENA
reset => my_va[5][1].ENA
reset => my_va[5][2].ENA
reset => my_va[5][3].ENA
reset => my_va[5][4].ENA
reset => my_va[5][5].ENA
reset => my_va[5][6].ENA
reset => my_va[5][7].ENA
reset => my_va[5][8].ENA
reset => my_va[5][9].ENA
reset => my_va[6][0].ENA
reset => my_va[6][1].ENA
reset => my_va[6][2].ENA
reset => my_va[6][3].ENA
reset => my_va[6][4].ENA
reset => my_va[6][5].ENA
reset => my_va[6][6].ENA
reset => my_va[6][7].ENA
reset => my_va[6][8].ENA
reset => my_va[6][9].ENA
reset => my_va[7][0].ENA
reset => my_va[7][1].ENA
reset => my_va[7][2].ENA
reset => my_va[7][3].ENA
reset => my_va[7][4].ENA
reset => my_va[7][5].ENA
reset => my_va[7][6].ENA
reset => my_va[7][7].ENA
reset => my_va[7][8].ENA
reset => my_va[7][9].ENA
reset => my_va[8][0].ENA
reset => my_va[8][1].ENA
reset => my_va[8][2].ENA
reset => my_va[8][3].ENA
reset => my_va[8][4].ENA
reset => my_va[8][5].ENA
reset => my_va[8][6].ENA
reset => my_va[8][7].ENA
reset => my_va[8][8].ENA
reset => my_va[8][9].ENA
reset => my_va[9][0].ENA
reset => my_va[9][1].ENA
reset => my_va[9][2].ENA
reset => my_va[9][3].ENA
reset => my_va[9][4].ENA
reset => my_va[9][5].ENA
reset => my_va[9][6].ENA
reset => my_va[9][7].ENA
reset => my_va[9][8].ENA
reset => my_va[9][9].ENA
reset => my_va[10][0].ENA
reset => my_va[10][1].ENA
reset => my_va[10][2].ENA
reset => my_va[10][3].ENA
reset => my_va[10][4].ENA
reset => my_va[10][5].ENA
reset => my_va[10][6].ENA
reset => my_va[10][7].ENA
reset => my_va[10][8].ENA
reset => my_va[10][9].ENA
reset => my_va[11][0].ENA
reset => my_va[11][1].ENA
reset => my_va[11][2].ENA
reset => my_va[11][3].ENA
reset => my_va[11][4].ENA
reset => my_va[11][5].ENA
reset => my_va[11][6].ENA
reset => my_va[11][7].ENA
reset => my_va[11][8].ENA
reset => my_va[11][9].ENA
reset => my_va[12][0].ENA
reset => my_va[12][1].ENA
reset => my_va[12][2].ENA
reset => my_va[12][3].ENA
reset => my_va[12][4].ENA
reset => my_va[12][5].ENA
reset => my_va[12][6].ENA
reset => my_va[12][7].ENA
reset => my_va[12][8].ENA
reset => my_va[12][9].ENA
reset => my_va[13][0].ENA
reset => my_va[13][1].ENA
reset => my_va[13][2].ENA
reset => my_va[13][3].ENA
reset => my_va[13][4].ENA
reset => my_va[13][5].ENA
reset => my_va[13][6].ENA
reset => my_va[13][7].ENA
reset => my_va[13][8].ENA
reset => my_va[13][9].ENA
reset => my_va[14][0].ENA
reset => my_va[14][1].ENA
reset => my_va[14][2].ENA
reset => my_va[14][3].ENA
reset => my_va[14][4].ENA
reset => my_va[14][5].ENA
reset => my_va[14][6].ENA
reset => my_va[14][7].ENA
reset => my_va[14][8].ENA
reset => my_va[14][9].ENA
reset => my_va[15][0].ENA
reset => my_va[15][1].ENA
reset => my_va[15][2].ENA
reset => my_va[15][3].ENA
reset => my_va[15][4].ENA
reset => my_va[15][5].ENA
reset => my_va[15][6].ENA
reset => my_va[15][7].ENA
reset => my_va[15][8].ENA
reset => my_va[15][9].ENA
reset => my_va[16][0].ENA
reset => my_va[16][1].ENA
reset => my_va[16][2].ENA
reset => my_va[16][3].ENA
reset => my_va[16][4].ENA
reset => my_va[16][5].ENA
reset => my_va[16][6].ENA
reset => my_va[16][7].ENA
reset => my_va[16][8].ENA
reset => my_va[16][9].ENA
reset => my_va[17][0].ENA
reset => my_va[17][1].ENA
reset => my_va[17][2].ENA
reset => my_va[17][3].ENA
reset => my_va[17][4].ENA
reset => my_va[17][5].ENA
reset => my_va[17][6].ENA
reset => my_va[17][7].ENA
reset => my_va[17][8].ENA
reset => my_va[17][9].ENA
reset => my_va[18][0].ENA
reset => my_va[18][1].ENA
reset => my_va[18][2].ENA
reset => my_va[18][3].ENA
reset => my_va[18][4].ENA
reset => my_va[18][5].ENA
reset => my_va[18][6].ENA
reset => my_va[18][7].ENA
reset => my_va[18][8].ENA
reset => my_va[18][9].ENA
reset => my_va[19][0].ENA
reset => my_va[19][1].ENA
reset => my_va[19][2].ENA
reset => my_va[19][3].ENA
reset => my_va[19][4].ENA
reset => my_va[19][5].ENA
reset => my_va[19][6].ENA
reset => my_va[19][7].ENA
reset => my_va[19][8].ENA
reset => my_va[19][9].ENA
reset => my_va[20][0].ENA
reset => my_va[20][1].ENA
reset => my_va[20][2].ENA
reset => my_va[20][3].ENA
reset => my_va[20][4].ENA
reset => my_va[20][5].ENA
reset => my_va[20][6].ENA
reset => my_va[20][7].ENA
reset => my_va[20][8].ENA
reset => my_va[20][9].ENA
reset => my_va[21][0].ENA
reset => my_va[21][1].ENA
reset => my_va[21][2].ENA
reset => my_va[21][3].ENA
reset => my_va[21][4].ENA
reset => my_va[21][5].ENA
reset => my_va[21][6].ENA
reset => my_va[21][7].ENA
reset => my_va[21][8].ENA
reset => my_va[21][9].ENA
reset => my_va[22][0].ENA
reset => my_va[22][1].ENA
reset => my_va[22][2].ENA
reset => my_va[22][3].ENA
reset => my_va[22][4].ENA
reset => my_va[22][5].ENA
reset => my_va[22][6].ENA
reset => my_va[22][7].ENA
reset => my_va[22][8].ENA
reset => my_va[22][9].ENA
reset => my_va[23][0].ENA
reset => my_va[23][1].ENA
reset => my_va[23][2].ENA
reset => my_va[23][3].ENA
reset => my_va[23][4].ENA
reset => my_va[23][5].ENA
reset => my_va[23][6].ENA
reset => my_va[23][7].ENA
reset => my_va[23][8].ENA
reset => my_va[23][9].ENA
reset => my_va[24][0].ENA
reset => my_va[24][1].ENA
reset => my_va[24][2].ENA
reset => my_va[24][3].ENA
reset => my_va[24][4].ENA
reset => my_va[24][5].ENA
reset => my_va[24][6].ENA
reset => my_va[24][7].ENA
reset => my_va[24][8].ENA
reset => my_va[24][9].ENA
reset => my_va[25][0].ENA
reset => my_va[25][1].ENA
reset => my_va[25][2].ENA
reset => my_va[25][3].ENA
reset => my_va[25][4].ENA
reset => my_va[25][5].ENA
reset => my_va[25][6].ENA
reset => my_va[25][7].ENA
reset => my_va[25][8].ENA
reset => my_va[25][9].ENA
reset => my_va[26][0].ENA
reset => my_va[26][1].ENA
reset => my_va[26][2].ENA
reset => my_va[26][3].ENA
reset => my_va[26][4].ENA
reset => my_va[26][5].ENA
reset => my_va[26][6].ENA
reset => my_va[26][7].ENA
reset => my_va[26][8].ENA
reset => my_va[26][9].ENA
reset => my_va[27][0].ENA
reset => my_va[27][1].ENA
reset => my_va[27][2].ENA
reset => my_va[27][3].ENA
reset => my_va[27][4].ENA
reset => my_va[27][5].ENA
reset => my_va[27][6].ENA
reset => my_va[27][7].ENA
reset => my_va[27][8].ENA
reset => my_va[27][9].ENA
reset => my_va[28][0].ENA
reset => my_va[28][1].ENA
reset => my_va[28][2].ENA
reset => my_va[28][3].ENA
reset => my_va[28][4].ENA
reset => my_va[28][5].ENA
reset => my_va[28][6].ENA
reset => my_va[28][7].ENA
reset => my_va[28][8].ENA
reset => my_va[28][9].ENA
reset => my_va[29][0].ENA
reset => my_va[29][1].ENA
reset => my_va[29][2].ENA
reset => my_va[29][3].ENA
reset => my_va[29][4].ENA
reset => my_va[29][5].ENA
reset => my_va[29][6].ENA
reset => my_va[29][7].ENA
reset => my_va[29][8].ENA
reset => my_va[29][9].ENA
reset => my_va[30][0].ENA
reset => my_va[30][1].ENA
reset => my_va[30][2].ENA
reset => my_va[30][3].ENA
reset => my_va[30][4].ENA
reset => my_va[30][5].ENA
reset => my_va[30][6].ENA
reset => my_va[30][7].ENA
reset => my_va[30][8].ENA
reset => my_va[30][9].ENA
reset => my_va[31][0].ENA
reset => my_va[31][1].ENA
reset => my_va[31][2].ENA
reset => my_va[31][3].ENA
reset => my_va[31][4].ENA
reset => my_va[31][5].ENA
reset => my_va[31][6].ENA
reset => my_va[31][7].ENA
reset => my_va[31][8].ENA
reset => my_va[31][9].ENA
reset => my_va[32][0].ENA
reset => my_va[32][1].ENA
reset => my_va[32][2].ENA
reset => my_va[32][3].ENA
reset => my_va[32][4].ENA
reset => my_va[32][5].ENA
reset => my_va[32][6].ENA
reset => my_va[32][7].ENA
reset => my_va[32][8].ENA
reset => my_va[32][9].ENA
reset => my_va[33][0].ENA
reset => my_va[33][1].ENA
reset => my_va[33][2].ENA
reset => my_va[33][3].ENA
reset => my_va[33][4].ENA
reset => my_va[33][5].ENA
reset => my_va[33][6].ENA
reset => my_va[33][7].ENA
reset => my_va[33][8].ENA
reset => my_va[33][9].ENA
reset => my_va[34][0].ENA
reset => my_va[34][1].ENA
reset => my_va[34][2].ENA
reset => my_va[34][3].ENA
reset => my_va[34][4].ENA
reset => my_va[34][5].ENA
reset => my_va[34][6].ENA
reset => my_va[34][7].ENA
reset => my_va[34][8].ENA
reset => my_va[34][9].ENA
reset => my_va[35][0].ENA
reset => my_va[35][1].ENA
reset => my_va[35][2].ENA
reset => my_va[35][3].ENA
reset => my_va[35][4].ENA
reset => my_va[35][5].ENA
reset => my_va[35][6].ENA
reset => my_va[35][7].ENA
reset => my_va[35][8].ENA
reset => my_va[35][9].ENA
reset => my_va[36][0].ENA
reset => my_va[36][1].ENA
reset => my_va[36][2].ENA
reset => my_va[36][3].ENA
reset => my_va[36][4].ENA
reset => my_va[36][5].ENA
reset => my_va[36][6].ENA
reset => my_va[36][7].ENA
reset => my_va[36][8].ENA
reset => my_va[36][9].ENA
reset => my_va[37][0].ENA
reset => my_va[37][1].ENA
reset => my_va[37][2].ENA
reset => my_va[37][3].ENA
reset => my_va[37][4].ENA
reset => my_va[37][5].ENA
reset => my_va[37][6].ENA
reset => my_va[37][7].ENA
reset => my_va[37][8].ENA
reset => my_va[37][9].ENA
reset => my_va[38][0].ENA
reset => my_va[38][1].ENA
reset => my_va[38][2].ENA
reset => my_va[38][3].ENA
reset => my_va[38][4].ENA
reset => my_va[38][5].ENA
reset => my_va[38][6].ENA
reset => my_va[38][7].ENA
reset => my_va[38][8].ENA
reset => my_va[38][9].ENA
reset => my_va[39][0].ENA
reset => my_va[39][1].ENA
reset => my_va[39][2].ENA
reset => my_va[39][3].ENA
reset => my_va[39][4].ENA
reset => my_va[39][5].ENA
reset => my_va[39][6].ENA
reset => my_va[39][7].ENA
reset => my_va[39][8].ENA
reset => my_va[39][9].ENA
reset => my_va[40][0].ENA
reset => my_va[40][1].ENA
reset => my_va[40][2].ENA
reset => my_va[40][3].ENA
reset => my_va[40][4].ENA
reset => my_va[40][5].ENA
reset => my_va[40][6].ENA
reset => my_va[40][7].ENA
reset => my_va[40][8].ENA
reset => my_va[40][9].ENA
reset => my_va[41][0].ENA
reset => my_va[41][1].ENA
reset => my_va[41][2].ENA
reset => my_va[41][3].ENA
reset => my_va[41][4].ENA
reset => my_va[41][5].ENA
reset => my_va[41][6].ENA
reset => my_va[41][7].ENA
reset => my_va[41][8].ENA
reset => my_va[41][9].ENA
reset => my_va[42][0].ENA
reset => my_va[42][1].ENA
reset => my_va[42][2].ENA
reset => my_va[42][3].ENA
reset => my_va[42][4].ENA
reset => my_va[42][5].ENA
reset => my_va[42][6].ENA
reset => my_va[42][7].ENA
reset => my_va[42][8].ENA
reset => my_va[42][9].ENA
reset => my_va[43][0].ENA
reset => my_va[43][1].ENA
reset => my_va[43][2].ENA
reset => my_va[43][3].ENA
reset => my_va[43][4].ENA
reset => my_va[43][5].ENA
reset => my_va[43][6].ENA
reset => my_va[43][7].ENA
reset => my_va[43][8].ENA
reset => my_va[43][9].ENA
reset => my_va[44][0].ENA
reset => my_va[44][1].ENA
reset => my_va[44][2].ENA
reset => my_va[44][3].ENA
reset => my_va[44][4].ENA
reset => my_va[44][5].ENA
reset => my_va[44][6].ENA
reset => my_va[44][7].ENA
reset => my_va[44][8].ENA
reset => my_va[44][9].ENA
reset => my_va[45][0].ENA
reset => my_va[45][1].ENA
reset => my_va[45][2].ENA
reset => my_va[45][3].ENA
reset => my_va[45][4].ENA
reset => my_va[45][5].ENA
reset => my_va[45][6].ENA
reset => my_va[45][7].ENA
reset => my_va[45][8].ENA
reset => my_va[45][9].ENA
reset => my_va[46][0].ENA
reset => my_va[46][1].ENA
reset => my_va[46][2].ENA
reset => my_va[46][3].ENA
reset => my_va[46][4].ENA
reset => my_va[46][5].ENA
reset => my_va[46][6].ENA
reset => my_va[46][7].ENA
reset => my_va[46][8].ENA
reset => my_va[46][9].ENA
reset => my_va[47][0].ENA
reset => my_va[47][1].ENA
reset => my_va[47][2].ENA
reset => my_va[47][3].ENA
reset => my_va[47][4].ENA
reset => my_va[47][5].ENA
reset => my_va[47][6].ENA
reset => my_va[47][7].ENA
reset => my_va[47][8].ENA
reset => my_va[47][9].ENA
reset => my_va[48][0].ENA
reset => my_va[48][1].ENA
reset => my_va[48][2].ENA
reset => my_va[48][3].ENA
reset => my_va[48][4].ENA
reset => my_va[48][5].ENA
reset => my_va[48][6].ENA
reset => my_va[48][7].ENA
reset => my_va[48][8].ENA
reset => my_va[48][9].ENA
reset => my_va[49][0].ENA
reset => my_va[49][1].ENA
reset => my_va[49][2].ENA
reset => my_va[49][3].ENA
reset => my_va[49][4].ENA
reset => my_va[49][5].ENA
reset => my_va[49][6].ENA
reset => my_va[49][7].ENA
reset => my_va[49][8].ENA
reset => my_va[49][9].ENA
reset => my_va[50][0].ENA
reset => my_va[50][1].ENA
reset => my_va[50][2].ENA
reset => my_va[50][3].ENA
reset => my_va[50][4].ENA
reset => my_va[50][5].ENA
reset => my_va[50][6].ENA
reset => my_va[50][7].ENA
reset => my_va[50][8].ENA
reset => my_va[50][9].ENA
reset => my_va[51][0].ENA
reset => my_va[51][1].ENA
reset => my_va[51][2].ENA
reset => my_va[51][3].ENA
reset => my_va[51][4].ENA
reset => my_va[51][5].ENA
reset => my_va[51][6].ENA
reset => my_va[51][7].ENA
reset => my_va[51][8].ENA
reset => my_va[51][9].ENA
reset => my_va[52][0].ENA
reset => my_va[52][1].ENA
reset => my_va[52][2].ENA
reset => my_va[52][3].ENA
reset => my_va[52][4].ENA
reset => my_va[52][5].ENA
reset => my_va[52][6].ENA
reset => my_va[52][7].ENA
reset => my_va[52][8].ENA
reset => my_va[52][9].ENA
reset => velocity_mem[0][0].ENA
reset => velocity_mem[0][1].ENA
reset => velocity_mem[1][0].ENA
reset => velocity_mem[1][1].ENA
reset => velocity_mem[2][0].ENA
reset => velocity_mem[2][1].ENA
reset => velocity_mem[3][0].ENA
reset => velocity_mem[3][1].ENA
reset => velocity_mem[4][0].ENA
reset => velocity_mem[4][1].ENA
reset => velocity_mem[5][0].ENA
reset => velocity_mem[5][1].ENA
reset => velocity_mem[6][0].ENA
reset => velocity_mem[6][1].ENA
reset => velocity_mem[7][0].ENA
reset => velocity_mem[7][1].ENA
reset => velocity_mem[8][0].ENA
reset => velocity_mem[8][1].ENA
reset => velocity_mem[9][0].ENA
reset => velocity_mem[9][1].ENA
reset => velocity_mem[10][0].ENA
reset => velocity_mem[10][1].ENA
reset => velocity_mem[11][0].ENA
reset => velocity_mem[11][1].ENA
reset => velocity_mem[12][0].ENA
reset => velocity_mem[12][1].ENA
reset => velocity_mem[13][0].ENA
reset => velocity_mem[13][1].ENA
reset => velocity_mem[14][0].ENA
reset => velocity_mem[14][1].ENA
reset => velocity_mem[15][0].ENA
reset => velocity_mem[15][1].ENA
reset => velocity_mem[16][0].ENA
reset => velocity_mem[16][1].ENA
reset => velocity_mem[17][0].ENA
reset => velocity_mem[17][1].ENA
reset => velocity_mem[18][0].ENA
reset => velocity_mem[18][1].ENA
reset => velocity_mem[19][0].ENA
reset => velocity_mem[19][1].ENA
reset => velocity_mem[20][0].ENA
reset => velocity_mem[20][1].ENA
reset => velocity_mem[21][0].ENA
reset => velocity_mem[21][1].ENA
reset => velocity_mem[22][0].ENA
reset => velocity_mem[22][1].ENA
reset => velocity_mem[23][0].ENA
reset => velocity_mem[23][1].ENA
reset => velocity_mem[24][0].ENA
reset => velocity_mem[24][1].ENA
reset => velocity_mem[25][0].ENA
reset => velocity_mem[25][1].ENA
reset => velocity_mem[26][0].ENA
reset => velocity_mem[26][1].ENA
reset => velocity_mem[27][0].ENA
reset => velocity_mem[27][1].ENA
reset => velocity_mem[28][0].ENA
reset => velocity_mem[28][1].ENA
reset => velocity_mem[29][0].ENA
reset => velocity_mem[29][1].ENA
reset => velocity_mem[30][0].ENA
reset => velocity_mem[30][1].ENA
reset => velocity_mem[31][0].ENA
reset => velocity_mem[31][1].ENA
reset => velocity_mem[32][0].ENA
reset => velocity_mem[32][1].ENA
reset => velocity_mem[33][0].ENA
reset => velocity_mem[33][1].ENA
reset => velocity_mem[34][0].ENA
reset => velocity_mem[34][1].ENA
reset => velocity_mem[35][0].ENA
reset => velocity_mem[35][1].ENA
reset => velocity_mem[36][0].ENA
reset => velocity_mem[36][1].ENA
reset => velocity_mem[37][0].ENA
reset => velocity_mem[37][1].ENA
reset => velocity_mem[38][0].ENA
reset => velocity_mem[38][1].ENA
reset => velocity_mem[39][0].ENA
reset => velocity_mem[39][1].ENA
reset => velocity_mem[40][0].ENA
reset => velocity_mem[40][1].ENA
reset => velocity_mem[41][0].ENA
reset => velocity_mem[41][1].ENA
reset => velocity_mem[42][0].ENA
reset => velocity_mem[42][1].ENA
reset => velocity_mem[43][0].ENA
reset => velocity_mem[43][1].ENA
reset => velocity_mem[44][0].ENA
reset => velocity_mem[44][1].ENA
reset => velocity_mem[45][0].ENA
reset => velocity_mem[45][1].ENA
reset => velocity_mem[46][0].ENA
reset => velocity_mem[46][1].ENA
reset => velocity_mem[47][0].ENA
reset => velocity_mem[47][1].ENA
reset => velocity_mem[48][0].ENA
reset => velocity_mem[48][1].ENA
reset => velocity_mem[49][0].ENA
reset => velocity_mem[49][1].ENA
reset => velocity_mem[50][0].ENA
reset => velocity_mem[50][1].ENA
reset => velocity_mem[51][0].ENA
reset => velocity_mem[51][1].ENA
reset => velocity_mem[52][0].ENA
reset => velocity_mem[52][1].ENA
reset => video_mem[0][0].ENA
reset => video_mem[0][1].ENA
reset => video_mem[0][2].ENA
reset => video_mem[0][3].ENA
reset => video_mem[0][4].ENA
reset => video_mem[0][5].ENA
reset => video_mem[0][6].ENA
reset => video_mem[0][7].ENA
reset => video_mem[1][0].ENA
reset => video_mem[1][1].ENA
reset => video_mem[1][2].ENA
reset => video_mem[1][3].ENA
reset => video_mem[1][4].ENA
reset => video_mem[1][5].ENA
reset => video_mem[1][6].ENA
reset => video_mem[1][7].ENA
reset => video_mem[2][0].ENA
reset => video_mem[2][1].ENA
reset => video_mem[2][2].ENA
reset => video_mem[2][3].ENA
reset => video_mem[2][4].ENA
reset => video_mem[2][5].ENA
reset => video_mem[2][6].ENA
reset => video_mem[2][7].ENA
reset => video_mem[3][0].ENA
reset => video_mem[3][1].ENA
reset => video_mem[3][2].ENA
reset => video_mem[3][3].ENA
reset => video_mem[3][4].ENA
reset => video_mem[3][5].ENA
reset => video_mem[3][6].ENA
reset => video_mem[3][7].ENA
reset => video_mem[4][0].ENA
reset => video_mem[4][1].ENA
reset => video_mem[4][2].ENA
reset => video_mem[4][3].ENA
reset => video_mem[4][4].ENA
reset => video_mem[4][5].ENA
reset => video_mem[4][6].ENA
reset => video_mem[4][7].ENA
reset => video_mem[5][0].ENA
reset => video_mem[5][1].ENA
reset => video_mem[5][2].ENA
reset => video_mem[5][3].ENA
reset => video_mem[5][4].ENA
reset => video_mem[5][5].ENA
reset => video_mem[5][6].ENA
reset => video_mem[5][7].ENA
reset => video_mem[6][0].ENA
reset => video_mem[6][1].ENA
reset => video_mem[6][2].ENA
reset => video_mem[6][3].ENA
reset => video_mem[6][4].ENA
reset => video_mem[6][5].ENA
reset => video_mem[6][6].ENA
reset => video_mem[6][7].ENA
reset => video_mem[7][0].ENA
reset => video_mem[7][1].ENA
reset => video_mem[7][2].ENA
reset => video_mem[7][3].ENA
reset => video_mem[7][4].ENA
reset => video_mem[7][5].ENA
reset => video_mem[7][6].ENA
reset => video_mem[7][7].ENA
reset => video_mem[8][0].ENA
reset => video_mem[8][1].ENA
reset => video_mem[8][2].ENA
reset => video_mem[8][3].ENA
reset => video_mem[8][4].ENA
reset => video_mem[8][5].ENA
reset => video_mem[8][6].ENA
reset => video_mem[8][7].ENA
reset => video_mem[9][0].ENA
reset => video_mem[9][1].ENA
reset => video_mem[9][2].ENA
reset => video_mem[9][3].ENA
reset => video_mem[9][4].ENA
reset => video_mem[9][5].ENA
reset => video_mem[9][6].ENA
reset => video_mem[9][7].ENA
reset => video_mem[10][0].ENA
reset => video_mem[10][1].ENA
reset => video_mem[10][2].ENA
reset => video_mem[10][3].ENA
reset => video_mem[10][4].ENA
reset => video_mem[10][5].ENA
reset => video_mem[10][6].ENA
reset => video_mem[10][7].ENA
reset => video_mem[11][0].ENA
reset => video_mem[11][1].ENA
reset => video_mem[11][2].ENA
reset => video_mem[11][3].ENA
reset => video_mem[11][4].ENA
reset => video_mem[11][5].ENA
reset => video_mem[11][6].ENA
reset => video_mem[11][7].ENA
reset => video_mem[12][0].ENA
reset => video_mem[12][1].ENA
reset => video_mem[12][2].ENA
reset => video_mem[12][3].ENA
reset => video_mem[12][4].ENA
reset => video_mem[12][5].ENA
reset => video_mem[12][6].ENA
reset => video_mem[12][7].ENA
reset => video_mem[13][0].ENA
reset => video_mem[13][1].ENA
reset => video_mem[13][2].ENA
reset => video_mem[13][3].ENA
reset => video_mem[13][4].ENA
reset => video_mem[13][5].ENA
reset => video_mem[13][6].ENA
reset => video_mem[13][7].ENA
reset => video_mem[14][0].ENA
reset => video_mem[14][1].ENA
reset => video_mem[14][2].ENA
reset => video_mem[14][3].ENA
reset => video_mem[14][4].ENA
reset => video_mem[14][5].ENA
reset => video_mem[14][6].ENA
reset => video_mem[14][7].ENA
reset => video_mem[15][0].ENA
reset => video_mem[15][1].ENA
reset => video_mem[15][2].ENA
reset => video_mem[15][3].ENA
reset => video_mem[15][4].ENA
reset => video_mem[15][5].ENA
reset => video_mem[15][6].ENA
reset => video_mem[15][7].ENA
reset => video_mem[16][0].ENA
reset => video_mem[16][1].ENA
reset => video_mem[16][2].ENA
reset => video_mem[16][3].ENA
reset => video_mem[16][4].ENA
reset => video_mem[16][5].ENA
reset => video_mem[16][6].ENA
reset => video_mem[16][7].ENA
reset => video_mem[17][0].ENA
reset => video_mem[17][1].ENA
reset => video_mem[17][2].ENA
reset => video_mem[17][3].ENA
reset => video_mem[17][4].ENA
reset => video_mem[17][5].ENA
reset => video_mem[17][6].ENA
reset => video_mem[17][7].ENA
reset => video_mem[18][0].ENA
reset => video_mem[18][1].ENA
reset => video_mem[18][2].ENA
reset => video_mem[18][3].ENA
reset => video_mem[18][4].ENA
reset => video_mem[18][5].ENA
reset => video_mem[18][6].ENA
reset => video_mem[18][7].ENA
reset => video_mem[19][0].ENA
reset => video_mem[19][1].ENA
reset => video_mem[19][2].ENA
reset => video_mem[19][3].ENA
reset => video_mem[19][4].ENA
reset => video_mem[19][5].ENA
reset => video_mem[19][6].ENA
reset => video_mem[19][7].ENA
reset => video_mem[20][0].ENA
reset => video_mem[20][1].ENA
reset => video_mem[20][2].ENA
reset => video_mem[20][3].ENA
reset => video_mem[20][4].ENA
reset => video_mem[20][5].ENA
reset => video_mem[20][6].ENA
reset => video_mem[20][7].ENA
reset => video_mem[21][0].ENA
reset => video_mem[21][1].ENA
reset => video_mem[21][2].ENA
reset => video_mem[21][3].ENA
reset => video_mem[21][4].ENA
reset => video_mem[21][5].ENA
reset => video_mem[21][6].ENA
reset => video_mem[21][7].ENA
reset => video_mem[22][0].ENA
reset => video_mem[22][1].ENA
reset => video_mem[22][2].ENA
reset => video_mem[22][3].ENA
reset => video_mem[22][4].ENA
reset => video_mem[22][5].ENA
reset => video_mem[22][6].ENA
reset => video_mem[22][7].ENA
reset => video_mem[23][0].ENA
reset => video_mem[23][1].ENA
reset => video_mem[23][2].ENA
reset => video_mem[23][3].ENA
reset => video_mem[23][4].ENA
reset => video_mem[23][5].ENA
reset => video_mem[23][6].ENA
reset => video_mem[23][7].ENA
reset => video_mem[24][0].ENA
reset => video_mem[24][1].ENA
reset => video_mem[24][2].ENA
reset => video_mem[24][3].ENA
reset => video_mem[24][4].ENA
reset => video_mem[24][5].ENA
reset => video_mem[24][6].ENA
reset => video_mem[24][7].ENA
reset => video_mem[25][0].ENA
reset => video_mem[25][1].ENA
reset => video_mem[25][2].ENA
reset => video_mem[25][3].ENA
reset => video_mem[25][4].ENA
reset => video_mem[25][5].ENA
reset => video_mem[25][6].ENA
reset => video_mem[25][7].ENA
reset => video_mem[26][0].ENA
reset => video_mem[26][1].ENA
reset => video_mem[26][2].ENA
reset => video_mem[26][3].ENA
reset => video_mem[26][4].ENA
reset => video_mem[26][5].ENA
reset => video_mem[26][6].ENA
reset => video_mem[26][7].ENA
reset => video_mem[27][0].ENA
reset => video_mem[27][1].ENA
reset => video_mem[27][2].ENA
reset => video_mem[27][3].ENA
reset => video_mem[27][4].ENA
reset => video_mem[27][5].ENA
reset => video_mem[27][6].ENA
reset => video_mem[27][7].ENA
reset => video_mem[28][0].ENA
reset => video_mem[28][1].ENA
reset => video_mem[28][2].ENA
reset => video_mem[28][3].ENA
reset => video_mem[28][4].ENA
reset => video_mem[28][5].ENA
reset => video_mem[28][6].ENA
reset => video_mem[28][7].ENA
reset => video_mem[29][0].ENA
reset => video_mem[29][1].ENA
reset => video_mem[29][2].ENA
reset => video_mem[29][3].ENA
reset => video_mem[29][4].ENA
reset => video_mem[29][5].ENA
reset => video_mem[29][6].ENA
reset => video_mem[29][7].ENA
reset => video_mem[30][0].ENA
reset => video_mem[30][1].ENA
reset => video_mem[30][2].ENA
reset => video_mem[30][3].ENA
reset => video_mem[30][4].ENA
reset => video_mem[30][5].ENA
reset => video_mem[30][6].ENA
reset => video_mem[30][7].ENA
reset => video_mem[31][0].ENA
reset => video_mem[31][1].ENA
reset => video_mem[31][2].ENA
reset => video_mem[31][3].ENA
reset => video_mem[31][4].ENA
reset => video_mem[31][5].ENA
reset => video_mem[31][6].ENA
reset => video_mem[31][7].ENA
reset => video_mem[32][0].ENA
reset => video_mem[32][1].ENA
reset => video_mem[32][2].ENA
reset => video_mem[32][3].ENA
reset => video_mem[32][4].ENA
reset => video_mem[32][5].ENA
reset => video_mem[32][6].ENA
reset => video_mem[32][7].ENA
reset => video_mem[33][0].ENA
reset => video_mem[33][1].ENA
reset => video_mem[33][2].ENA
reset => video_mem[33][3].ENA
reset => video_mem[33][4].ENA
reset => video_mem[33][5].ENA
reset => video_mem[33][6].ENA
reset => video_mem[33][7].ENA
reset => video_mem[34][0].ENA
reset => video_mem[34][1].ENA
reset => video_mem[34][2].ENA
reset => video_mem[34][3].ENA
reset => video_mem[34][4].ENA
reset => video_mem[34][5].ENA
reset => video_mem[34][6].ENA
reset => video_mem[34][7].ENA
reset => video_mem[35][0].ENA
reset => video_mem[35][1].ENA
reset => video_mem[35][2].ENA
reset => video_mem[35][3].ENA
reset => video_mem[35][4].ENA
reset => video_mem[35][5].ENA
reset => video_mem[35][6].ENA
reset => video_mem[35][7].ENA
reset => video_mem[36][0].ENA
reset => video_mem[36][1].ENA
reset => video_mem[36][2].ENA
reset => video_mem[36][3].ENA
reset => video_mem[36][4].ENA
reset => video_mem[36][5].ENA
reset => video_mem[36][6].ENA
reset => video_mem[36][7].ENA
reset => video_mem[37][0].ENA
reset => video_mem[37][1].ENA
reset => video_mem[37][2].ENA
reset => video_mem[37][3].ENA
reset => video_mem[37][4].ENA
reset => video_mem[37][5].ENA
reset => video_mem[37][6].ENA
reset => video_mem[37][7].ENA
reset => video_mem[38][0].ENA
reset => video_mem[38][1].ENA
reset => video_mem[38][2].ENA
reset => video_mem[38][3].ENA
reset => video_mem[38][4].ENA
reset => video_mem[38][5].ENA
reset => video_mem[38][6].ENA
reset => video_mem[38][7].ENA
reset => video_mem[39][0].ENA
reset => video_mem[39][1].ENA
reset => video_mem[39][2].ENA
reset => video_mem[39][3].ENA
reset => video_mem[39][4].ENA
reset => video_mem[39][5].ENA
reset => video_mem[39][6].ENA
reset => video_mem[39][7].ENA
reset => video_mem[40][0].ENA
reset => video_mem[40][1].ENA
reset => video_mem[40][2].ENA
reset => video_mem[40][3].ENA
reset => video_mem[40][4].ENA
reset => video_mem[40][5].ENA
reset => video_mem[40][6].ENA
reset => video_mem[40][7].ENA
reset => video_mem[41][0].ENA
reset => video_mem[41][1].ENA
reset => video_mem[41][2].ENA
reset => video_mem[41][3].ENA
reset => video_mem[41][4].ENA
reset => video_mem[41][5].ENA
reset => video_mem[41][6].ENA
reset => video_mem[41][7].ENA
reset => video_mem[42][0].ENA
reset => video_mem[42][1].ENA
reset => video_mem[42][2].ENA
reset => video_mem[42][3].ENA
reset => video_mem[42][4].ENA
reset => video_mem[42][5].ENA
reset => video_mem[42][6].ENA
reset => video_mem[42][7].ENA
reset => video_mem[43][0].ENA
reset => video_mem[43][1].ENA
reset => video_mem[43][2].ENA
reset => video_mem[43][3].ENA
reset => video_mem[43][4].ENA
reset => video_mem[43][5].ENA
reset => video_mem[43][6].ENA
reset => video_mem[43][7].ENA
reset => video_mem[44][0].ENA
reset => video_mem[44][1].ENA
reset => video_mem[44][2].ENA
reset => video_mem[44][3].ENA
reset => video_mem[44][4].ENA
reset => video_mem[44][5].ENA
reset => video_mem[44][6].ENA
reset => video_mem[44][7].ENA
reset => video_mem[45][0].ENA
reset => video_mem[45][1].ENA
reset => video_mem[45][2].ENA
reset => video_mem[45][3].ENA
reset => video_mem[45][4].ENA
reset => video_mem[45][5].ENA
reset => video_mem[45][6].ENA
reset => video_mem[45][7].ENA
reset => video_mem[46][0].ENA
reset => video_mem[46][1].ENA
reset => video_mem[46][2].ENA
reset => video_mem[46][3].ENA
reset => video_mem[46][4].ENA
reset => video_mem[46][5].ENA
reset => video_mem[46][6].ENA
reset => video_mem[46][7].ENA
reset => video_mem[47][0].ENA
reset => video_mem[47][1].ENA
reset => video_mem[47][2].ENA
reset => video_mem[47][3].ENA
reset => video_mem[47][4].ENA
reset => video_mem[47][5].ENA
reset => video_mem[47][6].ENA
reset => video_mem[47][7].ENA
reset => video_mem[48][0].ENA
reset => video_mem[48][1].ENA
reset => video_mem[48][2].ENA
reset => video_mem[48][3].ENA
reset => video_mem[48][4].ENA
reset => video_mem[48][5].ENA
reset => video_mem[48][6].ENA
reset => video_mem[48][7].ENA
reset => video_mem[49][0].ENA
reset => video_mem[49][1].ENA
reset => video_mem[49][2].ENA
reset => video_mem[49][3].ENA
reset => video_mem[49][4].ENA
reset => video_mem[49][5].ENA
reset => video_mem[49][6].ENA
reset => video_mem[49][7].ENA
reset => video_mem[50][0].ENA
reset => video_mem[50][1].ENA
reset => video_mem[50][2].ENA
reset => video_mem[50][3].ENA
reset => video_mem[50][4].ENA
reset => video_mem[50][5].ENA
reset => video_mem[50][6].ENA
reset => video_mem[50][7].ENA
reset => video_mem[51][0].ENA
reset => video_mem[51][1].ENA
reset => video_mem[51][2].ENA
reset => video_mem[51][3].ENA
reset => video_mem[51][4].ENA
reset => video_mem[51][5].ENA
reset => video_mem[51][6].ENA
reset => video_mem[51][7].ENA
reset => video_mem[52][0].ENA
reset => video_mem[52][1].ENA
reset => video_mem[52][2].ENA
reset => video_mem[52][3].ENA
reset => video_mem[52][4].ENA
reset => video_mem[52][5].ENA
reset => video_mem[52][6].ENA
reset => video_mem[52][7].ENA
reset => reset_addr[0].ENA
reset => reset_addr[1].ENA
reset => reset_addr[2].ENA
reset => reset_addr[3].ENA
reset => reset_addr[4].ENA
reset => reset_addr[5].ENA
v_end => always0.IN1
v_end => always0.IN1
miss_count[0] <= miss_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[1] <= miss_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[2] <= miss_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[3] <= miss_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[4] <= miss_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[5] <= miss_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[6] <= miss_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[7] <= miss_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[8] <= miss_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[9] <= miss_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[10] <= miss_count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[11] <= miss_count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[12] <= miss_count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miss_count[13] <= miss_count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mode[0] => Add170.IN1
mode[0] => Add171.IN1
mode[1] => Add170.IN0
mode[1] => Add171.IN0


|lab12|new_assign_vgadata:assign_my_vgadata2|VideoMem_IP:video_memory_ip
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|lab12|new_assign_vgadata:assign_my_vgadata2|VideoMem_IP:video_memory_ip|altsyncram:altsyncram_component
wren_a => altsyncram_p302:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_p302:auto_generated.data_a[0]
data_a[1] => altsyncram_p302:auto_generated.data_a[1]
data_a[2] => altsyncram_p302:auto_generated.data_a[2]
data_a[3] => altsyncram_p302:auto_generated.data_a[3]
data_a[4] => altsyncram_p302:auto_generated.data_a[4]
data_a[5] => altsyncram_p302:auto_generated.data_a[5]
data_a[6] => altsyncram_p302:auto_generated.data_a[6]
data_a[7] => altsyncram_p302:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_p302:auto_generated.address_a[0]
address_a[1] => altsyncram_p302:auto_generated.address_a[1]
address_a[2] => altsyncram_p302:auto_generated.address_a[2]
address_a[3] => altsyncram_p302:auto_generated.address_a[3]
address_a[4] => altsyncram_p302:auto_generated.address_a[4]
address_a[5] => altsyncram_p302:auto_generated.address_a[5]
address_b[0] => altsyncram_p302:auto_generated.address_b[0]
address_b[1] => altsyncram_p302:auto_generated.address_b[1]
address_b[2] => altsyncram_p302:auto_generated.address_b[2]
address_b[3] => altsyncram_p302:auto_generated.address_b[3]
address_b[4] => altsyncram_p302:auto_generated.address_b[4]
address_b[5] => altsyncram_p302:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p302:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_p302:auto_generated.q_b[0]
q_b[1] <= altsyncram_p302:auto_generated.q_b[1]
q_b[2] <= altsyncram_p302:auto_generated.q_b[2]
q_b[3] <= altsyncram_p302:auto_generated.q_b[3]
q_b[4] <= altsyncram_p302:auto_generated.q_b[4]
q_b[5] <= altsyncram_p302:auto_generated.q_b[5]
q_b[6] <= altsyncram_p302:auto_generated.q_b[6]
q_b[7] <= altsyncram_p302:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab12|new_assign_vgadata:assign_my_vgadata2|VideoMem_IP:video_memory_ip|altsyncram:altsyncram_component|altsyncram_p302:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|lab12|new_assign_vgadata:assign_my_vgadata2|DotMem:dot_memory
addr[0] => mem.RADDR
addr[1] => mem.RADDR1
addr[2] => mem.RADDR2
addr[3] => mem.RADDR3
addr[4] => mem.RADDR4
addr[5] => mem.RADDR5
addr[6] => mem.RADDR6
addr[7] => mem.RADDR7
addr[8] => mem.RADDR8
addr[9] => mem.RADDR9
addr[10] => mem.RADDR10
addr[11] => mem.RADDR11
q[0] <= mem.DATAOUT
q[1] <= mem.DATAOUT1
q[2] <= mem.DATAOUT2
q[3] <= mem.DATAOUT3
q[4] <= mem.DATAOUT4
q[5] <= mem.DATAOUT5
q[6] <= mem.DATAOUT6
q[7] <= mem.DATAOUT7
q[8] <= mem.DATAOUT8
q[9] <= mem.DATAOUT9
q[10] <= mem.DATAOUT10
q[11] <= mem.DATAOUT11


|lab12|new_assign_vgadata:assign_my_vgadata2|VelocityMem_IP:velocity_mem_ip
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|lab12|new_assign_vgadata:assign_my_vgadata2|VelocityMem_IP:velocity_mem_ip|altsyncram:altsyncram_component
wren_a => altsyncram_up02:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_up02:auto_generated.data_a[0]
data_a[1] => altsyncram_up02:auto_generated.data_a[1]
data_a[2] => altsyncram_up02:auto_generated.data_a[2]
data_a[3] => altsyncram_up02:auto_generated.data_a[3]
data_a[4] => altsyncram_up02:auto_generated.data_a[4]
data_a[5] => altsyncram_up02:auto_generated.data_a[5]
data_a[6] => altsyncram_up02:auto_generated.data_a[6]
data_a[7] => altsyncram_up02:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_up02:auto_generated.address_a[0]
address_a[1] => altsyncram_up02:auto_generated.address_a[1]
address_a[2] => altsyncram_up02:auto_generated.address_a[2]
address_a[3] => altsyncram_up02:auto_generated.address_a[3]
address_a[4] => altsyncram_up02:auto_generated.address_a[4]
address_a[5] => altsyncram_up02:auto_generated.address_a[5]
address_b[0] => altsyncram_up02:auto_generated.address_b[0]
address_b[1] => altsyncram_up02:auto_generated.address_b[1]
address_b[2] => altsyncram_up02:auto_generated.address_b[2]
address_b[3] => altsyncram_up02:auto_generated.address_b[3]
address_b[4] => altsyncram_up02:auto_generated.address_b[4]
address_b[5] => altsyncram_up02:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_up02:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_up02:auto_generated.q_b[0]
q_b[1] <= altsyncram_up02:auto_generated.q_b[1]
q_b[2] <= altsyncram_up02:auto_generated.q_b[2]
q_b[3] <= altsyncram_up02:auto_generated.q_b[3]
q_b[4] <= altsyncram_up02:auto_generated.q_b[4]
q_b[5] <= altsyncram_up02:auto_generated.q_b[5]
q_b[6] <= altsyncram_up02:auto_generated.q_b[6]
q_b[7] <= altsyncram_up02:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab12|new_assign_vgadata:assign_my_vgadata2|VelocityMem_IP:velocity_mem_ip|altsyncram:altsyncram_component|altsyncram_up02:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|lab12|switch_interface:func1
interface => at_main_menu.CLK
start_or_stop => start_game.CLK
choose_mode => mode_choose[0].CLK
choose_mode => mode_choose[1].CLK
reset => ~NO_FANOUT~
menu_or_game <= at_main_menu.DB_MAX_OUTPUT_PORT_TYPE
mode[0] <= mode_choose[0].DB_MAX_OUTPUT_PORT_TYPE
mode[1] <= mode_choose[1].DB_MAX_OUTPUT_PORT_TYPE
start <= start.DB_MAX_OUTPUT_PORT_TYPE


|lab12|ps2_keyboard:func2
clk => real_ready_count[0].CLK
clk => real_ready_count[1].CLK
clk => real_ready_count[2].CLK
clk => real_ready_count[3].CLK
clk => real_ready_count[4].CLK
clk => real_ready_count[5].CLK
clk => real_ready_count[6].CLK
clk => real_ready_count[7].CLK
clk => real_ready_count[8].CLK
clk => real_ready_count[9].CLK
clk => real_ready_count[10].CLK
clk => real_ready_count[11].CLK
clk => real_ready_count[12].CLK
clk => real_ready_count[13].CLK
clk => real_ready_count[14].CLK
clk => real_ready_count[15].CLK
clk => real_ready_count[16].CLK
clk => real_ready_count[17].CLK
clk => real_ready_count[18].CLK
clk => real_ready_count[19].CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => presscount[0]~reg0.CLK
clk => presscount[1]~reg0.CLK
clk => presscount[2]~reg0.CLK
clk => presscount[3]~reg0.CLK
clk => presscount[4]~reg0.CLK
clk => presscount[5]~reg0.CLK
clk => presscount[6]~reg0.CLK
clk => presscount[7]~reg0.CLK
clk => presscount[8]~reg0.CLK
clk => presscount[9]~reg0.CLK
clk => presscount[10]~reg0.CLK
clk => presscount[11]~reg0.CLK
clk => presscount[12]~reg0.CLK
clk => presscount[13]~reg0.CLK
clk => ready~reg0.CLK
clk => isFirst.CLK
clk => isShift.CLK
clk => isEnd.CLK
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => ps2_clk_sync[0].CLK
clk => ps2_clk_sync[1].CLK
clk => ps2_clk_sync[2].CLK
clrn => count.OUTPUTSELECT
clrn => count.OUTPUTSELECT
clrn => count.OUTPUTSELECT
clrn => count.OUTPUTSELECT
clrn => buffer.OUTPUTSELECT
clrn => buffer.OUTPUTSELECT
clrn => buffer.OUTPUTSELECT
clrn => buffer.OUTPUTSELECT
clrn => buffer.OUTPUTSELECT
clrn => buffer.OUTPUTSELECT
clrn => buffer.OUTPUTSELECT
clrn => buffer.OUTPUTSELECT
clrn => buffer.OUTPUTSELECT
clrn => buffer.OUTPUTSELECT
clrn => isEnd.OUTPUTSELECT
clrn => isShift.OUTPUTSELECT
clrn => isFirst.OUTPUTSELECT
clrn => ready.OUTPUTSELECT
clrn => presscount.OUTPUTSELECT
clrn => presscount.OUTPUTSELECT
clrn => presscount.OUTPUTSELECT
clrn => presscount.OUTPUTSELECT
clrn => presscount.OUTPUTSELECT
clrn => presscount.OUTPUTSELECT
clrn => presscount.OUTPUTSELECT
clrn => presscount.OUTPUTSELECT
clrn => presscount.OUTPUTSELECT
clrn => presscount.OUTPUTSELECT
clrn => presscount.OUTPUTSELECT
clrn => presscount.OUTPUTSELECT
clrn => presscount.OUTPUTSELECT
clrn => presscount.OUTPUTSELECT
clrn => data.OUTPUTSELECT
clrn => data.OUTPUTSELECT
clrn => data.OUTPUTSELECT
clrn => data.OUTPUTSELECT
clrn => data.OUTPUTSELECT
clrn => data.OUTPUTSELECT
clrn => data.OUTPUTSELECT
clrn => data.OUTPUTSELECT
clrn => always3.IN1
clrn => real_ready.IN1
ps2_clk => ps2_clk_sync[0].DATAIN
ps2_data => always1.IN1
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => always2.IN1
start => always2.IN1
mode[0] => Equal2.IN1
mode[1] => Equal2.IN0
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
asciicode[0] <= codeChange:func.outdata
asciicode[1] <= codeChange:func.outdata
asciicode[2] <= codeChange:func.outdata
asciicode[3] <= codeChange:func.outdata
asciicode[4] <= codeChange:func.outdata
asciicode[5] <= codeChange:func.outdata
asciicode[6] <= codeChange:func.outdata
asciicode[7] <= codeChange:func.outdata
presscount[0] <= presscount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
presscount[1] <= presscount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
presscount[2] <= presscount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
presscount[3] <= presscount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
presscount[4] <= presscount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
presscount[5] <= presscount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
presscount[6] <= presscount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
presscount[7] <= presscount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
presscount[8] <= presscount[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
presscount[9] <= presscount[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
presscount[10] <= presscount[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
presscount[11] <= presscount[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
presscount[12] <= presscount[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
presscount[13] <= presscount[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
real_ready <= real_ready.DB_MAX_OUTPUT_PORT_TYPE


|lab12|ps2_keyboard:func2|codeChange:func
code[0] => Decoder0.IN7
code[1] => Decoder0.IN6
code[2] => Decoder0.IN5
code[3] => Decoder0.IN4
code[4] => Decoder0.IN3
code[5] => Decoder0.IN2
code[6] => Decoder0.IN1
code[7] => Decoder0.IN0
shift => data.OUTPUTSELECT
shift => data.OUTPUTSELECT
shift => data.OUTPUTSELECT
shift => data.OUTPUTSELECT
shift => data.OUTPUTSELECT
shift => data.OUTPUTSELECT
shift => data.OUTPUTSELECT
outdata[0] <= data.DB_MAX_OUTPUT_PORT_TYPE
outdata[1] <= data.DB_MAX_OUTPUT_PORT_TYPE
outdata[2] <= data.DB_MAX_OUTPUT_PORT_TYPE
outdata[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
outdata[4] <= data.DB_MAX_OUTPUT_PORT_TYPE
outdata[5] <= data.DB_MAX_OUTPUT_PORT_TYPE
outdata[6] <= data.DB_MAX_OUTPUT_PORT_TYPE
outdata[7] <= <GND>


|lab12|LFSR:func3
clk => lfsr[0].CLK
clk => lfsr[1].CLK
clk => lfsr[2].CLK
clk => lfsr[3].CLK
clk => lfsr[4].CLK
clk => lfsr[5].CLK
clk => lfsr[6].CLK
clk => lfsr[7].CLK
clk => lfsr[8].CLK
clk => lfsr[9].CLK
clk => lfsr[10].CLK
clk => lfsr[11].CLK
clk => lfsr[12].CLK
clk => lfsr[13].CLK
clk => lfsr[14].CLK
clk => lfsr[15].CLK
clk => lfsr[16].CLK
clk => lfsr[17].CLK
clk => lfsr[18].CLK
clk => lfsr[19].CLK
clk => lfsr[20].CLK
clk => lfsr[21].CLK
clk => lfsr[22].CLK
clk => lfsr[23].CLK
clk => lfsr[24].CLK
clk => lfsr[25].CLK
clk => lfsr[26].CLK
clk => lfsr[27].CLK
clk => lfsr[28].CLK
clk => lfsr[29].CLK
clk => lfsr[30].CLK
clk => lfsr[31].CLK
clk => linenum.CLK
clk => asciicode[0].CLK
clk => asciicode[1].CLK
clk => asciicode[2].CLK
clk => asciicode[3].CLK
clk => asciicode[4].CLK
clk => asciicode[5].CLK
clk => asciicode[6].CLK
clk => asciicode[7].CLK
clk => position[0].CLK
clk => position[1].CLK
clk => position[2].CLK
clk => position[3].CLK
clk => position[4].CLK
clk => position[5].CLK
clk => velocity[0].CLK
clk => velocity[1].CLK
clk => velocity[2].CLK
clk => velocity[3].CLK
clk => velocity[4].CLK
clk => velocity[5].CLK
clk => velocity[6].CLK
clk => velocity[7].CLK
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => position.OUTPUTSELECT
en => position.OUTPUTSELECT
en => position.OUTPUTSELECT
en => position.OUTPUTSELECT
en => position.OUTPUTSELECT
en => position.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
seed[0] => lfsr.DATAA
seed[1] => lfsr.DATAA
seed[2] => lfsr.DATAA
seed[3] => lfsr.DATAA
seed[4] => lfsr.DATAA
seed[5] => lfsr.DATAA
seed[6] => lfsr.DATAA
seed[7] => lfsr.DATAA
seed[8] => lfsr.DATAA
seed[9] => lfsr.DATAA
seed[10] => lfsr.DATAA
seed[11] => lfsr.DATAA
seed[12] => lfsr.DATAA
seed[13] => lfsr.DATAA
seed[14] => lfsr.DATAA
seed[15] => lfsr.DATAA
seed[16] => lfsr.DATAA
seed[17] => lfsr.DATAA
seed[18] => lfsr.DATAA
seed[19] => lfsr.DATAA
seed[20] => lfsr.DATAA
seed[21] => lfsr.DATAA
seed[22] => lfsr.DATAA
seed[23] => lfsr.DATAA
seed[24] => lfsr.DATAA
seed[25] => lfsr.DATAA
seed[26] => lfsr.DATAA
seed[27] => lfsr.DATAA
seed[28] => lfsr.IN0
seed[28] => lfsr.DATAA
seed[29] => lfsr.DATAA
seed[30] => lfsr.DATAA
seed[31] => lfsr.IN1
mode[0] => Equal0.IN1
mode[1] => Equal0.IN0
velocity_port[0] <= velocity[0].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[1] <= velocity[1].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[2] <= velocity[2].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[3] <= velocity[3].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[4] <= velocity[4].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[5] <= velocity[5].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[6] <= velocity[6].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[7] <= velocity[7].DB_MAX_OUTPUT_PORT_TYPE
position_port[0] <= position[0].DB_MAX_OUTPUT_PORT_TYPE
position_port[1] <= position[1].DB_MAX_OUTPUT_PORT_TYPE
position_port[2] <= position[2].DB_MAX_OUTPUT_PORT_TYPE
position_port[3] <= position[3].DB_MAX_OUTPUT_PORT_TYPE
position_port[4] <= position[4].DB_MAX_OUTPUT_PORT_TYPE
position_port[5] <= position[5].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[0] <= asciicode[0].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[1] <= asciicode[1].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[2] <= asciicode[2].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[3] <= asciicode[3].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[4] <= asciicode[4].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[5] <= asciicode[5].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[6] <= asciicode[6].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[7] <= asciicode[7].DB_MAX_OUTPUT_PORT_TYPE
linenum_port <= linenum.DB_MAX_OUTPUT_PORT_TYPE


|lab12|LFSR:func4
clk => lfsr[0].CLK
clk => lfsr[1].CLK
clk => lfsr[2].CLK
clk => lfsr[3].CLK
clk => lfsr[4].CLK
clk => lfsr[5].CLK
clk => lfsr[6].CLK
clk => lfsr[7].CLK
clk => lfsr[8].CLK
clk => lfsr[9].CLK
clk => lfsr[10].CLK
clk => lfsr[11].CLK
clk => lfsr[12].CLK
clk => lfsr[13].CLK
clk => lfsr[14].CLK
clk => lfsr[15].CLK
clk => lfsr[16].CLK
clk => lfsr[17].CLK
clk => lfsr[18].CLK
clk => lfsr[19].CLK
clk => lfsr[20].CLK
clk => lfsr[21].CLK
clk => lfsr[22].CLK
clk => lfsr[23].CLK
clk => lfsr[24].CLK
clk => lfsr[25].CLK
clk => lfsr[26].CLK
clk => lfsr[27].CLK
clk => lfsr[28].CLK
clk => lfsr[29].CLK
clk => lfsr[30].CLK
clk => lfsr[31].CLK
clk => linenum.CLK
clk => asciicode[0].CLK
clk => asciicode[1].CLK
clk => asciicode[2].CLK
clk => asciicode[3].CLK
clk => asciicode[4].CLK
clk => asciicode[5].CLK
clk => asciicode[6].CLK
clk => asciicode[7].CLK
clk => position[0].CLK
clk => position[1].CLK
clk => position[2].CLK
clk => position[3].CLK
clk => position[4].CLK
clk => position[5].CLK
clk => velocity[0].CLK
clk => velocity[1].CLK
clk => velocity[2].CLK
clk => velocity[3].CLK
clk => velocity[4].CLK
clk => velocity[5].CLK
clk => velocity[6].CLK
clk => velocity[7].CLK
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => position.OUTPUTSELECT
en => position.OUTPUTSELECT
en => position.OUTPUTSELECT
en => position.OUTPUTSELECT
en => position.OUTPUTSELECT
en => position.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
seed[0] => lfsr.DATAA
seed[1] => lfsr.DATAA
seed[2] => lfsr.DATAA
seed[3] => lfsr.DATAA
seed[4] => lfsr.DATAA
seed[5] => lfsr.DATAA
seed[6] => lfsr.DATAA
seed[7] => lfsr.DATAA
seed[8] => lfsr.DATAA
seed[9] => lfsr.DATAA
seed[10] => lfsr.DATAA
seed[11] => lfsr.DATAA
seed[12] => lfsr.DATAA
seed[13] => lfsr.DATAA
seed[14] => lfsr.DATAA
seed[15] => lfsr.DATAA
seed[16] => lfsr.DATAA
seed[17] => lfsr.DATAA
seed[18] => lfsr.DATAA
seed[19] => lfsr.DATAA
seed[20] => lfsr.DATAA
seed[21] => lfsr.DATAA
seed[22] => lfsr.DATAA
seed[23] => lfsr.DATAA
seed[24] => lfsr.DATAA
seed[25] => lfsr.DATAA
seed[26] => lfsr.DATAA
seed[27] => lfsr.DATAA
seed[28] => lfsr.IN0
seed[28] => lfsr.DATAA
seed[29] => lfsr.DATAA
seed[30] => lfsr.DATAA
seed[31] => lfsr.IN1
mode[0] => Equal0.IN1
mode[1] => Equal0.IN0
velocity_port[0] <= velocity[0].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[1] <= velocity[1].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[2] <= velocity[2].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[3] <= velocity[3].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[4] <= velocity[4].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[5] <= velocity[5].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[6] <= velocity[6].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[7] <= velocity[7].DB_MAX_OUTPUT_PORT_TYPE
position_port[0] <= position[0].DB_MAX_OUTPUT_PORT_TYPE
position_port[1] <= position[1].DB_MAX_OUTPUT_PORT_TYPE
position_port[2] <= position[2].DB_MAX_OUTPUT_PORT_TYPE
position_port[3] <= position[3].DB_MAX_OUTPUT_PORT_TYPE
position_port[4] <= position[4].DB_MAX_OUTPUT_PORT_TYPE
position_port[5] <= position[5].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[0] <= asciicode[0].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[1] <= asciicode[1].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[2] <= asciicode[2].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[3] <= asciicode[3].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[4] <= asciicode[4].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[5] <= asciicode[5].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[6] <= asciicode[6].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[7] <= asciicode[7].DB_MAX_OUTPUT_PORT_TYPE
linenum_port <= linenum.DB_MAX_OUTPUT_PORT_TYPE


|lab12|LFSR:func5
clk => lfsr[0].CLK
clk => lfsr[1].CLK
clk => lfsr[2].CLK
clk => lfsr[3].CLK
clk => lfsr[4].CLK
clk => lfsr[5].CLK
clk => lfsr[6].CLK
clk => lfsr[7].CLK
clk => lfsr[8].CLK
clk => lfsr[9].CLK
clk => lfsr[10].CLK
clk => lfsr[11].CLK
clk => lfsr[12].CLK
clk => lfsr[13].CLK
clk => lfsr[14].CLK
clk => lfsr[15].CLK
clk => lfsr[16].CLK
clk => lfsr[17].CLK
clk => lfsr[18].CLK
clk => lfsr[19].CLK
clk => lfsr[20].CLK
clk => lfsr[21].CLK
clk => lfsr[22].CLK
clk => lfsr[23].CLK
clk => lfsr[24].CLK
clk => lfsr[25].CLK
clk => lfsr[26].CLK
clk => lfsr[27].CLK
clk => lfsr[28].CLK
clk => lfsr[29].CLK
clk => lfsr[30].CLK
clk => lfsr[31].CLK
clk => linenum.CLK
clk => asciicode[0].CLK
clk => asciicode[1].CLK
clk => asciicode[2].CLK
clk => asciicode[3].CLK
clk => asciicode[4].CLK
clk => asciicode[5].CLK
clk => asciicode[6].CLK
clk => asciicode[7].CLK
clk => position[0].CLK
clk => position[1].CLK
clk => position[2].CLK
clk => position[3].CLK
clk => position[4].CLK
clk => position[5].CLK
clk => velocity[0].CLK
clk => velocity[1].CLK
clk => velocity[2].CLK
clk => velocity[3].CLK
clk => velocity[4].CLK
clk => velocity[5].CLK
clk => velocity[6].CLK
clk => velocity[7].CLK
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => position.OUTPUTSELECT
en => position.OUTPUTSELECT
en => position.OUTPUTSELECT
en => position.OUTPUTSELECT
en => position.OUTPUTSELECT
en => position.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
seed[0] => lfsr.DATAA
seed[1] => lfsr.DATAA
seed[2] => lfsr.DATAA
seed[3] => lfsr.DATAA
seed[4] => lfsr.DATAA
seed[5] => lfsr.DATAA
seed[6] => lfsr.DATAA
seed[7] => lfsr.DATAA
seed[8] => lfsr.DATAA
seed[9] => lfsr.DATAA
seed[10] => lfsr.DATAA
seed[11] => lfsr.DATAA
seed[12] => lfsr.DATAA
seed[13] => lfsr.DATAA
seed[14] => lfsr.DATAA
seed[15] => lfsr.DATAA
seed[16] => lfsr.DATAA
seed[17] => lfsr.DATAA
seed[18] => lfsr.DATAA
seed[19] => lfsr.DATAA
seed[20] => lfsr.DATAA
seed[21] => lfsr.DATAA
seed[22] => lfsr.DATAA
seed[23] => lfsr.DATAA
seed[24] => lfsr.DATAA
seed[25] => lfsr.DATAA
seed[26] => lfsr.DATAA
seed[27] => lfsr.DATAA
seed[28] => lfsr.IN0
seed[28] => lfsr.DATAA
seed[29] => lfsr.DATAA
seed[30] => lfsr.DATAA
seed[31] => lfsr.IN1
mode[0] => Equal0.IN1
mode[1] => Equal0.IN0
velocity_port[0] <= velocity[0].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[1] <= velocity[1].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[2] <= velocity[2].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[3] <= velocity[3].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[4] <= velocity[4].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[5] <= velocity[5].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[6] <= velocity[6].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[7] <= velocity[7].DB_MAX_OUTPUT_PORT_TYPE
position_port[0] <= position[0].DB_MAX_OUTPUT_PORT_TYPE
position_port[1] <= position[1].DB_MAX_OUTPUT_PORT_TYPE
position_port[2] <= position[2].DB_MAX_OUTPUT_PORT_TYPE
position_port[3] <= position[3].DB_MAX_OUTPUT_PORT_TYPE
position_port[4] <= position[4].DB_MAX_OUTPUT_PORT_TYPE
position_port[5] <= position[5].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[0] <= asciicode[0].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[1] <= asciicode[1].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[2] <= asciicode[2].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[3] <= asciicode[3].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[4] <= asciicode[4].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[5] <= asciicode[5].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[6] <= asciicode[6].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[7] <= asciicode[7].DB_MAX_OUTPUT_PORT_TYPE
linenum_port <= linenum.DB_MAX_OUTPUT_PORT_TYPE


|lab12|LFSR:func6
clk => lfsr[0].CLK
clk => lfsr[1].CLK
clk => lfsr[2].CLK
clk => lfsr[3].CLK
clk => lfsr[4].CLK
clk => lfsr[5].CLK
clk => lfsr[6].CLK
clk => lfsr[7].CLK
clk => lfsr[8].CLK
clk => lfsr[9].CLK
clk => lfsr[10].CLK
clk => lfsr[11].CLK
clk => lfsr[12].CLK
clk => lfsr[13].CLK
clk => lfsr[14].CLK
clk => lfsr[15].CLK
clk => lfsr[16].CLK
clk => lfsr[17].CLK
clk => lfsr[18].CLK
clk => lfsr[19].CLK
clk => lfsr[20].CLK
clk => lfsr[21].CLK
clk => lfsr[22].CLK
clk => lfsr[23].CLK
clk => lfsr[24].CLK
clk => lfsr[25].CLK
clk => lfsr[26].CLK
clk => lfsr[27].CLK
clk => lfsr[28].CLK
clk => lfsr[29].CLK
clk => lfsr[30].CLK
clk => lfsr[31].CLK
clk => linenum.CLK
clk => asciicode[0].CLK
clk => asciicode[1].CLK
clk => asciicode[2].CLK
clk => asciicode[3].CLK
clk => asciicode[4].CLK
clk => asciicode[5].CLK
clk => asciicode[6].CLK
clk => asciicode[7].CLK
clk => position[0].CLK
clk => position[1].CLK
clk => position[2].CLK
clk => position[3].CLK
clk => position[4].CLK
clk => position[5].CLK
clk => velocity[0].CLK
clk => velocity[1].CLK
clk => velocity[2].CLK
clk => velocity[3].CLK
clk => velocity[4].CLK
clk => velocity[5].CLK
clk => velocity[6].CLK
clk => velocity[7].CLK
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => velocity.OUTPUTSELECT
en => position.OUTPUTSELECT
en => position.OUTPUTSELECT
en => position.OUTPUTSELECT
en => position.OUTPUTSELECT
en => position.OUTPUTSELECT
en => position.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => asciicode.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
en => lfsr.OUTPUTSELECT
seed[0] => lfsr.DATAA
seed[1] => lfsr.DATAA
seed[2] => lfsr.DATAA
seed[3] => lfsr.DATAA
seed[4] => lfsr.DATAA
seed[5] => lfsr.DATAA
seed[6] => lfsr.DATAA
seed[7] => lfsr.DATAA
seed[8] => lfsr.DATAA
seed[9] => lfsr.DATAA
seed[10] => lfsr.DATAA
seed[11] => lfsr.DATAA
seed[12] => lfsr.DATAA
seed[13] => lfsr.DATAA
seed[14] => lfsr.DATAA
seed[15] => lfsr.DATAA
seed[16] => lfsr.DATAA
seed[17] => lfsr.DATAA
seed[18] => lfsr.DATAA
seed[19] => lfsr.DATAA
seed[20] => lfsr.DATAA
seed[21] => lfsr.DATAA
seed[22] => lfsr.DATAA
seed[23] => lfsr.DATAA
seed[24] => lfsr.DATAA
seed[25] => lfsr.DATAA
seed[26] => lfsr.DATAA
seed[27] => lfsr.DATAA
seed[28] => lfsr.IN0
seed[28] => lfsr.DATAA
seed[29] => lfsr.DATAA
seed[30] => lfsr.DATAA
seed[31] => lfsr.IN1
mode[0] => Equal0.IN1
mode[1] => Equal0.IN0
velocity_port[0] <= velocity[0].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[1] <= velocity[1].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[2] <= velocity[2].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[3] <= velocity[3].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[4] <= velocity[4].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[5] <= velocity[5].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[6] <= velocity[6].DB_MAX_OUTPUT_PORT_TYPE
velocity_port[7] <= velocity[7].DB_MAX_OUTPUT_PORT_TYPE
position_port[0] <= position[0].DB_MAX_OUTPUT_PORT_TYPE
position_port[1] <= position[1].DB_MAX_OUTPUT_PORT_TYPE
position_port[2] <= position[2].DB_MAX_OUTPUT_PORT_TYPE
position_port[3] <= position[3].DB_MAX_OUTPUT_PORT_TYPE
position_port[4] <= position[4].DB_MAX_OUTPUT_PORT_TYPE
position_port[5] <= position[5].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[0] <= asciicode[0].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[1] <= asciicode[1].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[2] <= asciicode[2].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[3] <= asciicode[3].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[4] <= asciicode[4].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[5] <= asciicode[5].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[6] <= asciicode[6].DB_MAX_OUTPUT_PORT_TYPE
asciicode_port[7] <= asciicode[7].DB_MAX_OUTPUT_PORT_TYPE
linenum_port <= linenum.DB_MAX_OUTPUT_PORT_TYPE


|lab12|info_frame:func7
clk => info[52][0].CLK
clk => info[52][1].CLK
clk => info[52][2].CLK
clk => info[52][3].CLK
clk => info[52][4].CLK
clk => info[52][5].CLK
clk => info[52][6].CLK
clk => info[52][7].CLK
clk => info[53][0].CLK
clk => info[53][1].CLK
clk => info[53][2].CLK
clk => info[53][3].CLK
clk => info[53][4].CLK
clk => info[53][5].CLK
clk => info[53][6].CLK
clk => info[53][7].CLK
clk => info[54][0].CLK
clk => info[54][1].CLK
clk => info[54][2].CLK
clk => info[54][3].CLK
clk => info[54][4].CLK
clk => info[54][5].CLK
clk => info[54][6].CLK
clk => info[54][7].CLK
clk => info[55][0].CLK
clk => info[55][1].CLK
clk => info[55][2].CLK
clk => info[55][3].CLK
clk => info[55][4].CLK
clk => info[55][5].CLK
clk => info[55][6].CLK
clk => info[55][7].CLK
clk => info[76][0].CLK
clk => info[76][1].CLK
clk => info[76][2].CLK
clk => info[76][3].CLK
clk => info[76][4].CLK
clk => info[76][5].CLK
clk => info[76][6].CLK
clk => info[76][7].CLK
clk => info[77][0].CLK
clk => info[77][1].CLK
clk => info[77][2].CLK
clk => info[77][3].CLK
clk => info[77][4].CLK
clk => info[77][5].CLK
clk => info[77][6].CLK
clk => info[77][7].CLK
clk => info[78][0].CLK
clk => info[78][1].CLK
clk => info[78][2].CLK
clk => info[78][3].CLK
clk => info[78][4].CLK
clk => info[78][5].CLK
clk => info[78][6].CLK
clk => info[78][7].CLK
clk => info[79][0].CLK
clk => info[79][1].CLK
clk => info[79][2].CLK
clk => info[79][3].CLK
clk => info[79][4].CLK
clk => info[79][5].CLK
clk => info[79][6].CLK
clk => info[79][7].CLK
clk => info[100][0].CLK
clk => info[100][1].CLK
clk => info[100][2].CLK
clk => info[100][3].CLK
clk => info[100][4].CLK
clk => info[100][5].CLK
clk => info[100][6].CLK
clk => info[100][7].CLK
clk => info[101][0].CLK
clk => info[101][1].CLK
clk => info[101][2].CLK
clk => info[101][3].CLK
clk => info[101][4].CLK
clk => info[101][5].CLK
clk => info[101][6].CLK
clk => info[101][7].CLK
clk => info[102][0].CLK
clk => info[102][1].CLK
clk => info[102][2].CLK
clk => info[102][3].CLK
clk => info[102][4].CLK
clk => info[102][5].CLK
clk => info[102][6].CLK
clk => info[102][7].CLK
clk => info[103][0].CLK
clk => info[103][1].CLK
clk => info[103][2].CLK
clk => info[103][3].CLK
clk => info[103][4].CLK
clk => info[103][5].CLK
clk => info[103][6].CLK
clk => info[103][7].CLK
clk => info[123][0].CLK
clk => info[123][1].CLK
clk => info[123][2].CLK
clk => info[123][3].CLK
clk => info[123][4].CLK
clk => info[123][5].CLK
clk => info[123][6].CLK
clk => info[123][7].CLK
clk => info[124][0].CLK
clk => info[124][1].CLK
clk => info[124][2].CLK
clk => info[124][3].CLK
clk => info[124][4].CLK
clk => info[124][5].CLK
clk => info[124][6].CLK
clk => info[124][7].CLK
clk => info[126][0].CLK
clk => info[126][1].CLK
clk => info[126][2].CLK
clk => info[126][3].CLK
clk => info[126][4].CLK
clk => info[126][5].CLK
clk => info[126][6].CLK
clk => info[126][7].CLK
clk => info[127][0].CLK
clk => info[127][1].CLK
clk => info[127][2].CLK
clk => info[127][3].CLK
clk => info[127][4].CLK
clk => info[127][5].CLK
clk => info[127][6].CLK
clk => info[127][7].CLK
clk => info[134][0].CLK
clk => info[134][1].CLK
clk => info[134][2].CLK
clk => info[134][3].CLK
clk => info[134][4].CLK
clk => info[134][5].CLK
clk => info[134][6].CLK
clk => info[134][7].CLK
clk => info[135][0].CLK
clk => info[135][1].CLK
clk => info[135][2].CLK
clk => info[135][3].CLK
clk => info[135][4].CLK
clk => info[135][5].CLK
clk => info[135][6].CLK
clk => info[135][7].CLK
clk => info[136][0].CLK
clk => info[136][1].CLK
clk => info[136][2].CLK
clk => info[136][3].CLK
clk => info[136][4].CLK
clk => info[136][5].CLK
clk => info[136][6].CLK
clk => info[136][7].CLK
clk => info[137][0].CLK
clk => info[137][1].CLK
clk => info[137][2].CLK
clk => info[137][3].CLK
clk => info[137][4].CLK
clk => info[137][5].CLK
clk => info[137][6].CLK
clk => info[137][7].CLK
clk => info[139][0].CLK
clk => info[139][1].CLK
clk => info[139][2].CLK
clk => info[139][3].CLK
clk => info[139][4].CLK
clk => info[139][5].CLK
clk => info[139][6].CLK
clk => info[139][7].CLK
clk => info[140][0].CLK
clk => info[140][1].CLK
clk => info[140][2].CLK
clk => info[140][3].CLK
clk => info[140][4].CLK
clk => info[140][5].CLK
clk => info[140][6].CLK
clk => info[140][7].CLK
clk => info[141][0].CLK
clk => info[141][1].CLK
clk => info[141][2].CLK
clk => info[141][3].CLK
clk => info[141][4].CLK
clk => info[141][5].CLK
clk => info[141][6].CLK
clk => info[141][7].CLK
clk => info[147][0].CLK
clk => info[147][1].CLK
clk => info[147][2].CLK
clk => info[147][3].CLK
clk => info[147][4].CLK
clk => info[147][5].CLK
clk => info[147][6].CLK
clk => info[147][7].CLK
clk => info[148][0].CLK
clk => info[148][1].CLK
clk => info[148][2].CLK
clk => info[148][3].CLK
clk => info[148][4].CLK
clk => info[148][5].CLK
clk => info[148][6].CLK
clk => info[148][7].CLK
clk => info[149][0].CLK
clk => info[149][1].CLK
clk => info[149][2].CLK
clk => info[149][3].CLK
clk => info[149][4].CLK
clk => info[149][5].CLK
clk => info[149][6].CLK
clk => info[149][7].CLK
clk => info[150][0].CLK
clk => info[150][1].CLK
clk => info[150][2].CLK
clk => info[150][3].CLK
clk => info[150][4].CLK
clk => info[150][5].CLK
clk => info[150][6].CLK
clk => info[150][7].CLK
clk => info[151][0].CLK
clk => info[151][1].CLK
clk => info[151][2].CLK
clk => info[151][3].CLK
clk => info[151][4].CLK
clk => info[151][5].CLK
clk => info[151][6].CLK
clk => info[151][7].CLK
clk => info[152][0].CLK
clk => info[152][1].CLK
clk => info[152][2].CLK
clk => info[152][3].CLK
clk => info[152][4].CLK
clk => info[152][5].CLK
clk => info[152][6].CLK
clk => info[152][7].CLK
clk => info[163][0].CLK
clk => info[163][1].CLK
clk => info[163][2].CLK
clk => info[163][3].CLK
clk => info[163][4].CLK
clk => info[163][5].CLK
clk => info[163][6].CLK
clk => info[163][7].CLK
clk => info[164][0].CLK
clk => info[164][1].CLK
clk => info[164][2].CLK
clk => info[164][3].CLK
clk => info[164][4].CLK
clk => info[164][5].CLK
clk => info[164][6].CLK
clk => info[164][7].CLK
clk => info[165][0].CLK
clk => info[165][1].CLK
clk => info[165][2].CLK
clk => info[165][3].CLK
clk => info[165][4].CLK
clk => info[165][5].CLK
clk => info[165][6].CLK
clk => info[165][7].CLK
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info.OUTPUTSELECT
reset => info[147][0].ENA
reset => info[147][1].ENA
reset => info[147][2].ENA
reset => info[147][3].ENA
reset => info[147][4].ENA
reset => info[147][5].ENA
reset => info[147][6].ENA
reset => info[147][7].ENA
reset => info[148][0].ENA
reset => info[148][1].ENA
reset => info[148][2].ENA
reset => info[148][3].ENA
reset => info[148][4].ENA
reset => info[148][5].ENA
reset => info[148][6].ENA
reset => info[148][7].ENA
reset => info[149][0].ENA
reset => info[149][1].ENA
reset => info[149][2].ENA
reset => info[149][3].ENA
reset => info[149][4].ENA
reset => info[149][5].ENA
reset => info[149][6].ENA
reset => info[149][7].ENA
reset => info[150][0].ENA
reset => info[150][1].ENA
reset => info[150][2].ENA
reset => info[150][3].ENA
reset => info[150][4].ENA
reset => info[150][5].ENA
reset => info[150][6].ENA
reset => info[150][7].ENA
reset => info[151][0].ENA
reset => info[151][1].ENA
reset => info[151][2].ENA
reset => info[151][3].ENA
reset => info[151][4].ENA
reset => info[151][5].ENA
reset => info[151][6].ENA
reset => info[151][7].ENA
reset => info[152][0].ENA
reset => info[152][1].ENA
reset => info[152][2].ENA
reset => info[152][3].ENA
reset => info[152][4].ENA
reset => info[152][5].ENA
reset => info[152][6].ENA
reset => info[152][7].ENA
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info.OUTPUTSELECT
start => info[147][4].DATAIN
start => info[147][6].DATAIN
start => info[148][0].DATAIN
start => info[148][6].DATAIN
start => info[149][0].DATAIN
start => info[149][2].DATAIN
start => info[149][4].DATAIN
start => info[149][6].DATAIN
start => info[150][0].DATAIN
start => info[150][1].DATAIN
start => info[150][4].DATAIN
start => info[150][6].DATAIN
start => info[151][0].DATAIN
start => info[151][2].DATAIN
start => info[151][6].DATAIN
start => info[152][2].DATAIN
start => info[152][6].DATAIN
end_game => info.DATAA
presscount[0] => Div4.IN23
presscount[0] => Div5.IN20
presscount[0] => Div6.IN17
presscount[0] => Mod7.IN17
presscount[1] => Div4.IN22
presscount[1] => Div5.IN19
presscount[1] => Div6.IN16
presscount[1] => Mod7.IN16
presscount[2] => Div4.IN21
presscount[2] => Div5.IN18
presscount[2] => Div6.IN15
presscount[2] => Mod7.IN15
presscount[3] => Div4.IN20
presscount[3] => Div5.IN17
presscount[3] => Div6.IN14
presscount[3] => Mod7.IN14
presscount[4] => Div4.IN19
presscount[4] => Div5.IN16
presscount[4] => Div6.IN13
presscount[4] => Mod7.IN13
presscount[5] => Div4.IN18
presscount[5] => Div5.IN15
presscount[5] => Div6.IN12
presscount[5] => Mod7.IN12
presscount[6] => Div4.IN17
presscount[6] => Div5.IN14
presscount[6] => Div6.IN11
presscount[6] => Mod7.IN11
presscount[7] => Div4.IN16
presscount[7] => Div5.IN13
presscount[7] => Div6.IN10
presscount[7] => Mod7.IN10
presscount[8] => Div4.IN15
presscount[8] => Div5.IN12
presscount[8] => Div6.IN9
presscount[8] => Mod7.IN9
presscount[9] => Div4.IN14
presscount[9] => Div5.IN11
presscount[9] => Div6.IN8
presscount[9] => Mod7.IN8
presscount[10] => Div4.IN13
presscount[10] => Div5.IN10
presscount[10] => Div6.IN7
presscount[10] => Mod7.IN7
presscount[11] => Div4.IN12
presscount[11] => Div5.IN9
presscount[11] => Div6.IN6
presscount[11] => Mod7.IN6
presscount[12] => Div4.IN11
presscount[12] => Div5.IN8
presscount[12] => Div6.IN5
presscount[12] => Mod7.IN5
presscount[13] => Div4.IN10
presscount[13] => Div5.IN7
presscount[13] => Div6.IN4
presscount[13] => Mod7.IN4
score[0] => Div7.IN23
score[0] => Div8.IN20
score[0] => Div9.IN17
score[0] => Mod10.IN17
score[1] => Div7.IN22
score[1] => Div8.IN19
score[1] => Div9.IN16
score[1] => Mod10.IN16
score[2] => Div7.IN21
score[2] => Div8.IN18
score[2] => Div9.IN15
score[2] => Mod10.IN15
score[3] => Div7.IN20
score[3] => Div8.IN17
score[3] => Div9.IN14
score[3] => Mod10.IN14
score[4] => Div7.IN19
score[4] => Div8.IN16
score[4] => Div9.IN13
score[4] => Mod10.IN13
score[5] => Div7.IN18
score[5] => Div8.IN15
score[5] => Div9.IN12
score[5] => Mod10.IN12
score[6] => Div7.IN17
score[6] => Div8.IN14
score[6] => Div9.IN11
score[6] => Mod10.IN11
score[7] => Div7.IN16
score[7] => Div8.IN13
score[7] => Div9.IN10
score[7] => Mod10.IN10
score[8] => Div7.IN15
score[8] => Div8.IN12
score[8] => Div9.IN9
score[8] => Mod10.IN9
score[9] => Div7.IN14
score[9] => Div8.IN11
score[9] => Div9.IN8
score[9] => Mod10.IN8
score[10] => Div7.IN13
score[10] => Div8.IN10
score[10] => Div9.IN7
score[10] => Mod10.IN7
score[11] => Div7.IN12
score[11] => Div8.IN9
score[11] => Div9.IN6
score[11] => Mod10.IN6
score[12] => Div7.IN11
score[12] => Div8.IN8
score[12] => Div9.IN5
score[12] => Mod10.IN5
score[13] => Div7.IN10
score[13] => Div8.IN7
score[13] => Div9.IN4
score[13] => Mod10.IN4
addr[0] => Mod1.IN15
addr[1] => Mod1.IN14
addr[2] => Mod1.IN13
addr[3] => Mod1.IN12
addr[4] => Mod1.IN11
addr[5] => Mod1.IN10
addr[6] => Mod1.IN9
addr[7] => Mod1.IN8
count_time[0] => Mod0.IN19
count_time[0] => Div0.IN19
count_time[1] => Mod0.IN18
count_time[1] => Div0.IN18
count_time[2] => Mod0.IN17
count_time[2] => Div0.IN17
count_time[3] => Mod0.IN16
count_time[3] => Div0.IN16
count_time[4] => Mod0.IN15
count_time[4] => Div0.IN15
count_time[5] => Mod0.IN14
count_time[5] => Div0.IN14
count_time[6] => Mod0.IN13
count_time[6] => Div0.IN13
count_time[7] => Mod0.IN12
count_time[7] => Div0.IN12
count_time[8] => Mod0.IN11
count_time[8] => Div0.IN11
count_time[9] => Mod0.IN10
count_time[9] => Div0.IN10
count_time[10] => Mod0.IN9
count_time[10] => Div0.IN9
count_time[11] => Mod0.IN8
count_time[11] => Div0.IN8
count_time[12] => Mod0.IN7
count_time[12] => Div0.IN7
count_time[13] => Mod0.IN6
count_time[13] => Div0.IN6
misscount[0] => Div1.IN23
misscount[0] => Div2.IN20
misscount[0] => Div3.IN17
misscount[0] => Mod4.IN17
misscount[1] => Div1.IN22
misscount[1] => Div2.IN19
misscount[1] => Div3.IN16
misscount[1] => Mod4.IN16
misscount[2] => Div1.IN21
misscount[2] => Div2.IN18
misscount[2] => Div3.IN15
misscount[2] => Mod4.IN15
misscount[3] => Div1.IN20
misscount[3] => Div2.IN17
misscount[3] => Div3.IN14
misscount[3] => Mod4.IN14
misscount[4] => Div1.IN19
misscount[4] => Div2.IN16
misscount[4] => Div3.IN13
misscount[4] => Mod4.IN13
misscount[5] => Div1.IN18
misscount[5] => Div2.IN15
misscount[5] => Div3.IN12
misscount[5] => Mod4.IN12
misscount[6] => Div1.IN17
misscount[6] => Div2.IN14
misscount[6] => Div3.IN11
misscount[6] => Mod4.IN11
misscount[7] => Div1.IN16
misscount[7] => Div2.IN13
misscount[7] => Div3.IN10
misscount[7] => Mod4.IN10
misscount[8] => Div1.IN15
misscount[8] => Div2.IN12
misscount[8] => Div3.IN9
misscount[8] => Mod4.IN9
misscount[9] => Div1.IN14
misscount[9] => Div2.IN11
misscount[9] => Div3.IN8
misscount[9] => Mod4.IN8
misscount[10] => Div1.IN13
misscount[10] => Div2.IN10
misscount[10] => Div3.IN7
misscount[10] => Mod4.IN7
misscount[11] => Div1.IN12
misscount[11] => Div2.IN9
misscount[11] => Div3.IN6
misscount[11] => Mod4.IN6
misscount[12] => Div1.IN11
misscount[12] => Div2.IN8
misscount[12] => Div3.IN5
misscount[12] => Mod4.IN5
misscount[13] => Div1.IN10
misscount[13] => Div2.IN7
misscount[13] => Div3.IN4
misscount[13] => Mod4.IN4
mode[0] => Equal0.IN1
mode[0] => Equal1.IN1
mode[0] => Equal2.IN0
mode[1] => Equal0.IN0
mode[1] => Equal1.IN0
mode[1] => Equal2.IN1
info_ascii[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
info_ascii[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
info_ascii[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
info_ascii[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
info_ascii[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
info_ascii[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
info_ascii[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
info_ascii[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|lab12|numToled:func8
count[0] => Decoder0.IN3
count[1] => Decoder0.IN2
count[2] => Decoder0.IN1
count[3] => Decoder0.IN0
ready => led.OUTPUTSELECT
ready => led.OUTPUTSELECT
ready => led.OUTPUTSELECT
ready => led.OUTPUTSELECT
ready => led.OUTPUTSELECT
ready => led.OUTPUTSELECT
ready => led.OUTPUTSELECT
led[0] <= led.DB_MAX_OUTPUT_PORT_TYPE
led[1] <= led.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= led.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= led.DB_MAX_OUTPUT_PORT_TYPE
led[4] <= led.DB_MAX_OUTPUT_PORT_TYPE
led[5] <= led.DB_MAX_OUTPUT_PORT_TYPE
led[6] <= led.DB_MAX_OUTPUT_PORT_TYPE


|lab12|numToled:func9
count[0] => Decoder0.IN3
count[1] => Decoder0.IN2
count[2] => Decoder0.IN1
count[3] => Decoder0.IN0
ready => led.OUTPUTSELECT
ready => led.OUTPUTSELECT
ready => led.OUTPUTSELECT
ready => led.OUTPUTSELECT
ready => led.OUTPUTSELECT
ready => led.OUTPUTSELECT
ready => led.OUTPUTSELECT
led[0] <= led.DB_MAX_OUTPUT_PORT_TYPE
led[1] <= led.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= led.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= led.DB_MAX_OUTPUT_PORT_TYPE
led[4] <= led.DB_MAX_OUTPUT_PORT_TYPE
led[5] <= led.DB_MAX_OUTPUT_PORT_TYPE
led[6] <= led.DB_MAX_OUTPUT_PORT_TYPE


|lab12|countdown:func10
clk => finaltime[0].CLK
clk => finaltime[1].CLK
clk => finaltime[2].CLK
clk => finaltime[3].CLK
clk => finaltime[4].CLK
clk => finaltime[5].CLK
clk => finaltime[6].CLK
clk => finaltime[7].CLK
clk => finaltime[8].CLK
clk => finaltime[9].CLK
clk => finaltime[10].CLK
clk => finaltime[11].CLK
clk => finaltime[12].CLK
clk => finaltime[13].CLK
clk => end_game~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => time_info[0].CLK
clk => time_info[1].CLK
clk => time_info[2].CLK
clk => time_info[3].CLK
clk => time_info[4].CLK
clk => time_info[5].CLK
clk => time_info[6].CLK
clk => time_info[7].CLK
clk => time_info[8].CLK
clk => time_info[9].CLK
clk => time_info[10].CLK
clk => time_info[11].CLK
clk => time_info[12].CLK
clk => time_info[13].CLK
menu_or_game => time_info.OUTPUTSELECT
menu_or_game => time_info.OUTPUTSELECT
menu_or_game => time_info.OUTPUTSELECT
menu_or_game => time_info.OUTPUTSELECT
menu_or_game => time_info.OUTPUTSELECT
menu_or_game => time_info.OUTPUTSELECT
menu_or_game => time_info.OUTPUTSELECT
menu_or_game => time_info.OUTPUTSELECT
menu_or_game => time_info.OUTPUTSELECT
menu_or_game => time_info.OUTPUTSELECT
menu_or_game => time_info.OUTPUTSELECT
menu_or_game => time_info.OUTPUTSELECT
menu_or_game => time_info.OUTPUTSELECT
menu_or_game => time_info.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => count.OUTPUTSELECT
menu_or_game => end_game.OUTPUTSELECT
menu_or_game => finaltime.OUTPUTSELECT
menu_or_game => finaltime.OUTPUTSELECT
menu_or_game => finaltime.OUTPUTSELECT
menu_or_game => finaltime.OUTPUTSELECT
menu_or_game => finaltime.OUTPUTSELECT
menu_or_game => finaltime.OUTPUTSELECT
menu_or_game => finaltime.OUTPUTSELECT
menu_or_game => finaltime.OUTPUTSELECT
menu_or_game => finaltime.OUTPUTSELECT
menu_or_game => finaltime.OUTPUTSELECT
menu_or_game => finaltime.OUTPUTSELECT
menu_or_game => finaltime.OUTPUTSELECT
menu_or_game => finaltime.OUTPUTSELECT
menu_or_game => finaltime.OUTPUTSELECT
start => time_info.OUTPUTSELECT
start => time_info.OUTPUTSELECT
start => time_info.OUTPUTSELECT
start => time_info.OUTPUTSELECT
start => time_info.OUTPUTSELECT
start => time_info.OUTPUTSELECT
start => time_info.OUTPUTSELECT
start => time_info.OUTPUTSELECT
start => time_info.OUTPUTSELECT
start => time_info.OUTPUTSELECT
start => time_info.OUTPUTSELECT
start => time_info.OUTPUTSELECT
start => time_info.OUTPUTSELECT
start => time_info.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
mode[0] => Equal1.IN1
mode[0] => Equal2.IN1
mode[0] => Equal3.IN0
mode[1] => Equal1.IN0
mode[1] => Equal2.IN0
mode[1] => Equal3.IN1
count_time[0] <= finaltime[0].DB_MAX_OUTPUT_PORT_TYPE
count_time[1] <= finaltime[1].DB_MAX_OUTPUT_PORT_TYPE
count_time[2] <= finaltime[2].DB_MAX_OUTPUT_PORT_TYPE
count_time[3] <= finaltime[3].DB_MAX_OUTPUT_PORT_TYPE
count_time[4] <= finaltime[4].DB_MAX_OUTPUT_PORT_TYPE
count_time[5] <= finaltime[5].DB_MAX_OUTPUT_PORT_TYPE
count_time[6] <= finaltime[6].DB_MAX_OUTPUT_PORT_TYPE
count_time[7] <= finaltime[7].DB_MAX_OUTPUT_PORT_TYPE
count_time[8] <= finaltime[8].DB_MAX_OUTPUT_PORT_TYPE
count_time[9] <= finaltime[9].DB_MAX_OUTPUT_PORT_TYPE
count_time[10] <= finaltime[10].DB_MAX_OUTPUT_PORT_TYPE
count_time[11] <= finaltime[11].DB_MAX_OUTPUT_PORT_TYPE
count_time[12] <= finaltime[12].DB_MAX_OUTPUT_PORT_TYPE
count_time[13] <= finaltime[13].DB_MAX_OUTPUT_PORT_TYPE
end_game <= end_game~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab12|interface_vga_transit:comb_80
clk => clk.IN2
menu_or_game => text.raddr_a[11].OUTPUTSELECT
menu_or_game => text.raddr_a[10].OUTPUTSELECT
menu_or_game => text.raddr_a[9].OUTPUTSELECT
menu_or_game => text.raddr_a[8].OUTPUTSELECT
menu_or_game => text.raddr_a[7].OUTPUTSELECT
menu_or_game => text.raddr_a[6].OUTPUTSELECT
menu_or_game => text.raddr_a[5].OUTPUTSELECT
menu_or_game => text.raddr_a[4].OUTPUTSELECT
menu_or_game => line_gameover[9].ENA
menu_or_game => line_gameover[8].ENA
menu_or_game => line_gameover[7].ENA
menu_or_game => line_gameover[6].ENA
menu_or_game => line_gameover[5].ENA
menu_or_game => line_gameover[4].ENA
menu_or_game => line_gameover[3].ENA
menu_or_game => line_gameover[2].ENA
menu_or_game => line_gameover[1].ENA
menu_or_game => line_gameover[0].ENA
menu_or_game => gain_color.ENA
menu_or_game => gaov_color.ENA
menu_or_game => line_gameover[10].ENA
menu_or_game => line_gameover[11].ENA
menu_or_game => line_game[0].ENA
menu_or_game => line_game[1].ENA
menu_or_game => line_game[2].ENA
menu_or_game => line_game[3].ENA
menu_or_game => line_game[4].ENA
menu_or_game => line_game[5].ENA
menu_or_game => line_game[6].ENA
menu_or_game => line_game[7].ENA
menu_or_game => line_game[8].ENA
menu_or_game => line_game[9].ENA
menu_or_game => line_game[10].ENA
menu_or_game => line_game[11].ENA
menu_or_game => ini_color.ENA
menu_or_game => line_ini[0].ENA
menu_or_game => line_ini[1].ENA
menu_or_game => line_ini[2].ENA
menu_or_game => line_ini[3].ENA
menu_or_game => line_ini[4].ENA
menu_or_game => line_ini[5].ENA
menu_or_game => line_ini[6].ENA
menu_or_game => line_ini[7].ENA
menu_or_game => line_ini[8].ENA
menu_or_game => line_ini[9].ENA
menu_or_game => line_ini[10].ENA
menu_or_game => line_ini[11].ENA
h_addr[0] => Div0.IN13
h_addr[0] => Mod0.IN13
h_addr[1] => Div0.IN12
h_addr[1] => Mod0.IN12
h_addr[2] => Div0.IN11
h_addr[2] => Mod0.IN11
h_addr[3] => Div0.IN10
h_addr[3] => Mod0.IN10
h_addr[4] => Div0.IN9
h_addr[4] => Mod0.IN9
h_addr[5] => Div0.IN8
h_addr[5] => Mod0.IN8
h_addr[6] => Div0.IN7
h_addr[6] => Mod0.IN7
h_addr[7] => Div0.IN6
h_addr[7] => Mod0.IN6
h_addr[8] => Div0.IN5
h_addr[8] => Mod0.IN5
h_addr[9] => Div0.IN4
h_addr[9] => Mod0.IN4
v_addr[0] => text.RADDR
v_addr[0] => text.PORTBRADDR
v_addr[1] => text.RADDR1
v_addr[1] => text.PORTBRADDR1
v_addr[2] => text.RADDR2
v_addr[2] => text.PORTBRADDR2
v_addr[3] => text.RADDR3
v_addr[3] => text.PORTBRADDR3
v_addr[4] => Add2.IN12
v_addr[4] => Add3.IN20
v_addr[4] => Add4.IN22
v_addr[5] => Add2.IN11
v_addr[5] => Add3.IN18
v_addr[5] => Add3.IN19
v_addr[6] => Add2.IN10
v_addr[6] => Add3.IN16
v_addr[6] => Add3.IN17
v_addr[7] => Add2.IN9
v_addr[7] => Add3.IN14
v_addr[7] => Add3.IN15
v_addr[8] => Add2.IN7
v_addr[8] => Add2.IN8
v_addr[8] => Add3.IN13
v_addr[9] => Add2.IN5
v_addr[9] => Add2.IN6
v_addr[9] => Add3.IN12
game_info_ascii[0] => Add7.IN16
game_info_ascii[1] => Add7.IN15
game_info_ascii[2] => Add7.IN14
game_info_ascii[3] => Add7.IN13
game_info_ascii[4] => Add7.IN12
game_info_ascii[5] => Add7.IN11
game_info_ascii[6] => Add7.IN10
game_info_ascii[7] => Add7.IN9
initiate_black <= ini_color.DB_MAX_OUTPUT_PORT_TYPE
game_info_black <= gain_color.DB_MAX_OUTPUT_PORT_TYPE
gameover_info_black <= gaov_color.DB_MAX_OUTPUT_PORT_TYPE


|lab12|interface_vga_transit:comb_80|initiate_pic:my_initiate
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|lab12|interface_vga_transit:comb_80|initiate_pic:my_initiate|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8og1:auto_generated.address_a[0]
address_a[1] => altsyncram_8og1:auto_generated.address_a[1]
address_a[2] => altsyncram_8og1:auto_generated.address_a[2]
address_a[3] => altsyncram_8og1:auto_generated.address_a[3]
address_a[4] => altsyncram_8og1:auto_generated.address_a[4]
address_a[5] => altsyncram_8og1:auto_generated.address_a[5]
address_a[6] => altsyncram_8og1:auto_generated.address_a[6]
address_a[7] => altsyncram_8og1:auto_generated.address_a[7]
address_a[8] => altsyncram_8og1:auto_generated.address_a[8]
address_a[9] => altsyncram_8og1:auto_generated.address_a[9]
address_a[10] => altsyncram_8og1:auto_generated.address_a[10]
address_a[11] => altsyncram_8og1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8og1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8og1:auto_generated.q_a[0]
q_a[1] <= altsyncram_8og1:auto_generated.q_a[1]
q_a[2] <= altsyncram_8og1:auto_generated.q_a[2]
q_a[3] <= altsyncram_8og1:auto_generated.q_a[3]
q_a[4] <= altsyncram_8og1:auto_generated.q_a[4]
q_a[5] <= altsyncram_8og1:auto_generated.q_a[5]
q_a[6] <= altsyncram_8og1:auto_generated.q_a[6]
q_a[7] <= altsyncram_8og1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab12|interface_vga_transit:comb_80|initiate_pic:my_initiate|altsyncram:altsyncram_component|altsyncram_8og1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|lab12|interface_vga_transit:comb_80|gameover:my_gameover
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|lab12|interface_vga_transit:comb_80|gameover:my_gameover|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7og1:auto_generated.address_a[0]
address_a[1] => altsyncram_7og1:auto_generated.address_a[1]
address_a[2] => altsyncram_7og1:auto_generated.address_a[2]
address_a[3] => altsyncram_7og1:auto_generated.address_a[3]
address_a[4] => altsyncram_7og1:auto_generated.address_a[4]
address_a[5] => altsyncram_7og1:auto_generated.address_a[5]
address_a[6] => altsyncram_7og1:auto_generated.address_a[6]
address_a[7] => altsyncram_7og1:auto_generated.address_a[7]
address_a[8] => altsyncram_7og1:auto_generated.address_a[8]
address_a[9] => altsyncram_7og1:auto_generated.address_a[9]
address_a[10] => altsyncram_7og1:auto_generated.address_a[10]
address_a[11] => altsyncram_7og1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7og1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7og1:auto_generated.q_a[0]
q_a[1] <= altsyncram_7og1:auto_generated.q_a[1]
q_a[2] <= altsyncram_7og1:auto_generated.q_a[2]
q_a[3] <= altsyncram_7og1:auto_generated.q_a[3]
q_a[4] <= altsyncram_7og1:auto_generated.q_a[4]
q_a[5] <= altsyncram_7og1:auto_generated.q_a[5]
q_a[6] <= altsyncram_7og1:auto_generated.q_a[6]
q_a[7] <= altsyncram_7og1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab12|interface_vga_transit:comb_80|gameover:my_gameover|altsyncram:altsyncram_component|altsyncram_7og1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


