Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jun 15 19:11:40 2024
| Host         : dario-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_pc_connection_control_sets_placed.rpt
| Design       : UART_pc_connection
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            4 |
| Yes          | No                    | No                     |              25 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------+------------------+------------------+----------------+--------------+
| ~uart/stbeCur[1] |                        |                  |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG   |                        |                  |                2 |              3 |         1.50 |
|  uart/tClk       |                        |                  |                2 |              4 |         2.00 |
|  uart/tClk       |                        | uart/tClkRST     |                1 |              4 |         4.00 |
|  rClk            |                        | uart/ctRst       |                1 |              4 |         4.00 |
|  rClk            | uart/dataIncr          | uart/dataRST     |                1 |              4 |         4.00 |
|  rClk            |                        |                  |                3 |              6 |         2.00 |
|  rClk            | uart/rdReg0            |                  |                3 |              8 |         2.67 |
|  uart/tClk       | uart/tfSReg[8]_i_1_n_0 |                  |                2 |              9 |         4.50 |
|  rClk            | uart/dataIncr          |                  |                3 |              9 |         3.00 |
|  CLK_IBUF_BUFG   |                        | uart/eqOp        |                2 |              9 |         4.50 |
+------------------+------------------------+------------------+------------------+----------------+--------------+


