Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  9 17:05:09 2024
| Host         : ECE-PHO115-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     264         
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (292)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (604)
5. checking no_input_delay (2)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (292)
--------------------------
 There are 160 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bm1/is_space_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: bm1/letter_done_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bm1/morse_one_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bm1/morse_one_reg[1]/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: c1/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (604)
--------------------------------------------------
 There are 604 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  631          inf        0.000                      0                  631           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           631 Endpoints
Min Delay           631 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s1/current_display_out_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            current_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.911ns  (logic 3.974ns (44.589%)  route 4.938ns (55.411%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDSE                         0.000     0.000 r  s1/current_display_out_reg[1]/C
    SLICE_X0Y75          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  s1/current_display_out_reg[1]/Q
                         net (fo=1, routed)           4.938     5.394    current_display_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.911 r  current_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.911    current_display[1]
    K2                                                                r  current_display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.157ns  (logic 4.006ns (55.978%)  route 3.151ns (44.022%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  s1/seg_out_reg[3]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  s1/seg_out_reg[3]/Q
                         net (fo=1, routed)           3.151     3.607    seg_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.157 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.157    seg_out[3]
    K13                                                               r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/current_display_out_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            current_display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.932ns  (logic 4.143ns (59.765%)  route 2.789ns (40.235%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDSE                         0.000     0.000 r  s1/current_display_out_reg[4]/C
    SLICE_X0Y75          FDSE (Prop_fdse_C_Q)         0.419     0.419 r  s1/current_display_out_reg[4]/Q
                         net (fo=1, routed)           2.789     3.208    current_display_OBUF[4]
    J14                  OBUF (Prop_obuf_I_O)         3.724     6.932 r  current_display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.932    current_display[4]
    J14                                                               r  current_display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/morse_two_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s1/seg_sav_reg[5][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 1.653ns (24.016%)  route 5.230ns (75.984%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE                         0.000     0.000 r  bm1/morse_two_reg[1]/C
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  bm1/morse_two_reg[1]/Q
                         net (fo=12, routed)          0.913     1.332    bm1/morse_two[1]
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.324     1.656 f  bm1/g0_b0_i_9/O
                         net (fo=2, routed)           0.675     2.332    bm1/g0_b0_i_9_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I4_O)        0.326     2.658 f  bm1/last_valid_char_reg[2]_i_4/O
                         net (fo=1, routed)           0.151     2.809    bm1/last_valid_char_reg[2]_i_4_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124     2.933 r  bm1/last_valid_char_reg[2]_i_3/O
                         net (fo=2, routed)           0.477     3.410    bm1/last_valid_char_reg[2]_i_3_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124     3.534 r  bm1/g0_b0_i_3/O
                         net (fo=14, routed)          1.302     4.836    bm1/ascii_char[2]
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.124     4.960 r  bm1/g0_b6/O
                         net (fo=2, routed)           0.000     4.960    s1/seg_sav_reg[6][6]_0
    SLICE_X5Y68          MUXF7 (Prop_muxf7_I0_O)      0.212     5.172 r  s1/seg_sav_reg[0][6]_i_2/O
                         net (fo=7, routed)           1.711     6.883    s1/seg_sav_reg[0][6]_i_2_n_0
    SLICE_X1Y68          FDPE                                         r  s1/seg_sav_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/morse_index_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            morse_index[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.776ns  (logic 4.144ns (61.151%)  route 2.632ns (38.849%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDCE                         0.000     0.000 r  bm1/morse_index_reg[1]/C
    SLICE_X4Y72          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  bm1/morse_index_reg[1]/Q
                         net (fo=16, routed)          2.632     3.051    morse_index_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         3.725     6.776 r  morse_index_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.776    morse_index[1]
    R18                                                               r  morse_index[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/morse_one_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s1/seg_sav_reg[6][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.708ns  (logic 1.307ns (19.486%)  route 5.401ns (80.514%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE                         0.000     0.000 r  bm1/morse_one_reg[1]/C
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  bm1/morse_one_reg[1]/Q
                         net (fo=14, routed)          0.936     1.355    bm1/morse_one[1]
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.299     1.654 r  bm1/last_valid_char_reg[6]_i_4/O
                         net (fo=4, routed)           0.968     2.623    bm1/last_valid_char_reg[6]_i_4_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I1_O)        0.124     2.747 f  bm1/last_valid_char_reg[6]_i_1/O
                         net (fo=4, routed)           1.015     3.762    bm1/D[6]
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.124     3.886 r  bm1/g0_b0_i_6/O
                         net (fo=14, routed)          1.193     5.079    bm1/ascii_char[5]
    SLICE_X5Y67          LUT6 (Prop_lut6_I5_O)        0.124     5.203 r  bm1/g1_b5/O
                         net (fo=2, routed)           0.000     5.203    s1/seg_sav_reg[6][5]_1
    SLICE_X5Y67          MUXF7 (Prop_muxf7_I1_O)      0.217     5.420 r  s1/seg_sav_reg[0][5]_i_1/O
                         net (fo=7, routed)           1.288     6.708    s1/seg_sav_reg[0][5]_i_1_n_0
    SLICE_X5Y67          FDPE                                         r  s1/seg_sav_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/morse_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            morse_index[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.639ns  (logic 4.007ns (60.350%)  route 2.632ns (39.650%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDCE                         0.000     0.000 r  bm1/morse_index_reg[0]/C
    SLICE_X4Y72          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bm1/morse_index_reg[0]/Q
                         net (fo=17, routed)          2.632     3.088    morse_index_OBUF[0]
    N14                  OBUF (Prop_obuf_I_O)         3.551     6.639 r  morse_index_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.639    morse_index[0]
    N14                                                               r  morse_index[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/morse_two_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s1/seg_sav_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.600ns  (logic 1.653ns (25.044%)  route 4.947ns (74.956%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE                         0.000     0.000 r  bm1/morse_two_reg[1]/C
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  bm1/morse_two_reg[1]/Q
                         net (fo=12, routed)          0.913     1.332    bm1/morse_two[1]
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.324     1.656 f  bm1/g0_b0_i_9/O
                         net (fo=2, routed)           0.675     2.332    bm1/g0_b0_i_9_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I4_O)        0.326     2.658 f  bm1/last_valid_char_reg[2]_i_4/O
                         net (fo=1, routed)           0.151     2.809    bm1/last_valid_char_reg[2]_i_4_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124     2.933 r  bm1/last_valid_char_reg[2]_i_3/O
                         net (fo=2, routed)           0.477     3.410    bm1/last_valid_char_reg[2]_i_3_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124     3.534 r  bm1/g0_b0_i_3/O
                         net (fo=14, routed)          1.302     4.836    bm1/ascii_char[2]
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.124     4.960 r  bm1/g0_b6/O
                         net (fo=2, routed)           0.000     4.960    s1/seg_sav_reg[6][6]_0
    SLICE_X5Y68          MUXF7 (Prop_muxf7_I0_O)      0.212     5.172 r  s1/seg_sav_reg[0][6]_i_2/O
                         net (fo=7, routed)           1.429     6.600    s1/seg_sav_reg[0][6]_i_2_n_0
    SLICE_X2Y69          FDPE                                         r  s1/seg_sav_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.586ns  (logic 3.949ns (59.960%)  route 2.637ns (40.040%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  s1/seg_out_reg[4]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  s1/seg_out_reg[4]/Q
                         net (fo=1, routed)           2.637     3.093    seg_out_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     6.586 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.586    seg_out[4]
    K16                                                               r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/morse_one_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s1/seg_sav_reg[4][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 1.307ns (19.912%)  route 5.257ns (80.088%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE                         0.000     0.000 r  bm1/morse_one_reg[1]/C
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  bm1/morse_one_reg[1]/Q
                         net (fo=14, routed)          0.936     1.355    bm1/morse_one[1]
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.299     1.654 r  bm1/last_valid_char_reg[6]_i_4/O
                         net (fo=4, routed)           0.968     2.623    bm1/last_valid_char_reg[6]_i_4_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I1_O)        0.124     2.747 f  bm1/last_valid_char_reg[6]_i_1/O
                         net (fo=4, routed)           1.015     3.762    bm1/D[6]
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.124     3.886 r  bm1/g0_b0_i_6/O
                         net (fo=14, routed)          1.193     5.079    bm1/ascii_char[5]
    SLICE_X5Y67          LUT6 (Prop_lut6_I5_O)        0.124     5.203 r  bm1/g1_b5/O
                         net (fo=2, routed)           0.000     5.203    s1/seg_sav_reg[6][5]_1
    SLICE_X5Y67          MUXF7 (Prop_muxf7_I1_O)      0.217     5.420 r  s1/seg_sav_reg[0][5]_i_1/O
                         net (fo=7, routed)           1.144     6.564    s1/seg_sav_reg[0][5]_i_1_n_0
    SLICE_X2Y66          FDPE                                         r  s1/seg_sav_reg[4][5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s1/seg_sav_reg[4][2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            s1/seg_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.251ns (82.307%)  route 0.054ns (17.693%))
  Logic Levels:           3  (FDPE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE                         0.000     0.000 r  s1/seg_sav_reg[4][2]/C
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  s1/seg_sav_reg[4][2]/Q
                         net (fo=1, routed)           0.054     0.195    s1/seg_sav_reg[4]_4[2]
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.045     0.240 r  s1/seg_out[2]_i_3/O
                         net (fo=1, routed)           0.000     0.240    s1/seg_out[2]_i_3_n_0
    SLICE_X1Y69          MUXF7 (Prop_muxf7_I1_O)      0.065     0.305 r  s1/seg_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.305    s1/seg_out_reg[2]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  s1/seg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/current_display_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            s1/current_display_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.195ns (58.852%)  route 0.136ns (41.148%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDPE                         0.000     0.000 r  s1/current_display_reg[5]/C
    SLICE_X1Y65          FDPE (Prop_fdpe_C_Q)         0.195     0.195 r  s1/current_display_reg[5]/Q
                         net (fo=6, routed)           0.136     0.331    s1/Q[5]
    SLICE_X0Y65          FDPE                                         r  s1/current_display_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sav_reg[3][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            s1/seg_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.280ns (84.311%)  route 0.052ns (15.689%))
  Logic Levels:           3  (FDPE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDPE                         0.000     0.000 r  s1/seg_sav_reg[3][1]/C
    SLICE_X2Y68          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  s1/seg_sav_reg[3][1]/Q
                         net (fo=1, routed)           0.052     0.216    s1/seg_sav_reg[3]_3[1]
    SLICE_X3Y68          LUT6 (Prop_lut6_I0_O)        0.045     0.261 r  s1/seg_out[1]_i_2/O
                         net (fo=1, routed)           0.000     0.261    s1/seg_out[1]_i_2_n_0
    SLICE_X3Y68          MUXF7 (Prop_muxf7_I0_O)      0.071     0.332 r  s1/seg_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.332    s1/seg_out_reg[1]_i_1_n_0
    SLICE_X3Y68          FDRE                                         r  s1/seg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sav_reg[2][4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            s1/seg_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.248ns (74.101%)  route 0.087ns (25.899%))
  Logic Levels:           3  (FDPE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDPE                         0.000     0.000 r  s1/seg_sav_reg[2][4]/C
    SLICE_X0Y67          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  s1/seg_sav_reg[2][4]/Q
                         net (fo=1, routed)           0.087     0.228    s1/seg_sav_reg[2]_2[4]
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.273 r  s1/seg_out[4]_i_2/O
                         net (fo=1, routed)           0.000     0.273    s1/seg_out[4]_i_2_n_0
    SLICE_X1Y67          MUXF7 (Prop_muxf7_I0_O)      0.062     0.335 r  s1/seg_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.335    s1/seg_out_reg[4]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  s1/seg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/latched_morse_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bm1/morse_two_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.458%)  route 0.156ns (45.542%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDCE                         0.000     0.000 r  bm1/latched_morse_reg[1][0]/C
    SLICE_X4Y72          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bm1/latched_morse_reg[1][0]/Q
                         net (fo=2, routed)           0.156     0.297    bm1/latched_morse_reg[1]_1[0]
    SLICE_X3Y72          LUT4 (Prop_lut4_I0_O)        0.045     0.342 r  bm1/morse_two[0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    bm1/morse_two[0]_i_1_n_0
    SLICE_X3Y72          FDCE                                         r  bm1/morse_two_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sav_reg[4][3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            s1/seg_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.260ns (75.377%)  route 0.085ns (24.623%))
  Logic Levels:           3  (FDPE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE                         0.000     0.000 r  s1/seg_sav_reg[4][3]/C
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  s1/seg_sav_reg[4][3]/Q
                         net (fo=1, routed)           0.085     0.226    s1/seg_sav_reg[4]_4[3]
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.045     0.271 r  s1/seg_out[3]_i_3/O
                         net (fo=1, routed)           0.000     0.271    s1/seg_out[3]_i_3_n_0
    SLICE_X1Y69          MUXF7 (Prop_muxf7_I1_O)      0.074     0.345 r  s1/seg_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.345    s1/seg_out_reg[3]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  s1/seg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/seg_sav_reg[3][0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            s1/seg_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.271ns (76.531%)  route 0.083ns (23.469%))
  Logic Levels:           3  (FDPE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDPE                         0.000     0.000 r  s1/seg_sav_reg[3][0]/C
    SLICE_X2Y68          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  s1/seg_sav_reg[3][0]/Q
                         net (fo=1, routed)           0.083     0.247    s1/seg_sav_reg[3]_3[0]
    SLICE_X3Y68          LUT6 (Prop_lut6_I0_O)        0.045     0.292 r  s1/seg_out[0]_i_2/O
                         net (fo=1, routed)           0.000     0.292    s1/seg_out[0]_i_2_n_0
    SLICE_X3Y68          MUXF7 (Prop_muxf7_I0_O)      0.062     0.354 r  s1/seg_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    s1/seg_out_reg[0]_i_1_n_0
    SLICE_X3Y68          FDRE                                         r  s1/seg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/latched_morse_reg[0][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bm1/latched_morse_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE                         0.000     0.000 r  bm1/latched_morse_reg[0][1]/C
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bm1/latched_morse_reg[0][1]/Q
                         net (fo=2, routed)           0.168     0.309    bm1/latched_morse_reg[0]_0[1]
    SLICE_X3Y74          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  bm1/latched_morse[0][1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    bm1/latched_morse[0][1]_i_1_n_0
    SLICE_X3Y74          FDCE                                         r  bm1/latched_morse_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/latched_morse_reg[1][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bm1/latched_morse_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE                         0.000     0.000 r  bm1/latched_morse_reg[1][1]/C
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bm1/latched_morse_reg[1][1]/Q
                         net (fo=2, routed)           0.168     0.309    bm1/latched_morse_reg[1]_1[1]
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  bm1/latched_morse[1][1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    bm1/latched_morse[1][1]_i_1_n_0
    SLICE_X1Y72          FDCE                                         r  bm1/latched_morse_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm1/latched_morse_reg[2][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bm1/latched_morse_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE                         0.000     0.000 r  bm1/latched_morse_reg[2][0]/C
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bm1/latched_morse_reg[2][0]/Q
                         net (fo=2, routed)           0.168     0.309    bm1/latched_morse_reg[2]_2[0]
    SLICE_X1Y73          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  bm1/latched_morse[2][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    bm1/latched_morse[2][0]_i_1_n_0
    SLICE_X1Y73          FDCE                                         r  bm1/latched_morse_reg[2][0]/D
  -------------------------------------------------------------------    -------------------





