#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jul 13 21:49:16 2020
# Process ID: 19584
# Current directory: C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.runs/synth_1
# Command line: vivado.exe -log lab2_2_1TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab2_2_1TOP.tcl
# Log file: C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.runs/synth_1/lab2_2_1TOP.vds
# Journal file: C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab2_2_1TOP.tcl -notrace
Command: synth_design -top lab2_2_1TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1656 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 846.254 ; gain = 234.980
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1TOP' [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1' [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'comparator_dataflow' [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/comparator_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'comparator_dataflow' (1#1) [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/comparator_dataflow.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab2_circuitA_dataflow' [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_circuitA_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab2_circuitA_dataflow' (2#1) [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_circuitA_dataflow.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2to1' [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/mux_2to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_2to1' (3#1) [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/mux_2to1.v:23]
WARNING: [Synth 8-689] width (4) of port connection 's' does not match port width (1) of module 'mux_2to1' [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1.v:35]
WARNING: [Synth 8-689] width (4) of port connection 's' does not match port width (1) of module 'mux_2to1' [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1.v:36]
WARNING: [Synth 8-689] width (4) of port connection 's' does not match port width (1) of module 'mux_2to1' [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1.v:37]
WARNING: [Synth 8-689] width (4) of port connection 's' does not match port width (1) of module 'mux_2to1' [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1.v:38]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1' (4#1) [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'SegmentDisplay' [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/SegmentDisplay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SegmentDisplay' (5#1) [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/SegmentDisplay.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.runs/synth_1/.Xil/Vivado-19584-DESKTOP-L606HG3/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (6#1) [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.runs/synth_1/.Xil/Vivado-19584-DESKTOP-L606HG3/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (7#1) [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1TOP.v:48]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1TOP' (8#1) [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1TOP.v:23]
WARNING: [Synth 8-3331] design comparator_dataflow has unconnected port v[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 919.918 ; gain = 308.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 919.918 ; gain = 308.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 919.918 ; gain = 308.645
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 919.918 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk0'
Finished Parsing XDC File [c:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk0'
Parsing XDC File [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/constrs_1/new/Basys.xdc]
Finished Parsing XDC File [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/constrs_1/new/Basys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/constrs_1/new/Basys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab2_2_1TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab2_2_1TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1008.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1008.441 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1008.441 ; gain = 397.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1008.441 ; gain = 397.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1008.441 ; gain = 397.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1008.441 ; gain = 397.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab2_2_1TOP 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'an_reg[2]' (FDS) to 'an_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\an_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\y_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1008.441 ; gain = 397.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1008.441 ; gain = 397.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1015.559 ; gain = 404.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1015.559 ; gain = 404.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1022.680 ; gain = 411.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1022.680 ; gain = 411.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1022.680 ; gain = 411.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1022.680 ; gain = 411.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1022.680 ; gain = 411.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1022.680 ; gain = 411.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |     8|
|3     |LUT1      |     2|
|4     |LUT4      |     3|
|5     |LUT5      |     7|
|6     |LUT6      |     5|
|7     |FDRE      |    43|
|8     |IBUF      |     4|
|9     |OBUF      |    13|
+------+----------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |    87|
|2     |  clk1   |clk_div |    50|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1022.680 ; gain = 411.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1022.680 ; gain = 322.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1022.680 ; gain = 411.406
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1022.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1034.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1034.145 ; gain = 694.766
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1034.145 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.runs/synth_1/lab2_2_1TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab2_2_1TOP_utilization_synth.rpt -pb lab2_2_1TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 13 21:49:54 2020...
