$date
	Sat Nov 30 21:15:16 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_d3 $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 ! q $end
$var wire 1 % reset $end
$var reg 2 & ns [1:0] $end
$var reg 2 ' s [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b1 &
0%
0$
0#
0"
1!
$end
#5
1"
1$
#10
0"
0$
1#
1%
#15
b10 &
b1 '
0!
1"
1$
#20
0"
0$
#25
b0 &
b10 '
1"
1$
#30
0"
0$
#35
b1 &
b0 '
1!
1"
1$
#40
0"
0$
#45
b10 &
b1 '
0!
1"
1$
#50
0"
0$
#55
b0 &
b10 '
1"
1$
#60
b1 &
b0 '
1!
0"
0$
0#
0%
#65
1"
1$
#70
0"
0$
1#
1%
#75
b10 &
b1 '
0!
1"
1$
#80
0"
0$
#85
b0 &
b10 '
1"
1$
#90
0"
0$
#95
b1 &
b0 '
1!
1"
1$
#100
0"
0$
#105
b10 &
b1 '
0!
1"
1$
#110
0"
0$
#115
b0 &
b10 '
1"
1$
#120
0"
0$
