# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do 8multiplier-sdimov2-owenjs2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall\ 2021/ECE\ 385/ECE-385/Lab\ 4/8multiplier-sdimov2-owenjs2 {C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/select_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:06 on Oct 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2" C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/select_adder.sv 
# -- Compiling module select_adder
# 
# Top level modules:
# 	select_adder
# End time: 23:39:06 on Oct 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall\ 2021/ECE\ 385/ECE-385/Lab\ 4/8multiplier-sdimov2-owenjs2 {C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/reg_17.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:06 on Oct 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2" C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/reg_17.sv 
# -- Compiling module reg_17
# 
# Top level modules:
# 	reg_17
# End time: 23:39:06 on Oct 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall\ 2021/ECE\ 385/ECE-385/Lab\ 4/8multiplier-sdimov2-owenjs2 {C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/precomp_CRA.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:06 on Oct 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2" C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/precomp_CRA.sv 
# -- Compiling module precomp_CRA
# 
# Top level modules:
# 	precomp_CRA
# End time: 23:39:07 on Oct 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall\ 2021/ECE\ 385/ECE-385/Lab\ 4/8multiplier-sdimov2-owenjs2 {C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:07 on Oct 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2" C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:39:07 on Oct 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall\ 2021/ECE\ 385/ECE-385/Lab\ 4/8multiplier-sdimov2-owenjs2 {C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/full_adder_4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:07 on Oct 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2" C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/full_adder_4.sv 
# -- Compiling module full_adder_4
# 
# Top level modules:
# 	full_adder_4
# End time: 23:39:07 on Oct 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall\ 2021/ECE\ 385/ECE-385/Lab\ 4/8multiplier-sdimov2-owenjs2 {C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:07 on Oct 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2" C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:39:07 on Oct 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall\ 2021/ECE\ 385/ECE-385/Lab\ 4/8multiplier-sdimov2-owenjs2 {C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:07 on Oct 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2" C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:39:07 on Oct 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall\ 2021/ECE\ 385/ECE-385/Lab\ 4/8multiplier-sdimov2-owenjs2 {C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/adder2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:07 on Oct 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2" C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/adder2.sv 
# -- Compiling module adder2
# 
# Top level modules:
# 	adder2
# End time: 23:39:07 on Oct 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:26 on Oct 04,2021
# vlog -reportprogress 300 -work work C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:39:26 on Oct 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.testbench
# vsim -gui -l msim_transcript work.testbench 
# Start time: 23:39:42 on Oct 04,2021
# Loading sv_std.std
# Loading work.testbench
# Loading work.adder2
# Loading work.control
# Loading work.reg_17
# Loading work.select_adder
# Loading work.full_adder_4
# Loading work.full_adder
# Loading work.precomp_CRA
# Loading work.HexDriver
# ** Warning: (vsim-3015) C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/precomp_CRA.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/full_adder_4.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/multiplier1/adder9/pc_CRA0/FAF0 File: C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/full_adder_4.sv
# ** Warning: (vsim-3015) C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/precomp_CRA.sv(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/full_adder_4.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/multiplier1/adder9/pc_CRA0/FAF1 File: C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/full_adder_4.sv
add wave -position insertpoint  \
sim:/testbench/Clk \
sim:/testbench/Reset_Load_Clear \
sim:/testbench/Run_Accumulate
add wave -position insertpoint  \
sim:/testbench/multiplier1/multiply_once/curr_state
add wave -position insertpoint  \
sim:/testbench/multiplier1/shiftRegisters/Data_Out
run
# ** Warning: (vsim-8315) C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/multiplier1/multiply_once
# ** Warning: (vsim-8315) C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 2  Instance: /testbench/multiplier1/multiply_once
run
add wave -position insertpoint  \
sim:/testbench/SW
restart
# ** Warning: (vsim-3015) C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/precomp_CRA.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/full_adder_4.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/multiplier1/adder9/pc_CRA0/FAF0 File: C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/full_adder_4.sv
# ** Warning: (vsim-3015) C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/precomp_CRA.sv(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/full_adder_4.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/multiplier1/adder9/pc_CRA0/FAF1 File: C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/full_adder_4.sv
run
# ** Warning: (vsim-8315) C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/multiplier1/multiply_once
# ** Warning: (vsim-8315) C:/Users/owent/OneDrive/Documents/Academics/Fall 2021/ECE 385/ECE-385/Lab 4/8multiplier-sdimov2-owenjs2/control.sv(26): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 2  Instance: /testbench/multiplier1/multiply_once
# End time: 06:52:18 on Oct 05,2021, Elapsed time: 7:12:36
# Errors: 0, Warnings: 8
