Line 97: activeStackId %d uhal_CHmcpDpchConfig_request_super: dpcchInitPower %d dpcchPreambleLength %d powerControlAlgorithm %d tpcStepSize %d
Line 100: activeStackId %d uhal_CHmcpDpchConfig_request_super: dpcMode %d initialDlDpchRefRlCpichOffset %d isReconfiguration %d numOfDpdch %d
Line 103: activeStackId %d uhal_CHmcpDpchConfig_request_super: slotFormat %d minSf %d phychNr %d scrCode %d
Line 106: activeStackId %d uhal_CHmcpDpchConfig_request_super: ctrlChCode1 %d dataChCode1 %d betaC %d betaD %d
Line 109: activeStackId %d uhal_CHmcpDpchConfig_request_super: puncturingLimit %d scrCodeType %d
Line 147: DpchConfig_request
