{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1706505680706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1706505680706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 29 02:21:20 2024 " "Processing started: Mon Jan 29 02:21:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1706505680706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1706505680706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1706505680707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1706505681113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_final " "Found entity 1: projeto_final" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706505681172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706505681172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr_mux8x1_4b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr_mux8x1_4b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mbr_mux8x1_4b " "Found entity 1: mbr_mux8x1_4b" {  } { { "mbr_mux8x1_4b.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/mbr_mux8x1_4b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706505681174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706505681174 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_final " "Elaborating entity \"projeto_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1706505681214 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "IN1 AND2 inst1 \"X\[3..0\]\" " "Width mismatch in port \"IN1\" of instance \"inst1\" and type AND2 -- source is \"\"X\[3..0\]\"\"" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 488 1512 1576 504 "X\[3..0\]" "" } { 408 960 1128 424 "X\[3..0\]" "" } { 368 1448 1560 384 "X\[3..0\]" "" } { 928 1400 1456 944 "X\[3..0\]" "" } { 1256 1392 1520 1272 "X\[3..0\]" "" } { 1488 1496 1592 1504 "X\[3..0\]" "" } { 1504 1496 1592 1520 "X\[3..0\]" "" } { 488 1512 1576 504 "X\[3..0\]" "" } { 576 1512 1576 592 "X\[3..0\]" "" } { 712 1392 1448 728 "X\[3..0\]" "" } { 1104 1504 1584 1120 "X\[3..0\]" "" } { 488 1576 1640 536 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1706505681217 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "IN2 AND2 inst1 \"Y\[3..0\]\" " "Width mismatch in port \"IN2\" of instance \"inst1\" and type AND2 -- source is \"\"Y\[3..0\]\"\"" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 504 1512 1576 520 "Y\[3..0\]" "" } { 440 960 1128 456 "Y\[3..0\]" "" } { 1320 1392 1448 1336 "Y\[3..0\]" "" } { 504 1512 1576 520 "Y\[3..0\]" "" } { 592 1512 1576 608 "Y\[3..0\]" "" } { 1120 1504 1584 1136 "Y\[3..0\]" "" } { 488 1576 1640 536 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1706505681218 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "IN2 OR2 inst3 \"Y\[3..0\]\" " "Width mismatch in port \"IN2\" of instance \"inst3\" and type OR2 -- source is \"\"Y\[3..0\]\"\"" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 592 1512 1576 608 "Y\[3..0\]" "" } { 440 960 1128 456 "Y\[3..0\]" "" } { 1320 1392 1448 1336 "Y\[3..0\]" "" } { 504 1512 1576 520 "Y\[3..0\]" "" } { 592 1512 1576 608 "Y\[3..0\]" "" } { 1120 1504 1584 1136 "Y\[3..0\]" "" } { 576 1576 1640 624 "inst3" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1706505681218 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "IN1 OR2 inst3 \"X\[3..0\]\" " "Width mismatch in port \"IN1\" of instance \"inst3\" and type OR2 -- source is \"\"X\[3..0\]\"\"" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 576 1512 1576 592 "X\[3..0\]" "" } { 408 960 1128 424 "X\[3..0\]" "" } { 368 1448 1560 384 "X\[3..0\]" "" } { 928 1400 1456 944 "X\[3..0\]" "" } { 1256 1392 1520 1272 "X\[3..0\]" "" } { 1488 1496 1592 1504 "X\[3..0\]" "" } { 1504 1496 1592 1520 "X\[3..0\]" "" } { 488 1512 1576 504 "X\[3..0\]" "" } { 576 1512 1576 592 "X\[3..0\]" "" } { 712 1392 1448 728 "X\[3..0\]" "" } { 1104 1504 1584 1120 "X\[3..0\]" "" } { 576 1576 1640 624 "inst3" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1706505681218 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "B\[3..0\] mbr_somador_4b inst " "Port \"B\[3..0\]\" of type mbr_somador_4b of instance \"inst\" is missing source signal" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 400 1496 1560 400 "" "" } { 400 1496 1496 424 "" "" } { 424 1464 1496 424 "" "" } { 424 1456 1464 424 "" "" } { 336 1560 1688 432 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1706505681218 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "B\[3..0\] mbr_somador_4b inst5 " "Port \"B\[3..0\]\" of type mbr_somador_4b of instance \"inst5\" is missing source signal" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 744 1496 1496 760 "" "" } { 760 1464 1496 760 "" "" } { 744 1496 1568 744 "" "" } { 760 1440 1464 760 "" "" } { 680 1568 1696 776 "inst5" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1706505681218 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "B\[3..0\] mbr_somador_4b inst17 " "Port \"B\[3..0\]\" of type mbr_somador_4b of instance \"inst17\" is missing source signal" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 976 1472 1504 976 "" "" } { 960 1504 1504 976 "" "" } { 960 1504 1576 960 "" "" } { 976 1456 1472 976 "" "" } { 896 1576 1704 992 "inst17" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1706505681218 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "A\[3..0\] mbr_mux8x1_4b inst43 \"LOAD_X\" " "Width mismatch in port \"A\[3..0\]\" of instance \"inst43\" and type mbr_mux8x1_4b -- source is \"\"LOAD_X\"\"" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 648 2224 2376 664 "LOAD_X" "" } { 368 1688 2224 368 "" "" } { 368 2224 2224 664 "" "" } { 648 2224 2376 664 "LOAD_X" "" } { 632 2376 2504 824 "inst43" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1706505681218 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "B\[3..0\] mbr_mux8x1_4b inst43 \"X_AND_Y\" " "Width mismatch in port \"B\[3..0\]\" of instance \"inst43\" and type mbr_mux8x1_4b -- source is \"\"X_AND_Y\"\"" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 512 1640 2192 512 "" "" } { 512 2192 2192 680 "" "" } { 664 2192 2376 680 "X_AND_Y" "" } { 664 2192 2376 680 "X_AND_Y" "" } { 632 2376 2504 824 "inst43" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1706505681218 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "K\[3..0\] mbr_mux8x1_4b inst43 \"X_OR_Y\" " "Width mismatch in port \"K\[3..0\]\" of instance \"inst43\" and type mbr_mux8x1_4b -- source is \"\"X_OR_Y\"\"" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 680 1800 2376 696 "X_OR_Y" "" } { 600 1640 1800 600 "" "" } { 600 1800 1800 696 "" "" } { 680 1800 2376 696 "X_OR_Y" "" } { 632 2376 2504 824 "inst43" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1706505681218 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "D\[3..0\] mbr_mux8x1_4b inst43 \"NOT_X\" " "Width mismatch in port \"D\[3..0\]\" of instance \"inst43\" and type mbr_mux8x1_4b -- source is \"\"NOT_X\"\"" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 696 1696 2376 712 "NOT_X" "" } { 696 1696 2376 712 "NOT_X" "" } { 632 2376 2504 824 "inst43" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1706505681218 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "E\[3..0\] mbr_mux8x1_4b inst43 \"NEG_X\" " "Width mismatch in port \"E\[3..0\]\" of instance \"inst43\" and type mbr_mux8x1_4b -- source is \"\"NEG_X\"\"" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 712 1800 2376 728 "NEG_X" "" } { 728 1800 1800 928 "" "" } { 928 1704 1800 928 "" "" } { 712 1800 2376 728 "NEG_X" "" } { 632 2376 2504 824 "inst43" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1706505681218 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "F\[3..0\] mbr_mux8x1_4b inst43 \"X_ADD_Y\" " "Width mismatch in port \"F\[3..0\]\" of instance \"inst43\" and type mbr_mux8x1_4b -- source is \"\"X_ADD_Y\"\"" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 728 1824 2376 744 "X_ADD_Y" "" } { 1104 1712 1824 1104 "" "" } { 744 1824 1824 1104 "" "" } { 728 1824 2376 744 "X_ADD_Y" "" } { 632 2376 2504 824 "inst43" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1706505681218 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "G\[3..0\] mbr_mux8x1_4b inst43 \"X_SUB_Y\" " "Width mismatch in port \"G\[3..0\]\" of instance \"inst43\" and type mbr_mux8x1_4b -- source is \"\"X_SUB_Y\"\"" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 1288 1720 1904 1288 "" "" } { 744 1904 2376 760 "X_SUB_Y" "" } { 760 1904 1904 1288 "" "" } { 744 1904 2376 760 "X_SUB_Y" "" } { 632 2376 2504 824 "inst43" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1706505681218 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "H\[3..0\] mbr_mux8x1_4b inst43 \"SHL_X\" " "Width mismatch in port \"H\[3..0\]\" of instance \"inst43\" and type mbr_mux8x1_4b -- source is \"\"SHL_X\"\"" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 1488 1720 1944 1488 "" "" } { 776 1944 1944 1488 "" "" } { 760 1944 2376 776 "SHL_X" "" } { 760 1944 2376 776 "SHL_X" "" } { 632 2376 2504 824 "inst43" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1706505681219 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "LOAD_X \"S\[3..0\]\" (ID mbr_somador_4b:inst) " "Width mismatch in LOAD_X -- source is \"\"S\[3..0\]\" (ID mbr_somador_4b:inst)\"" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 648 2224 2376 664 "LOAD_X" "" } { 368 1688 2224 368 "" "" } { 368 2224 2224 664 "" "" } { 336 1560 1688 432 "inst" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706505681219 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "NOT_X \"S\[3..0\]\" (ID mbr_somador_4b:inst5) " "Width mismatch in NOT_X -- source is \"\"S\[3..0\]\" (ID mbr_somador_4b:inst5)\"" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 648 2224 2376 664 "LOAD_X" "" } { 368 1688 2224 368 "" "" } { 368 2224 2224 664 "" "" } { 696 1696 2376 712 "NOT_X" "" } { 680 1568 1696 776 "inst5" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706505681219 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "NEG_X \"S\[3..0\]\" (ID mbr_somador_4b:inst17) " "Width mismatch in NEG_X -- source is \"\"S\[3..0\]\" (ID mbr_somador_4b:inst17)\"" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 648 2224 2376 664 "LOAD_X" "" } { 368 1688 2224 368 "" "" } { 368 2224 2224 664 "" "" } { 696 1696 2376 712 "NOT_X" "" } { 712 1800 2376 728 "NEG_X" "" } { 728 1800 1800 928 "" "" } { 928 1704 1800 928 "" "" } { 896 1576 1704 992 "inst17" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706505681219 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "X_ADD_Y \"S\[3..0\]\" (ID mbr_somador_4b:inst23) " "Width mismatch in X_ADD_Y -- source is \"\"S\[3..0\]\" (ID mbr_somador_4b:inst23)\"" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 648 2224 2376 664 "LOAD_X" "" } { 368 1688 2224 368 "" "" } { 368 2224 2224 664 "" "" } { 696 1696 2376 712 "NOT_X" "" } { 712 1800 2376 728 "NEG_X" "" } { 728 1800 1800 928 "" "" } { 928 1704 1800 928 "" "" } { 728 1824 2376 744 "X_ADD_Y" "" } { 1104 1712 1824 1104 "" "" } { 744 1824 1824 1104 "" "" } { 1072 1584 1712 1168 "inst23" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706505681219 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "X_SUB_Y \"S\[3..0\]\" (ID mbr_somador_4b:inst29) " "Width mismatch in X_SUB_Y -- source is \"\"S\[3..0\]\" (ID mbr_somador_4b:inst29)\"" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 648 2224 2376 664 "LOAD_X" "" } { 368 1688 2224 368 "" "" } { 368 2224 2224 664 "" "" } { 696 1696 2376 712 "NOT_X" "" } { 712 1800 2376 728 "NEG_X" "" } { 728 1800 1800 928 "" "" } { 928 1704 1800 928 "" "" } { 728 1824 2376 744 "X_ADD_Y" "" } { 1104 1712 1824 1104 "" "" } { 744 1824 1824 1104 "" "" } { 1288 1720 1904 1288 "" "" } { 744 1904 2376 760 "X_SUB_Y" "" } { 760 1904 1904 1288 "" "" } { 1256 1592 1720 1352 "inst29" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706505681219 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "SHL_X \"S\[3..0\]\" (ID mbr_somador_4b:inst34) " "Width mismatch in SHL_X -- source is \"\"S\[3..0\]\" (ID mbr_somador_4b:inst34)\"" {  } { { "projeto_final.bdf" "" { Schematic "C:/Users/maxbo/Documentos/estudos/circuitos_digitais/projeto_final/projeto_final.bdf" { { 648 2224 2376 664 "LOAD_X" "" } { 368 1688 2224 368 "" "" } { 368 2224 2224 664 "" "" } { 696 1696 2376 712 "NOT_X" "" } { 712 1800 2376 728 "NEG_X" "" } { 728 1800 1800 928 "" "" } { 928 1704 1800 928 "" "" } { 728 1824 2376 744 "X_ADD_Y" "" } { 1104 1712 1824 1104 "" "" } { 744 1824 1824 1104 "" "" } { 1288 1720 1904 1288 "" "" } { 744 1904 2376 760 "X_SUB_Y" "" } { 760 1904 1904 1288 "" "" } { 1488 1720 1944 1488 "" "" } { 776 1944 1944 1488 "" "" } { 760 1944 2376 776 "SHL_X" "" } { 1456 1592 1720 1552 "inst34" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706505681219 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1706505681219 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 22 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 22 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1706505681303 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 29 02:21:21 2024 " "Processing ended: Mon Jan 29 02:21:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1706505681303 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1706505681303 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1706505681303 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1706505681303 ""}
