// Seed: 3994168123
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input supply1 id_2,
    input uwire id_3,
    input wor id_4,
    output wand id_5,
    output wor id_6,
    input wire id_7,
    output wand id_8,
    output supply0 id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri id_12,
    input wire id_13,
    input supply1 id_14,
    input tri0 id_15,
    input supply0 id_16,
    input uwire id_17,
    output supply0 id_18,
    input tri id_19,
    output supply1 id_20,
    output tri id_21,
    input supply1 id_22,
    output uwire id_23
    , id_31,
    input wand id_24,
    input tri0 id_25,
    input tri0 id_26,
    input supply0 id_27,
    input wor id_28,
    output tri0 id_29
);
  tri id_32, id_33;
  assign id_6 = id_27;
  supply1 id_34 = 1;
  wire id_35;
  assign id_32 = 1;
  tri0 id_36, id_37;
  assign id_34 = (1);
  wire id_38;
  assign id_9 = 1'b0;
  wire id_39;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output tri id_2,
    input wor id_3,
    output wire id_4,
    input tri0 id_5,
    output wand id_6,
    input tri0 id_7,
    input wand id_8,
    input wire id_9,
    input wor id_10#(.id_50(1)),
    output tri0 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input uwire id_14,
    output supply0 id_15
    , id_51,
    input supply1 id_16,
    input wor id_17,
    output tri id_18,
    input uwire id_19,
    input wor id_20,
    output tri0 id_21,
    output tri1 id_22,
    output tri0 id_23,
    input wire id_24,
    output supply0 id_25,
    output tri1 id_26,
    output wand id_27,
    input supply1 id_28,
    output tri1 id_29,
    input wor id_30,
    input supply1 id_31,
    output supply0 id_32,
    input tri0 id_33,
    input supply1 id_34
    , id_52,
    input tri0 id_35,
    output tri id_36,
    input tri0 id_37,
    input tri id_38,
    output wire id_39,
    output tri0 id_40,
    input tri1 id_41,
    output wire id_42,
    output wand id_43,
    input tri id_44,
    output tri id_45,
    output wire id_46,
    input uwire id_47,
    input wor id_48
);
  wire id_53;
  wire id_54;
  assign id_52#(.id_37(1)) = id_17;
  wor  id_55;
  wire id_56;
  int id_57 (
      .id_0(1 < id_30),
      .id_1(id_35),
      .id_2(1),
      .id_3(id_46),
      .id_4(1),
      .id_5(1),
      .id_6(1 * id_42 != id_55),
      .id_7(1),
      .id_8(1),
      .id_9(id_48#(1, ~1))
  );
  module_0 modCall_1 (
      id_35,
      id_9,
      id_44,
      id_12,
      id_38,
      id_43,
      id_26,
      id_14,
      id_51,
      id_36,
      id_16,
      id_7,
      id_13,
      id_1,
      id_31,
      id_7,
      id_44,
      id_13,
      id_23,
      id_28,
      id_45,
      id_27,
      id_38,
      id_6,
      id_19,
      id_41,
      id_44,
      id_20,
      id_8,
      id_52
  );
  tri  id_58 = (id_12), id_59;
  wire id_60;
endmodule
