Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr  3 16:09:01 2024
| Host         : ThinkBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dynamic_scan_timing_summary_routed.rpt -pb dynamic_scan_timing_summary_routed.pb -rpx dynamic_scan_timing_summary_routed.rpx -warn_on_violation
| Design       : dynamic_scan
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (68)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line31/d1/clk_N_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (68)
-------------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   83          inf        0.000                      0                   83           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line31/c1/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.599ns  (logic 4.236ns (44.124%)  route 5.364ns (55.876%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  nolabel_line31/c1/out_reg[1]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  nolabel_line31/c1/out_reg[1]/Q
                         net (fo=16, routed)          1.294     1.713    nolabel_line32/num_0[1]
    SLICE_X1Y83          LUT3 (Prop_lut3_I0_O)        0.299     2.012 r  nolabel_line32/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.069     6.082    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.599 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.599    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/c1/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.750ns  (logic 4.522ns (51.685%)  route 4.227ns (48.315%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  nolabel_line31/c1/out_reg[1]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  nolabel_line31/c1/out_reg[1]/Q
                         net (fo=16, routed)          1.502     1.921    nolabel_line31/c1/out_reg[1]_0
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.327     2.248 r  nolabel_line31/c1/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.725     4.973    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776     8.750 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.750    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/c1/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.534ns  (logic 4.295ns (50.327%)  route 4.239ns (49.673%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  nolabel_line31/c1/out_reg[1]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line31/c1/out_reg[1]/Q
                         net (fo=16, routed)          1.504     1.923    nolabel_line31/c1/out_reg[1]_0
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.299     2.222 r  nolabel_line31/c1/SEG_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.735     4.957    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.534 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.534    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/c1/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.531ns  (logic 4.515ns (52.921%)  route 4.016ns (47.079%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  nolabel_line31/c1/out_reg[1]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  nolabel_line31/c1/out_reg[1]/Q
                         net (fo=16, routed)          1.504     1.923    nolabel_line31/c1/out_reg[1]_0
    SLICE_X1Y83          LUT3 (Prop_lut3_I0_O)        0.327     2.250 r  nolabel_line31/c1/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.512     4.762    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769     8.531 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.531    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/c1/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.474ns  (logic 4.273ns (50.432%)  route 4.200ns (49.568%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  nolabel_line31/c1/out_reg[1]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line31/c1/out_reg[1]/Q
                         net (fo=16, routed)          0.876     1.295    nolabel_line34/num_0[1]
    SLICE_X1Y95          LUT3 (Prop_lut3_I1_O)        0.299     1.594 r  nolabel_line34/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.324     4.918    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.474 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.474    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/c1/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.370ns  (logic 4.505ns (53.828%)  route 3.865ns (46.172%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  nolabel_line31/c1/out_reg[1]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  nolabel_line31/c1/out_reg[1]/Q
                         net (fo=16, routed)          1.294     1.713    nolabel_line32/num_0[1]
    SLICE_X1Y83          LUT3 (Prop_lut3_I2_O)        0.325     2.038 r  nolabel_line32/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.570     4.609    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761     8.370 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.370    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/c1/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.194ns  (logic 4.270ns (52.112%)  route 3.924ns (47.888%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  nolabel_line31/c1/out_reg[1]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  nolabel_line31/c1/out_reg[1]/Q
                         net (fo=16, routed)          1.502     1.921    nolabel_line31/c1/out_reg[1]_0
    SLICE_X1Y83          LUT3 (Prop_lut3_I2_O)        0.299     2.220 r  nolabel_line31/c1/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.422     4.642    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     8.194 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.194    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/c1/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.920ns  (logic 4.503ns (56.851%)  route 3.417ns (43.149%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  nolabel_line31/c1/out_reg[1]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line31/c1/out_reg[1]/Q
                         net (fo=16, routed)          1.292     1.711    nolabel_line32/num_0[1]
    SLICE_X1Y83          LUT3 (Prop_lut3_I2_O)        0.329     2.040 r  nolabel_line32/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.125     4.165    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.755     7.920 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.920    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/c1/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.728ns  (logic 4.252ns (55.013%)  route 3.477ns (44.987%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  nolabel_line31/c1/out_reg[1]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line31/c1/out_reg[1]/Q
                         net (fo=16, routed)          1.504     1.923    nolabel_line31/c1/out_reg[1]_0
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.299     2.222 r  nolabel_line31/c1/SEG_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.972     4.195    SEG_OBUF[0]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.728 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.728    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/c1/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.616ns  (logic 4.268ns (56.042%)  route 3.348ns (43.958%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  nolabel_line31/c1/out_reg[1]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line31/c1/out_reg[1]/Q
                         net (fo=16, routed)          0.878     1.297    nolabel_line34/num_0[1]
    SLICE_X1Y95          LUT3 (Prop_lut3_I1_O)        0.299     1.596 r  nolabel_line34/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.470     4.066    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.616 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.616    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line31/c1/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/c1/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.227ns (65.209%)  route 0.121ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  nolabel_line31/c1/out_reg[1]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line31/c1/out_reg[1]/Q
                         net (fo=16, routed)          0.121     0.249    nolabel_line31/c1/out_reg[1]_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I0_O)        0.099     0.348 r  nolabel_line31/c1/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.348    nolabel_line31/c1/out[2]_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  nolabel_line31/c1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/d1/clk_N_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/d1/clk_N_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE                         0.000     0.000 r  nolabel_line31/d1/clk_N_reg/C
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/d1/clk_N_reg/Q
                         net (fo=4, routed)           0.168     0.309    nolabel_line31/d1/clk_N_reg_0
    SLICE_X1Y95          LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  nolabel_line31/d1/clk_N_i_1/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line31/d1/clk_N_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  nolabel_line31/d1/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/c1/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/c1/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.183ns (48.579%)  route 0.194ns (51.421%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  nolabel_line31/c1/out_reg[0]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/c1/out_reg[0]/Q
                         net (fo=17, routed)          0.194     0.335    nolabel_line31/c1/out_reg[0]_0
    SLICE_X1Y94          LUT5 (Prop_lut5_I0_O)        0.042     0.377 r  nolabel_line31/c1/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.377    nolabel_line31/c1/out[1]_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  nolabel_line31/c1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/c1/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/c1/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.985%)  route 0.194ns (51.015%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  nolabel_line31/c1/out_reg[0]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/c1/out_reg[0]/Q
                         net (fo=17, routed)          0.194     0.335    nolabel_line31/c1/out_reg[0]_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I3_O)        0.045     0.380 r  nolabel_line31/c1/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.380    nolabel_line31/c1/out[0]_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  nolabel_line31/c1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/d1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/d1/counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  nolabel_line31/d1/counter_reg[14]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/d1/counter_reg[14]/Q
                         net (fo=3, routed)           0.133     0.274    nolabel_line31/d1/counter_reg[14]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  nolabel_line31/d1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    nolabel_line31/d1/counter_reg[12]_i_1_n_5
    SLICE_X0Y91          FDRE                                         r  nolabel_line31/d1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/d1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/d1/counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  nolabel_line31/d1/counter_reg[18]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/d1/counter_reg[18]/Q
                         net (fo=3, routed)           0.133     0.274    nolabel_line31/d1/counter_reg[18]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  nolabel_line31/d1/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    nolabel_line31/d1/counter_reg[16]_i_1_n_5
    SLICE_X0Y92          FDRE                                         r  nolabel_line31/d1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/d1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/d1/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  nolabel_line31/d1/counter_reg[10]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/d1/counter_reg[10]/Q
                         net (fo=3, routed)           0.134     0.275    nolabel_line31/d1/counter_reg[10]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  nolabel_line31/d1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    nolabel_line31/d1/counter_reg[8]_i_1_n_5
    SLICE_X0Y90          FDRE                                         r  nolabel_line31/d1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/d1/counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/d1/counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  nolabel_line31/d1/counter_reg[22]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/d1/counter_reg[22]/Q
                         net (fo=3, routed)           0.134     0.275    nolabel_line31/d1/counter_reg[22]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  nolabel_line31/d1/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    nolabel_line31/d1/counter_reg[20]_i_1_n_5
    SLICE_X0Y93          FDRE                                         r  nolabel_line31/d1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/d1/counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/d1/counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  nolabel_line31/d1/counter_reg[26]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/d1/counter_reg[26]/Q
                         net (fo=3, routed)           0.134     0.275    nolabel_line31/d1/counter_reg[26]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  nolabel_line31/d1/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    nolabel_line31/d1/counter_reg[24]_i_1_n_5
    SLICE_X0Y94          FDRE                                         r  nolabel_line31/d1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/d1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/d1/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  nolabel_line31/d1/counter_reg[2]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line31/d1/counter_reg[2]/Q
                         net (fo=3, routed)           0.134     0.275    nolabel_line31/d1/counter_reg[2]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  nolabel_line31/d1/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    nolabel_line31/d1/counter_reg[0]_i_1_n_5
    SLICE_X0Y88          FDRE                                         r  nolabel_line31/d1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------





