Netlist_File: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/fixed_point_arithmetic_parameterized/run_1/synth_1_1/impl_1_1_1/packing/fabric_fixed_point_arithmetic_parameterized_post_synth.net Netlist_ID: SHA256:a3727808a8de20c10896cec5fc5332e5c26886ef3dc6dfa5f91ecd565c4dec52
Array size: 64 x 46 logic blocks

#block name	x	y	subblk	layer	block number
#----------	--	--	------	-----	------------
$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:63$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[1][37]	35	11	0	0	#0
$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:63$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[1][37]	47	8	0	0	#1
$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/fixed_point_arithmetic_parameterized/results_dir/.././rtl/qmult.v:63$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[2][37]	47	29	0	0	#2
$auto$maccmap.cc:114:fulladd$487.A[37]	35	17	0	0	#3
$auto$maccmap.cc:114:fulladd$480.A[37]	11	2	0	0	#4
$auto$maccmap.cc:114:fulladd$509.C[37]	23	17	0	0	#5
$abc$21185$new_new_n261__	37	18	0	0	#6
$abc$21185$new_new_n262__	34	17	0	0	#7
$abc$21185$new_new_n265__	42	18	0	0	#8
$abc$21185$new_new_n274__	33	17	0	0	#9
$abc$21185$new_new_n278__	43	21	0	0	#10
$abc$21185$new_new_n281__	33	25	0	0	#11
$abc$21185$new_new_n284__	32	23	0	0	#12
$abc$21185$new_new_n286__	34	25	0	0	#13
$abc$21185$new_new_n291__	32	19	0	0	#14
$abc$21185$new_new_n299__	39	25	0	0	#15
$abc$21185$new_new_n304__	36	19	0	0	#16
$abc$21185$new_new_n306__	33	19	0	0	#17
$abc$21185$new_new_n309__	34	16	0	0	#18
$abc$21185$new_new_n335__	33	18	0	0	#19
$abc$21185$new_new_n352__	32	20	0	0	#20
$abc$21185$new_new_n357__	31	20	0	0	#21
$abc$21185$new_new_n368__	36	15	0	0	#22
$iopadmap$c[20]	34	19	0	0	#23
b_mult[15]	36	13	0	0	#24
b_mult[22]	36	16	0	0	#25
a_mult[5]	32	15	0	0	#26
a_mult[27]	34	8	0	0	#27
$auto$rs_design_edit.cc:568:execute$21747	57	3	0	0	#28
$auto$rs_design_edit.cc:568:execute$21748	34	34	0	0	#29
$auto$rs_design_edit.cc:568:execute$21749	10	2	0	0	#30
$auto$rs_design_edit.cc:568:execute$21750	30	5	0	0	#31
out:$auto$rs_design_edit.cc:568:execute$21750	31	1	12	0	#32
out:$auto$rs_design_edit.cc:568:execute$21751	41	1	21	0	#33
out:$auto$rs_design_edit.cc:568:execute$21752	27	1	29	0	#34
out:$auto$rs_design_edit.cc:568:execute$21753	30	1	12	0	#35
out:$auto$rs_design_edit.cc:568:execute$21754	31	1	47	0	#36
out:$auto$rs_design_edit.cc:568:execute$21755	36	1	16	0	#37
out:$auto$rs_design_edit.cc:568:execute$21756	31	1	66	0	#38
out:$auto$rs_design_edit.cc:568:execute$21757	31	1	29	0	#39
out:$auto$rs_design_edit.cc:568:execute$21746	37	1	58	0	#40
out:$auto$rs_design_edit.cc:568:execute$21747	56	44	58	0	#41
out:$auto$rs_design_edit.cc:568:execute$21748	34	44	23	0	#42
out:$auto$rs_design_edit.cc:568:execute$21749	9	1	52	0	#43
out:$auto$rs_design_edit.cc:568:execute$21758	36	1	62	0	#44
out:$auto$rs_design_edit.cc:568:execute$21759	32	1	26	0	#45
out:$auto$rs_design_edit.cc:568:execute$21760	62	22	8	0	#46
out:$auto$rs_design_edit.cc:568:execute$21761	55	1	69	0	#47
out:$auto$rs_design_edit.cc:568:execute$21762	56	1	10	0	#48
out:$auto$rs_design_edit.cc:568:execute$21763	53	1	71	0	#49
out:$auto$rs_design_edit.cc:568:execute$21764	57	1	21	0	#50
out:$auto$rs_design_edit.cc:568:execute$21765	57	1	20	0	#51
out:$auto$rs_design_edit.cc:568:execute$21766	55	44	26	0	#52
out:$auto$rs_design_edit.cc:568:execute$21767	53	1	33	0	#53
out:$auto$rs_design_edit.cc:568:execute$21768	55	1	65	0	#54
out:$auto$rs_design_edit.cc:568:execute$21769	59	1	46	0	#55
out:$auto$rs_design_edit.cc:568:execute$21770	56	44	53	0	#56
out:$auto$rs_design_edit.cc:568:execute$21771	53	1	48	0	#57
out:$auto$rs_design_edit.cc:568:execute$21772	55	1	42	0	#58
out:$auto$rs_design_edit.cc:568:execute$21773	56	1	51	0	#59
out:$auto$rs_design_edit.cc:568:execute$21774	53	1	9	0	#60
out:$auto$rs_design_edit.cc:568:execute$21775	33	1	0	0	#61
out:$auto$rs_design_edit.cc:568:execute$21776	33	44	58	0	#62
out:$auto$rs_design_edit.cc:568:execute$21777	34	44	12	0	#63
out:$auto$rs_design_edit.cc:568:execute$21778	34	44	51	0	#64
out:$auto$rs_design_edit.cc:568:execute$21779	36	1	2	0	#65
out:$auto$rs_design_edit.cc:568:execute$21780	36	44	37	0	#66
out:comp_r.a[0]	49	44	71	0	#67
out:comp_r.a[1]	26	1	0	0	#68
out:comp_r.a[2]	30	1	22	0	#69
out:$auto$rs_design_edit.cc:568:execute$21781	35	44	34	0	#70
out:$auto$rs_design_edit.cc:568:execute$21782	35	44	33	0	#71
out:$auto$rs_design_edit.cc:568:execute$21783	34	1	17	0	#72
out:$auto$rs_design_edit.cc:568:execute$21784	32	44	8	0	#73
out:$auto$rs_design_edit.cc:568:execute$21785	36	44	13	0	#74
out:$auto$rs_design_edit.cc:568:execute$21786	36	44	67	0	#75
out:$auto$rs_design_edit.cc:568:execute$21787	31	44	4	0	#76
out:$auto$rs_design_edit.cc:568:execute$21788	34	44	49	0	#77
out:$auto$rs_design_edit.cc:568:execute$21789	34	44	13	0	#78
out:$auto$rs_design_edit.cc:568:execute$21790	34	44	2	0	#79
out:$auto$rs_design_edit.cc:568:execute$21791	34	1	57	0	#80
out:$auto$rs_design_edit.cc:568:execute$21792	10	1	50	0	#81
out:$auto$rs_design_edit.cc:568:execute$21793	12	1	21	0	#82
out:$auto$rs_design_edit.cc:568:execute$21794	10	1	14	0	#83
out:$auto$rs_design_edit.cc:568:execute$21795	11	1	44	0	#84
out:$auto$rs_design_edit.cc:568:execute$21796	16	1	30	0	#85
out:$auto$rs_design_edit.cc:568:execute$21797	10	1	67	0	#86
out:$auto$rs_design_edit.cc:568:execute$21798	9	1	12	0	#87
out:$auto$rs_design_edit.cc:568:execute$21799	10	1	32	0	#88
out:$auto$rs_design_edit.cc:568:execute$21800	9	1	35	0	#89
out:$auto$rs_design_edit.cc:568:execute$21801	9	1	24	0	#90
out:$auto$rs_design_edit.cc:568:execute$21802	11	1	64	0	#91
out:$auto$rs_design_edit.cc:568:execute$21803	9	1	19	0	#92
out:$auto$rs_design_edit.cc:568:execute$21804	8	1	18	0	#93
out:$auto$rs_design_edit.cc:568:execute$21805	11	1	31	0	#94
out:$auto$rs_design_edit.cc:568:execute$21806	4	1	2	0	#95
out:$auto$rs_design_edit.cc:568:execute$21807	29	1	9	0	#96
out:$auto$rs_design_edit.cc:568:execute$21808	34	1	68	0	#97
out:$auto$rs_design_edit.cc:568:execute$21809	34	1	11	0	#98
out:$iopadmap$c[0]	40	44	33	0	#99
out:$iopadmap$c[1]	49	44	70	0	#100
out:$iopadmap$c[2]	49	44	69	0	#101
out:$iopadmap$c[3]	49	44	68	0	#102
out:$iopadmap$c[4]	49	44	67	0	#103
out:$iopadmap$c[5]	49	44	66	0	#104
out:$iopadmap$c[6]	49	44	65	0	#105
out:$iopadmap$c[7]	49	44	64	0	#106
out:$iopadmap$c[8]	49	44	63	0	#107
out:$iopadmap$c[9]	49	44	62	0	#108
out:$iopadmap$c[10]	49	44	61	0	#109
out:$iopadmap$c[11]	49	44	60	0	#110
out:$iopadmap$c[12]	49	44	59	0	#111
out:$iopadmap$c[13]	49	44	58	0	#112
out:$iopadmap$c[14]	49	44	57	0	#113
out:$iopadmap$c[15]	49	44	56	0	#114
out:$iopadmap$c[16]	51	44	71	0	#115
out:$iopadmap$c[17]	51	44	70	0	#116
out:$iopadmap$c[18]	51	44	69	0	#117
out:$iopadmap$c[19]	51	44	68	0	#118
out:$iopadmap$c[20]	51	44	67	0	#119
out:$iopadmap$c[21]	51	44	66	0	#120
out:$iopadmap$c[22]	51	44	65	0	#121
out:$iopadmap$c[23]	51	44	64	0	#122
out:$iopadmap$c[24]	51	44	63	0	#123
out:$iopadmap$c[25]	51	44	62	0	#124
out:$iopadmap$c[26]	51	44	61	0	#125
out:$iopadmap$c[27]	51	44	60	0	#126
out:$iopadmap$c[28]	1	27	52	0	#127
out:$iopadmap$c[29]	1	28	66	0	#128
out:$iopadmap$c[30]	1	28	52	0	#129
out:$iopadmap$c[31]	1	29	66	0	#130
