VerilogEval: Evaluating Large Language Models for Verilog Code Generation - https://arxiv.org/pdf/2309.07544.pdf
Can Large Language Models Reason about Program Invariants? - https://openreview.net/pdf?id=mXv2aVqUGG
Using LLMs to Facilitate Formal Verification of RTL - https://browse.arxiv.org/pdf/2309.09437.pdf
LLM-assisted Generation of Hardware Assertions - https://arxiv.org/pdf/2306.14027.pdf
