# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.014/*         0.049/*         U0_ClkDiv/odd_edge_tog_reg/SI    1
@(R)->SCAN_CLK(R)	0.673    0.031/*         0.061/*         U0_RegFile/\regArr_reg[6][4] /SI    1
@(R)->SCAN_CLK(R)	0.667    0.031/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /SI    1
@(R)->ALU_CLK(R)	0.052    0.049/*         0.050/*         U0_ALU/\ALU_OUT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.054/*         0.051/*         U1_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.063/*         0.054/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.068/*         0.054/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.069/*         0.060/*         U0_ref_sync/enable_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.070/*         0.054/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.073/*         0.055/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.658    0.075/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.660    0.075/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.660    0.075/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.660    0.076/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.087/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.092/*         0.061/*         U0_RegFile/RdData_VLD_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.096/*         0.052/*         U0_RST_SYNC/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.097/*         0.063/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.104/*         0.060/*         U0_RST_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.104/*         0.062/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.105/*         0.052/*         U0_ref_sync/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	0.333    0.107/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.334    0.107/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.626    0.108/*         0.059/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.039    0.108/*         0.065/*         U0_ALU/\ALU_OUT_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	0.333    0.108/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.629    0.108/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.628    0.108/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.108/*         0.052/*         U0_ref_sync/\sync_bus_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.628    0.109/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.109/*         0.052/*         U0_ref_sync/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	0.339    0.111/*         0.056/*         U1_RST_SYNC/\sync_reg_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.656    0.112/*         0.056/*         U0_PULSE_GEN/rcv_flop_reg/D    1
REF_CLK(R)->REF_CLK(R)	0.333    0.114/*         0.053/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.114/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.657    0.114/*         0.056/*         U0_PULSE_GEN/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.114/*         0.052/*         U0_ref_sync/\sync_bus_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.115/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.115/*         0.050/*         U0_RegFile/\regArr_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.115/*         0.052/*         U0_ref_sync/\sync_bus_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.115/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.116/*         0.062/*         U0_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.628    0.117/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.118/*         0.061/*         U0_RegFile/\regArr_reg[6][7] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.652    0.118/*         0.057/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.118/*         0.060/*         U0_ref_sync/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.118/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.118/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.118/*         0.063/*         U1_RST_SYNC/\sync_reg_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	0.332    0.119/*         0.056/*         U0_ref_sync/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.628    0.119/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.047    0.119/*         0.060/*         U0_ALU/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.119/*         0.060/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.047    0.119/*         0.060/*         U0_ALU/\ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.120/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.120/*         0.061/*         U0_RegFile/\regArr_reg[7][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.047    0.120/*         0.060/*         U0_ALU/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.120/*         0.049/*         U0_RegFile/\regArr_reg[1][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.046    0.120/*         0.060/*         U0_ALU/\ALU_OUT_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.628    0.121/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.121/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.047    0.121/*         0.060/*         U0_ALU/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.121/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.121/*         0.052/*         U0_ref_sync/\sync_bus_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.122/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.122/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.122/*         0.052/*         U0_ref_sync/\sync_bus_reg[0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.047    0.122/*         0.060/*         U0_ALU/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.122/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.628    0.122/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.122/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.625    0.122/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.122/*         0.061/*         U0_RegFile/\regArr_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.626    0.122/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.123/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.047    0.123/*         0.060/*         U0_ALU/\ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.123/*         0.052/*         U0_ref_sync/\sync_bus_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.123/*         0.060/*         U0_RegFile/\regArr_reg[14][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.046    0.123/*         0.060/*         U0_ALU/\ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.123/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.045    0.124/*         0.060/*         U0_ALU/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.124/*         0.062/*         U1_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.124/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.046    0.124/*         0.060/*         U0_ALU/\ALU_OUT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.124/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.046    0.124/*         0.060/*         U0_ALU/\ALU_OUT_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.124/*         0.061/*         U0_RegFile/\regArr_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.628    0.124/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.124/*         0.061/*         U0_RegFile/\regArr_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.125/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.125/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.125/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.125/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.047    0.125/*         0.060/*         U0_ALU/\ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.125/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.126/*         0.061/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.126/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.126/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.126/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.126/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.126/*         0.063/*         U0_ref_sync/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.126/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.126/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.126/*         0.061/*         U0_RegFile/\regArr_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.126/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.126/*         0.061/*         U0_RegFile/\regArr_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.127/*         0.060/*         U0_RegFile/\regArr_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.127/*         0.061/*         U0_RegFile/\regArr_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.127/*         0.062/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.644    0.127/*         0.059/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.127/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.127/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.128/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.128/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.128/*         0.061/*         U0_RegFile/\regArr_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.128/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.128/*         0.061/*         U0_RegFile/\regArr_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.128/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.128/*         0.061/*         U0_RegFile/\regArr_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.128/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.128/*         0.060/*         U0_RegFile/\regArr_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.128/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.128/*         0.061/*         U0_PULSE_GEN/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.128/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.128/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.128/*         0.050/*         U0_RegFile/\regArr_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.625    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.129/*         0.061/*         U0_RegFile/\regArr_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.129/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.129/*         0.061/*         U0_RegFile/\regArr_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.129/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.129/*         0.061/*         U0_RegFile/\regArr_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.129/*         0.061/*         U0_RegFile/\regArr_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.129/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.129/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.129/*         0.061/*         U0_RegFile/\regArr_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.129/*         0.061/*         U0_RegFile/\regArr_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.129/*         0.061/*         U0_RegFile/\regArr_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.129/*         0.061/*         U0_RegFile/\regArr_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.130/*         0.061/*         U0_RegFile/\regArr_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.130/*         0.061/*         U0_RegFile/\regArr_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.130/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.130/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.130/*         0.061/*         U0_RegFile/\regArr_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.130/*         0.061/*         U0_RegFile/\regArr_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.130/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.130/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.130/*         0.061/*         U0_RegFile/\regArr_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.130/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.130/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.130/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.130/*         0.061/*         U0_RegFile/\regArr_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.130/*         0.061/*         U0_RegFile/\regArr_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.131/*         0.061/*         U0_RegFile/\regArr_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.131/*         0.061/*         U0_RegFile/\regArr_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.131/*         0.050/*         U0_RegFile/\regArr_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.131/*         0.061/*         U0_RegFile/\regArr_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.131/*         0.061/*         U0_RegFile/\regArr_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.131/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.131/*         0.061/*         U0_RegFile/\regArr_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.131/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.625    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.131/*         0.061/*         U0_RegFile/\regArr_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.132/*         0.061/*         U0_RegFile/\regArr_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.132/*         0.061/*         U0_RegFile/\regArr_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.132/*         0.061/*         U0_RegFile/\regArr_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.132/*         0.061/*         U0_RegFile/\regArr_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.132/*         0.061/*         U0_RegFile/\regArr_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.132/*         0.061/*         U0_RegFile/\regArr_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.132/*         0.061/*         U0_RegFile/\regArr_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.132/*         0.061/*         U0_RegFile/\regArr_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.132/*         0.061/*         U0_RegFile/\regArr_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.132/*         0.061/*         U0_RegFile/\regArr_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.132/*         0.061/*         U0_RegFile/\regArr_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.132/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.132/*         0.061/*         U0_RegFile/\regArr_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.132/*         0.061/*         U0_RegFile/\regArr_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.132/*         0.061/*         U0_RegFile/\regArr_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.132/*         0.061/*         U0_RegFile/\regArr_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.133/*         0.062/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.133/*         0.061/*         U0_RegFile/\regArr_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.133/*         0.061/*         U0_RegFile/\regArr_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.133/*         0.061/*         U0_RegFile/\regArr_reg[14][6] /SI    1
REF_CLK(R)->REF_CLK(R)	0.330    0.133/*         0.055/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.133/*         0.061/*         U0_RegFile/\regArr_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.133/*         0.061/*         U0_RegFile/\regArr_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.133/*         0.061/*         U0_RegFile/\regArr_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.133/*         0.065/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.133/*         0.061/*         U0_RegFile/\regArr_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.133/*         0.061/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.133/*         0.061/*         U0_RegFile/\regArr_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.133/*         0.061/*         U0_RegFile/\regArr_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.134/*         0.062/*         U0_RegFile/\regArr_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.134/*         0.064/*         U0_ALU/\ALU_OUT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.134/*         0.060/*         U0_SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.134/*         0.061/*         U0_RegFile/\regArr_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.134/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.134/*         0.061/*         U0_RegFile/\regArr_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.135/*         0.061/*         U0_RegFile/\regArr_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.135/*         0.061/*         U0_RegFile/\regArr_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.135/*         0.061/*         U0_RegFile/\regArr_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.135/*         0.061/*         U0_RegFile/\regArr_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.612    0.135/*         0.061/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.135/*         0.061/*         U0_RegFile/\regArr_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.135/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.136/*         0.061/*         U0_RegFile/\regArr_reg[7][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.136/*         0.061/*         U0_ALU/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.136/*         0.061/*         U0_RegFile/\regArr_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.136/*         0.061/*         U0_RegFile/\regArr_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.136/*         0.061/*         U0_RegFile/\regArr_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.136/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.137/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.137/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.137/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.137/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.137/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.137/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.137/*         0.061/*         U0_RegFile/\regArr_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.137/*         0.061/*         U0_RegFile/\regArr_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.137/*         0.061/*         U0_RegFile/\regArr_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.137/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    */0.137         */0.083         U0_ref_sync/\sync_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.137/*         0.061/*         U0_RegFile/\regArr_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.137/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.138/*         0.061/*         U0_RegFile/\regArr_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.138/*         0.061/*         U0_RegFile/\regArr_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.138/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.661    0.139/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.660    0.139/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.139/*         0.061/*         U0_RegFile/\regArr_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.139/*         0.061/*         U0_RegFile/\regArr_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.139/*         0.061/*         U0_RegFile/\regArr_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.139/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.140/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.660    0.140/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.140/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.140/*         0.061/*         U0_RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.140/*         0.061/*         U0_RegFile/\regArr_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.140/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.140/*         0.061/*         U0_RegFile/\regArr_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.140/*         0.061/*         U0_RegFile/\regArr_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.140/*         0.061/*         U0_RegFile/\RdData_reg[3] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.660    0.140/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.658    0.140/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.141/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.141/*         0.061/*         U0_RegFile/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.141/*         0.046/*         U0_RegFile/\regArr_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.141/*         0.061/*         U0_RegFile/\regArr_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.141/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.141/*         0.062/*         U0_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.141/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    0.142/*         0.062/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.142/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.660    0.142/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.661    0.142/*         0.051/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.142/*         0.062/*         U0_RegFile/\regArr_reg[7][6] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.661    0.142/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.661    0.142/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.142/*         0.062/*         U0_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.142/*         0.061/*         U0_RegFile/\regArr_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.142/*         0.061/*         U0_RegFile/\regArr_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.143/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.143/*         0.061/*         U0_RegFile/\regArr_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.143/*         0.061/*         U0_RegFile/\regArr_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.143/*         0.061/*         U0_RegFile/\regArr_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.143/*         0.062/*         U0_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.143/*         0.062/*         U0_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.143/*         0.062/*         U0_ref_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.144/*         0.062/*         U0_RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.625    0.144/*         0.062/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.144/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.144/*         0.061/*         U0_RegFile/\regArr_reg[7][2] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.661    0.145/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.145/*         0.062/*         U0_RegFile/\regArr_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.145/*         0.062/*         U0_RegFile/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.145/*         0.063/*         U0_ClkDiv/\count_reg[1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.661    0.145/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.658    0.145/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.145/*         0.062/*         U0_RegFile/\RdData_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.146/*         0.061/*         U0_ALU/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.146/*         0.062/*         U0_RegFile/\RdData_reg[6] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.662    0.146/*         0.051/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.659    0.146/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.147/*         0.063/*         U1_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.147/*         0.063/*         U1_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.147/*         0.063/*         U0_ref_sync/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.147/*         0.048/*         U0_RegFile/\regArr_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.147/*         0.061/*         U0_RegFile/\regArr_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.148/*         0.063/*         U0_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.148/*         0.063/*         U1_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.148/*         0.063/*         U1_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.148/*         0.062/*         U0_ref_sync/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.148/*         0.063/*         U1_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.149/*         0.063/*         U1_ClkDiv/\count_reg[5] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.648    0.149/*         0.052/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.149/*         0.062/*         U0_RegFile/\regArr_reg[8][0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.661    0.151/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.657    0.151/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.151/*         0.063/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.152/*         0.062/*         U0_RegFile/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.152/*         0.062/*         U0_ref_sync/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.152/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.153/*         0.062/*         U0_ref_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.153/*         0.062/*         U0_ref_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.153/*         0.062/*         U0_RegFile/\regArr_reg[4][6] /SI    1
REF_CLK(R)->REF_CLK(R)	0.323    0.153/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.658    0.153/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /D    1
ALU_CLK(R)->REF_CLK(R)	0.344    0.154/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    0.155/*         0.063/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.156/*         0.063/*         U0_ref_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.158/*         0.063/*         U0_ref_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.158/*         0.063/*         U0_SYS_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.158/*         0.063/*         U0_RegFile/\regArr_reg[3][1] /SI    1
REF_CLK(R)->REF_CLK(R)	0.318    0.158/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.159/*         0.050/*         U0_RegFile/\regArr_reg[3][5] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.648    0.159/*         0.052/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.657    0.159/*         0.053/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	0.319    0.160/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /D    1
REF_CLK(R)->REF_CLK(R)	0.319    0.160/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /D    1
REF_CLK(R)->REF_CLK(R)	0.319    0.160/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /D    1
REF_CLK(R)->REF_CLK(R)	0.319    0.161/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    0.161/*         0.064/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
REF_CLK(R)->REF_CLK(R)	0.319    0.163/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.164/*         0.050/*         U0_RegFile/\regArr_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.168/*         0.064/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.647    0.169/*         0.052/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.169/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /SI    1
REF_CLK(R)->REF_CLK(R)	0.299    */0.169         */0.091         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	0.302    */0.171         */0.091         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.334    0.171/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.302    */0.172         */0.092         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.172/*         0.064/*         U0_RegFile/\regArr_reg[3][4] /SI    1
REF_CLK(R)->REF_CLK(R)	0.325    0.172/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.625    */0.172         */0.085         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.173/*         0.064/*         U0_RegFile/\regArr_reg[4][0] /SI    1
REF_CLK(R)->REF_CLK(R)	0.333    0.173/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	0.345    0.173/*         0.034/*         U0_RegFile/\regArr_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.173/*         0.064/*         U0_ref_sync/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.174/*         0.064/*         U0_RegFile/\regArr_reg[3][7] /SI    1
REF_CLK(R)->REF_CLK(R)	0.300    */0.174         */0.091         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.175/*         0.048/*         U0_RegFile/\regArr_reg[1][2] /SI    1
REF_CLK(R)->REF_CLK(R)	0.339    0.175/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /D    1
REF_CLK(R)->REF_CLK(R)	0.336    0.175/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.628    0.175/*         0.061/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.175/*         0.050/*         U0_RegFile/\regArr_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.175/*         0.061/*         U0_PULSE_GEN/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.632    0.175/*         0.054/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.175/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.176/*         0.064/*         U0_RegFile/\regArr_reg[3][3] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.656    0.176/*         0.055/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.613    */0.176         */0.087         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
REF_CLK(R)->REF_CLK(R)	0.322    0.176/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.321    0.176/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.176/*         0.053/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.634    0.176/*         0.054/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.634    0.176/*         0.054/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.326    0.177/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.321    0.177/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.328    0.177/*         0.052/*         U0_RegFile/\regArr_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.318    0.178/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.328    0.178/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.614    */0.178         */0.087         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	0.326    0.178/*         0.059/*         U0_ref_sync/enable_flop_reg/D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.178/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.321    0.178/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.339    0.178/*         0.052/*         U0_RegFile/\regArr_reg[4][1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.626    */0.178         */0.086         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	0.323    0.178/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.323    0.179/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.179/*         0.065/*         U0_RegFile/\regArr_reg[3][2] /SI    1
REF_CLK(R)->REF_CLK(R)	0.333    0.179/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	0.343    0.179/*         0.052/*         U0_RegFile/\regArr_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.326    0.179/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.643    0.179/*         0.054/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	0.333    0.179/*         0.052/*         U0_RegFile/\regArr_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.336    0.179/*         0.052/*         U0_RegFile/\regArr_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.331    0.179/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.625    0.179/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /SI    1
REF_CLK(R)->REF_CLK(R)	0.330    0.179/*         0.052/*         U0_RegFile/\regArr_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.321    0.179/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.179/*         0.052/*         U0_RegFile/\regArr_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.327    0.179/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.335    0.179/*         0.052/*         U0_RegFile/\regArr_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.179/*         0.065/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /SI    1
REF_CLK(R)->REF_CLK(R)	0.331    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.331    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.327    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.180/*         0.052/*         U0_RegFile/\regArr_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.326    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.320    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.323    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.180/*         0.052/*         U0_RegFile/\regArr_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.321    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.323    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.324    0.180/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.335    0.180/*         0.052/*         U0_RegFile/\regArr_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.321    0.181/*         0.053/*         U0_RegFile/\regArr_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.181/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.331    0.181/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.323    0.181/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.325    0.181/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.328    0.181/*         0.052/*         U0_RegFile/\regArr_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.317    0.181/*         0.053/*         U0_RegFile/\regArr_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.181/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.320    0.181/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.336    0.181/*         0.052/*         U0_RegFile/\regArr_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.328    0.181/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.323    0.181/*         0.052/*         U0_RegFile/\regArr_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.181/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.633    0.181/*         0.055/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.335    0.181/*         0.052/*         U0_RegFile/\regArr_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.336    0.181/*         0.052/*         U0_RegFile/\regArr_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.321    0.181/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.181/*         0.052/*         U0_RegFile/\regArr_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.321    0.181/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.335    0.181/*         0.052/*         U0_RegFile/\regArr_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.327    0.181/*         0.052/*         U0_RegFile/\regArr_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.181/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.181/*         0.052/*         U0_RegFile/\regArr_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.343    0.181/*         0.053/*         U0_RegFile/\regArr_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.343    0.181/*         0.052/*         U0_RegFile/\regArr_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.347    0.181/*         0.034/*         U0_RegFile/\regArr_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.336    0.181/*         0.052/*         U0_RegFile/\regArr_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.335    0.181/*         0.052/*         U0_RegFile/\regArr_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.182/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.334    0.182/*         0.052/*         U0_RegFile/\regArr_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.324    0.182/*         0.052/*         U0_RegFile/\regArr_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.182/*         0.052/*         U0_RegFile/\regArr_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.182/*         0.052/*         U0_RegFile/\regArr_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.182/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.182/*         0.052/*         U0_RegFile/\regArr_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.327    0.182/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.334    0.182/*         0.052/*         U0_RegFile/\regArr_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.182/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.182/*         0.052/*         U0_RegFile/\regArr_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.335    0.182/*         0.052/*         U0_RegFile/\regArr_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.328    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.344    0.183/*         0.052/*         U0_RegFile/\regArr_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.334    0.183/*         0.052/*         U0_RegFile/\regArr_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.183/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.333    0.183/*         0.052/*         U0_RegFile/\regArr_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.183/*         0.052/*         U0_RegFile/\regArr_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.340    0.183/*         0.052/*         U0_RegFile/\regArr_reg[6][2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.649    0.183/*         0.054/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.331    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.335    0.183/*         0.052/*         U0_RegFile/\regArr_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.319    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.183/*         0.052/*         U0_RegFile/\regArr_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.183/*         0.053/*         U0_RegFile/\regArr_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.321    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.354    0.183/*         0.034/*         U0_RegFile/\regArr_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.335    0.183/*         0.052/*         U0_RegFile/\regArr_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.183/*         0.053/*         U0_ClkDiv/odd_edge_tog_reg/D    1
REF_CLK(R)->REF_CLK(R)	0.336    0.183/*         0.052/*         U0_RegFile/\regArr_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.340    0.183/*         0.053/*         U0_RegFile/\regArr_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.340    0.183/*         0.053/*         U0_RegFile/\regArr_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.332    0.183/*         0.052/*         U0_RegFile/\regArr_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.331    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.183/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.321    0.183/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.184/*         0.065/*         U0_RegFile/\regArr_reg[2][2] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.659    0.184/*         0.052/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/D    1
REF_CLK(R)->REF_CLK(R)	0.326    0.184/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.341    0.184/*         0.052/*         U0_RegFile/\regArr_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.322    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.335    0.184/*         0.052/*         U0_RegFile/\regArr_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.326    0.184/*         0.052/*         U0_RegFile/\regArr_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.184/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.344    0.184/*         0.053/*         U0_RegFile/\regArr_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.328    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.323    0.184/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.332    0.185/*         0.052/*         U0_RegFile/\regArr_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.335    0.185/*         0.052/*         U0_RegFile/\regArr_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.334    0.185/*         0.052/*         U0_RegFile/\regArr_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.185/*         0.052/*         U0_RegFile/\regArr_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.326    0.185/*         0.053/*         U0_RegFile/\regArr_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.185/*         0.053/*         U0_RegFile/\regArr_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.321    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.643    0.185/*         0.054/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	0.333    0.185/*         0.052/*         U0_RegFile/\regArr_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.326    0.185/*         0.052/*         U0_RegFile/\regArr_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.333    0.185/*         0.053/*         U0_RegFile/\regArr_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.327    0.185/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.185/*         0.052/*         U0_RegFile/\regArr_reg[10][1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.642    0.185/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.185/*         0.052/*         U0_RegFile/\regArr_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.327    0.186/*         0.052/*         U0_RegFile/\regArr_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.314    0.186/*         0.052/*         U0_RegFile/\regArr_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.334    0.186/*         0.052/*         U0_RegFile/\regArr_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.323    0.186/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.336    0.186/*         0.052/*         U0_RegFile/\regArr_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.336    0.186/*         0.052/*         U0_RegFile/\regArr_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.186/*         0.052/*         U0_RegFile/\regArr_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.186/*         0.064/*         U0_RegFile/\regArr_reg[3][6] /SI    1
REF_CLK(R)->REF_CLK(R)	0.333    0.186/*         0.053/*         U0_RegFile/\regArr_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.187/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.335    0.187/*         0.053/*         U0_RegFile/\regArr_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.344    0.187/*         0.052/*         U0_RegFile/\regArr_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    0.187/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
REF_CLK(R)->REF_CLK(R)	0.335    0.187/*         0.053/*         U0_RegFile/\regArr_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.343    0.187/*         0.053/*         U0_RegFile/\regArr_reg[7][0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.645    0.187/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	0.341    0.187/*         0.052/*         U0_RegFile/\regArr_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.331    0.187/*         0.034/*         U0_RegFile/\regArr_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.327    0.187/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.343    0.187/*         0.052/*         U0_RegFile/\regArr_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.334    0.188/*         0.053/*         U0_RegFile/\regArr_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.327    0.188/*         0.052/*         U0_RegFile/\regArr_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.330    0.188/*         0.052/*         U0_RegFile/\regArr_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.321    0.188/*         0.053/*         U0_RegFile/\regArr_reg[12][7] /D    1
UART_CLK(R)->UART_CLK(R)	0.656    0.188/*         0.052/*         U0_ClkDiv/\count_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	0.344    0.189/*         0.052/*         U0_RegFile/\regArr_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.189/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.328    0.189/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.335    0.189/*         0.052/*         U0_RegFile/\regArr_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.344    0.189/*         0.052/*         U0_RegFile/\regArr_reg[6][7] /D    1
UART_CLK(R)->UART_CLK(R)	0.656    0.189/*         0.052/*         U0_ClkDiv/\count_reg[1] /D    1
UART_CLK(R)->UART_CLK(R)	0.655    0.190/*         0.052/*         U0_ClkDiv/\count_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	0.327    0.190/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.648    0.190/*         0.052/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.618    */0.190         */0.085         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.190/*         0.060/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.643    0.190/*         0.054/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	0.343    0.190/*         0.052/*         U0_RegFile/\regArr_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.336    0.190/*         0.053/*         U0_RegFile/\regArr_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.343    0.190/*         0.052/*         U0_RegFile/\regArr_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	0.341    0.190/*         0.053/*         U0_RegFile/\regArr_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.343    0.190/*         0.053/*         U0_RegFile/\regArr_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.344    0.191/*         0.034/*         U0_RegFile/\regArr_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	0.335    0.191/*         0.052/*         U0_RegFile/\regArr_reg[11][4] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.645    0.191/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.676    0.192/*         0.071/*         U1_RST_SYNC/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.192/*         0.053/*         U1_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.192/*         0.050/*         U0_RegFile/\regArr_reg[0][7] /SI    1
UART_CLK(R)->UART_CLK(R)	0.655    0.192/*         0.052/*         U0_ClkDiv/\count_reg[4] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.654    0.193/*         0.057/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.193/*         0.053/*         U0_RegFile/\regArr_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    0.193/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
UART_CLK(R)->UART_CLK(R)	0.656    0.193/*         0.052/*         U0_ClkDiv/\count_reg[0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.641    0.193/*         0.056/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
UART_CLK(R)->UART_CLK(R)	0.657    0.194/*         0.052/*         U1_ClkDiv/\count_reg[2] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.655    0.194/*         0.052/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.194/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
UART_CLK(R)->UART_CLK(R)	0.657    0.195/*         0.052/*         U1_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    0.195/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
REF_CLK(R)->REF_CLK(R)	0.344    0.195/*         0.052/*         U0_RegFile/\RdData_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.195/*         0.066/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.673    0.196/*         0.075/*         U1_RST_SYNC/\sync_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.343    0.196/*         0.052/*         U0_RegFile/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.324    0.196/*         0.052/*         U0_RegFile/\regArr_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.358    0.196/*         0.039/*         U0_RegFile/\regArr_reg[1][0] /D    1
UART_CLK(R)->UART_CLK(R)	0.656    0.197/*         0.052/*         U1_ClkDiv/\count_reg[5] /D    1
UART_CLK(R)->UART_CLK(R)	0.657    0.197/*         0.052/*         U1_ClkDiv/\count_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	0.342    0.197/*         0.052/*         U0_RegFile/\RdData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.197/*         0.053/*         U0_RegFile/\regArr_reg[7][5] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.642    0.197/*         0.055/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
UART_CLK(R)->UART_CLK(R)	0.655    0.198/*         0.052/*         U0_ClkDiv/\count_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.342    0.198/*         0.052/*         U0_RegFile/RdData_VLD_reg/D    1
REF_CLK(R)->REF_CLK(R)	0.344    0.198/*         0.052/*         U0_RegFile/\RdData_reg[7] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.616    */0.198         */0.086         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.627    */0.198         */0.085         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.198/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    0.199/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
UART_CLK(R)->UART_CLK(R)	0.654    0.199/*         0.053/*         U0_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.626    0.199/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    0.199/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.199/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
UART_CLK(R)->UART_CLK(R)	0.657    0.199/*         0.052/*         U1_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.200/*         0.064/*         U1_ClkDiv/\count_reg[0] /SI    1
REF_CLK(R)->REF_CLK(R)	0.330    0.200/*         0.052/*         U0_RegFile/\regArr_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.201/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.201/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
REF_CLK(R)->REF_CLK(R)	0.330    0.201/*         0.053/*         U0_RegFile/\regArr_reg[5][5] /D    1
UART_CLK(R)->UART_CLK(R)	0.655    0.201/*         0.053/*         U1_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.625    0.201/*         0.061/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /SI    1
UART_CLK(R)->UART_CLK(R)	0.657    0.201/*         0.052/*         U1_ClkDiv/\count_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	0.344    0.202/*         0.052/*         U0_RegFile/\RdData_reg[5] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.655    0.202/*         0.054/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	0.342    0.203/*         0.052/*         U0_RegFile/\RdData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	0.344    0.203/*         0.052/*         U0_RegFile/\regArr_reg[4][5] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.623    */0.203         */0.085         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.203/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
REF_CLK(R)->REF_CLK(R)	0.344    0.204/*         0.052/*         U0_RegFile/\RdData_reg[6] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.616    */0.204         */0.086         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	0.336    0.204/*         0.052/*         U0_RegFile/\regArr_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.207/*         0.053/*         U0_RegFile/\regArr_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.342    0.208/*         0.052/*         U0_RegFile/\RdData_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.213/*         0.066/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.214/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	0.357    0.215/*         0.039/*         U0_RegFile/\regArr_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.333    0.216/*         0.052/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.217/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.217/*         0.066/*         U0_RegFile/\regArr_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.218/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	0.340    0.218/*         0.052/*         U0_RegFile/\regArr_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.611    0.219/*         0.065/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
REF_CLK(R)->REF_CLK(R)	0.298    */0.219         */0.082         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.336    0.221/*         0.052/*         U0_RegFile/\regArr_reg[3][3] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.645    0.222/*         0.052/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
REF_CLK(R)->REF_CLK(R)	0.339    0.222/*         0.052/*         U0_RegFile/\regArr_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.338    0.222/*         0.052/*         U0_RegFile/\regArr_reg[3][4] /D    1
@(R)->SCAN_CLK(R)	0.646    0.222/*         0.073/*         U0_RST_SYNC/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.646    0.223/*         0.073/*         U0_RST_SYNC/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	0.339    0.224/*         0.053/*         U0_RegFile/\regArr_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.224/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.225/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	0.335    0.226/*         0.052/*         U0_RegFile/\regArr_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	0.303    */0.226         */0.082         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	0.325    0.228/*         0.039/*         U0_RegFile/\regArr_reg[1][6] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.652    0.229/*         0.061/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.615    */0.230         */0.088         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	0.333    0.230/*         0.052/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	0.333    0.233/*         0.053/*         U0_RegFile/\regArr_reg[3][1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.628    */0.234         */0.084         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.234/*         0.062/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
REF_CLK(R)->REF_CLK(R)	0.343    0.235/*         0.039/*         U0_RegFile/\regArr_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.336    0.237/*         0.053/*         U0_SYS_CTRL/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	0.336    0.238/*         0.052/*         U0_RegFile/\regArr_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	0.340    0.238/*         0.049/*         U0_RegFile/\regArr_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	0.349    0.239/*         0.039/*         U0_RegFile/\regArr_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	0.331    0.242/*         0.054/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.249/*         0.065/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.806    0.250/*         -0.062/*        U0_RegFile/\regArr_reg[2][7] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.251/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.252/*         0.064/*         U0_RegFile/\regArr_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.253/*         0.064/*         U0_RegFile/\regArr_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.257/*         0.046/*         U0_RegFile/\regArr_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.257/*         0.061/*         U0_SYS_CTRL/\current_state_reg[2] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.655    0.258/*         0.054/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.260/*         0.065/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.260/*         0.063/*         U0_RegFile/\regArr_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.261/*         0.063/*         U0_RegFile/\regArr_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.262/*         0.043/*         U0_RegFile/\regArr_reg[0][6] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.647    0.266/*         0.053/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	0.329    0.266/*         0.052/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.266/*         0.063/*         U0_RegFile/\regArr_reg[2][3] /SI    1
UART_CLK(R)->UART_CLK(R)	0.200    0.266/*         0.052/*         U0_ClkDiv/div_clk_reg/D    1
@(R)->SCAN_CLK(R)	0.806    0.267/*         -0.064/*        U0_RegFile/\regArr_reg[3][5] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.270/*         0.062/*         U0_SYS_CTRL/\current_state_reg[1] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.617    */0.270         */0.086         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.333    0.270/*         0.049/*         U0_RegFile/\regArr_reg[2][0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.650    0.271/*         0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.622    0.272/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /SI    1
REF_CLK(R)->ALU_CLK(R)	0.358    */0.278         */0.033         U0_ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	0.303    */0.280         */0.083         U0_SYS_CTRL/\current_state_reg[2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.619    */0.285         */0.086         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
@(R)->SCAN_CLK(R)	0.822    0.286/*         -0.074/*        U0_RegFile/\regArr_reg[1][0] /RN    1
UART_CLK(R)->UART_CLK(R)	0.199    0.287/*         0.052/*         U1_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.290/*         0.062/*         U0_RegFile/\regArr_reg[2][4] /SI    1
REF_CLK(R)->REF_CLK(R)	0.344    0.293/*         0.053/*         U0_RegFile/\regArr_reg[0][0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.619    */0.294         */0.085         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	0.333    0.296/*         0.052/*         U0_SYS_CTRL/\current_state_reg[3] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.619    */0.299         */0.085         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	0.339    0.300/*         0.053/*         U0_RegFile/\regArr_reg[2][4] /D    1
@(R)->SCAN_CLK(R)	0.808    0.301/*         -0.074/*        U0_RegFile/\regArr_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.342    0.301/*         0.052/*         U0_SYS_CTRL/\current_state_reg[0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.657    0.301/*         0.053/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.656    0.301/*         0.053/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	0.298    */0.302         */0.088         U0_ref_sync/enable_pulse_d_reg/D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.618    */0.305         */0.086         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.335    0.307/*         0.052/*         U0_RegFile/\regArr_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.307/*         0.063/*         U0_RegFile/\regArr_reg[0][4] /SI    1
@(R)->SCAN_CLK(R)	0.800    0.309/*         -0.065/*        U0_RegFile/\regArr_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	0.339    0.310/*         0.053/*         U0_RegFile/\regArr_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.311/*         0.041/*         U0_RegFile/\regArr_reg[0][5] /SI    1
@(R)->SCAN_CLK(R)	0.798    0.311/*         -0.066/*        U0_RegFile/\regArr_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.342    0.313/*         0.053/*         U0_RegFile/\regArr_reg[2][2] /D    1
REF_CLK(R)->ALU_CLK(R)	0.313    */0.314         */0.082         U0_ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	0.340    0.315/*         0.054/*         U0_ALU/\ALU_OUT_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.621    0.317/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /SI    1
@(R)->SCAN_CLK(R)	0.789    0.321/*         -0.072/*        U0_RegFile/\regArr_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	0.339    0.322/*         0.053/*         U0_RegFile/\regArr_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.323/*         0.062/*         U0_RegFile/\regArr_reg[0][3] /SI    1
REF_CLK(R)->REF_CLK(R)	0.348    0.324/*         0.040/*         U0_RegFile/\regArr_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.325/*         0.061/*         U0_RegFile/\regArr_reg[3][0] /SI    1
REF_CLK(R)->ALU_CLK(R)	0.340    0.326/*         0.054/*         U0_ALU/\ALU_OUT_reg[7] /D    1
@(R)->SCAN_CLK(R)	0.781    0.329/*         -0.064/*        U0_RegFile/\regArr_reg[1][7] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.334    0.333/*         0.058/*         U0_ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	0.338    0.335/*         0.054/*         U0_ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	0.339    0.338/*         0.053/*         U0_RegFile/\regArr_reg[2][3] /D    1
REF_CLK(R)->ALU_CLK(R)	0.339    0.341/*         0.054/*         U0_ALU/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->ALU_CLK(R)	0.335    0.345/*         0.058/*         U0_ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	0.340    0.349/*         0.054/*         U0_ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	0.302    */0.353         */0.087         U0_ALU/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	0.333    0.359/*         0.053/*         U0_RegFile/\regArr_reg[0][3] /D    1
@(R)->SCAN_CLK(R)	0.685    0.369/*         0.063/*         U0_RegFile/\regArr_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.369/*         0.063/*         U0_RegFile/\regArr_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	0.342    0.369/*         0.049/*         U0_RegFile/\regArr_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.334    0.371/*         0.053/*         U0_RegFile/\regArr_reg[0][2] /D    1
@(R)->SCAN_CLK(R)	0.681    0.374/*         0.063/*         U0_RegFile/\regArr_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.374/*         0.065/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /SI    1
@(R)->SCAN_CLK(R)	0.681    0.376/*         0.063/*         U0_RegFile/\regArr_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.377/*         0.063/*         U0_RegFile/\regArr_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.334    0.378/*         0.052/*         U0_RegFile/\regArr_reg[0][4] /D    1
@(R)->SCAN_CLK(R)	0.681    0.380/*         0.063/*         U0_RegFile/\regArr_reg[2][3] /RN    1
UART_CLK(R)->UART_CLK(R)	0.764    0.382/*         -0.056/*        U1_ClkDiv/odd_edge_tog_reg/SN    1
@(R)->SCAN_CLK(R)	0.681    0.382/*         0.062/*         U0_RegFile/\regArr_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.385/*         0.062/*         U0_RegFile/\regArr_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.388/*         0.062/*         U0_RegFile/\regArr_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.391/*         0.062/*         U0_RegFile/\regArr_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.394/*         0.062/*         U0_RegFile/\regArr_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.398/*         0.062/*         U0_RegFile/\regArr_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.399/*         0.062/*         U0_RegFile/\regArr_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.402/*         0.061/*         U0_RegFile/\regArr_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.404/*         0.062/*         U0_RegFile/\regArr_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.405/*         0.061/*         U0_RegFile/\RdData_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.678    0.405/*         0.061/*         U0_RegFile/\regArr_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.686    0.407/*         0.061/*         U0_RegFile/\RdData_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.686    0.407/*         0.061/*         U0_RegFile/\RdData_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.409/*         0.061/*         U0_RegFile/\RdData_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.410/*         0.061/*         U0_RegFile/RdData_VLD_reg/RN    1
@(R)->SCAN_CLK(R)	0.685    0.415/*         0.061/*         U0_SYS_CTRL/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.416/*         0.061/*         U0_ref_sync/\sync_bus_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.416/*         0.061/*         U0_ref_sync/\sync_bus_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.416/*         0.061/*         U0_ref_sync/\sync_bus_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.686    0.417/*         0.061/*         U0_ref_sync/\sync_bus_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.686    0.417/*         0.061/*         U0_ref_sync/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.686    0.417/*         0.061/*         U0_ref_sync/\sync_bus_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.418/*         0.061/*         U0_RegFile/\regArr_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.687    0.420/*         0.061/*         U0_RegFile/\RdData_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.687    0.421/*         0.061/*         U0_RegFile/\RdData_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.421/*         0.069/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.421/*         0.061/*         U0_RegFile/\regArr_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.421/*         0.061/*         U0_RegFile/\RdData_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.421/*         0.061/*         U0_RegFile/\RdData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.311    */0.421         */-0.052        U0_CLK_GATE/U0_TLATNCAX12M/E    1
@(R)->SCAN_CLK(R)	0.687    0.422/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.423/*         0.069/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.426/*         0.069/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.427/*         0.065/*         U0_ref_sync/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.428/*         0.069/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.432/*         0.069/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.432/*         0.061/*         U0_SYS_CTRL/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.433/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.436/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.436/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.437/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.437/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.438/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.469    0.462/*         -0.078/*        U0_ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.313    */0.464         */0.082         U0_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	0.314    */0.464         */0.082         U0_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	0.313    */0.464         */0.082         U0_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	0.314    */0.465         */0.082         U0_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	0.313    */0.465         */0.082         U0_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	0.312    */0.470         */0.082         U0_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	0.312    */0.475         */0.083         U0_ALU/\ALU_OUT_reg[11] /D    1
UART_CLK(R)->UART_CLK(R)	0.648    0.500/*         0.061/*         U1_ClkDiv/\count_reg[6] /RN    1
UART_CLK(R)->UART_CLK(R)	0.648    0.500/*         0.061/*         U1_ClkDiv/\count_reg[5] /RN    1
UART_CLK(R)->UART_CLK(R)	0.648    0.501/*         0.061/*         U1_ClkDiv/\count_reg[4] /RN    1
UART_CLK(R)->UART_CLK(R)	0.648    0.502/*         0.061/*         U1_ClkDiv/\count_reg[3] /RN    1
UART_CLK(R)->UART_CLK(R)	0.648    0.503/*         0.061/*         U1_ClkDiv/\count_reg[2] /RN    1
UART_CLK(R)->UART_CLK(R)	0.648    0.503/*         0.061/*         U1_ClkDiv/\count_reg[1] /RN    1
UART_CLK(R)->UART_CLK(R)	0.648    0.505/*         0.061/*         U1_ClkDiv/\count_reg[0] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.644    0.511/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.644    0.511/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.644    0.512/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.643    0.513/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.644    0.513/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.643    0.514/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.643    0.514/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.642    0.516/*         0.060/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.635    0.523/*         0.068/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.201    0.598/*         0.063/*         U0_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.201    0.598/*         0.062/*         U1_ClkDiv/div_clk_reg/SI    1
REF_CLK(R)->ALU_CLK(R)	0.333    0.600/*         0.060/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.332    0.601/*         0.060/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.329    0.603/*         0.060/*         U0_ALU/OUT_VALID_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.328    0.605/*         0.064/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.328    0.605/*         0.064/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.687    0.677/*         0.060/*         U0_RegFile/\regArr_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.687    0.683/*         0.060/*         U0_RegFile/\regArr_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.686    0.686/*         0.060/*         U0_RegFile/\regArr_reg[5][2] /RN    1
UART_CLK(R)->UART_CLK(R)	0.760    0.687/*         -0.053/*        U0_ClkDiv/odd_edge_tog_reg/SN    1
@(R)->SCAN_CLK(R)	0.688    0.688/*         0.060/*         U0_RegFile/\regArr_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.687    0.688/*         0.060/*         U0_RegFile/\regArr_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.686    0.689/*         0.060/*         U0_RegFile/\regArr_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.690/*         0.060/*         U0_RegFile/\regArr_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.690/*         0.060/*         U0_RegFile/\regArr_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.690/*         0.060/*         U0_RegFile/\regArr_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.690/*         0.060/*         U0_RegFile/\regArr_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.690/*         0.060/*         U0_RegFile/\regArr_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.690/*         0.060/*         U0_RegFile/\regArr_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.691/*         0.060/*         U0_RegFile/\regArr_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.691/*         0.060/*         U0_RegFile/\regArr_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.696/*         0.060/*         U0_RegFile/\regArr_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.696/*         0.060/*         U0_RegFile/\regArr_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.697/*         0.060/*         U0_RegFile/\regArr_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.685    0.697/*         0.060/*         U0_RegFile/\regArr_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.684    0.697/*         0.060/*         U0_RegFile/\regArr_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.704/*         0.060/*         U0_RegFile/\regArr_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.705/*         0.060/*         U0_RegFile/\regArr_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.707/*         0.060/*         U0_RegFile/\regArr_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.707/*         0.060/*         U0_RegFile/\regArr_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.707/*         0.060/*         U0_RegFile/\regArr_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.707/*         0.060/*         U0_RegFile/\regArr_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.707/*         0.060/*         U0_RegFile/\regArr_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.707/*         0.060/*         U0_RegFile/\regArr_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.707/*         0.060/*         U0_RegFile/\regArr_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.707/*         0.060/*         U0_RegFile/\regArr_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.707/*         0.060/*         U0_RegFile/\regArr_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.707/*         0.060/*         U0_RegFile/\regArr_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.707/*         0.060/*         U0_RegFile/\regArr_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.709/*         0.060/*         U0_RegFile/\regArr_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.709/*         0.060/*         U0_RegFile/\regArr_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.710/*         0.060/*         U0_RegFile/\regArr_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.711/*         0.060/*         U0_RegFile/\regArr_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.711/*         0.060/*         U0_RegFile/\regArr_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.711/*         0.060/*         U0_RegFile/\regArr_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.711/*         0.060/*         U0_RegFile/\regArr_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.678    0.711/*         0.060/*         U0_RegFile/\regArr_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.711/*         0.060/*         U0_RegFile/\regArr_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.711/*         0.060/*         U0_RegFile/\regArr_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.711/*         0.060/*         U0_RegFile/\regArr_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.712/*         0.060/*         U0_RegFile/\regArr_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.678    0.712/*         0.060/*         U0_RegFile/\regArr_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.712/*         0.060/*         U0_RegFile/\regArr_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.712/*         0.060/*         U0_RegFile/\regArr_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.712/*         0.060/*         U0_RegFile/\regArr_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.712/*         0.060/*         U0_RegFile/\regArr_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.712/*         0.060/*         U0_RegFile/\regArr_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.712/*         0.060/*         U0_RegFile/\regArr_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.712/*         0.060/*         U0_RegFile/\regArr_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.712/*         0.060/*         U0_RegFile/\regArr_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.712/*         0.060/*         U0_RegFile/\regArr_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.713/*         0.060/*         U0_RegFile/\regArr_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.713/*         0.060/*         U0_RegFile/\regArr_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.713/*         0.060/*         U0_RegFile/\regArr_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.713/*         0.060/*         U0_RegFile/\regArr_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.713/*         0.060/*         U0_RegFile/\regArr_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.714/*         0.060/*         U0_RegFile/\regArr_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.714/*         0.060/*         U0_RegFile/\regArr_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.714/*         0.060/*         U0_RegFile/\regArr_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.715/*         0.060/*         U0_RegFile/\regArr_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.717/*         0.060/*         U0_RegFile/\regArr_reg[9][6] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.638    0.779/*         0.064/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.637    0.781/*         0.064/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.784/*         0.059/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.786/*         0.059/*         U0_SYS_CTRL/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.678    0.786/*         0.059/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.787/*         0.059/*         U0_SYS_CTRL/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.788/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.788/*         0.059/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.788/*         0.059/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.678    0.788/*         0.059/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.788/*         0.059/*         U0_ref_sync/\sync_bus_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.789/*         0.059/*         U0_ref_sync/\sync_bus_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.789/*         0.059/*         U0_ref_sync/\sync_bus_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.789/*         0.059/*         U0_ref_sync/enable_pulse_d_reg/RN    1
@(R)->SCAN_CLK(R)	0.680    0.789/*         0.059/*         U0_ref_sync/enable_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.679    0.790/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.637    0.790/*         0.064/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.790/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.791/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.791/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.791/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.678    0.792/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.793/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.793/*         0.059/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.650    0.795/*         0.063/*         U0_PULSE_GEN/pls_flop_reg/RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.636    0.797/*         0.064/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.650    0.801/*         0.063/*         U0_PULSE_GEN/rcv_flop_reg/RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.636    0.801/*         0.063/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
UART_CLK(R)->UART_CLK(R)	0.644    0.802/*         0.064/*         U0_ClkDiv/\count_reg[2] /RN    1
UART_CLK(R)->UART_CLK(R)	0.644    0.802/*         0.064/*         U0_ClkDiv/\count_reg[1] /RN    1
UART_CLK(R)->UART_CLK(R)	0.644    0.802/*         0.064/*         U0_ClkDiv/\count_reg[0] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.636    0.802/*         0.063/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.650    0.802/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /RN    1
UART_CLK(R)->UART_CLK(R)	0.644    0.803/*         0.064/*         U0_ClkDiv/\count_reg[3] /RN    1
UART_CLK(R)->UART_CLK(R)	0.643    0.804/*         0.064/*         U0_ClkDiv/\count_reg[4] /RN    1
UART_CLK(R)->UART_CLK(R)	0.643    0.804/*         0.064/*         U0_ClkDiv/\count_reg[5] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.635    0.804/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
UART_CLK(R)->UART_CLK(R)	0.643    0.804/*         0.064/*         U0_ClkDiv/\count_reg[6] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.639    0.804/*         0.063/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.639    0.804/*         0.063/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.804/*         0.059/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.636    0.805/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.634    0.806/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.649    0.806/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.806/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.636    0.807/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.634    0.808/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.634    0.808/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.649    0.808/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.633    0.809/*         0.063/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.637    0.809/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.809/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.810/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.634    0.811/*         0.063/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.634    0.812/*         0.063/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.649    0.813/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.664    0.813/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /RN    1
@(R)->SCAN_CLK(R)	0.664    0.814/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.649    0.814/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.649    0.814/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /RN    1
UART_CLK(R)->UART_RX_CLK(R)	0.634    0.815/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.663    0.816/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.661    0.817/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /RN    1
@(R)->SCAN_CLK(R)	0.660    0.818/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.649    0.819/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.648    0.819/*         0.063/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.649    0.820/*         0.063/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.648    0.822/*         0.063/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.647    0.823/*         0.063/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.649    0.823/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.647    0.824/*         0.063/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.646    0.824/*         0.063/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.647    0.824/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.647    0.824/*         0.063/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.647    0.824/*         0.063/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.649    0.825/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.646    0.825/*         0.063/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.645    0.827/*         0.063/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.644    0.827/*         0.064/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.648    0.827/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.649    0.828/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.649    0.829/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.647    0.829/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.649    0.829/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.649    0.830/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.647    0.830/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.646    0.830/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.649    0.830/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.649    0.830/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.649    0.831/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.646    0.831/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.650    0.831/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.650    0.831/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.650    0.831/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.649    0.831/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.650    0.832/*         0.063/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.646    0.832/*         0.063/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.649    0.833/*         0.064/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/RN    1
UART_CLK(R)->UART_TX_CLK(R)	0.645    0.833/*         0.063/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.825    0.915/*         -0.076/*        U0_RegFile/\regArr_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.816    0.923/*         -0.076/*        U0_RegFile/\regArr_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.816    0.924/*         -0.076/*        U0_RegFile/\regArr_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.808    0.932/*         -0.068/*        U0_RegFile/\regArr_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.799    0.940/*         -0.068/*        U0_RegFile/\regArr_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.798    0.942/*         -0.068/*        U0_RegFile/\regArr_reg[1][4] /RN    1
UART_CLK(R)->UART_CLK(R)	0.193    0.953/*         0.058/*         U1_ClkDiv/div_clk_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    0.960/*         0.058/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.336    0.961/*         0.058/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.337    0.961/*         0.058/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.336    0.962/*         0.058/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.336    0.962/*         0.058/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.336    0.962/*         0.058/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.336    0.962/*         0.058/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.678    1.045/*         0.059/*         U0_RegFile/\regArr_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.675    1.047/*         0.059/*         U0_RegFile/\regArr_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.677    1.048/*         0.059/*         U0_RegFile/\regArr_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.679    1.049/*         0.059/*         U0_RegFile/\regArr_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.678    1.053/*         0.059/*         U0_RegFile/\regArr_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.679    1.054/*         0.059/*         U0_RegFile/\regArr_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.679    1.054/*         0.059/*         U0_RegFile/\regArr_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.678    1.055/*         0.059/*         U0_RegFile/\regArr_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.678    1.055/*         0.059/*         U0_RegFile/\regArr_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.678    1.055/*         0.059/*         U0_RegFile/\regArr_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.680    1.058/*         0.059/*         U0_RegFile/\regArr_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.680    1.058/*         0.059/*         U0_RegFile/\regArr_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.680    1.059/*         0.059/*         U0_RegFile/\regArr_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.681    1.059/*         0.059/*         U0_RegFile/\regArr_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.680    1.059/*         0.059/*         U0_RegFile/\regArr_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.679    1.060/*         0.059/*         U0_RegFile/\regArr_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.679    1.060/*         0.059/*         U0_RegFile/\regArr_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.679    1.060/*         0.059/*         U0_RegFile/\regArr_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.673    1.061/*         0.059/*         U0_RegFile/\regArr_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.061/*         0.059/*         U0_RegFile/\regArr_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.673    1.062/*         0.059/*         U0_RegFile/\regArr_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.672    1.064/*         0.059/*         U0_RegFile/\regArr_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.671    1.064/*         0.059/*         U0_RegFile/\regArr_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.672    1.069/*         0.059/*         U0_RegFile/\regArr_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.669    1.070/*         0.059/*         U0_RegFile/\regArr_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.671    1.070/*         0.059/*         U0_RegFile/\regArr_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.669    1.071/*         0.059/*         U0_RegFile/\regArr_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.668    1.073/*         0.059/*         U0_RegFile/\regArr_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.667    1.073/*         0.059/*         U0_RegFile/\regArr_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.074/*         0.059/*         U0_RegFile/\regArr_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.662    1.078/*         0.060/*         U0_RegFile/\regArr_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.659    1.082/*         0.060/*         U0_RegFile/\regArr_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.660    1.179/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /RN    1
@(R)->SCAN_CLK(R)	0.660    1.185/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /RN    1
@(R)->SCAN_CLK(R)	0.668    1.190/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /RN    1
@(R)->SCAN_CLK(R)	0.667    1.190/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.667    1.191/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.668    1.192/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.673    1.192/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.672    1.193/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.672    1.193/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.660    1.193/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /RN    1
@(R)->SCAN_CLK(R)	0.672    1.194/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.671    1.197/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.668    1.197/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.660    1.198/*         0.068/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /RN    1
@(R)->SCAN_CLK(R)	0.672    1.198/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.671    1.204/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.670    1.210/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.671    1.213/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.671    1.214/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.672    1.218/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.673    1.220/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.676    1.221/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.676    1.222/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.676    1.223/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.676    1.224/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.224/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.676    1.225/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.676    1.226/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.676    1.227/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.676    1.227/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.676    1.227/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.675    1.227/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.676    1.227/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.676    1.228/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.675    1.228/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.676    1.228/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.676    1.228/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.675    1.230/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.675    1.230/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.230/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.230/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.230/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.230/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.231/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.673    1.231/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.673    1.231/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.231/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.231/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.231/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.674    1.231/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.239/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.239/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.239/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.669    1.239/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.239/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.240/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.667    1.241/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.241/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.241/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.242/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.242/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.242/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.242/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.242/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.665    1.243/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /RN    1
UART_CLK(R)->UART_CLK(R)	0.191    1.255/*         0.061/*         U0_ClkDiv/div_clk_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.336    1.338/*         0.059/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.336    1.338/*         0.059/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.336    1.338/*         0.059/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.336    1.338/*         0.059/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
UART_TX_CLK(R)->UART_TX_CLK(R)	-53.741  */54.708        */54.253        UART_TX_O    1
UART_RX_CLK(R)->UART_CLK(R)	-54.153  54.923/*        54.253/*        framing_error    1
UART_RX_CLK(R)->UART_CLK(R)	-54.153  54.929/*        54.253/*        parity_error    1
