// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "11/25/2023 04:48:48"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module project (
	CLOCK_50_I,
	PUSH_BUTTON_N_I,
	SWITCH_I,
	SEVEN_SEGMENT_N_O_0_0,
	SEVEN_SEGMENT_N_O_0_1,
	SEVEN_SEGMENT_N_O_0_2,
	SEVEN_SEGMENT_N_O_0_3,
	SEVEN_SEGMENT_N_O_0_4,
	SEVEN_SEGMENT_N_O_0_5,
	SEVEN_SEGMENT_N_O_0_6,
	SEVEN_SEGMENT_N_O_1_0,
	SEVEN_SEGMENT_N_O_1_1,
	SEVEN_SEGMENT_N_O_1_2,
	SEVEN_SEGMENT_N_O_1_3,
	SEVEN_SEGMENT_N_O_1_4,
	SEVEN_SEGMENT_N_O_1_5,
	SEVEN_SEGMENT_N_O_1_6,
	SEVEN_SEGMENT_N_O_2_0,
	SEVEN_SEGMENT_N_O_2_1,
	SEVEN_SEGMENT_N_O_2_2,
	SEVEN_SEGMENT_N_O_2_3,
	SEVEN_SEGMENT_N_O_2_4,
	SEVEN_SEGMENT_N_O_2_5,
	SEVEN_SEGMENT_N_O_2_6,
	SEVEN_SEGMENT_N_O_3_0,
	SEVEN_SEGMENT_N_O_3_1,
	SEVEN_SEGMENT_N_O_3_2,
	SEVEN_SEGMENT_N_O_3_3,
	SEVEN_SEGMENT_N_O_3_4,
	SEVEN_SEGMENT_N_O_3_5,
	SEVEN_SEGMENT_N_O_3_6,
	SEVEN_SEGMENT_N_O_4_0,
	SEVEN_SEGMENT_N_O_4_1,
	SEVEN_SEGMENT_N_O_4_2,
	SEVEN_SEGMENT_N_O_4_3,
	SEVEN_SEGMENT_N_O_4_4,
	SEVEN_SEGMENT_N_O_4_5,
	SEVEN_SEGMENT_N_O_4_6,
	SEVEN_SEGMENT_N_O_5_0,
	SEVEN_SEGMENT_N_O_5_1,
	SEVEN_SEGMENT_N_O_5_2,
	SEVEN_SEGMENT_N_O_5_3,
	SEVEN_SEGMENT_N_O_5_4,
	SEVEN_SEGMENT_N_O_5_5,
	SEVEN_SEGMENT_N_O_5_6,
	SEVEN_SEGMENT_N_O_6_0,
	SEVEN_SEGMENT_N_O_6_1,
	SEVEN_SEGMENT_N_O_6_2,
	SEVEN_SEGMENT_N_O_6_3,
	SEVEN_SEGMENT_N_O_6_4,
	SEVEN_SEGMENT_N_O_6_5,
	SEVEN_SEGMENT_N_O_6_6,
	SEVEN_SEGMENT_N_O_7_0,
	SEVEN_SEGMENT_N_O_7_1,
	SEVEN_SEGMENT_N_O_7_2,
	SEVEN_SEGMENT_N_O_7_3,
	SEVEN_SEGMENT_N_O_7_4,
	SEVEN_SEGMENT_N_O_7_5,
	SEVEN_SEGMENT_N_O_7_6,
	LED_GREEN_O,
	VGA_CLOCK_O,
	VGA_HSYNC_O,
	VGA_VSYNC_O,
	VGA_BLANK_O,
	VGA_SYNC_O,
	VGA_RED_O,
	VGA_GREEN_O,
	VGA_BLUE_O,
	SRAM_DATA_IO,
	SRAM_ADDRESS_O,
	SRAM_UB_N_O,
	SRAM_LB_N_O,
	SRAM_WE_N_O,
	SRAM_CE_N_O,
	SRAM_OE_N_O,
	UART_RX_I,
	UART_TX_O);
input 	CLOCK_50_I;
input 	[3:0] PUSH_BUTTON_N_I;
input 	[17:0] SWITCH_I;
output 	SEVEN_SEGMENT_N_O_0_0;
output 	SEVEN_SEGMENT_N_O_0_1;
output 	SEVEN_SEGMENT_N_O_0_2;
output 	SEVEN_SEGMENT_N_O_0_3;
output 	SEVEN_SEGMENT_N_O_0_4;
output 	SEVEN_SEGMENT_N_O_0_5;
output 	SEVEN_SEGMENT_N_O_0_6;
output 	SEVEN_SEGMENT_N_O_1_0;
output 	SEVEN_SEGMENT_N_O_1_1;
output 	SEVEN_SEGMENT_N_O_1_2;
output 	SEVEN_SEGMENT_N_O_1_3;
output 	SEVEN_SEGMENT_N_O_1_4;
output 	SEVEN_SEGMENT_N_O_1_5;
output 	SEVEN_SEGMENT_N_O_1_6;
output 	SEVEN_SEGMENT_N_O_2_0;
output 	SEVEN_SEGMENT_N_O_2_1;
output 	SEVEN_SEGMENT_N_O_2_2;
output 	SEVEN_SEGMENT_N_O_2_3;
output 	SEVEN_SEGMENT_N_O_2_4;
output 	SEVEN_SEGMENT_N_O_2_5;
output 	SEVEN_SEGMENT_N_O_2_6;
output 	SEVEN_SEGMENT_N_O_3_0;
output 	SEVEN_SEGMENT_N_O_3_1;
output 	SEVEN_SEGMENT_N_O_3_2;
output 	SEVEN_SEGMENT_N_O_3_3;
output 	SEVEN_SEGMENT_N_O_3_4;
output 	SEVEN_SEGMENT_N_O_3_5;
output 	SEVEN_SEGMENT_N_O_3_6;
output 	SEVEN_SEGMENT_N_O_4_0;
output 	SEVEN_SEGMENT_N_O_4_1;
output 	SEVEN_SEGMENT_N_O_4_2;
output 	SEVEN_SEGMENT_N_O_4_3;
output 	SEVEN_SEGMENT_N_O_4_4;
output 	SEVEN_SEGMENT_N_O_4_5;
output 	SEVEN_SEGMENT_N_O_4_6;
output 	SEVEN_SEGMENT_N_O_5_0;
output 	SEVEN_SEGMENT_N_O_5_1;
output 	SEVEN_SEGMENT_N_O_5_2;
output 	SEVEN_SEGMENT_N_O_5_3;
output 	SEVEN_SEGMENT_N_O_5_4;
output 	SEVEN_SEGMENT_N_O_5_5;
output 	SEVEN_SEGMENT_N_O_5_6;
output 	SEVEN_SEGMENT_N_O_6_0;
output 	SEVEN_SEGMENT_N_O_6_1;
output 	SEVEN_SEGMENT_N_O_6_2;
output 	SEVEN_SEGMENT_N_O_6_3;
output 	SEVEN_SEGMENT_N_O_6_4;
output 	SEVEN_SEGMENT_N_O_6_5;
output 	SEVEN_SEGMENT_N_O_6_6;
output 	SEVEN_SEGMENT_N_O_7_0;
output 	SEVEN_SEGMENT_N_O_7_1;
output 	SEVEN_SEGMENT_N_O_7_2;
output 	SEVEN_SEGMENT_N_O_7_3;
output 	SEVEN_SEGMENT_N_O_7_4;
output 	SEVEN_SEGMENT_N_O_7_5;
output 	SEVEN_SEGMENT_N_O_7_6;
output 	[8:0] LED_GREEN_O;
output 	VGA_CLOCK_O;
output 	VGA_HSYNC_O;
output 	VGA_VSYNC_O;
output 	VGA_BLANK_O;
output 	VGA_SYNC_O;
output 	[7:0] VGA_RED_O;
output 	[7:0] VGA_GREEN_O;
output 	[7:0] VGA_BLUE_O;
output 	[15:0] SRAM_DATA_IO;
output 	[19:0] SRAM_ADDRESS_O;
output 	SRAM_UB_N_O;
output 	SRAM_LB_N_O;
output 	SRAM_WE_N_O;
output 	SRAM_CE_N_O;
output 	SRAM_OE_N_O;
input 	UART_RX_I;
output 	UART_TX_O;

// Design Ports Information
// SWITCH_I[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SWITCH_I[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[0][0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[0][1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[0][2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[0][3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[0][4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[0][5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[0][6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[1][0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[1][1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[1][2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[1][3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[1][4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[1][5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[1][6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[2][0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[2][1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[2][2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[2][3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[2][4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[2][5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[2][6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[3][0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[3][1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[3][2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[3][3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[3][4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[3][5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[3][6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[4][0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[4][1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[4][2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[4][3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[4][4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[4][5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[4][6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[5][0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[5][1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[5][2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[5][3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[5][4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[5][5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[5][6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[6][0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[6][1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[6][2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[6][3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[6][4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[6][5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[6][6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[7][0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[7][1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[7][2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[7][3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[7][4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[7][5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SEVEN_SEGMENT_N_O[7][6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_GREEN_O[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LED_GREEN_O[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LED_GREEN_O[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LED_GREEN_O[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LED_GREEN_O[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LED_GREEN_O[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LED_GREEN_O[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LED_GREEN_O[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LED_GREEN_O[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// VGA_CLOCK_O	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HSYNC_O	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VSYNC_O	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_O	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_O	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_RED_O[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_RED_O[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_RED_O[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_RED_O[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_RED_O[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_RED_O[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_RED_O[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_RED_O[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_GREEN_O[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_GREEN_O[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_GREEN_O[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_GREEN_O[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_GREEN_O[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_GREEN_O[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_GREEN_O[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_GREEN_O[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLUE_O[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLUE_O[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLUE_O[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLUE_O[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLUE_O[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLUE_O[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLUE_O[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLUE_O[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[1]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[2]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[3]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[4]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[5]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[6]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[7]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[8]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[10]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[11]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[12]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[13]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[14]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[15]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[16]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[17]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[18]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDRESS_O[19]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_UB_N_O	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_LB_N_O	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_WE_N_O	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_CE_N_O	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_OE_N_O	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// UART_TX_O	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[0]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[2]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[3]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[4]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[5]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[6]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[7]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[8]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[9]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[10]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[11]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[12]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[13]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[14]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DATA_IO[15]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SWITCH_I[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50_I	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UART_RX_I	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PUSH_BUTTON_N_I[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PUSH_BUTTON_N_I[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PUSH_BUTTON_N_I[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PUSH_BUTTON_N_I[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("project_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \SWITCH_I[0]~input_o ;
wire \SWITCH_I[1]~input_o ;
wire \SWITCH_I[2]~input_o ;
wire \SWITCH_I[3]~input_o ;
wire \SWITCH_I[4]~input_o ;
wire \SWITCH_I[5]~input_o ;
wire \SWITCH_I[6]~input_o ;
wire \SWITCH_I[7]~input_o ;
wire \SWITCH_I[8]~input_o ;
wire \SWITCH_I[9]~input_o ;
wire \SWITCH_I[10]~input_o ;
wire \SWITCH_I[11]~input_o ;
wire \SWITCH_I[12]~input_o ;
wire \SWITCH_I[13]~input_o ;
wire \SWITCH_I[14]~input_o ;
wire \SWITCH_I[15]~input_o ;
wire \SWITCH_I[16]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50_I~input_o ;
wire \CLOCK_50_I~inputclkctrl_outclk ;
wire \UART_RX_I~input_o ;
wire \UART_timer[0]~26_combout ;
wire \SWITCH_I[17]~input_o ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll_lock_sync~q ;
wire \resetn~0_combout ;
wire \resetn~0clkctrl_outclk ;
wire \Selector0~0_combout ;
wire \UART_rx_initialize~q ;
wire \UART_unit|UART_RX|clock_count[0]~10_combout ;
wire \UART_unit|UART_RX|clock_count[2]~18 ;
wire \UART_unit|UART_RX|clock_count[3]~19_combout ;
wire \UART_unit|UART_RX|RX_data_in~q ;
wire \UART_unit|UART_RX|RXC_state.state_bit_0~2_combout ;
wire \UART_rx_enable~0_combout ;
wire \UART_rx_enable~q ;
wire \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ;
wire \UART_unit|UART_SRAM_state.state_bit_2~0_combout ;
wire \UART_unit|UART_SRAM_state.state_bit_2~1_combout ;
wire \UART_unit|UART_SRAM_state.state_bit_2~q ;
wire \UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE~0_combout ;
wire \UART_unit|Add1~0_combout ;
wire \UART_unit|Add1~53_combout ;
wire \UART_unit|SRAM_address[14]~1_combout ;
wire \UART_unit|Add1~1 ;
wire \UART_unit|Add1~2_combout ;
wire \UART_unit|Add1~52_combout ;
wire \UART_unit|Add1~3 ;
wire \UART_unit|Add1~4_combout ;
wire \UART_unit|Add1~51_combout ;
wire \UART_unit|Add1~5 ;
wire \UART_unit|Add1~6_combout ;
wire \UART_unit|Add1~50_combout ;
wire \UART_unit|Add1~7 ;
wire \UART_unit|Add1~8_combout ;
wire \UART_unit|Add1~10_combout ;
wire \UART_unit|Add1~9 ;
wire \UART_unit|Add1~11_combout ;
wire \UART_unit|Add1~13_combout ;
wire \UART_unit|LessThan1~3_combout ;
wire \UART_unit|Add1~12 ;
wire \UART_unit|Add1~14_combout ;
wire \UART_unit|Add1~16_combout ;
wire \UART_unit|Add1~15 ;
wire \UART_unit|Add1~17_combout ;
wire \UART_unit|Add1~19_combout ;
wire \UART_unit|Add1~18 ;
wire \UART_unit|Add1~20_combout ;
wire \UART_unit|Add1~22_combout ;
wire \UART_unit|Add1~21 ;
wire \UART_unit|Add1~23_combout ;
wire \UART_unit|Add1~25_combout ;
wire \UART_unit|Add1~24 ;
wire \UART_unit|Add1~26_combout ;
wire \UART_unit|Add1~28_combout ;
wire \UART_unit|Add1~27 ;
wire \UART_unit|Add1~29_combout ;
wire \UART_unit|Add1~31_combout ;
wire \UART_unit|Add1~30 ;
wire \UART_unit|Add1~32_combout ;
wire \UART_unit|Add1~34_combout ;
wire \UART_unit|Add1~33 ;
wire \UART_unit|Add1~35_combout ;
wire \UART_unit|Add1~37_combout ;
wire \UART_unit|Add1~36 ;
wire \UART_unit|Add1~38_combout ;
wire \UART_unit|Add1~40_combout ;
wire \UART_unit|Add1~39 ;
wire \UART_unit|Add1~41_combout ;
wire \UART_unit|Add1~43_combout ;
wire \UART_unit|Add1~42 ;
wire \UART_unit|Add1~44_combout ;
wire \UART_unit|Add1~46_combout ;
wire \UART_unit|Add1~45 ;
wire \UART_unit|Add1~47_combout ;
wire \UART_unit|Add1~49_combout ;
wire \UART_unit|LessThan1~0_combout ;
wire \UART_unit|LessThan1~1_combout ;
wire \UART_unit|LessThan1~2_combout ;
wire \UART_unit|LessThan1~4_combout ;
wire \UART_unit|LessThan1~5_combout ;
wire \UART_unit|UART_SRAM_state.state_bit_0~0_combout ;
wire \UART_unit|SRAM_write_data[1]~0_combout ;
wire \UART_unit|UART_SRAM_state.state_bit_0~1_combout ;
wire \UART_unit|UART_SRAM_state.state_bit_0~q ;
wire \UART_unit|Selector7~2_combout ;
wire \UART_unit|Selector7~3_combout ;
wire \UART_unit|Selector7~4_combout ;
wire \UART_unit|UART_rx_enable~q ;
wire \UART_unit|UART_RX|RXC_state.state_bit_0~0_combout ;
wire \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ;
wire \UART_unit|UART_RX|data_count[0]~2_combout ;
wire \UART_unit|UART_RX|data_count[0]~3_combout ;
wire \UART_unit|UART_RX|data_count[0]~6_combout ;
wire \UART_unit|UART_RX|data_count[1]~5_combout ;
wire \UART_unit|UART_RX|Add1~0_combout ;
wire \UART_unit|UART_RX|data_count[2]~4_combout ;
wire \UART_unit|UART_RX|Equal1~0_combout ;
wire \UART_unit|UART_RX|RXC_state.state_bit_0~1_combout ;
wire \UART_unit|UART_RX|RXC_state.state_bit_0~3_combout ;
wire \UART_unit|UART_RX|RXC_state.state_bit_0~q ;
wire \UART_unit|UART_RX|clock_count[9]~13_combout ;
wire \UART_unit|UART_RX|clock_count[9]~14_combout ;
wire \UART_unit|UART_RX|clock_count[3]~20 ;
wire \UART_unit|UART_RX|clock_count[4]~21_combout ;
wire \UART_unit|UART_RX|clock_count[4]~22 ;
wire \UART_unit|UART_RX|clock_count[5]~23_combout ;
wire \UART_unit|UART_RX|clock_count[5]~24 ;
wire \UART_unit|UART_RX|clock_count[6]~25_combout ;
wire \UART_unit|UART_RX|clock_count[6]~26 ;
wire \UART_unit|UART_RX|clock_count[7]~27_combout ;
wire \UART_unit|UART_RX|clock_count[7]~28 ;
wire \UART_unit|UART_RX|clock_count[8]~29_combout ;
wire \UART_unit|UART_RX|always0~1_combout ;
wire \UART_unit|UART_RX|Equal2~0_combout ;
wire \UART_unit|UART_RX|always0~0_combout ;
wire \UART_unit|UART_RX|clock_count[8]~30 ;
wire \UART_unit|UART_RX|clock_count[9]~31_combout ;
wire \UART_unit|UART_RX|always0~2_combout ;
wire \UART_unit|UART_RX|RXC_state.state_bit_1~0_combout ;
wire \UART_unit|UART_RX|RXC_state.state_bit_1~q ;
wire \UART_unit|UART_RX|clock_count[9]~12_combout ;
wire \UART_unit|UART_RX|clock_count[0]~11 ;
wire \UART_unit|UART_RX|clock_count[1]~15_combout ;
wire \UART_unit|UART_RX|clock_count[1]~16 ;
wire \UART_unit|UART_RX|clock_count[2]~17_combout ;
wire \UART_unit|UART_RX|Equal2~1_combout ;
wire \UART_unit|UART_RX|Equal2~2_combout ;
wire \UART_unit|UART_RX|Empty~0_combout ;
wire \UART_unit|Selector26~0_combout ;
wire \UART_unit|Selector26~1_combout ;
wire \UART_unit|UART_rx_unload_data~q ;
wire \UART_unit|UART_RX|Empty~1_combout ;
wire \UART_unit|UART_RX|Empty~q ;
wire \UART_unit|UART_SRAM_state.state_bit_1~0_combout ;
wire \UART_unit|UART_SRAM_state.state_bit_1~1_combout ;
wire \UART_unit|UART_SRAM_state.state_bit_1~q ;
wire \UART_unit|SRAM_address[14]~0_combout ;
wire \UART_unit|SRAM_we_n~0_combout ;
wire \UART_unit|SRAM_we_n~q ;
wire \SRAM_address[3]~0_combout ;
wire \top_state.state_bit_0~4_combout ;
wire \UART_timer[23]~28_combout ;
wire \UART_timer[0]~27 ;
wire \UART_timer[1]~29_combout ;
wire \UART_timer[1]~30 ;
wire \UART_timer[2]~31_combout ;
wire \UART_timer[2]~32 ;
wire \UART_timer[3]~33_combout ;
wire \UART_timer[3]~34 ;
wire \UART_timer[4]~35_combout ;
wire \UART_timer[4]~36 ;
wire \UART_timer[5]~37_combout ;
wire \UART_timer[5]~38 ;
wire \UART_timer[6]~39_combout ;
wire \UART_timer[6]~40 ;
wire \UART_timer[7]~41_combout ;
wire \Equal0~1_combout ;
wire \Equal0~0_combout ;
wire \UART_timer[7]~42 ;
wire \UART_timer[8]~43_combout ;
wire \UART_timer[8]~44 ;
wire \UART_timer[9]~45_combout ;
wire \UART_timer[9]~46 ;
wire \UART_timer[10]~47_combout ;
wire \UART_timer[10]~48 ;
wire \UART_timer[11]~49_combout ;
wire \UART_timer[11]~50 ;
wire \UART_timer[12]~51_combout ;
wire \UART_timer[12]~52 ;
wire \UART_timer[13]~53_combout ;
wire \UART_timer[13]~54 ;
wire \UART_timer[14]~55_combout ;
wire \UART_timer[14]~56 ;
wire \UART_timer[15]~57_combout ;
wire \Equal0~3_combout ;
wire \Equal0~2_combout ;
wire \Equal0~4_combout ;
wire \UART_timer[15]~58 ;
wire \UART_timer[16]~59_combout ;
wire \UART_timer[16]~60 ;
wire \UART_timer[17]~61_combout ;
wire \UART_timer[17]~62 ;
wire \UART_timer[18]~63_combout ;
wire \UART_timer[18]~64 ;
wire \UART_timer[19]~65_combout ;
wire \UART_timer[19]~66 ;
wire \UART_timer[20]~67_combout ;
wire \UART_timer[20]~68 ;
wire \UART_timer[21]~69_combout ;
wire \UART_timer[21]~70 ;
wire \UART_timer[22]~71_combout ;
wire \UART_timer[22]~72 ;
wire \UART_timer[23]~73_combout ;
wire \UART_timer[23]~74 ;
wire \UART_timer[24]~75_combout ;
wire \UART_timer[24]~76 ;
wire \UART_timer[25]~77_combout ;
wire \Equal0~7_combout ;
wire \Equal0~6_combout ;
wire \Equal0~5_combout ;
wire \Equal0~8_combout ;
wire \top_state.state_bit_1~8_combout ;
wire \top_state.state_bit_1~q ;
wire \top_state.state_bit_0~5_combout ;
wire \top_state.state_bit_0~q ;
wire \UART_unit|UART_RX|Selector19~0_combout ;
wire \UART_unit|UART_RX|data_buffer[6]~0_combout ;
wire \UART_unit|UART_RX|Selector20~0_combout ;
wire \UART_unit|UART_RX|Selector21~0_combout ;
wire \UART_unit|UART_RX|Selector22~0_combout ;
wire \UART_unit|UART_RX|Selector23~0_combout ;
wire \UART_unit|UART_RX|Selector24~0_combout ;
wire \UART_unit|UART_RX|Selector25~0_combout ;
wire \UART_unit|UART_RX|Selector26~0_combout ;
wire \UART_unit|UART_RX|RX_data[0]~feeder_combout ;
wire \UART_unit|SRAM_write_data~1_combout ;
wire \UART_unit|SRAM_write_data[0]~feeder_combout ;
wire \UART_unit|SRAM_write_data[1]~2_combout ;
wire \SRAM_write_data[0]~0_combout ;
wire \SRAM_we_n~0_combout ;
wire \SRAM_unit|SRAM_WE_N_O~0_combout ;
wire \SRAM_unit|SRAM_WE_N_O~q ;
wire \UART_unit|UART_RX|RX_data[1]~feeder_combout ;
wire \UART_unit|SRAM_write_data~3_combout ;
wire \UART_unit|SRAM_write_data[1]~feeder_combout ;
wire \SRAM_write_data[1]~1_combout ;
wire \UART_unit|SRAM_write_data~4_combout ;
wire \UART_unit|SRAM_write_data[2]~feeder_combout ;
wire \SRAM_write_data[2]~2_combout ;
wire \UART_unit|SRAM_write_data~5_combout ;
wire \UART_unit|SRAM_write_data[3]~feeder_combout ;
wire \SRAM_write_data[3]~3_combout ;
wire \UART_unit|SRAM_write_data~6_combout ;
wire \SRAM_write_data[4]~4_combout ;
wire \UART_unit|UART_RX|RX_data[5]~feeder_combout ;
wire \UART_unit|SRAM_write_data~7_combout ;
wire \SRAM_write_data[5]~5_combout ;
wire \UART_unit|UART_RX|RX_data[6]~feeder_combout ;
wire \UART_unit|SRAM_write_data~8_combout ;
wire \UART_unit|SRAM_write_data[6]~feeder_combout ;
wire \SRAM_write_data[6]~6_combout ;
wire \UART_unit|UART_RX|RX_data[7]~feeder_combout ;
wire \UART_unit|SRAM_write_data~9_combout ;
wire \UART_unit|SRAM_write_data[7]~feeder_combout ;
wire \SRAM_write_data[7]~7_combout ;
wire \UART_unit|SRAM_write_data[12]~10_combout ;
wire \SRAM_write_data[8]~8_combout ;
wire \SRAM_write_data[9]~9_combout ;
wire \SRAM_write_data[10]~10_combout ;
wire \SRAM_write_data[11]~11_combout ;
wire \SRAM_write_data[12]~12_combout ;
wire \SRAM_write_data[13]~13_combout ;
wire \SRAM_write_data[14]~14_combout ;
wire \SRAM_write_data[15]~15_combout ;
wire \SRAM_address[5]~3_combout ;
wire \VGA_unit|VGA_unit|H_Cont[0]~10_combout ;
wire \VGA_unit|Equal0~2_combout ;
wire \VGA_unit|VGA_unit|LessThan0~1_combout ;
wire \VGA_unit|VGA_unit|LessThan0~0_combout ;
wire \VGA_unit|VGA_unit|LessThan0~2_combout ;
wire \VGA_unit|Enable~0_combout ;
wire \VGA_unit|Enable~q ;
wire \VGA_unit|VGA_unit|H_Cont[0]~11 ;
wire \VGA_unit|VGA_unit|H_Cont[1]~12_combout ;
wire \VGA_unit|VGA_unit|H_Cont[1]~13 ;
wire \VGA_unit|VGA_unit|H_Cont[2]~14_combout ;
wire \VGA_unit|VGA_unit|H_Cont[2]~15 ;
wire \VGA_unit|VGA_unit|H_Cont[3]~16_combout ;
wire \VGA_unit|VGA_unit|H_Cont[3]~17 ;
wire \VGA_unit|VGA_unit|H_Cont[4]~18_combout ;
wire \VGA_unit|VGA_unit|H_Cont[4]~19 ;
wire \VGA_unit|VGA_unit|H_Cont[5]~20_combout ;
wire \VGA_unit|VGA_unit|H_Cont[5]~21 ;
wire \VGA_unit|VGA_unit|H_Cont[6]~22_combout ;
wire \VGA_unit|VGA_unit|H_Cont[6]~23 ;
wire \VGA_unit|VGA_unit|H_Cont[7]~24_combout ;
wire \VGA_unit|VGA_unit|H_Cont[7]~25 ;
wire \VGA_unit|VGA_unit|H_Cont[8]~26_combout ;
wire \VGA_unit|VGA_unit|H_Cont[8]~27 ;
wire \VGA_unit|VGA_unit|H_Cont[9]~28_combout ;
wire \VGA_unit|Equal0~0_combout ;
wire \VGA_unit|VGA_unit|Add0~0_combout ;
wire \VGA_unit|Equal0~1_combout ;
wire \VGA_unit|VGA_unit|Add0~1_combout ;
wire \VGA_unit|Equal0~3_combout ;
wire \VGA_unit|Equal0~4_combout ;
wire \VGA_unit|VGA_unit|V_Cont[0]~10_combout ;
wire \VGA_unit|VGA_unit|V_Cont[4]~19 ;
wire \VGA_unit|VGA_unit|V_Cont[5]~20_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ;
wire \VGA_unit|VGA_unit|V_Cont[5]~21 ;
wire \VGA_unit|VGA_unit|V_Cont[6]~22_combout ;
wire \VGA_unit|VGA_unit|V_Cont[6]~23 ;
wire \VGA_unit|VGA_unit|V_Cont[7]~24_combout ;
wire \VGA_unit|VGA_unit|V_Cont[7]~25 ;
wire \VGA_unit|VGA_unit|V_Cont[8]~26_combout ;
wire \VGA_unit|VGA_unit|LessThan3~0_combout ;
wire \VGA_unit|VGA_unit|LessThan3~1_combout ;
wire \VGA_unit|VGA_unit|V_Cont[8]~27 ;
wire \VGA_unit|VGA_unit|V_Cont[9]~28_combout ;
wire \VGA_unit|VGA_unit|LessThan3~2_combout ;
wire \VGA_unit|VGA_unit|V_Cont[0]~11 ;
wire \VGA_unit|VGA_unit|V_Cont[1]~12_combout ;
wire \VGA_unit|VGA_unit|V_Cont[1]~13 ;
wire \VGA_unit|VGA_unit|V_Cont[2]~14_combout ;
wire \VGA_unit|VGA_unit|V_Cont[2]~15 ;
wire \VGA_unit|VGA_unit|V_Cont[3]~16_combout ;
wire \VGA_unit|VGA_unit|V_Cont[3]~17 ;
wire \VGA_unit|VGA_unit|V_Cont[4]~18_combout ;
wire \VGA_unit|VGA_unit|Add1~1 ;
wire \VGA_unit|VGA_unit|Add1~3 ;
wire \VGA_unit|VGA_unit|Add1~5 ;
wire \VGA_unit|VGA_unit|Add1~7 ;
wire \VGA_unit|VGA_unit|Add1~8_combout ;
wire \VGA_unit|VGA_unit|Add1~9 ;
wire \VGA_unit|VGA_unit|Add1~11 ;
wire \VGA_unit|VGA_unit|Add1~13 ;
wire \VGA_unit|VGA_unit|Add1~15 ;
wire \VGA_unit|VGA_unit|Add1~16_combout ;
wire \VGA_unit|VGA_unit|Add1~6_combout ;
wire \VGA_unit|VGA_unit|Add1~10_combout ;
wire \VGA_unit|VGA_unit|Add1~12_combout ;
wire \VGA_unit|always1~0_combout ;
wire \VGA_unit|always1~1_combout ;
wire \VGA_unit|VGA_unit|Add1~14_combout ;
wire \VGA_unit|VGA_unit|Add1~17 ;
wire \VGA_unit|VGA_unit|Add1~18_combout ;
wire \VGA_unit|SRAM_address[4]~1_combout ;
wire \VGA_unit|VGA_SRAM_state.state_bit_3~0_combout ;
wire \M1_Unit|M1_state.state_bit_5~0_combout ;
wire \M1_Unit|M1_state.state_bit_5~1_combout ;
wire \M1_Unit|M1_state.state_bit_5~2_combout ;
wire \M1_Unit|M1_state.state_bit_5~q ;
wire \M1_Unit|M1_state.state_bit_3~2_combout ;
wire \M1_Unit|M1_state.state_bit_3~3_combout ;
wire \M1_Unit|Column_Counter[0]~12_combout ;
wire \M1_Unit|M1_state.S_LEADOUT_17~0_combout ;
wire \M1_Unit|Column_Counter[11]~18_combout ;
wire \M1_Unit|Column_Counter[11]~20_combout ;
wire \M1_Unit|Column_Counter[11]~21_combout ;
wire \M1_Unit|Column_Counter[11]~22_combout ;
wire \M1_Unit|Column_Counter[11]~19_combout ;
wire \M1_Unit|Column_Counter[11]~23_combout ;
wire \M1_Unit|Column_Counter[11]~24_combout ;
wire \M1_Unit|Column_Counter[0]~13 ;
wire \M1_Unit|Column_Counter[1]~14_combout ;
wire \M1_Unit|Column_Counter[1]~15 ;
wire \M1_Unit|Column_Counter[2]~16_combout ;
wire \M1_Unit|Column_Counter[2]~17 ;
wire \M1_Unit|Column_Counter[3]~25_combout ;
wire \M1_Unit|Column_Counter[3]~26 ;
wire \M1_Unit|Column_Counter[4]~27_combout ;
wire \M1_Unit|Column_Counter[4]~28 ;
wire \M1_Unit|Column_Counter[5]~29_combout ;
wire \M1_Unit|Column_Counter[5]~30 ;
wire \M1_Unit|Column_Counter[6]~31_combout ;
wire \M1_Unit|Column_Counter[6]~32 ;
wire \M1_Unit|Column_Counter[7]~33_combout ;
wire \M1_Unit|Column_Counter[7]~34 ;
wire \M1_Unit|Column_Counter[8]~35_combout ;
wire \M1_Unit|Column_Counter[8]~36 ;
wire \M1_Unit|Column_Counter[9]~37_combout ;
wire \M1_Unit|Column_Counter[9]~38 ;
wire \M1_Unit|Column_Counter[10]~39_combout ;
wire \M1_Unit|Selector1370~3_combout ;
wire \M1_Unit|Selector1370~2_combout ;
wire \M1_Unit|Column_Counter[10]~40 ;
wire \M1_Unit|Column_Counter[11]~41_combout ;
wire \M1_Unit|WideOr9~0_combout ;
wire \M1_Unit|Selector1370~0_combout ;
wire \M1_Unit|Selector1370~1_combout ;
wire \M1_Unit|Selector1370~4_combout ;
wire \M1_Unit|Selector1370~5_combout ;
wire \M1_Unit|Lead_Out_Flag~q ;
wire \M1_Unit|M1_state.state_bit_3~1_combout ;
wire \M1_Unit|M1_state.state_bit_3~4_combout ;
wire \M1_Unit|M1_state.state_bit_3~q ;
wire \M1_Unit|M1_state.state_bit_0~0_combout ;
wire \M1_Unit|M1_state.state_bit_0~3_combout ;
wire \M1_Unit|M1_state.state_bit_0~1_combout ;
wire \M1_Unit|M1_state.state_bit_0~2_combout ;
wire \M1_Unit|M1_state.state_bit_0~4_combout ;
wire \M1_Unit|M1_state.state_bit_0~q ;
wire \M1_Unit|M1_state.state_bit_3~0_combout ;
wire \M1_Unit|M1_state.state_bit_4~0_combout ;
wire \M1_Unit|M1_state.state_bit_4~q ;
wire \M1_Unit|M1_state.CC_6~0_combout ;
wire \M1_Unit|M1_state.state_bit_1~0_combout ;
wire \M1_Unit|M1_state.state_bit_1~1_combout ;
wire \M1_Unit|M1_state.state_bit_1~2_combout ;
wire \M1_Unit|M1_state.state_bit_1~3_combout ;
wire \M1_Unit|M1_state.state_bit_1~q ;
wire \M1_Unit|M1_state.state_bit_2~0_combout ;
wire \M1_Unit|M1_state.state_bit_2~1_combout ;
wire \M1_Unit|M1_state.state_bit_2~q ;
wire \M1_Unit|M1_state.CC_4~0_combout ;
wire \M1_Unit|RGB_OFFSET_COUNTER[0]~18_combout ;
wire \M1_Unit|WideOr9~4_combout ;
wire \M1_Unit|WideOr9~2_combout ;
wire \M1_Unit|WideOr9~3_combout ;
wire \M1_Unit|WideOr9~1_combout ;
wire \M1_Unit|WideOr9~5_combout ;
wire \M1_Unit|RGB_OFFSET_COUNTER[0]~19 ;
wire \M1_Unit|RGB_OFFSET_COUNTER[1]~20_combout ;
wire \M1_Unit|RGB_OFFSET_COUNTER[1]~21 ;
wire \M1_Unit|RGB_OFFSET_COUNTER[2]~22_combout ;
wire \M1_Unit|RGB_OFFSET_COUNTER[2]~23 ;
wire \M1_Unit|RGB_OFFSET_COUNTER[3]~24_combout ;
wire \M1_Unit|RGB_OFFSET_COUNTER[3]~25 ;
wire \M1_Unit|RGB_OFFSET_COUNTER[4]~26_combout ;
wire \M1_Unit|RGB_OFFSET_COUNTER[4]~27 ;
wire \M1_Unit|RGB_OFFSET_COUNTER[5]~28_combout ;
wire \M1_Unit|RGB_OFFSET_COUNTER[5]~29 ;
wire \M1_Unit|RGB_OFFSET_COUNTER[6]~30_combout ;
wire \M1_Unit|RGB_OFFSET_COUNTER[6]~31 ;
wire \M1_Unit|RGB_OFFSET_COUNTER[7]~32_combout ;
wire \M1_Unit|Selector1371~1_combout ;
wire \M1_Unit|Selector1371~0_combout ;
wire \M1_Unit|Selector1371~2_combout ;
wire \M1_Unit|RGB_OFFSET_COUNTER[7]~33 ;
wire \M1_Unit|RGB_OFFSET_COUNTER[8]~34_combout ;
wire \M1_Unit|RGB_OFFSET_COUNTER[8]~35 ;
wire \M1_Unit|RGB_OFFSET_COUNTER[9]~36_combout ;
wire \M1_Unit|RGB_OFFSET_COUNTER[9]~37 ;
wire \M1_Unit|RGB_OFFSET_COUNTER[10]~38_combout ;
wire \M1_Unit|RGB_OFFSET_COUNTER[10]~39 ;
wire \M1_Unit|RGB_OFFSET_COUNTER[11]~40_combout ;
wire \M1_Unit|RGB_OFFSET_COUNTER[11]~41 ;
wire \M1_Unit|RGB_OFFSET_COUNTER[12]~42_combout ;
wire \M1_Unit|RGB_OFFSET_COUNTER[12]~43 ;
wire \M1_Unit|RGB_OFFSET_COUNTER[13]~44_combout ;
wire \M1_Unit|RGB_OFFSET_COUNTER[13]~45 ;
wire \M1_Unit|RGB_OFFSET_COUNTER[14]~46_combout ;
wire \M1_Unit|RGB_OFFSET_COUNTER[14]~47 ;
wire \M1_Unit|RGB_OFFSET_COUNTER[15]~48_combout ;
wire \M1_Unit|Selector1371~4_combout ;
wire \M1_Unit|Selector1371~3_combout ;
wire \M1_Unit|RGB_OFFSET_COUNTER[15]~49 ;
wire \M1_Unit|RGB_OFFSET_COUNTER[16]~50_combout ;
wire \M1_Unit|RGB_OFFSET_COUNTER[16]~51 ;
wire \M1_Unit|RGB_OFFSET_COUNTER[17]~52_combout ;
wire \M1_Unit|Selector1371~5_combout ;
wire \M1_Unit|M1_Completed~0_combout ;
wire \M1_Unit|M1_Completed~q ;
wire \top_state.S_IDLE~0_combout ;
wire \VGA_enable~0_combout ;
wire \VGA_enable~q ;
wire \VGA_unit|VGA_SRAM_state.state_bit_2~0_combout ;
wire \VGA_unit|VGA_SRAM_state.state_bit_2~1_combout ;
wire \VGA_unit|VGA_SRAM_state.state_bit_2~q ;
wire \VGA_unit|VGA_unit|Add0~2_combout ;
wire \VGA_unit|LessThan2~0_combout ;
wire \VGA_unit|LessThan2~1_combout ;
wire \VGA_unit|LessThan2~2_combout ;
wire \VGA_unit|VGA_SRAM_state.state_bit_1~0_combout ;
wire \VGA_unit|VGA_SRAM_state.state_bit_0~0_combout ;
wire \VGA_unit|VGA_SRAM_state.state_bit_0~1_combout ;
wire \VGA_unit|VGA_SRAM_state.state_bit_0~q ;
wire \VGA_unit|VGA_SRAM_state.state_bit_1~1_combout ;
wire \VGA_unit|VGA_SRAM_state.state_bit_1~2_combout ;
wire \VGA_unit|VGA_SRAM_state.state_bit_1~q ;
wire \VGA_unit|VGA_SRAM_state.state_bit_3~1_combout ;
wire \VGA_unit|VGA_SRAM_state.state_bit_3~2_combout ;
wire \VGA_unit|VGA_SRAM_state.state_bit_3~q ;
wire \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ;
wire \VGA_unit|Equal1~1_combout ;
wire \VGA_unit|VGA_unit|Add1~4_combout ;
wire \VGA_unit|VGA_unit|Add1~0_combout ;
wire \VGA_unit|VGA_unit|Add1~2_combout ;
wire \VGA_unit|Equal1~0_combout ;
wire \VGA_unit|Equal1~2_combout ;
wire \VGA_unit|Add0~0_combout ;
wire \VGA_unit|Add1~0_combout ;
wire \VGA_unit|Add1~53_combout ;
wire \VGA_unit|SRAM_address[4]~0_combout ;
wire \VGA_unit|SRAM_address[1]~3_combout ;
wire \VGA_unit|Add1~1 ;
wire \VGA_unit|Add1~2_combout ;
wire \VGA_unit|Add1~52_combout ;
wire \VGA_unit|Add1~3 ;
wire \VGA_unit|Add1~4_combout ;
wire \VGA_unit|Add1~51_combout ;
wire \VGA_unit|SRAM_address[4]~2_combout ;
wire \VGA_unit|Add0~1 ;
wire \VGA_unit|Add0~2_combout ;
wire \VGA_unit|Add1~5 ;
wire \VGA_unit|Add1~6_combout ;
wire \VGA_unit|Add1~50_combout ;
wire \VGA_unit|Add0~3 ;
wire \VGA_unit|Add0~4_combout ;
wire \VGA_unit|Add1~7 ;
wire \VGA_unit|Add1~8_combout ;
wire \VGA_unit|Add1~10_combout ;
wire \VGA_unit|Add1~9 ;
wire \VGA_unit|Add1~11_combout ;
wire \VGA_unit|Add0~5 ;
wire \VGA_unit|Add0~6_combout ;
wire \VGA_unit|Add1~13_combout ;
wire \M3_Unit|SRAM_read_counter[0]~12_combout ;
wire \M3_Unit|shift_counter[0]~8_combout ;
wire \M3_Unit|M3_state.state_bit_3~0_combout ;
wire \M3_Unit|M3_state.state_bit_3~1_combout ;
wire \M3_Unit|M3_state.state_bit_3~q ;
wire \M3_Unit|shift_counter[3]~15 ;
wire \M3_Unit|shift_counter[4]~16_combout ;
wire \M3_Unit|Selector98~0_combout ;
wire \M3_Unit|M3_state.S_00X~0_combout ;
wire \M3_Unit|shift_counter[4]~17 ;
wire \M3_Unit|shift_counter[5]~18_combout ;
wire \M3_Unit|Selector97~0_combout ;
wire \M3_Unit|shift_counter[5]~19 ;
wire \M3_Unit|shift_counter[6]~20_combout ;
wire \M3_Unit|Selector96~0_combout ;
wire \M3_Unit|shift_counter[6]~21 ;
wire \M3_Unit|shift_counter[7]~22_combout ;
wire \M3_Unit|Selector95~0_combout ;
wire \M3_Unit|mic_data[62]~21_combout ;
wire \M3_Unit|mic_data[62]~22_combout ;
wire \SRAM_DATA_IO[6]~input_o ;
wire \SRAM_DATA_IO[1]~input_o ;
wire \M3_Unit|ShiftLeft0~41_combout ;
wire \M3_Unit|ShiftLeft0~181_combout ;
wire \M3_Unit|Selector93~0_combout ;
wire \M3_Unit|WideOr7~0_combout ;
wire \M3_Unit|ShiftLeft0~173_combout ;
wire \M3_Unit|ShiftLeft0~274_combout ;
wire \SRAM_DATA_IO[0]~input_o ;
wire \M3_Unit|Selector94~0_combout ;
wire \M3_Unit|ShiftLeft0~74_combout ;
wire \SRAM_DATA_IO[2]~input_o ;
wire \M3_Unit|ShiftLeft0~153_combout ;
wire \M3_Unit|ShiftLeft0~154_combout ;
wire \M3_Unit|ShiftLeft0~275_combout ;
wire \M3_Unit|Selector92~0_combout ;
wire \M3_Unit|ShiftLeft0~122_combout ;
wire \M3_Unit|ShiftLeft0~129_combout ;
wire \M3_Unit|ShiftLeft0~203_combout ;
wire \SRAM_DATA_IO[3]~input_o ;
wire \M3_Unit|Selector91~0_combout ;
wire \SRAM_DATA_IO[5]~input_o ;
wire \SRAM_unit|SRAM_read_data[5]~feeder_combout ;
wire \SRAM_DATA_IO[4]~input_o ;
wire \M3_Unit|ShiftLeft0~158_combout ;
wire \M3_Unit|ShiftLeft0~159_combout ;
wire \M3_Unit|ShiftLeft0~194_combout ;
wire \M3_Unit|ShiftLeft0~195_combout ;
wire \M3_Unit|Selector90~0_combout ;
wire \M3_Unit|ShiftLeft0~71_combout ;
wire \M3_Unit|ShiftLeft0~73_combout ;
wire \M3_Unit|ShiftLeft0~75_combout ;
wire \M3_Unit|ShiftLeft0~276_combout ;
wire \M3_Unit|Selector89~0_combout ;
wire \M3_Unit|ShiftLeft0~72_combout ;
wire \M3_Unit|ShiftLeft0~155_combout ;
wire \M3_Unit|ShiftLeft0~212_combout ;
wire \M3_Unit|Selector88~0_combout ;
wire \M3_Unit|ShiftLeft0~124_combout ;
wire \SRAM_DATA_IO[7]~input_o ;
wire \SRAM_unit|SRAM_read_data[7]~feeder_combout ;
wire \M3_Unit|ShiftLeft0~123_combout ;
wire \M3_Unit|ShiftLeft0~225_combout ;
wire \M3_Unit|Selector87~0_combout ;
wire \M3_Unit|ShiftLeft0~125_combout ;
wire \M3_Unit|ShiftLeft0~126_combout ;
wire \M3_Unit|ShiftLeft0~260_combout ;
wire \SRAM_DATA_IO[15]~input_o ;
wire \M3_Unit|ShiftLeft0~127_combout ;
wire \M3_Unit|ShiftLeft0~65_combout ;
wire \M3_Unit|mic_data[59]~20_combout ;
wire \M3_Unit|ShiftLeft0~162_combout ;
wire \M3_Unit|ShiftLeft0~219_combout ;
wire \M3_Unit|ShiftLeft0~220_combout ;
wire \SRAM_DATA_IO[8]~input_o ;
wire \M3_Unit|Selector86~0_combout ;
wire \M3_Unit|ShiftLeft0~64_combout ;
wire \M3_Unit|ShiftLeft0~66_combout ;
wire \M3_Unit|ShiftLeft0~231_combout ;
wire \M3_Unit|ShiftLeft0~277_combout ;
wire \M3_Unit|ShiftLeft0~232_combout ;
wire \SRAM_DATA_IO[9]~input_o ;
wire \SRAM_unit|SRAM_read_data[9]~feeder_combout ;
wire \M3_Unit|Selector85~0_combout ;
wire \SRAM_DATA_IO[11]~input_o ;
wire \SRAM_unit|SRAM_read_data[11]~feeder_combout ;
wire \M3_Unit|ShiftLeft0~255_combout ;
wire \M3_Unit|ShiftLeft0~256_combout ;
wire \M3_Unit|Selector83~0_combout ;
wire \M3_Unit|ShiftLeft0~116_combout ;
wire \M3_Unit|ShiftLeft0~150_combout ;
wire \M3_Unit|ShiftLeft0~238_combout ;
wire \M3_Unit|ShiftLeft0~239_combout ;
wire \SRAM_DATA_IO[10]~input_o ;
wire \M3_Unit|Selector84~0_combout ;
wire \M3_Unit|ShiftLeft0~115_combout ;
wire \M3_Unit|ShiftLeft0~117_combout ;
wire \M3_Unit|ShiftLeft0~121_combout ;
wire \M3_Unit|ShiftLeft0~270_combout ;
wire \M3_Unit|Selector79~0_combout ;
wire \M3_Unit|ShiftLeft0~247_combout ;
wire \M3_Unit|ShiftLeft0~160_combout ;
wire \M3_Unit|ShiftLeft0~248_combout ;
wire \M3_Unit|ShiftLeft0~249_combout ;
wire \SRAM_DATA_IO[12]~input_o ;
wire \M3_Unit|Selector82~0_combout ;
wire \M3_Unit|ShiftLeft0~67_combout ;
wire \M3_Unit|ShiftLeft0~68_combout ;
wire \M3_Unit|ShiftLeft0~69_combout ;
wire \M3_Unit|ShiftLeft0~70_combout ;
wire \M3_Unit|ShiftLeft0~257_combout ;
wire \SRAM_DATA_IO[13]~input_o ;
wire \M3_Unit|Selector81~0_combout ;
wire \M3_Unit|ShiftLeft0~119_combout ;
wire \M3_Unit|ShiftLeft0~156_combout ;
wire \M3_Unit|ShiftLeft0~151_combout ;
wire \M3_Unit|ShiftLeft0~152_combout ;
wire \M3_Unit|ShiftLeft0~269_combout ;
wire \SRAM_DATA_IO[14]~input_o ;
wire \M3_Unit|Selector80~0_combout ;
wire \M3_Unit|ShiftLeft0~118_combout ;
wire \M3_Unit|ShiftLeft0~120_combout ;
wire \M3_Unit|ShiftLeft0~271_combout ;
wire \M3_Unit|ShiftLeft0~281_combout ;
wire \M3_Unit|ShiftLeft0~161_combout ;
wire \M3_Unit|ShiftLeft0~165_combout ;
wire \M3_Unit|mic_data[16]~15_combout ;
wire \M3_Unit|mic_data[18]~30_combout ;
wire \M3_Unit|WideOr5~0_combout ;
wire \M3_Unit|ShiftLeft0~53_combout ;
wire \M3_Unit|ShiftLeft0~163_combout ;
wire \M3_Unit|ShiftLeft0~164_combout ;
wire \M3_Unit|ShiftLeft0~282_combout ;
wire \M3_Unit|ShiftLeft0~174_combout ;
wire \M3_Unit|ShiftLeft0~55_combout ;
wire \M3_Unit|ShiftLeft0~175_combout ;
wire \M3_Unit|ShiftLeft0~176_combout ;
wire \M3_Unit|mic_data[17]~14_combout ;
wire \M3_Unit|ShiftLeft0~54_combout ;
wire \M3_Unit|ShiftLeft0~104_combout ;
wire \M3_Unit|ShiftLeft0~145_combout ;
wire \M3_Unit|ShiftLeft0~183_combout ;
wire \M3_Unit|ShiftLeft0~182_combout ;
wire \M3_Unit|ShiftLeft0~184_combout ;
wire \M3_Unit|ShiftLeft0~283_combout ;
wire \M3_Unit|mic_data[18]~13_combout ;
wire \M3_Unit|ShiftLeft0~56_combout ;
wire \M3_Unit|ShiftLeft0~196_combout ;
wire \M3_Unit|ShiftLeft0~106_combout ;
wire \M3_Unit|ShiftLeft0~197_combout ;
wire \M3_Unit|ShiftLeft0~198_combout ;
wire \M3_Unit|ShiftLeft0~272_combout ;
wire \M3_Unit|mic_data[19]~12_combout ;
wire \M3_Unit|ShiftLeft0~105_combout ;
wire \M3_Unit|ShiftLeft0~166_combout ;
wire \M3_Unit|ShiftLeft0~189_combout ;
wire \M3_Unit|ShiftLeft0~190_combout ;
wire \M3_Unit|mic_data[20]~11_combout ;
wire \M3_Unit|ShiftLeft0~262_combout ;
wire \M3_Unit|ShiftLeft0~58_combout ;
wire \M3_Unit|ShiftLeft0~204_combout ;
wire \M3_Unit|ShiftLeft0~205_combout ;
wire \M3_Unit|ShiftLeft0~273_combout ;
wire \M3_Unit|mic_data[21]~10_combout ;
wire \M3_Unit|ShiftLeft0~57_combout ;
wire \M3_Unit|ShiftLeft0~146_combout ;
wire \M3_Unit|ShiftLeft0~208_combout ;
wire \M3_Unit|ShiftLeft0~209_combout ;
wire \M3_Unit|mic_data[22]~9_combout ;
wire \M3_Unit|ShiftLeft0~107_combout ;
wire \M3_Unit|ShiftLeft0~108_combout ;
wire \M3_Unit|ShiftLeft0~109_combout ;
wire \M3_Unit|ShiftLeft0~221_combout ;
wire \M3_Unit|ShiftLeft0~222_combout ;
wire \M3_Unit|mic_data[23]~8_combout ;
wire \M3_Unit|mic_data[62]~19_combout ;
wire \M3_Unit|ShiftLeft0~76_combout ;
wire \M3_Unit|ShiftLeft0~59_combout ;
wire \M3_Unit|ShiftLeft0~279_combout ;
wire \M3_Unit|ShiftLeft0~280_combout ;
wire \M3_Unit|ShiftLeft0~50_combout ;
wire \M3_Unit|ShiftLeft0~169_combout ;
wire \M3_Unit|ShiftLeft0~213_combout ;
wire \M3_Unit|ShiftLeft0~214_combout ;
wire \M3_Unit|mic_data[24]~7_combout ;
wire \M3_Unit|ShiftLeft0~178_combout ;
wire \M3_Unit|ShiftLeft0~226_combout ;
wire \M3_Unit|ShiftLeft0~227_combout ;
wire \M3_Unit|mic_data[25]~6_combout ;
wire \M3_Unit|ShiftLeft0~51_combout ;
wire \M3_Unit|ShiftLeft0~186_combout ;
wire \M3_Unit|ShiftLeft0~233_combout ;
wire \M3_Unit|ShiftLeft0~234_combout ;
wire \M3_Unit|ShiftLeft0~278_combout ;
wire \M3_Unit|mic_data[26]~5_combout ;
wire \M3_Unit|ShiftLeft0~101_combout ;
wire \M3_Unit|ShiftLeft0~102_combout ;
wire \M3_Unit|ShiftLeft0~200_combout ;
wire \M3_Unit|ShiftLeft0~250_combout ;
wire \M3_Unit|ShiftLeft0~251_combout ;
wire \M3_Unit|mic_data[27]~4_combout ;
wire \M3_Unit|ShiftLeft0~61_combout ;
wire \M3_Unit|ShiftLeft0~241_combout ;
wire \M3_Unit|ShiftLeft0~240_combout ;
wire \M3_Unit|ShiftLeft0~167_combout ;
wire \M3_Unit|ShiftLeft0~242_combout ;
wire \M3_Unit|ShiftLeft0~268_combout ;
wire \M3_Unit|mic_data[28]~3_combout ;
wire \M3_Unit|ShiftLeft0~60_combout ;
wire \M3_Unit|ShiftLeft0~62_combout ;
wire \M3_Unit|ShiftLeft0~52_combout ;
wire \M3_Unit|ShiftLeft0~63_combout ;
wire \M3_Unit|mic_data[29]~2_combout ;
wire \M3_Unit|ShiftLeft0~128_combout ;
wire \M3_Unit|ShiftLeft0~103_combout ;
wire \M3_Unit|ShiftLeft0~110_combout ;
wire \M3_Unit|ShiftLeft0~114_combout ;
wire \M3_Unit|mic_data[31]~0_combout ;
wire \M3_Unit|ShiftLeft0~112_combout ;
wire \M3_Unit|ShiftLeft0~147_combout ;
wire \M3_Unit|ShiftLeft0~148_combout ;
wire \M3_Unit|ShiftLeft0~144_combout ;
wire \M3_Unit|ShiftLeft0~149_combout ;
wire \M3_Unit|ShiftLeft0~157_combout ;
wire \M3_Unit|mic_data[30]~1_combout ;
wire \M3_Unit|ShiftLeft0~111_combout ;
wire \M3_Unit|ShiftLeft0~113_combout ;
wire \M3_Unit|ShiftLeft0~168_combout ;
wire \M3_Unit|ShiftLeft0~22_combout ;
wire \M3_Unit|ShiftLeft0~170_combout ;
wire \M3_Unit|ShiftLeft0~171_combout ;
wire \M3_Unit|ShiftLeft0~172_combout ;
wire \M3_Unit|Selector62~0_combout ;
wire \M3_Unit|Selector62~1_combout ;
wire \M3_Unit|Selector62~2_combout ;
wire \M3_Unit|WideOr4~0_combout ;
wire \M3_Unit|ShiftLeft0~77_combout ;
wire \M3_Unit|ShiftLeft0~177_combout ;
wire \M3_Unit|ShiftLeft0~24_combout ;
wire \M3_Unit|ShiftLeft0~179_combout ;
wire \M3_Unit|ShiftLeft0~180_combout ;
wire \M3_Unit|Selector61~0_combout ;
wire \M3_Unit|Selector61~1_combout ;
wire \M3_Unit|Selector61~2_combout ;
wire \M3_Unit|ShiftLeft0~23_combout ;
wire \M3_Unit|ShiftLeft0~130_combout ;
wire \M3_Unit|ShiftLeft0~187_combout ;
wire \M3_Unit|ShiftLeft0~185_combout ;
wire \M3_Unit|ShiftLeft0~188_combout ;
wire \M3_Unit|Selector60~0_combout ;
wire \M3_Unit|Selector60~1_combout ;
wire \M3_Unit|Selector60~2_combout ;
wire \M3_Unit|ShiftLeft0~25_combout ;
wire \M3_Unit|ShiftLeft0~199_combout ;
wire \M3_Unit|ShiftLeft0~79_combout ;
wire \M3_Unit|ShiftLeft0~201_combout ;
wire \M3_Unit|ShiftLeft0~202_combout ;
wire \M3_Unit|Selector59~0_combout ;
wire \M3_Unit|Selector59~1_combout ;
wire \M3_Unit|Selector59~2_combout ;
wire \M3_Unit|ShiftLeft0~78_combout ;
wire \M3_Unit|ShiftLeft0~191_combout ;
wire \M3_Unit|ShiftLeft0~192_combout ;
wire \M3_Unit|ShiftLeft0~193_combout ;
wire \M3_Unit|Selector58~0_combout ;
wire \M3_Unit|Selector58~1_combout ;
wire \M3_Unit|Selector58~2_combout ;
wire \M3_Unit|ShiftLeft0~27_combout ;
wire \M3_Unit|ShiftLeft0~206_combout ;
wire \M3_Unit|ShiftLeft0~207_combout ;
wire \M3_Unit|Selector57~0_combout ;
wire \M3_Unit|Selector57~1_combout ;
wire \M3_Unit|Selector57~2_combout ;
wire \M3_Unit|ShiftLeft0~26_combout ;
wire \M3_Unit|ShiftLeft0~131_combout ;
wire \M3_Unit|ShiftLeft0~210_combout ;
wire \M3_Unit|ShiftLeft0~211_combout ;
wire \M3_Unit|Selector56~0_combout ;
wire \M3_Unit|Selector56~1_combout ;
wire \M3_Unit|Selector56~2_combout ;
wire \M3_Unit|ShiftLeft0~80_combout ;
wire \M3_Unit|ShiftLeft0~81_combout ;
wire \M3_Unit|ShiftLeft0~82_combout ;
wire \M3_Unit|ShiftLeft0~223_combout ;
wire \M3_Unit|ShiftLeft0~224_combout ;
wire \M3_Unit|Selector55~0_combout ;
wire \M3_Unit|Selector55~1_combout ;
wire \M3_Unit|Selector55~2_combout ;
wire \M3_Unit|mic_data[55]~28_combout ;
wire \M3_Unit|mic_data[55]~29_combout ;
wire \M3_Unit|ShiftLeft0~215_combout ;
wire \M3_Unit|ShiftLeft0~29_combout ;
wire \M3_Unit|ShiftLeft0~216_combout ;
wire \M3_Unit|ShiftLeft0~217_combout ;
wire \M3_Unit|ShiftLeft0~218_combout ;
wire \M3_Unit|Selector54~0_combout ;
wire \M3_Unit|Selector54~1_combout ;
wire \M3_Unit|Selector54~2_combout ;
wire \M3_Unit|ShiftLeft0~31_combout ;
wire \M3_Unit|ShiftLeft0~229_combout ;
wire \M3_Unit|ShiftLeft0~228_combout ;
wire \M3_Unit|ShiftLeft0~230_combout ;
wire \M3_Unit|Selector53~0_combout ;
wire \M3_Unit|Selector53~1_combout ;
wire \M3_Unit|Selector53~2_combout ;
wire \M3_Unit|ShiftLeft0~30_combout ;
wire \M3_Unit|ShiftLeft0~133_combout ;
wire \M3_Unit|ShiftLeft0~236_combout ;
wire \M3_Unit|ShiftLeft0~235_combout ;
wire \M3_Unit|ShiftLeft0~237_combout ;
wire \M3_Unit|Selector52~0_combout ;
wire \M3_Unit|Selector52~1_combout ;
wire \M3_Unit|Selector52~2_combout ;
wire \M3_Unit|ShiftLeft0~84_combout ;
wire \M3_Unit|ShiftLeft0~252_combout ;
wire \M3_Unit|ShiftLeft0~253_combout ;
wire \M3_Unit|ShiftLeft0~254_combout ;
wire \M3_Unit|Selector51~0_combout ;
wire \M3_Unit|Selector51~1_combout ;
wire \M3_Unit|Selector51~2_combout ;
wire \M3_Unit|ShiftLeft0~85_combout ;
wire \M3_Unit|ShiftLeft0~86_combout ;
wire \M3_Unit|ShiftLeft0~83_combout ;
wire \M3_Unit|ShiftLeft0~91_combout ;
wire \M3_Unit|Selector47~0_combout ;
wire \M3_Unit|Selector47~1_combout ;
wire \M3_Unit|Selector47~2_combout ;
wire \M3_Unit|ShiftLeft0~33_combout ;
wire \M3_Unit|ShiftLeft0~243_combout ;
wire \M3_Unit|ShiftLeft0~244_combout ;
wire \M3_Unit|ShiftLeft0~245_combout ;
wire \M3_Unit|ShiftLeft0~246_combout ;
wire \M3_Unit|Selector50~0_combout ;
wire \M3_Unit|Selector50~1_combout ;
wire \M3_Unit|Selector50~2_combout ;
wire \M3_Unit|ShiftLeft0~32_combout ;
wire \M3_Unit|ShiftLeft0~34_combout ;
wire \M3_Unit|ShiftLeft0~35_combout ;
wire \M3_Unit|ShiftLeft0~28_combout ;
wire \M3_Unit|ShiftLeft0~36_combout ;
wire \M3_Unit|Selector49~0_combout ;
wire \M3_Unit|Selector49~1_combout ;
wire \M3_Unit|Selector49~2_combout ;
wire \M3_Unit|ShiftLeft0~88_combout ;
wire \M3_Unit|ShiftLeft0~134_combout ;
wire \M3_Unit|ShiftLeft0~135_combout ;
wire \M3_Unit|ShiftLeft0~132_combout ;
wire \M3_Unit|ShiftLeft0~136_combout ;
wire \M3_Unit|Selector48~0_combout ;
wire \M3_Unit|Selector48~1_combout ;
wire \M3_Unit|Selector48~2_combout ;
wire \M3_Unit|ShiftLeft0~87_combout ;
wire \M3_Unit|ShiftLeft0~89_combout ;
wire \M3_Unit|ShiftLeft0~90_combout ;
wire \M3_Unit|Selector35~0_combout ;
wire \M3_Unit|ShiftLeft0~43_combout ;
wire \M3_Unit|ShiftLeft0~264_combout ;
wire \M3_Unit|ShiftLeft0~265_combout ;
wire \M3_Unit|Selector46~0_combout ;
wire \M3_Unit|Selector46~1_combout ;
wire \M3_Unit|Selector46~2_combout ;
wire \M3_Unit|WideOr3~0_combout ;
wire \M3_Unit|ShiftLeft0~45_combout ;
wire \M3_Unit|ShiftLeft0~261_combout ;
wire \M3_Unit|Selector45~0_combout ;
wire \M3_Unit|Selector45~1_combout ;
wire \M3_Unit|Selector45~2_combout ;
wire \M3_Unit|ShiftLeft0~44_combout ;
wire \M3_Unit|ShiftLeft0~141_combout ;
wire \M3_Unit|ShiftLeft0~258_combout ;
wire \M3_Unit|Selector44~0_combout ;
wire \M3_Unit|Selector44~1_combout ;
wire \M3_Unit|Selector44~2_combout ;
wire \M3_Unit|ShiftLeft0~94_combout ;
wire \M3_Unit|ShiftLeft0~259_combout ;
wire \M3_Unit|Selector43~0_combout ;
wire \M3_Unit|Selector43~1_combout ;
wire \M3_Unit|Selector43~2_combout ;
wire \M3_Unit|ShiftLeft0~95_combout ;
wire \M3_Unit|ShiftLeft0~96_combout ;
wire \M3_Unit|ShiftLeft0~263_combout ;
wire \M3_Unit|ShiftLeft0~267_combout ;
wire \M3_Unit|Selector42~0_combout ;
wire \M3_Unit|Selector42~1_combout ;
wire \M3_Unit|Selector42~2_combout ;
wire \M3_Unit|ShiftLeft0~46_combout ;
wire \M3_Unit|ShiftLeft0~48_combout ;
wire \M3_Unit|ShiftLeft0~49_combout ;
wire \M3_Unit|Selector41~0_combout ;
wire \M3_Unit|Selector41~1_combout ;
wire \M3_Unit|Selector41~2_combout ;
wire \M3_Unit|ShiftLeft0~47_combout ;
wire \M3_Unit|ShiftLeft0~142_combout ;
wire \M3_Unit|ShiftLeft0~143_combout ;
wire \M3_Unit|Selector40~0_combout ;
wire \M3_Unit|Selector40~1_combout ;
wire \M3_Unit|Selector40~2_combout ;
wire \M3_Unit|ShiftLeft0~97_combout ;
wire \M3_Unit|ShiftLeft0~99_combout ;
wire \M3_Unit|ShiftLeft0~100_combout ;
wire \M3_Unit|Selector39~0_combout ;
wire \M3_Unit|Selector39~1_combout ;
wire \M3_Unit|Selector39~2_combout ;
wire \M3_Unit|ShiftLeft0~98_combout ;
wire \M3_Unit|mic_data[59]~27_combout ;
wire \M3_Unit|Selector38~0_combout ;
wire \M3_Unit|Selector38~1_combout ;
wire \M3_Unit|Selector38~2_combout ;
wire \M3_Unit|Selector38~3_combout ;
wire \M3_Unit|ShiftLeft0~39_combout ;
wire \M3_Unit|ShiftLeft0~266_combout ;
wire \M3_Unit|ShiftLeft0~38_combout ;
wire \M3_Unit|ShiftLeft0~40_combout ;
wire \M3_Unit|Selector37~0_combout ;
wire \M3_Unit|Selector37~1_combout ;
wire \M3_Unit|Selector37~2_combout ;
wire \M3_Unit|Selector37~3_combout ;
wire \M3_Unit|ShiftLeft0~92_combout ;
wire \M3_Unit|ShiftLeft0~139_combout ;
wire \M3_Unit|ShiftLeft0~138_combout ;
wire \M3_Unit|ShiftLeft0~140_combout ;
wire \M3_Unit|Selector36~0_combout ;
wire \M3_Unit|Selector36~1_combout ;
wire \M3_Unit|Selector36~2_combout ;
wire \M3_Unit|Selector36~3_combout ;
wire \M3_Unit|ShiftLeft0~37_combout ;
wire \M3_Unit|ShiftLeft0~93_combout ;
wire \M3_Unit|Selector35~1_combout ;
wire \M3_Unit|Selector35~2_combout ;
wire \M3_Unit|Selector35~3_combout ;
wire \M3_Unit|Selector35~4_combout ;
wire \M3_Unit|ShiftLeft0~137_combout ;
wire \M3_Unit|Selector34~0_combout ;
wire \M3_Unit|Selector34~1_combout ;
wire \M3_Unit|mic_data[62]~23_combout ;
wire \M3_Unit|Selector34~2_combout ;
wire \M3_Unit|Selector34~combout ;
wire \M3_Unit|ShiftLeft0~42_combout ;
wire \M3_Unit|Selector32~2_combout ;
wire \M3_Unit|Selector32~0_combout ;
wire \M3_Unit|Selector32~1_combout ;
wire \M3_Unit|Selector32~combout ;
wire \M3_Unit|mic_data[62]~24_combout ;
wire \M3_Unit|mic_data[62]~25_combout ;
wire \M3_Unit|mic_data[62]~26_combout ;
wire \M3_Unit|Selector31~0_combout ;
wire \M3_Unit|Selector31~1_combout ;
wire \M3_Unit|Selector31~2_combout ;
wire \M3_Unit|Selector31~combout ;
wire \M3_Unit|M3_state.state_bit_2~0_combout ;
wire \M3_Unit|M3_state.state_bit_2~1_combout ;
wire \M3_Unit|M3_state.state_bit_2~q ;
wire \M3_Unit|M3_state.state_bit_1~0_combout ;
wire \M3_Unit|M3_state.state_bit_1~1_combout ;
wire \M3_Unit|M3_state.state_bit_1~q ;
wire \M3_Unit|M3_state.S_THE_HUB~0_combout ;
wire \M3_Unit|Selector102~0_combout ;
wire \M3_Unit|shift_counter[0]~9 ;
wire \M3_Unit|shift_counter[1]~10_combout ;
wire \M3_Unit|Selector101~0_combout ;
wire \M3_Unit|shift_counter[1]~11 ;
wire \M3_Unit|shift_counter[2]~12_combout ;
wire \M3_Unit|Selector100~0_combout ;
wire \M3_Unit|shift_counter[2]~13 ;
wire \M3_Unit|shift_counter[3]~14_combout ;
wire \M3_Unit|Selector99~0_combout ;
wire \M3_Unit|mic_data[62]~18_combout ;
wire \M3_Unit|Selector33~0_combout ;
wire \M3_Unit|Selector33~1_combout ;
wire \M3_Unit|Selector33~2_combout ;
wire \M3_Unit|Selector33~combout ;
wire \M3_Unit|M3_state.S_THE_HUB~1_combout ;
wire \M3_Unit|M3_state.state_bit_0~0_combout ;
wire \M3_Unit|M3_state.state_bit_0~1_combout ;
wire \M3_Unit|M3_state.state_bit_0~q ;
wire \M3_Unit|element_counter[0]~20_combout ;
wire \M3_Unit|element_counter[1]~7_cout ;
wire \M3_Unit|element_counter[1]~8_combout ;
wire \M3_Unit|element_counter[1]~9 ;
wire \M3_Unit|element_counter[2]~10_combout ;
wire \M3_Unit|element_counter[2]~11 ;
wire \M3_Unit|element_counter[3]~12_combout ;
wire \M3_Unit|element_counter[3]~13 ;
wire \M3_Unit|element_counter[4]~14_combout ;
wire \M3_Unit|element_counter[4]~15 ;
wire \M3_Unit|element_counter[5]~16_combout ;
wire \M3_Unit|element_counter[5]~17 ;
wire \M3_Unit|element_counter[6]~18_combout ;
wire \M3_Unit|SRAM_address[11]~0_combout ;
wire \M3_Unit|WideOr1~0_combout ;
wire \M3_Unit|SRAM_address[11]~2_combout ;
wire \M3_Unit|SRAM_read_counter[0]~13 ;
wire \M3_Unit|SRAM_read_counter[1]~14_combout ;
wire \M3_Unit|SRAM_read_counter[1]~15 ;
wire \M3_Unit|SRAM_read_counter[2]~16_combout ;
wire \M3_Unit|SRAM_read_counter[2]~17 ;
wire \M3_Unit|SRAM_read_counter[3]~18_combout ;
wire \M3_Unit|SRAM_read_counter[3]~19 ;
wire \M3_Unit|SRAM_read_counter[4]~20_combout ;
wire \M3_Unit|SRAM_read_counter[4]~21 ;
wire \M3_Unit|SRAM_read_counter[5]~22_combout ;
wire \M3_Unit|SRAM_address[4]~1_combout ;
wire \SRAM_address[5]~4_combout ;
wire \SRAM_address[4]~1_combout ;
wire \SRAM_address[4]~2_combout ;
wire \SRAM_address[7]~7_combout ;
wire \VGA_unit|Add0~7 ;
wire \VGA_unit|Add0~8_combout ;
wire \VGA_unit|Add1~12 ;
wire \VGA_unit|Add1~14_combout ;
wire \VGA_unit|Add1~16_combout ;
wire \VGA_unit|Add0~9 ;
wire \VGA_unit|Add0~10_combout ;
wire \VGA_unit|Add1~15 ;
wire \VGA_unit|Add1~17_combout ;
wire \VGA_unit|Add1~19_combout ;
wire \M3_Unit|SRAM_read_counter[5]~23 ;
wire \M3_Unit|SRAM_read_counter[6]~24_combout ;
wire \M3_Unit|SRAM_read_counter[6]~25 ;
wire \M3_Unit|SRAM_read_counter[7]~26_combout ;
wire \SRAM_address[7]~8_combout ;
wire \SRAM_address[6]~5_combout ;
wire \SRAM_address[6]~6_combout ;
wire \unit0|WideOr6~0_combout ;
wire \unit0|WideOr5~0_combout ;
wire \unit0|WideOr4~0_combout ;
wire \unit0|WideOr3~0_combout ;
wire \unit0|WideOr2~0_combout ;
wire \unit0|WideOr1~0_combout ;
wire \unit0|WideOr0~0_combout ;
wire \SRAM_address[10]~13_combout ;
wire \VGA_unit|Add1~18 ;
wire \VGA_unit|Add1~20_combout ;
wire \VGA_unit|Add0~11 ;
wire \VGA_unit|Add0~12_combout ;
wire \VGA_unit|Add1~22_combout ;
wire \VGA_unit|Add1~21 ;
wire \VGA_unit|Add1~23_combout ;
wire \VGA_unit|Add0~13 ;
wire \VGA_unit|Add0~14_combout ;
wire \VGA_unit|Add1~25_combout ;
wire \VGA_unit|Add1~24 ;
wire \VGA_unit|Add1~26_combout ;
wire \VGA_unit|Add0~15 ;
wire \VGA_unit|Add0~16_combout ;
wire \VGA_unit|Add1~28_combout ;
wire \M3_Unit|SRAM_read_counter[7]~27 ;
wire \M3_Unit|SRAM_read_counter[8]~28_combout ;
wire \M3_Unit|SRAM_read_counter[8]~29 ;
wire \M3_Unit|SRAM_read_counter[9]~30_combout ;
wire \M3_Unit|SRAM_read_counter[9]~31 ;
wire \M3_Unit|SRAM_read_counter[10]~32_combout ;
wire \SRAM_address[10]~14_combout ;
wire \SRAM_address[8]~9_combout ;
wire \SRAM_address[8]~10_combout ;
wire \SRAM_address[11]~15_combout ;
wire \M3_Unit|SRAM_read_counter[10]~33 ;
wire \M3_Unit|SRAM_read_counter[11]~34_combout ;
wire \M3_Unit|SRAM_address[11]~feeder_combout ;
wire \VGA_unit|Add0~17 ;
wire \VGA_unit|Add0~18_combout ;
wire \VGA_unit|Add1~27 ;
wire \VGA_unit|Add1~29_combout ;
wire \VGA_unit|Add1~31_combout ;
wire \SRAM_address[11]~16_combout ;
wire \SRAM_address[9]~11_combout ;
wire \M3_Unit|SRAM_address[9]~feeder_combout ;
wire \SRAM_address[9]~12_combout ;
wire \unit1|WideOr6~0_combout ;
wire \unit1|WideOr5~0_combout ;
wire \unit1|WideOr4~0_combout ;
wire \unit1|WideOr3~0_combout ;
wire \unit1|WideOr2~0_combout ;
wire \unit1|WideOr1~0_combout ;
wire \unit1|WideOr0~0_combout ;
wire \VGA_unit|Add0~19 ;
wire \VGA_unit|Add0~20_combout ;
wire \VGA_unit|Add1~30 ;
wire \VGA_unit|Add1~32_combout ;
wire \VGA_unit|Add1~34_combout ;
wire \SRAM_address[12]~17_combout ;
wire \VGA_unit|Add0~21 ;
wire \VGA_unit|Add0~22_combout ;
wire \VGA_unit|Add1~33 ;
wire \VGA_unit|Add1~35_combout ;
wire \VGA_unit|Add1~37_combout ;
wire \VGA_unit|Add0~23 ;
wire \VGA_unit|Add0~24_combout ;
wire \VGA_unit|Add1~36 ;
wire \VGA_unit|Add1~38_combout ;
wire \VGA_unit|Add1~40_combout ;
wire \VGA_unit|Add0~25 ;
wire \VGA_unit|Add0~26_combout ;
wire \VGA_unit|Add1~39 ;
wire \VGA_unit|Add1~41_combout ;
wire \VGA_unit|Add1~43_combout ;
wire \SRAM_address[15]~20_combout ;
wire \SRAM_address[13]~18_combout ;
wire \SRAM_address[14]~19_combout ;
wire \unit2|WideOr6~0_combout ;
wire \unit2|WideOr5~0_combout ;
wire \unit2|WideOr4~0_combout ;
wire \unit2|WideOr3~0_combout ;
wire \unit2|WideOr2~0_combout ;
wire \unit2|WideOr1~0_combout ;
wire \unit2|WideOr0~0_combout ;
wire \VGA_unit|Add0~27 ;
wire \VGA_unit|Add0~28_combout ;
wire \VGA_unit|Add1~42 ;
wire \VGA_unit|Add1~44_combout ;
wire \VGA_unit|Add1~46_combout ;
wire \SRAM_address[16]~21_combout ;
wire \VGA_unit|Add0~29 ;
wire \VGA_unit|Add0~30_combout ;
wire \VGA_unit|Add1~45 ;
wire \VGA_unit|Add1~47_combout ;
wire \VGA_unit|Add1~49_combout ;
wire \SRAM_address[17]~22_combout ;
wire \unit3|Decoder0~0_combout ;
wire \unit3|Decoder0~1_combout ;
wire \unit3|Decoder0~2_combout ;
wire \unit4|WideOr6~0_combout ;
wire \unit4|WideOr5~0_combout ;
wire \unit4|WideOr4~0_combout ;
wire \unit4|WideOr3~0_combout ;
wire \unit4|WideOr2~0_combout ;
wire \unit4|WideOr1~0_combout ;
wire \unit4|WideOr0~0_combout ;
wire \unit5|WideOr6~0_combout ;
wire \unit5|WideOr5~0_combout ;
wire \unit5|WideOr4~0_combout ;
wire \unit5|WideOr3~0_combout ;
wire \unit5|WideOr2~0_combout ;
wire \unit5|WideOr1~0_combout ;
wire \unit5|WideOr0~0_combout ;
wire \unit6|WideOr6~0_combout ;
wire \unit6|WideOr5~0_combout ;
wire \unit6|WideOr4~0_combout ;
wire \unit6|WideOr3~0_combout ;
wire \unit6|WideOr2~0_combout ;
wire \unit6|WideOr1~0_combout ;
wire \unit6|WideOr0~0_combout ;
wire \unit7|WideOr6~0_combout ;
wire \unit7|WideOr5~0_combout ;
wire \unit7|WideOr4~0_combout ;
wire \unit7|WideOr3~0_combout ;
wire \unit7|WideOr2~0_combout ;
wire \unit7|WideOr1~0_combout ;
wire \unit7|WideOr0~0_combout ;
wire \PUSH_BUTTON_N_I[0]~input_o ;
wire \PB_unit|debounce_shift_reg[0][0]~0_combout ;
wire \PB_unit|clock_1kHz_div_count[0]~16_combout ;
wire \PB_unit|clock_1kHz_div_count[6]~29 ;
wire \PB_unit|clock_1kHz_div_count[7]~30_combout ;
wire \PB_unit|LessThan0~0_combout ;
wire \PB_unit|Equal0~1_combout ;
wire \PB_unit|LessThan0~1_combout ;
wire \PB_unit|clock_1kHz_div_count[7]~31 ;
wire \PB_unit|clock_1kHz_div_count[8]~32_combout ;
wire \PB_unit|clock_1kHz_div_count[8]~33 ;
wire \PB_unit|clock_1kHz_div_count[9]~34_combout ;
wire \PB_unit|clock_1kHz_div_count[9]~35 ;
wire \PB_unit|clock_1kHz_div_count[10]~36_combout ;
wire \PB_unit|clock_1kHz_div_count[10]~37 ;
wire \PB_unit|clock_1kHz_div_count[11]~38_combout ;
wire \PB_unit|clock_1kHz_div_count[11]~39 ;
wire \PB_unit|clock_1kHz_div_count[12]~40_combout ;
wire \PB_unit|Equal0~0_combout ;
wire \PB_unit|LessThan0~2_combout ;
wire \PB_unit|clock_1kHz_div_count[12]~41 ;
wire \PB_unit|clock_1kHz_div_count[13]~42_combout ;
wire \PB_unit|clock_1kHz_div_count[13]~43 ;
wire \PB_unit|clock_1kHz_div_count[14]~44_combout ;
wire \PB_unit|clock_1kHz_div_count[14]~45 ;
wire \PB_unit|clock_1kHz_div_count[15]~46_combout ;
wire \PB_unit|LessThan0~3_combout ;
wire \PB_unit|clock_1kHz_div_count[0]~17 ;
wire \PB_unit|clock_1kHz_div_count[1]~18_combout ;
wire \PB_unit|clock_1kHz_div_count[1]~19 ;
wire \PB_unit|clock_1kHz_div_count[2]~20_combout ;
wire \PB_unit|clock_1kHz_div_count[2]~21 ;
wire \PB_unit|clock_1kHz_div_count[3]~22_combout ;
wire \PB_unit|clock_1kHz_div_count[3]~23 ;
wire \PB_unit|clock_1kHz_div_count[4]~24_combout ;
wire \PB_unit|clock_1kHz_div_count[4]~25 ;
wire \PB_unit|clock_1kHz_div_count[5]~26_combout ;
wire \PB_unit|clock_1kHz_div_count[5]~27 ;
wire \PB_unit|clock_1kHz_div_count[6]~28_combout ;
wire \PB_unit|Equal0~3_combout ;
wire \PB_unit|Equal0~4_combout ;
wire \PB_unit|Equal0~2_combout ;
wire \PB_unit|clock_1kHz~0_combout ;
wire \PB_unit|clock_1kHz~q ;
wire \PB_unit|clock_1kHz_buf~q ;
wire \PB_unit|always3~0_combout ;
wire \PB_unit|debounce_shift_reg[0][0]~q ;
wire \PB_unit|debounce_shift_reg[0][1]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][1]~q ;
wire \PB_unit|debounce_shift_reg[0][2]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][2]~q ;
wire \PB_unit|debounce_shift_reg[0][3]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][3]~q ;
wire \PB_unit|debounce_shift_reg[0][4]~q ;
wire \PB_unit|debounce_shift_reg[0][5]~q ;
wire \PB_unit|debounce_shift_reg[0][6]~q ;
wire \PB_unit|debounce_shift_reg[0][7]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][7]~q ;
wire \PB_unit|debounce_shift_reg[0][8]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][8]~q ;
wire \PB_unit|debounce_shift_reg[0][9]~q ;
wire \PB_unit|WideOr0~0_combout ;
wire \PB_unit|WideOr0~1_combout ;
wire \PB_unit|WideOr0~2_combout ;
wire \PUSH_BUTTON_N_I[1]~input_o ;
wire \PB_unit|debounce_shift_reg[1][0]~1_combout ;
wire \PB_unit|debounce_shift_reg[1][0]~q ;
wire \PB_unit|debounce_shift_reg[1][1]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[1][1]~q ;
wire \PB_unit|debounce_shift_reg[1][2]~q ;
wire \PB_unit|debounce_shift_reg[1][3]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[1][3]~q ;
wire \PB_unit|debounce_shift_reg[1][4]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[1][4]~q ;
wire \PB_unit|debounce_shift_reg[1][5]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[1][5]~q ;
wire \PB_unit|WideOr1~1_combout ;
wire \PB_unit|debounce_shift_reg[1][6]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[1][6]~q ;
wire \PB_unit|debounce_shift_reg[1][7]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[1][7]~q ;
wire \PB_unit|debounce_shift_reg[1][8]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[1][8]~q ;
wire \PB_unit|debounce_shift_reg[1][9]~q ;
wire \PB_unit|WideOr1~0_combout ;
wire \PB_unit|WideOr1~2_combout ;
wire \PUSH_BUTTON_N_I[2]~input_o ;
wire \PB_unit|debounce_shift_reg[2][0]~2_combout ;
wire \PB_unit|debounce_shift_reg[2][0]~q ;
wire \PB_unit|debounce_shift_reg[2][1]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[2][1]~q ;
wire \PB_unit|debounce_shift_reg[2][2]~q ;
wire \PB_unit|debounce_shift_reg[2][3]~q ;
wire \PB_unit|debounce_shift_reg[2][4]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[2][4]~q ;
wire \PB_unit|debounce_shift_reg[2][5]~q ;
wire \PB_unit|WideOr2~1_combout ;
wire \PB_unit|debounce_shift_reg[2][6]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[2][6]~q ;
wire \PB_unit|debounce_shift_reg[2][7]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[2][7]~q ;
wire \PB_unit|debounce_shift_reg[2][8]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[2][8]~q ;
wire \PB_unit|debounce_shift_reg[2][9]~q ;
wire \PB_unit|WideOr2~0_combout ;
wire \PB_unit|WideOr2~2_combout ;
wire \PUSH_BUTTON_N_I[3]~input_o ;
wire \PB_unit|debounce_shift_reg[3][0]~3_combout ;
wire \PB_unit|debounce_shift_reg[3][0]~q ;
wire \PB_unit|debounce_shift_reg[3][1]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[3][1]~q ;
wire \PB_unit|debounce_shift_reg[3][2]~q ;
wire \PB_unit|debounce_shift_reg[3][3]~q ;
wire \PB_unit|debounce_shift_reg[3][4]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[3][4]~q ;
wire \PB_unit|debounce_shift_reg[3][5]~q ;
wire \PB_unit|WideOr3~1_combout ;
wire \PB_unit|debounce_shift_reg[3][6]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[3][6]~q ;
wire \PB_unit|debounce_shift_reg[3][7]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[3][7]~q ;
wire \PB_unit|debounce_shift_reg[3][8]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[3][8]~q ;
wire \PB_unit|debounce_shift_reg[3][9]~q ;
wire \PB_unit|WideOr3~0_combout ;
wire \PB_unit|WideOr3~2_combout ;
wire \UART_unit|UART_RX|Frame_error~0_combout ;
wire \UART_unit|UART_RX|Frame_error~1_combout ;
wire \UART_unit|UART_RX|Frame_error~q ;
wire \VGA_unit|VGA_unit|LessThan2~0_combout ;
wire \VGA_unit|VGA_unit|oVGA_H_SYNC~q ;
wire \VGA_unit|VGA_unit|LessThan7~0_combout ;
wire \VGA_unit|VGA_unit|LessThan7~1_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~q ;
wire \VGA_unit|VGA_unit|oVGA_BLANK~combout ;
wire \VGA_unit|VGA_green[6]~0_combout ;
wire \VGA_unit|always1~8_combout ;
wire \VGA_unit|always1~9_combout ;
wire \VGA_unit|always1~10_combout ;
wire \VGA_unit|always1~7_combout ;
wire \VGA_unit|always1~11_combout ;
wire \VGA_unit|always1~6_combout ;
wire \VGA_unit|always1~3_combout ;
wire \VGA_unit|always1~2_combout ;
wire \VGA_unit|always1~4_combout ;
wire \VGA_unit|always1~5_combout ;
wire \VGA_unit|VGA_green[6]~1_combout ;
wire \VGA_unit|VGA_sram_data[2][8]~1_combout ;
wire \VGA_unit|VGA_sram_data[2][8]~q ;
wire \VGA_unit|VGA_SRAM_state.state_bit_0~2_combout ;
wire \VGA_unit|VGA_sram_data[1][0]~0_combout ;
wire \VGA_unit|VGA_sram_data[1][0]~q ;
wire \VGA_unit|VGA_red~0_combout ;
wire \VGA_unit|VGA_red~1_combout ;
wire \VGA_unit|VGA_green[6]~2_combout ;
wire \VGA_unit|VGA_green[6]~3_combout ;
wire \VGA_unit|VGA_unit|LessThan7~2_combout ;
wire \VGA_unit|VGA_unit|LessThan5~0_combout ;
wire \VGA_unit|VGA_unit|nVGA_R~0_combout ;
wire \VGA_unit|VGA_unit|LessThan7~3_combout ;
wire \VGA_unit|VGA_unit|LessThan8~0_combout ;
wire \VGA_unit|VGA_unit|nVGA_R~1_combout ;
wire \VGA_unit|VGA_unit|nVGA_R[0]~2_combout ;
wire \VGA_unit|VGA_sram_data[2][9]~q ;
wire \VGA_unit|VGA_sram_data[1][1]~q ;
wire \VGA_unit|VGA_red~2_combout ;
wire \VGA_unit|VGA_red~3_combout ;
wire \VGA_unit|VGA_unit|nVGA_R[1]~3_combout ;
wire \VGA_unit|VGA_sram_data[2][10]~q ;
wire \VGA_unit|VGA_sram_data[1][2]~q ;
wire \VGA_unit|VGA_red~4_combout ;
wire \VGA_unit|VGA_red~5_combout ;
wire \VGA_unit|VGA_unit|nVGA_R[2]~4_combout ;
wire \VGA_unit|VGA_sram_data[1][3]~q ;
wire \VGA_unit|VGA_sram_data[2][11]~q ;
wire \VGA_unit|VGA_red~6_combout ;
wire \VGA_unit|VGA_red~7_combout ;
wire \VGA_unit|VGA_unit|nVGA_R[3]~5_combout ;
wire \VGA_unit|VGA_sram_data[2][12]~q ;
wire \VGA_unit|VGA_sram_data[1][4]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[1][4]~q ;
wire \VGA_unit|VGA_red~8_combout ;
wire \VGA_unit|VGA_red~9_combout ;
wire \VGA_unit|VGA_unit|nVGA_R[4]~6_combout ;
wire \VGA_unit|VGA_sram_data[2][13]~q ;
wire \VGA_unit|VGA_sram_data[1][5]~q ;
wire \VGA_unit|VGA_red~10_combout ;
wire \VGA_unit|VGA_red~11_combout ;
wire \VGA_unit|VGA_unit|nVGA_R[5]~7_combout ;
wire \VGA_unit|always1~12_combout ;
wire \VGA_unit|VGA_sram_data[2][14]~q ;
wire \VGA_unit|VGA_sram_data[1][6]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[1][6]~q ;
wire \VGA_unit|VGA_red~12_combout ;
wire \VGA_unit|VGA_red~13_combout ;
wire \VGA_unit|VGA_unit|nVGA_R[6]~8_combout ;
wire \VGA_unit|VGA_sram_data[1][7]~q ;
wire \VGA_unit|VGA_sram_data[2][15]~q ;
wire \VGA_unit|VGA_red~14_combout ;
wire \VGA_unit|VGA_red~15_combout ;
wire \VGA_unit|VGA_unit|nVGA_R[7]~9_combout ;
wire \VGA_unit|VGA_sram_data[0][8]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][8]~2_combout ;
wire \VGA_unit|VGA_sram_data[0][8]~q ;
wire \VGA_unit|VGA_sram_data[2][0]~q ;
wire \VGA_unit|VGA_green~4_combout ;
wire \VGA_unit|VGA_green~5_combout ;
wire \VGA_unit|VGA_unit|nVGA_G[0]~0_combout ;
wire \VGA_unit|VGA_sram_data[0][9]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][9]~q ;
wire \VGA_unit|VGA_sram_data[2][1]~q ;
wire \VGA_unit|VGA_green~6_combout ;
wire \VGA_unit|VGA_green~7_combout ;
wire \VGA_unit|VGA_unit|nVGA_G[1]~1_combout ;
wire \VGA_unit|VGA_sram_data[0][10]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][10]~q ;
wire \VGA_unit|VGA_sram_data[2][2]~q ;
wire \VGA_unit|VGA_green~8_combout ;
wire \VGA_unit|VGA_green~9_combout ;
wire \VGA_unit|VGA_unit|nVGA_G[2]~2_combout ;
wire \VGA_unit|VGA_sram_data[2][3]~q ;
wire \VGA_unit|VGA_sram_data[0][11]~q ;
wire \VGA_unit|VGA_green~10_combout ;
wire \VGA_unit|VGA_green~11_combout ;
wire \VGA_unit|VGA_unit|nVGA_G[3]~3_combout ;
wire \VGA_unit|VGA_sram_data[2][4]~q ;
wire \VGA_unit|VGA_sram_data[0][12]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][12]~q ;
wire \VGA_unit|VGA_green~12_combout ;
wire \VGA_unit|VGA_green~13_combout ;
wire \VGA_unit|VGA_unit|nVGA_G[4]~4_combout ;
wire \VGA_unit|VGA_sram_data[0][13]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][13]~q ;
wire \VGA_unit|VGA_sram_data[2][5]~q ;
wire \VGA_unit|VGA_green~14_combout ;
wire \VGA_unit|VGA_green~15_combout ;
wire \VGA_unit|VGA_unit|nVGA_G[5]~5_combout ;
wire \VGA_unit|VGA_sram_data[2][6]~q ;
wire \VGA_unit|VGA_sram_data[0][14]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][14]~q ;
wire \VGA_unit|VGA_green~16_combout ;
wire \VGA_unit|VGA_green~17_combout ;
wire \VGA_unit|VGA_unit|nVGA_G[6]~6_combout ;
wire \VGA_unit|VGA_sram_data[2][7]~q ;
wire \VGA_unit|VGA_sram_data[0][15]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][15]~q ;
wire \VGA_unit|VGA_green~18_combout ;
wire \VGA_unit|VGA_green~19_combout ;
wire \VGA_unit|VGA_unit|nVGA_G[7]~7_combout ;
wire \VGA_unit|VGA_sram_data[0][0]~q ;
wire \VGA_unit|VGA_sram_data[1][8]~q ;
wire \VGA_unit|VGA_blue~0_combout ;
wire \VGA_unit|VGA_blue~1_combout ;
wire \VGA_unit|VGA_unit|nVGA_B[0]~0_combout ;
wire \VGA_unit|VGA_sram_data[0][1]~q ;
wire \VGA_unit|VGA_sram_data[1][9]~q ;
wire \VGA_unit|VGA_blue~2_combout ;
wire \VGA_unit|VGA_blue~3_combout ;
wire \VGA_unit|VGA_unit|nVGA_B[1]~1_combout ;
wire \VGA_unit|VGA_sram_data[1][10]~q ;
wire \VGA_unit|VGA_sram_data[0][2]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][2]~q ;
wire \VGA_unit|VGA_blue~4_combout ;
wire \VGA_unit|VGA_blue~5_combout ;
wire \VGA_unit|VGA_unit|nVGA_B[2]~2_combout ;
wire \VGA_unit|VGA_sram_data[1][11]~q ;
wire \VGA_unit|VGA_sram_data[0][3]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][3]~q ;
wire \VGA_unit|VGA_blue~6_combout ;
wire \VGA_unit|VGA_blue~7_combout ;
wire \VGA_unit|VGA_unit|nVGA_B[3]~3_combout ;
wire \VGA_unit|VGA_sram_data[0][4]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][4]~q ;
wire \VGA_unit|VGA_sram_data[1][12]~q ;
wire \VGA_unit|VGA_blue~8_combout ;
wire \VGA_unit|VGA_blue~9_combout ;
wire \VGA_unit|VGA_unit|nVGA_B[4]~4_combout ;
wire \VGA_unit|VGA_sram_data[0][5]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][5]~q ;
wire \VGA_unit|VGA_sram_data[1][13]~q ;
wire \VGA_unit|VGA_blue~10_combout ;
wire \VGA_unit|VGA_blue~11_combout ;
wire \VGA_unit|VGA_unit|nVGA_B[5]~5_combout ;
wire \VGA_unit|VGA_sram_data[0][6]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][6]~q ;
wire \VGA_unit|VGA_sram_data[1][14]~q ;
wire \VGA_unit|VGA_blue~12_combout ;
wire \VGA_unit|VGA_blue~13_combout ;
wire \VGA_unit|VGA_unit|nVGA_B[6]~6_combout ;
wire \VGA_unit|VGA_sram_data[0][7]~q ;
wire \VGA_unit|VGA_sram_data[1][15]~q ;
wire \VGA_unit|VGA_blue~14_combout ;
wire \VGA_unit|VGA_blue~15_combout ;
wire \VGA_unit|VGA_unit|nVGA_B[7]~7_combout ;
wire \SRAM_address[0]~23_combout ;
wire \SRAM_address[0]~24_combout ;
wire \M3_Unit|SRAM_address[1]~feeder_combout ;
wire \SRAM_address[1]~25_combout ;
wire \SRAM_address[1]~26_combout ;
wire \M3_Unit|SRAM_address[2]~feeder_combout ;
wire \SRAM_address[2]~27_combout ;
wire \SRAM_address[2]~28_combout ;
wire \SRAM_address[3]~29_combout ;
wire \M3_Unit|SRAM_address[3]~feeder_combout ;
wire \SRAM_address[3]~30_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[4]~feeder_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[6]~feeder_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[12]~feeder_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[14]~feeder_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[16]~feeder_combout ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \SRAM_unit|SRAM_UB_N_O~0_combout ;
wire \SRAM_unit|SRAM_UB_N_O~q ;
wire \SRAM_unit|SRAM_LB_N_O~0_combout ;
wire \SRAM_unit|SRAM_LB_N_O~q ;
wire \SRAM_unit|SRAM_CE_N_O~feeder_combout ;
wire \SRAM_unit|SRAM_CE_N_O~q ;
wire \SRAM_unit|SRAM_OE_N_O~feeder_combout ;
wire \SRAM_unit|SRAM_OE_N_O~q ;
wire [15:0] \SRAM_unit|SRAM_write_data_buf ;
wire [17:0] \M1_Unit|RGB_OFFSET_COUNTER ;
wire [9:0] \VGA_unit|VGA_unit|H_Cont ;
wire [4:0] \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [17:0] \SRAM_unit|SRAM_ADDRESS_O ;
wire [9:0] \UART_unit|UART_RX|clock_count ;
wire [9:0] \VGA_unit|VGA_unit|V_Cont ;
wire [11:0] \M3_Unit|SRAM_read_counter ;
wire [7:0] \VGA_unit|VGA_red ;
wire [25:0] UART_timer;
wire [6:0] \M3_Unit|element_counter ;
wire [7:0] \M3_Unit|shift_counter ;
wire [63:0] \M3_Unit|mic_data ;
wire [15:0] \PB_unit|clock_1kHz_div_count ;
wire [15:0] \SRAM_unit|SRAM_read_data ;
wire [11:0] \M1_Unit|Column_Counter ;
wire [17:0] \VGA_unit|SRAM_address ;
wire [17:0] \UART_unit|SRAM_address ;
wire [17:0] \M3_Unit|SRAM_address ;
wire [7:0] \VGA_unit|VGA_unit|oVGA_B ;
wire [3:0] \PB_unit|push_button_status ;
wire [7:0] \VGA_unit|VGA_unit|oVGA_G ;
wire [3:0] \PB_unit|push_button_status_buf ;
wire [3:0] \PB_unit|PB_pushed ;
wire [7:0] \VGA_unit|VGA_unit|oVGA_R ;
wire [7:0] \VGA_unit|VGA_green ;
wire [7:0] \VGA_unit|VGA_blue ;
wire [2:0] \UART_unit|UART_RX|data_count ;
wire [15:0] \UART_unit|SRAM_write_data ;
wire [7:0] \UART_unit|UART_RX|RX_data ;
wire [7:0] \UART_unit|UART_RX|data_buffer ;

wire [4:0] \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[0][0]~output (
	.i(\unit0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_0_0),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][0]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[0][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[0][1]~output (
	.i(\unit0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_0_1),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][1]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[0][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[0][2]~output (
	.i(\unit0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_0_2),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][2]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[0][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[0][3]~output (
	.i(\unit0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_0_3),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][3]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[0][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[0][4]~output (
	.i(\unit0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_0_4),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][4]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[0][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[0][5]~output (
	.i(\unit0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_0_5),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][5]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[0][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[0][6]~output (
	.i(!\unit0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_0_6),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][6]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[0][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[1][0]~output (
	.i(\unit1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_1_0),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][0]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[1][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[1][1]~output (
	.i(\unit1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_1_1),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][1]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[1][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[1][2]~output (
	.i(\unit1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_1_2),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][2]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[1][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[1][3]~output (
	.i(\unit1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_1_3),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][3]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[1][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[1][4]~output (
	.i(\unit1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_1_4),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][4]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[1][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[1][5]~output (
	.i(\unit1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_1_5),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][5]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[1][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[1][6]~output (
	.i(!\unit1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_1_6),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][6]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[1][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[2][0]~output (
	.i(\unit2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_2_0),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][0]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[2][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[2][1]~output (
	.i(\unit2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_2_1),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][1]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[2][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[2][2]~output (
	.i(\unit2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_2_2),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][2]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[2][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[2][3]~output (
	.i(\unit2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_2_3),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][3]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[2][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[2][4]~output (
	.i(\unit2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_2_4),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][4]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[2][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[2][5]~output (
	.i(\unit2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_2_5),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][5]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[2][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[2][6]~output (
	.i(!\unit2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_2_6),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][6]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[2][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[3][0]~output (
	.i(\unit3|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_3_0),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][0]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[3][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[3][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_3_1),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][1]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[3][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[3][2]~output (
	.i(\unit3|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_3_2),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][2]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[3][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[3][3]~output (
	.i(\unit3|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_3_3),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][3]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[3][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[3][4]~output (
	.i(\SRAM_address[16]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_3_4),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][4]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[3][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[3][5]~output (
	.i(\unit3|Decoder0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_3_5),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][5]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[3][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[3][6]~output (
	.i(!\SRAM_address[17]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_3_6),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][6]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[3][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[4][0]~output (
	.i(\unit4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_4_0),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][0]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[4][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[4][1]~output (
	.i(\unit4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_4_1),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][1]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[4][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[4][2]~output (
	.i(\unit4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_4_2),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][2]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[4][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[4][3]~output (
	.i(\unit4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_4_3),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][3]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[4][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[4][4]~output (
	.i(\unit4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_4_4),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][4]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[4][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[4][5]~output (
	.i(\unit4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_4_5),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][5]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[4][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[4][6]~output (
	.i(!\unit4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_4_6),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][6]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[4][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[5][0]~output (
	.i(\unit5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_5_0),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][0]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[5][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[5][1]~output (
	.i(\unit5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_5_1),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][1]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[5][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[5][2]~output (
	.i(\unit5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_5_2),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][2]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[5][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[5][3]~output (
	.i(\unit5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_5_3),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][3]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[5][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[5][4]~output (
	.i(\unit5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_5_4),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][4]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[5][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[5][5]~output (
	.i(\unit5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_5_5),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][5]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[5][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[5][6]~output (
	.i(!\unit5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_5_6),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][6]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[5][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[6][0]~output (
	.i(\unit6|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_6_0),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][0]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[6][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[6][1]~output (
	.i(\unit6|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_6_1),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][1]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[6][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[6][2]~output (
	.i(\unit6|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_6_2),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][2]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[6][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[6][3]~output (
	.i(\unit6|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_6_3),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][3]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[6][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[6][4]~output (
	.i(\unit6|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_6_4),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][4]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[6][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[6][5]~output (
	.i(\unit6|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_6_5),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][5]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[6][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[6][6]~output (
	.i(!\unit6|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_6_6),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][6]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[6][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[7][0]~output (
	.i(\unit7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_7_0),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][0]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[7][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[7][1]~output (
	.i(\unit7|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_7_1),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][1]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[7][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[7][2]~output (
	.i(\unit7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_7_2),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][2]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[7][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[7][3]~output (
	.i(\unit7|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_7_3),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][3]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[7][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[7][4]~output (
	.i(\unit7|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_7_4),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][4]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[7][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[7][5]~output (
	.i(\unit7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_7_5),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][5]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[7][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \SEVEN_SEGMENT_N_O[7][6]~output (
	.i(!\unit7|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEVEN_SEGMENT_N_O_7_6),
	.obar());
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][6]~output .bus_hold = "false";
defparam \SEVEN_SEGMENT_N_O[7][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LED_GREEN_O[0]~output (
	.i(\PB_unit|PB_pushed [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_GREEN_O[0]),
	.obar());
// synopsys translate_off
defparam \LED_GREEN_O[0]~output .bus_hold = "false";
defparam \LED_GREEN_O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LED_GREEN_O[1]~output (
	.i(\PB_unit|PB_pushed [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_GREEN_O[1]),
	.obar());
// synopsys translate_off
defparam \LED_GREEN_O[1]~output .bus_hold = "false";
defparam \LED_GREEN_O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LED_GREEN_O[2]~output (
	.i(\PB_unit|PB_pushed [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_GREEN_O[2]),
	.obar());
// synopsys translate_off
defparam \LED_GREEN_O[2]~output .bus_hold = "false";
defparam \LED_GREEN_O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LED_GREEN_O[3]~output (
	.i(\PB_unit|PB_pushed [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_GREEN_O[3]),
	.obar());
// synopsys translate_off
defparam \LED_GREEN_O[3]~output .bus_hold = "false";
defparam \LED_GREEN_O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LED_GREEN_O[4]~output (
	.i(\UART_rx_initialize~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_GREEN_O[4]),
	.obar());
// synopsys translate_off
defparam \LED_GREEN_O[4]~output .bus_hold = "false";
defparam \LED_GREEN_O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LED_GREEN_O[5]~output (
	.i(\UART_unit|UART_RX|Frame_error~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_GREEN_O[5]),
	.obar());
// synopsys translate_off
defparam \LED_GREEN_O[5]~output .bus_hold = "false";
defparam \LED_GREEN_O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LED_GREEN_O[6]~output (
	.i(!\SRAM_we_n~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_GREEN_O[6]),
	.obar());
// synopsys translate_off
defparam \LED_GREEN_O[6]~output .bus_hold = "false";
defparam \LED_GREEN_O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LED_GREEN_O[7]~output (
	.i(\VGA_enable~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_GREEN_O[7]),
	.obar());
// synopsys translate_off
defparam \LED_GREEN_O[7]~output .bus_hold = "false";
defparam \LED_GREEN_O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \LED_GREEN_O[8]~output (
	.i(!\resetn~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_GREEN_O[8]),
	.obar());
// synopsys translate_off
defparam \LED_GREEN_O[8]~output .bus_hold = "false";
defparam \LED_GREEN_O[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLOCK_O~output (
	.i(\VGA_unit|Enable~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLOCK_O),
	.obar());
// synopsys translate_off
defparam \VGA_CLOCK_O~output .bus_hold = "false";
defparam \VGA_CLOCK_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HSYNC_O~output (
	.i(\VGA_unit|VGA_unit|oVGA_H_SYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HSYNC_O),
	.obar());
// synopsys translate_off
defparam \VGA_HSYNC_O~output .bus_hold = "false";
defparam \VGA_HSYNC_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VSYNC_O~output (
	.i(\VGA_unit|VGA_unit|oVGA_V_SYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VSYNC_O),
	.obar());
// synopsys translate_off
defparam \VGA_VSYNC_O~output .bus_hold = "false";
defparam \VGA_VSYNC_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_O~output (
	.i(\VGA_unit|VGA_unit|oVGA_BLANK~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_O),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_O~output .bus_hold = "false";
defparam \VGA_BLANK_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_O~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_O),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_O~output .bus_hold = "false";
defparam \VGA_SYNC_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_RED_O[0]~output (
	.i(\VGA_unit|VGA_unit|oVGA_R [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED_O[0]),
	.obar());
// synopsys translate_off
defparam \VGA_RED_O[0]~output .bus_hold = "false";
defparam \VGA_RED_O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_RED_O[1]~output (
	.i(\VGA_unit|VGA_unit|oVGA_R [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED_O[1]),
	.obar());
// synopsys translate_off
defparam \VGA_RED_O[1]~output .bus_hold = "false";
defparam \VGA_RED_O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_RED_O[2]~output (
	.i(\VGA_unit|VGA_unit|oVGA_R [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED_O[2]),
	.obar());
// synopsys translate_off
defparam \VGA_RED_O[2]~output .bus_hold = "false";
defparam \VGA_RED_O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_RED_O[3]~output (
	.i(\VGA_unit|VGA_unit|oVGA_R [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED_O[3]),
	.obar());
// synopsys translate_off
defparam \VGA_RED_O[3]~output .bus_hold = "false";
defparam \VGA_RED_O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_RED_O[4]~output (
	.i(\VGA_unit|VGA_unit|oVGA_R [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED_O[4]),
	.obar());
// synopsys translate_off
defparam \VGA_RED_O[4]~output .bus_hold = "false";
defparam \VGA_RED_O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_RED_O[5]~output (
	.i(\VGA_unit|VGA_unit|oVGA_R [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED_O[5]),
	.obar());
// synopsys translate_off
defparam \VGA_RED_O[5]~output .bus_hold = "false";
defparam \VGA_RED_O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_RED_O[6]~output (
	.i(\VGA_unit|VGA_unit|oVGA_R [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED_O[6]),
	.obar());
// synopsys translate_off
defparam \VGA_RED_O[6]~output .bus_hold = "false";
defparam \VGA_RED_O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_RED_O[7]~output (
	.i(\VGA_unit|VGA_unit|oVGA_R [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_RED_O[7]),
	.obar());
// synopsys translate_off
defparam \VGA_RED_O[7]~output .bus_hold = "false";
defparam \VGA_RED_O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_GREEN_O[0]~output (
	.i(\VGA_unit|VGA_unit|oVGA_G [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GREEN_O[0]),
	.obar());
// synopsys translate_off
defparam \VGA_GREEN_O[0]~output .bus_hold = "false";
defparam \VGA_GREEN_O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_GREEN_O[1]~output (
	.i(\VGA_unit|VGA_unit|oVGA_G [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GREEN_O[1]),
	.obar());
// synopsys translate_off
defparam \VGA_GREEN_O[1]~output .bus_hold = "false";
defparam \VGA_GREEN_O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_GREEN_O[2]~output (
	.i(\VGA_unit|VGA_unit|oVGA_G [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GREEN_O[2]),
	.obar());
// synopsys translate_off
defparam \VGA_GREEN_O[2]~output .bus_hold = "false";
defparam \VGA_GREEN_O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_GREEN_O[3]~output (
	.i(\VGA_unit|VGA_unit|oVGA_G [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GREEN_O[3]),
	.obar());
// synopsys translate_off
defparam \VGA_GREEN_O[3]~output .bus_hold = "false";
defparam \VGA_GREEN_O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_GREEN_O[4]~output (
	.i(\VGA_unit|VGA_unit|oVGA_G [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GREEN_O[4]),
	.obar());
// synopsys translate_off
defparam \VGA_GREEN_O[4]~output .bus_hold = "false";
defparam \VGA_GREEN_O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_GREEN_O[5]~output (
	.i(\VGA_unit|VGA_unit|oVGA_G [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GREEN_O[5]),
	.obar());
// synopsys translate_off
defparam \VGA_GREEN_O[5]~output .bus_hold = "false";
defparam \VGA_GREEN_O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_GREEN_O[6]~output (
	.i(\VGA_unit|VGA_unit|oVGA_G [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GREEN_O[6]),
	.obar());
// synopsys translate_off
defparam \VGA_GREEN_O[6]~output .bus_hold = "false";
defparam \VGA_GREEN_O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_GREEN_O[7]~output (
	.i(\VGA_unit|VGA_unit|oVGA_G [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_GREEN_O[7]),
	.obar());
// synopsys translate_off
defparam \VGA_GREEN_O[7]~output .bus_hold = "false";
defparam \VGA_GREEN_O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_BLUE_O[0]~output (
	.i(\VGA_unit|VGA_unit|oVGA_B [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLUE_O[0]),
	.obar());
// synopsys translate_off
defparam \VGA_BLUE_O[0]~output .bus_hold = "false";
defparam \VGA_BLUE_O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_BLUE_O[1]~output (
	.i(\VGA_unit|VGA_unit|oVGA_B [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLUE_O[1]),
	.obar());
// synopsys translate_off
defparam \VGA_BLUE_O[1]~output .bus_hold = "false";
defparam \VGA_BLUE_O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_BLUE_O[2]~output (
	.i(\VGA_unit|VGA_unit|oVGA_B [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLUE_O[2]),
	.obar());
// synopsys translate_off
defparam \VGA_BLUE_O[2]~output .bus_hold = "false";
defparam \VGA_BLUE_O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_BLUE_O[3]~output (
	.i(\VGA_unit|VGA_unit|oVGA_B [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLUE_O[3]),
	.obar());
// synopsys translate_off
defparam \VGA_BLUE_O[3]~output .bus_hold = "false";
defparam \VGA_BLUE_O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_BLUE_O[4]~output (
	.i(\VGA_unit|VGA_unit|oVGA_B [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLUE_O[4]),
	.obar());
// synopsys translate_off
defparam \VGA_BLUE_O[4]~output .bus_hold = "false";
defparam \VGA_BLUE_O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_BLUE_O[5]~output (
	.i(\VGA_unit|VGA_unit|oVGA_B [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLUE_O[5]),
	.obar());
// synopsys translate_off
defparam \VGA_BLUE_O[5]~output .bus_hold = "false";
defparam \VGA_BLUE_O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_BLUE_O[6]~output (
	.i(\VGA_unit|VGA_unit|oVGA_B [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLUE_O[6]),
	.obar());
// synopsys translate_off
defparam \VGA_BLUE_O[6]~output .bus_hold = "false";
defparam \VGA_BLUE_O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_BLUE_O[7]~output (
	.i(\VGA_unit|VGA_unit|oVGA_B [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLUE_O[7]),
	.obar());
// synopsys translate_off
defparam \VGA_BLUE_O[7]~output .bus_hold = "false";
defparam \VGA_BLUE_O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SRAM_ADDRESS_O[0]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[0]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SRAM_ADDRESS_O[1]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[1]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SRAM_ADDRESS_O[2]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[2]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_ADDRESS_O[3]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[3]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \SRAM_ADDRESS_O[4]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[4]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SRAM_ADDRESS_O[5]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[5]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SRAM_ADDRESS_O[6]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[6]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SRAM_ADDRESS_O[7]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[7]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_ADDRESS_O[8]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[8]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SRAM_ADDRESS_O[9]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[9]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \SRAM_ADDRESS_O[10]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[10]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SRAM_ADDRESS_O[11]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[11]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SRAM_ADDRESS_O[12]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[12]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_ADDRESS_O[13]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[13]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \SRAM_ADDRESS_O[14]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[14]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \SRAM_ADDRESS_O[15]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[15]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SRAM_ADDRESS_O[16]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[16]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[16]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \SRAM_ADDRESS_O[17]~output (
	.i(\SRAM_unit|SRAM_ADDRESS_O [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[17]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[17]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SRAM_ADDRESS_O[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[18]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[18]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \SRAM_ADDRESS_O[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDRESS_O[19]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDRESS_O[19]~output .bus_hold = "false";
defparam \SRAM_ADDRESS_O[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \SRAM_UB_N_O~output (
	.i(\SRAM_unit|SRAM_UB_N_O~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_UB_N_O),
	.obar());
// synopsys translate_off
defparam \SRAM_UB_N_O~output .bus_hold = "false";
defparam \SRAM_UB_N_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SRAM_LB_N_O~output (
	.i(\SRAM_unit|SRAM_LB_N_O~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_LB_N_O),
	.obar());
// synopsys translate_off
defparam \SRAM_LB_N_O~output .bus_hold = "false";
defparam \SRAM_LB_N_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \SRAM_WE_N_O~output (
	.i(!\SRAM_unit|SRAM_WE_N_O~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_WE_N_O),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_N_O~output .bus_hold = "false";
defparam \SRAM_WE_N_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SRAM_CE_N_O~output (
	.i(!\SRAM_unit|SRAM_CE_N_O~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_CE_N_O),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_N_O~output .bus_hold = "false";
defparam \SRAM_CE_N_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SRAM_OE_N_O~output (
	.i(!\SRAM_unit|SRAM_OE_N_O~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_OE_N_O),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_N_O~output .bus_hold = "false";
defparam \SRAM_OE_N_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \UART_TX_O~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UART_TX_O),
	.obar());
// synopsys translate_off
defparam \UART_TX_O~output .bus_hold = "false";
defparam \UART_TX_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_DATA_IO[0]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [0]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[0]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_DATA_IO[1]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [1]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[1]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SRAM_DATA_IO[2]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [2]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[2]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \SRAM_DATA_IO[3]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [3]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[3]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \SRAM_DATA_IO[4]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [4]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[4]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SRAM_DATA_IO[5]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [5]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[5]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_DATA_IO[6]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [6]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[6]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \SRAM_DATA_IO[7]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [7]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[7]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \SRAM_DATA_IO[8]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [8]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[8]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \SRAM_DATA_IO[9]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [9]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[9]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \SRAM_DATA_IO[10]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [10]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[10]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \SRAM_DATA_IO[11]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [11]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[11]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \SRAM_DATA_IO[12]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [12]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[12]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SRAM_DATA_IO[13]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [13]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[13]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \SRAM_DATA_IO[14]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [14]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[14]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \SRAM_DATA_IO[15]~output (
	.i(\SRAM_unit|SRAM_write_data_buf [15]),
	.oe(\SRAM_unit|SRAM_WE_N_O~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DATA_IO[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_DATA_IO[15]~output .bus_hold = "false";
defparam \SRAM_DATA_IO[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50_I~input (
	.i(CLOCK_50_I),
	.ibar(gnd),
	.o(\CLOCK_50_I~input_o ));
// synopsys translate_off
defparam \CLOCK_50_I~input .bus_hold = "false";
defparam \CLOCK_50_I~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50_I~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50_I~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50_I~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50_I~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50_I~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \UART_RX_I~input (
	.i(UART_RX_I),
	.ibar(gnd),
	.o(\UART_RX_I~input_o ));
// synopsys translate_off
defparam \UART_RX_I~input .bus_hold = "false";
defparam \UART_RX_I~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
cycloneive_lcell_comb \UART_timer[0]~26 (
// Equation(s):
// \UART_timer[0]~26_combout  = UART_timer[0] $ (VCC)
// \UART_timer[0]~27  = CARRY(UART_timer[0])

	.dataa(UART_timer[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_timer[0]~26_combout ),
	.cout(\UART_timer[0]~27 ));
// synopsys translate_off
defparam \UART_timer[0]~26 .lut_mask = 16'h55AA;
defparam \UART_timer[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SWITCH_I[17]~input (
	.i(SWITCH_I[17]),
	.ibar(gnd),
	.o(\SWITCH_I[17]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[17]~input .bus_hold = "false";
defparam \SWITCH_I[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 (
	.areset(\SWITCH_I[17]~input_o ),
	.pfdena(vcc),
	.fbin(\SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50_I~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N24
cycloneive_lcell_comb \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y11_N25
dffeas \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll_lock_sync (
	.clk(\SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N26
cycloneive_lcell_comb \resetn~0 (
// Equation(s):
// \resetn~0_combout  = ((\SWITCH_I[17]~input_o ) # (!\SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll_lock_sync~q )) # (!\SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\SWITCH_I[17]~input_o ),
	.datac(gnd),
	.datad(\SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\resetn~0_combout ),
	.cout());
// synopsys translate_off
defparam \resetn~0 .lut_mask = 16'hDDFF;
defparam \resetn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \resetn~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\resetn~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\resetn~0clkctrl_outclk ));
// synopsys translate_off
defparam \resetn~0clkctrl .clock_type = "global clock";
defparam \resetn~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\top_state.state_bit_1~q  & (((\UART_rx_initialize~q )))) # (!\top_state.state_bit_1~q  & (!\top_state.state_bit_0~q  & ((\UART_rx_initialize~q ) # (!\UART_RX_I~input_o ))))

	.dataa(\UART_RX_I~input_o ),
	.datab(\top_state.state_bit_1~q ),
	.datac(\UART_rx_initialize~q ),
	.datad(\top_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hC0F1;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N19
dffeas UART_rx_initialize(
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_rx_initialize~q ),
	.prn(vcc));
// synopsys translate_off
defparam UART_rx_initialize.is_wysiwyg = "true";
defparam UART_rx_initialize.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[0]~10 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[0]~10_combout  = \UART_unit|UART_RX|clock_count [0] $ (VCC)
// \UART_unit|UART_RX|clock_count[0]~11  = CARRY(\UART_unit|UART_RX|clock_count [0])

	.dataa(\UART_unit|UART_RX|clock_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|clock_count[0]~10_combout ),
	.cout(\UART_unit|UART_RX|clock_count[0]~11 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[0]~10 .lut_mask = 16'h55AA;
defparam \UART_unit|UART_RX|clock_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[2]~17 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[2]~17_combout  = (\UART_unit|UART_RX|clock_count [2] & (\UART_unit|UART_RX|clock_count[1]~16  $ (GND))) # (!\UART_unit|UART_RX|clock_count [2] & (!\UART_unit|UART_RX|clock_count[1]~16  & VCC))
// \UART_unit|UART_RX|clock_count[2]~18  = CARRY((\UART_unit|UART_RX|clock_count [2] & !\UART_unit|UART_RX|clock_count[1]~16 ))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|clock_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[1]~16 ),
	.combout(\UART_unit|UART_RX|clock_count[2]~17_combout ),
	.cout(\UART_unit|UART_RX|clock_count[2]~18 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[2]~17 .lut_mask = 16'hC30C;
defparam \UART_unit|UART_RX|clock_count[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[3]~19 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[3]~19_combout  = (\UART_unit|UART_RX|clock_count [3] & (!\UART_unit|UART_RX|clock_count[2]~18 )) # (!\UART_unit|UART_RX|clock_count [3] & ((\UART_unit|UART_RX|clock_count[2]~18 ) # (GND)))
// \UART_unit|UART_RX|clock_count[3]~20  = CARRY((!\UART_unit|UART_RX|clock_count[2]~18 ) # (!\UART_unit|UART_RX|clock_count [3]))

	.dataa(\UART_unit|UART_RX|clock_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[2]~18 ),
	.combout(\UART_unit|UART_RX|clock_count[3]~19_combout ),
	.cout(\UART_unit|UART_RX|clock_count[3]~20 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[3]~19 .lut_mask = 16'h5A5F;
defparam \UART_unit|UART_RX|clock_count[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y29_N15
dffeas \UART_unit|UART_RX|RX_data_in (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_I~input_o ),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RX_data_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data_in .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RX_data_in .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N20
cycloneive_lcell_comb \UART_unit|UART_RX|RXC_state.state_bit_0~2 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state.state_bit_0~2_combout  = (\UART_unit|UART_RX|RXC_state.state_bit_1~q  & (!\UART_unit|UART_RX|Equal2~2_combout )) # (!\UART_unit|UART_RX|RXC_state.state_bit_1~q  & (((!\UART_unit|UART_RX|always0~2_combout  & 
// !\UART_unit|UART_RX|RX_data_in~q ))))

	.dataa(\UART_unit|UART_RX|Equal2~2_combout ),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.datac(\UART_unit|UART_RX|always0~2_combout ),
	.datad(\UART_unit|UART_RX|RX_data_in~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state.state_bit_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state.state_bit_0~2 .lut_mask = 16'h4447;
defparam \UART_unit|UART_RX|RXC_state.state_bit_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cycloneive_lcell_comb \UART_rx_enable~0 (
// Equation(s):
// \UART_rx_enable~0_combout  = (\top_state.state_bit_1~q  & (((\UART_rx_enable~q )))) # (!\top_state.state_bit_1~q  & ((\top_state.state_bit_0~q  & (\UART_rx_initialize~q )) # (!\top_state.state_bit_0~q  & ((\UART_rx_enable~q )))))

	.dataa(\UART_rx_initialize~q ),
	.datab(\top_state.state_bit_1~q ),
	.datac(\UART_rx_enable~q ),
	.datad(\top_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\UART_rx_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_rx_enable~0 .lut_mask = 16'hE2F0;
defparam \UART_rx_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N5
dffeas UART_rx_enable(
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_rx_enable~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_rx_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam UART_rx_enable.is_wysiwyg = "true";
defparam UART_rx_enable.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N12
cycloneive_lcell_comb \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0 (
// Equation(s):
// \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  = (\UART_unit|UART_SRAM_state.state_bit_1~q  & \UART_unit|UART_SRAM_state.state_bit_0~q )

	.dataa(\UART_unit|UART_SRAM_state.state_bit_1~q ),
	.datab(gnd),
	.datac(\UART_unit|UART_SRAM_state.state_bit_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0 .lut_mask = 16'hA0A0;
defparam \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N28
cycloneive_lcell_comb \UART_unit|UART_SRAM_state.state_bit_2~0 (
// Equation(s):
// \UART_unit|UART_SRAM_state.state_bit_2~0_combout  = (\UART_unit|UART_RX|Empty~q  & (!\UART_unit|UART_SRAM_state.state_bit_1~q  & (\UART_unit|UART_SRAM_state.state_bit_2~q  $ (\UART_unit|UART_SRAM_state.state_bit_0~q )))) # (!\UART_unit|UART_RX|Empty~q  & 
// (\UART_unit|UART_SRAM_state.state_bit_2~q  & ((\UART_unit|UART_SRAM_state.state_bit_1~q ) # (!\UART_unit|UART_SRAM_state.state_bit_0~q ))))

	.dataa(\UART_unit|UART_RX|Empty~q ),
	.datab(\UART_unit|UART_SRAM_state.state_bit_2~q ),
	.datac(\UART_unit|UART_SRAM_state.state_bit_0~q ),
	.datad(\UART_unit|UART_SRAM_state.state_bit_1~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state.state_bit_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state.state_bit_2~0 .lut_mask = 16'h442C;
defparam \UART_unit|UART_SRAM_state.state_bit_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
cycloneive_lcell_comb \UART_unit|UART_SRAM_state.state_bit_2~1 (
// Equation(s):
// \UART_unit|UART_SRAM_state.state_bit_2~1_combout  = (!\UART_rx_initialize~q  & \UART_unit|UART_SRAM_state.state_bit_2~0_combout )

	.dataa(\UART_rx_initialize~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|UART_SRAM_state.state_bit_2~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state.state_bit_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state.state_bit_2~1 .lut_mask = 16'h5500;
defparam \UART_unit|UART_SRAM_state.state_bit_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N17
dffeas \UART_unit|UART_SRAM_state.state_bit_2 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_SRAM_state.state_bit_2~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_SRAM_state.state_bit_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state.state_bit_2 .is_wysiwyg = "true";
defparam \UART_unit|UART_SRAM_state.state_bit_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
cycloneive_lcell_comb \UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE~0 (
// Equation(s):
// \UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE~0_combout  = (!\UART_unit|UART_SRAM_state.state_bit_1~q  & (\UART_unit|UART_SRAM_state.state_bit_0~q  & !\UART_unit|UART_SRAM_state.state_bit_2~q ))

	.dataa(\UART_unit|UART_SRAM_state.state_bit_1~q ),
	.datab(\UART_unit|UART_SRAM_state.state_bit_0~q ),
	.datac(gnd),
	.datad(\UART_unit|UART_SRAM_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE~0 .lut_mask = 16'h0044;
defparam \UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N14
cycloneive_lcell_comb \UART_unit|Add1~0 (
// Equation(s):
// \UART_unit|Add1~0_combout  = \UART_unit|SRAM_address [0] $ (VCC)
// \UART_unit|Add1~1  = CARRY(\UART_unit|SRAM_address [0])

	.dataa(\UART_unit|SRAM_address [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_unit|Add1~0_combout ),
	.cout(\UART_unit|Add1~1 ));
// synopsys translate_off
defparam \UART_unit|Add1~0 .lut_mask = 16'h55AA;
defparam \UART_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N10
cycloneive_lcell_comb \UART_unit|Add1~53 (
// Equation(s):
// \UART_unit|Add1~53_combout  = (!\UART_rx_initialize~q  & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & ((\UART_unit|Add1~0_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_rx_initialize~q ),
	.datac(\UART_unit|Add1~0_combout ),
	.datad(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~53_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~53 .lut_mask = 16'h3100;
defparam \UART_unit|Add1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
cycloneive_lcell_comb \UART_unit|SRAM_address[14]~1 (
// Equation(s):
// \UART_unit|SRAM_address[14]~1_combout  = (\UART_unit|Selector7~2_combout ) # (!\UART_unit|SRAM_address[14]~0_combout )

	.dataa(gnd),
	.datab(\UART_unit|Selector7~2_combout ),
	.datac(\UART_unit|SRAM_address[14]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_unit|SRAM_address[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_address[14]~1 .lut_mask = 16'hCFCF;
defparam \UART_unit|SRAM_address[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N11
dffeas \UART_unit|SRAM_address[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~53_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[0] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N16
cycloneive_lcell_comb \UART_unit|Add1~2 (
// Equation(s):
// \UART_unit|Add1~2_combout  = (\UART_unit|SRAM_address [1] & (!\UART_unit|Add1~1 )) # (!\UART_unit|SRAM_address [1] & ((\UART_unit|Add1~1 ) # (GND)))
// \UART_unit|Add1~3  = CARRY((!\UART_unit|Add1~1 ) # (!\UART_unit|SRAM_address [1]))

	.dataa(\UART_unit|SRAM_address [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~1 ),
	.combout(\UART_unit|Add1~2_combout ),
	.cout(\UART_unit|Add1~3 ));
// synopsys translate_off
defparam \UART_unit|Add1~2 .lut_mask = 16'h5A5F;
defparam \UART_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N2
cycloneive_lcell_comb \UART_unit|Add1~52 (
// Equation(s):
// \UART_unit|Add1~52_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~2_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~q ),
	.datac(\UART_unit|LessThan1~5_combout ),
	.datad(\UART_unit|Add1~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~52_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~52 .lut_mask = 16'h2202;
defparam \UART_unit|Add1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N3
dffeas \UART_unit|SRAM_address[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~52_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[1] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
cycloneive_lcell_comb \UART_unit|Add1~4 (
// Equation(s):
// \UART_unit|Add1~4_combout  = (\UART_unit|SRAM_address [2] & (\UART_unit|Add1~3  $ (GND))) # (!\UART_unit|SRAM_address [2] & (!\UART_unit|Add1~3  & VCC))
// \UART_unit|Add1~5  = CARRY((\UART_unit|SRAM_address [2] & !\UART_unit|Add1~3 ))

	.dataa(gnd),
	.datab(\UART_unit|SRAM_address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~3 ),
	.combout(\UART_unit|Add1~4_combout ),
	.cout(\UART_unit|Add1~5 ));
// synopsys translate_off
defparam \UART_unit|Add1~4 .lut_mask = 16'hC30C;
defparam \UART_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
cycloneive_lcell_comb \UART_unit|Add1~51 (
// Equation(s):
// \UART_unit|Add1~51_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~4_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~q ),
	.datac(\UART_unit|LessThan1~5_combout ),
	.datad(\UART_unit|Add1~4_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~51_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~51 .lut_mask = 16'h2202;
defparam \UART_unit|Add1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N9
dffeas \UART_unit|SRAM_address[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~51_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[2] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N20
cycloneive_lcell_comb \UART_unit|Add1~6 (
// Equation(s):
// \UART_unit|Add1~6_combout  = (\UART_unit|SRAM_address [3] & (!\UART_unit|Add1~5 )) # (!\UART_unit|SRAM_address [3] & ((\UART_unit|Add1~5 ) # (GND)))
// \UART_unit|Add1~7  = CARRY((!\UART_unit|Add1~5 ) # (!\UART_unit|SRAM_address [3]))

	.dataa(\UART_unit|SRAM_address [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~5 ),
	.combout(\UART_unit|Add1~6_combout ),
	.cout(\UART_unit|Add1~7 ));
// synopsys translate_off
defparam \UART_unit|Add1~6 .lut_mask = 16'h5A5F;
defparam \UART_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N6
cycloneive_lcell_comb \UART_unit|Add1~50 (
// Equation(s):
// \UART_unit|Add1~50_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~6_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~q ),
	.datac(\UART_unit|LessThan1~5_combout ),
	.datad(\UART_unit|Add1~6_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~50 .lut_mask = 16'h2202;
defparam \UART_unit|Add1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N7
dffeas \UART_unit|SRAM_address[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~50_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[3] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
cycloneive_lcell_comb \UART_unit|Add1~8 (
// Equation(s):
// \UART_unit|Add1~8_combout  = (\UART_unit|SRAM_address [4] & (\UART_unit|Add1~7  $ (GND))) # (!\UART_unit|SRAM_address [4] & (!\UART_unit|Add1~7  & VCC))
// \UART_unit|Add1~9  = CARRY((\UART_unit|SRAM_address [4] & !\UART_unit|Add1~7 ))

	.dataa(gnd),
	.datab(\UART_unit|SRAM_address [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~7 ),
	.combout(\UART_unit|Add1~8_combout ),
	.cout(\UART_unit|Add1~9 ));
// synopsys translate_off
defparam \UART_unit|Add1~8 .lut_mask = 16'hC30C;
defparam \UART_unit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N0
cycloneive_lcell_comb \UART_unit|Add1~10 (
// Equation(s):
// \UART_unit|Add1~10_combout  = (!\UART_rx_initialize~q  & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & ((\UART_unit|Add1~8_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_rx_initialize~q ),
	.datac(\UART_unit|Add1~8_combout ),
	.datad(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~10 .lut_mask = 16'h3100;
defparam \UART_unit|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N1
dffeas \UART_unit|SRAM_address[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~10_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[4] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N24
cycloneive_lcell_comb \UART_unit|Add1~11 (
// Equation(s):
// \UART_unit|Add1~11_combout  = (\UART_unit|SRAM_address [5] & (!\UART_unit|Add1~9 )) # (!\UART_unit|SRAM_address [5] & ((\UART_unit|Add1~9 ) # (GND)))
// \UART_unit|Add1~12  = CARRY((!\UART_unit|Add1~9 ) # (!\UART_unit|SRAM_address [5]))

	.dataa(gnd),
	.datab(\UART_unit|SRAM_address [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~9 ),
	.combout(\UART_unit|Add1~11_combout ),
	.cout(\UART_unit|Add1~12 ));
// synopsys translate_off
defparam \UART_unit|Add1~11 .lut_mask = 16'h3C3F;
defparam \UART_unit|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N2
cycloneive_lcell_comb \UART_unit|Add1~13 (
// Equation(s):
// \UART_unit|Add1~13_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~11_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~q ),
	.datac(\UART_unit|LessThan1~5_combout ),
	.datad(\UART_unit|Add1~11_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~13 .lut_mask = 16'h2202;
defparam \UART_unit|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N3
dffeas \UART_unit|SRAM_address[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~13_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[5] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N4
cycloneive_lcell_comb \UART_unit|LessThan1~3 (
// Equation(s):
// \UART_unit|LessThan1~3_combout  = (((!\UART_unit|SRAM_address [5]) # (!\UART_unit|SRAM_address [2])) # (!\UART_unit|SRAM_address [4])) # (!\UART_unit|SRAM_address [3])

	.dataa(\UART_unit|SRAM_address [3]),
	.datab(\UART_unit|SRAM_address [4]),
	.datac(\UART_unit|SRAM_address [2]),
	.datad(\UART_unit|SRAM_address [5]),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~3 .lut_mask = 16'h7FFF;
defparam \UART_unit|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N26
cycloneive_lcell_comb \UART_unit|Add1~14 (
// Equation(s):
// \UART_unit|Add1~14_combout  = (\UART_unit|SRAM_address [6] & (\UART_unit|Add1~12  $ (GND))) # (!\UART_unit|SRAM_address [6] & (!\UART_unit|Add1~12  & VCC))
// \UART_unit|Add1~15  = CARRY((\UART_unit|SRAM_address [6] & !\UART_unit|Add1~12 ))

	.dataa(\UART_unit|SRAM_address [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~12 ),
	.combout(\UART_unit|Add1~14_combout ),
	.cout(\UART_unit|Add1~15 ));
// synopsys translate_off
defparam \UART_unit|Add1~14 .lut_mask = 16'hA50A;
defparam \UART_unit|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N24
cycloneive_lcell_comb \UART_unit|Add1~16 (
// Equation(s):
// \UART_unit|Add1~16_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~14_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~q ),
	.datac(\UART_unit|LessThan1~5_combout ),
	.datad(\UART_unit|Add1~14_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~16 .lut_mask = 16'h2202;
defparam \UART_unit|Add1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N25
dffeas \UART_unit|SRAM_address[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~16_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[6] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N28
cycloneive_lcell_comb \UART_unit|Add1~17 (
// Equation(s):
// \UART_unit|Add1~17_combout  = (\UART_unit|SRAM_address [7] & (!\UART_unit|Add1~15 )) # (!\UART_unit|SRAM_address [7] & ((\UART_unit|Add1~15 ) # (GND)))
// \UART_unit|Add1~18  = CARRY((!\UART_unit|Add1~15 ) # (!\UART_unit|SRAM_address [7]))

	.dataa(\UART_unit|SRAM_address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~15 ),
	.combout(\UART_unit|Add1~17_combout ),
	.cout(\UART_unit|Add1~18 ));
// synopsys translate_off
defparam \UART_unit|Add1~17 .lut_mask = 16'h5A5F;
defparam \UART_unit|Add1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N12
cycloneive_lcell_comb \UART_unit|Add1~19 (
// Equation(s):
// \UART_unit|Add1~19_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~17_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~q ),
	.datac(\UART_unit|LessThan1~5_combout ),
	.datad(\UART_unit|Add1~17_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~19 .lut_mask = 16'h2202;
defparam \UART_unit|Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N13
dffeas \UART_unit|SRAM_address[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~19_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[7] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N30
cycloneive_lcell_comb \UART_unit|Add1~20 (
// Equation(s):
// \UART_unit|Add1~20_combout  = (\UART_unit|SRAM_address [8] & (\UART_unit|Add1~18  $ (GND))) # (!\UART_unit|SRAM_address [8] & (!\UART_unit|Add1~18  & VCC))
// \UART_unit|Add1~21  = CARRY((\UART_unit|SRAM_address [8] & !\UART_unit|Add1~18 ))

	.dataa(\UART_unit|SRAM_address [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~18 ),
	.combout(\UART_unit|Add1~20_combout ),
	.cout(\UART_unit|Add1~21 ));
// synopsys translate_off
defparam \UART_unit|Add1~20 .lut_mask = 16'hA50A;
defparam \UART_unit|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N10
cycloneive_lcell_comb \UART_unit|Add1~22 (
// Equation(s):
// \UART_unit|Add1~22_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~20_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~q ),
	.datac(\UART_unit|Add1~20_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~22 .lut_mask = 16'h2022;
defparam \UART_unit|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N11
dffeas \UART_unit|SRAM_address[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~22_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[8] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
cycloneive_lcell_comb \UART_unit|Add1~23 (
// Equation(s):
// \UART_unit|Add1~23_combout  = (\UART_unit|SRAM_address [9] & (!\UART_unit|Add1~21 )) # (!\UART_unit|SRAM_address [9] & ((\UART_unit|Add1~21 ) # (GND)))
// \UART_unit|Add1~24  = CARRY((!\UART_unit|Add1~21 ) # (!\UART_unit|SRAM_address [9]))

	.dataa(\UART_unit|SRAM_address [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~21 ),
	.combout(\UART_unit|Add1~23_combout ),
	.cout(\UART_unit|Add1~24 ));
// synopsys translate_off
defparam \UART_unit|Add1~23 .lut_mask = 16'h5A5F;
defparam \UART_unit|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N12
cycloneive_lcell_comb \UART_unit|Add1~25 (
// Equation(s):
// \UART_unit|Add1~25_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~23_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~q ),
	.datac(\UART_unit|Add1~23_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~25 .lut_mask = 16'h2022;
defparam \UART_unit|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N13
dffeas \UART_unit|SRAM_address[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~25_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[9] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N2
cycloneive_lcell_comb \UART_unit|Add1~26 (
// Equation(s):
// \UART_unit|Add1~26_combout  = (\UART_unit|SRAM_address [10] & (\UART_unit|Add1~24  $ (GND))) # (!\UART_unit|SRAM_address [10] & (!\UART_unit|Add1~24  & VCC))
// \UART_unit|Add1~27  = CARRY((\UART_unit|SRAM_address [10] & !\UART_unit|Add1~24 ))

	.dataa(\UART_unit|SRAM_address [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~24 ),
	.combout(\UART_unit|Add1~26_combout ),
	.cout(\UART_unit|Add1~27 ));
// synopsys translate_off
defparam \UART_unit|Add1~26 .lut_mask = 16'hA50A;
defparam \UART_unit|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
cycloneive_lcell_comb \UART_unit|Add1~28 (
// Equation(s):
// \UART_unit|Add1~28_combout  = (!\UART_rx_initialize~q  & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & ((\UART_unit|Add1~26_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_rx_initialize~q ),
	.datac(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datad(\UART_unit|Add1~26_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~28 .lut_mask = 16'h3010;
defparam \UART_unit|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N27
dffeas \UART_unit|SRAM_address[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~28_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[10] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N4
cycloneive_lcell_comb \UART_unit|Add1~29 (
// Equation(s):
// \UART_unit|Add1~29_combout  = (\UART_unit|SRAM_address [11] & (!\UART_unit|Add1~27 )) # (!\UART_unit|SRAM_address [11] & ((\UART_unit|Add1~27 ) # (GND)))
// \UART_unit|Add1~30  = CARRY((!\UART_unit|Add1~27 ) # (!\UART_unit|SRAM_address [11]))

	.dataa(gnd),
	.datab(\UART_unit|SRAM_address [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~27 ),
	.combout(\UART_unit|Add1~29_combout ),
	.cout(\UART_unit|Add1~30 ));
// synopsys translate_off
defparam \UART_unit|Add1~29 .lut_mask = 16'h3C3F;
defparam \UART_unit|Add1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N26
cycloneive_lcell_comb \UART_unit|Add1~31 (
// Equation(s):
// \UART_unit|Add1~31_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~29_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~q ),
	.datac(\UART_unit|LessThan1~5_combout ),
	.datad(\UART_unit|Add1~29_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~31_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~31 .lut_mask = 16'h2202;
defparam \UART_unit|Add1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N29
dffeas \UART_unit|SRAM_address[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_unit|Add1~31_combout ),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|SRAM_address[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[11] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N6
cycloneive_lcell_comb \UART_unit|Add1~32 (
// Equation(s):
// \UART_unit|Add1~32_combout  = (\UART_unit|SRAM_address [12] & (\UART_unit|Add1~30  $ (GND))) # (!\UART_unit|SRAM_address [12] & (!\UART_unit|Add1~30  & VCC))
// \UART_unit|Add1~33  = CARRY((\UART_unit|SRAM_address [12] & !\UART_unit|Add1~30 ))

	.dataa(\UART_unit|SRAM_address [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~30 ),
	.combout(\UART_unit|Add1~32_combout ),
	.cout(\UART_unit|Add1~33 ));
// synopsys translate_off
defparam \UART_unit|Add1~32 .lut_mask = 16'hA50A;
defparam \UART_unit|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N30
cycloneive_lcell_comb \UART_unit|Add1~34 (
// Equation(s):
// \UART_unit|Add1~34_combout  = (!\UART_rx_initialize~q  & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & ((\UART_unit|Add1~32_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_rx_initialize~q ),
	.datac(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datad(\UART_unit|Add1~32_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~34 .lut_mask = 16'h3010;
defparam \UART_unit|Add1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N31
dffeas \UART_unit|SRAM_address[12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~34_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[12] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
cycloneive_lcell_comb \UART_unit|Add1~35 (
// Equation(s):
// \UART_unit|Add1~35_combout  = (\UART_unit|SRAM_address [13] & (!\UART_unit|Add1~33 )) # (!\UART_unit|SRAM_address [13] & ((\UART_unit|Add1~33 ) # (GND)))
// \UART_unit|Add1~36  = CARRY((!\UART_unit|Add1~33 ) # (!\UART_unit|SRAM_address [13]))

	.dataa(\UART_unit|SRAM_address [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~33 ),
	.combout(\UART_unit|Add1~35_combout ),
	.cout(\UART_unit|Add1~36 ));
// synopsys translate_off
defparam \UART_unit|Add1~35 .lut_mask = 16'h5A5F;
defparam \UART_unit|Add1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N14
cycloneive_lcell_comb \UART_unit|Add1~37 (
// Equation(s):
// \UART_unit|Add1~37_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~35_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~q ),
	.datac(\UART_unit|Add1~35_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~37_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~37 .lut_mask = 16'h2022;
defparam \UART_unit|Add1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N15
dffeas \UART_unit|SRAM_address[13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~37_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[13] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N10
cycloneive_lcell_comb \UART_unit|Add1~38 (
// Equation(s):
// \UART_unit|Add1~38_combout  = (\UART_unit|SRAM_address [14] & (\UART_unit|Add1~36  $ (GND))) # (!\UART_unit|SRAM_address [14] & (!\UART_unit|Add1~36  & VCC))
// \UART_unit|Add1~39  = CARRY((\UART_unit|SRAM_address [14] & !\UART_unit|Add1~36 ))

	.dataa(\UART_unit|SRAM_address [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~36 ),
	.combout(\UART_unit|Add1~38_combout ),
	.cout(\UART_unit|Add1~39 ));
// synopsys translate_off
defparam \UART_unit|Add1~38 .lut_mask = 16'hA50A;
defparam \UART_unit|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N16
cycloneive_lcell_comb \UART_unit|Add1~40 (
// Equation(s):
// \UART_unit|Add1~40_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~38_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~q ),
	.datac(\UART_unit|Add1~38_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~40_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~40 .lut_mask = 16'h2022;
defparam \UART_unit|Add1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N17
dffeas \UART_unit|SRAM_address[14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~40_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[14] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N12
cycloneive_lcell_comb \UART_unit|Add1~41 (
// Equation(s):
// \UART_unit|Add1~41_combout  = (\UART_unit|SRAM_address [15] & (!\UART_unit|Add1~39 )) # (!\UART_unit|SRAM_address [15] & ((\UART_unit|Add1~39 ) # (GND)))
// \UART_unit|Add1~42  = CARRY((!\UART_unit|Add1~39 ) # (!\UART_unit|SRAM_address [15]))

	.dataa(gnd),
	.datab(\UART_unit|SRAM_address [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~39 ),
	.combout(\UART_unit|Add1~41_combout ),
	.cout(\UART_unit|Add1~42 ));
// synopsys translate_off
defparam \UART_unit|Add1~41 .lut_mask = 16'h3C3F;
defparam \UART_unit|Add1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cycloneive_lcell_comb \UART_unit|Add1~43 (
// Equation(s):
// \UART_unit|Add1~43_combout  = (!\UART_rx_initialize~q  & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & ((\UART_unit|Add1~41_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_rx_initialize~q ),
	.datac(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datad(\UART_unit|Add1~41_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~43_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~43 .lut_mask = 16'h3010;
defparam \UART_unit|Add1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N25
dffeas \UART_unit|SRAM_address[15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~43_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[15] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N14
cycloneive_lcell_comb \UART_unit|Add1~44 (
// Equation(s):
// \UART_unit|Add1~44_combout  = (\UART_unit|SRAM_address [16] & (\UART_unit|Add1~42  $ (GND))) # (!\UART_unit|SRAM_address [16] & (!\UART_unit|Add1~42  & VCC))
// \UART_unit|Add1~45  = CARRY((\UART_unit|SRAM_address [16] & !\UART_unit|Add1~42 ))

	.dataa(\UART_unit|SRAM_address [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|Add1~42 ),
	.combout(\UART_unit|Add1~44_combout ),
	.cout(\UART_unit|Add1~45 ));
// synopsys translate_off
defparam \UART_unit|Add1~44 .lut_mask = 16'hA50A;
defparam \UART_unit|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
cycloneive_lcell_comb \UART_unit|Add1~46 (
// Equation(s):
// \UART_unit|Add1~46_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~q  & ((\UART_unit|Add1~44_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|Add1~44_combout ),
	.datad(\UART_rx_initialize~q ),
	.cin(gnd),
	.combout(\UART_unit|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~46 .lut_mask = 16'h00C4;
defparam \UART_unit|Add1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N19
dffeas \UART_unit|SRAM_address[16] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~46_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[16] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N16
cycloneive_lcell_comb \UART_unit|Add1~47 (
// Equation(s):
// \UART_unit|Add1~47_combout  = \UART_unit|Add1~45  $ (\UART_unit|SRAM_address [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_address [17]),
	.cin(\UART_unit|Add1~45 ),
	.combout(\UART_unit|Add1~47_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~47 .lut_mask = 16'h0FF0;
defparam \UART_unit|Add1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N20
cycloneive_lcell_comb \UART_unit|Add1~49 (
// Equation(s):
// \UART_unit|Add1~49_combout  = (!\UART_rx_initialize~q  & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & ((\UART_unit|Add1~47_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_rx_initialize~q ),
	.datac(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datad(\UART_unit|Add1~47_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~49_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~49 .lut_mask = 16'h3010;
defparam \UART_unit|Add1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N21
dffeas \UART_unit|SRAM_address[17] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Add1~49_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_address [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_address[17] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_address[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N22
cycloneive_lcell_comb \UART_unit|LessThan1~0 (
// Equation(s):
// \UART_unit|LessThan1~0_combout  = (((!\UART_unit|SRAM_address [17]) # (!\UART_unit|SRAM_address [14])) # (!\UART_unit|SRAM_address [15])) # (!\UART_unit|SRAM_address [16])

	.dataa(\UART_unit|SRAM_address [16]),
	.datab(\UART_unit|SRAM_address [15]),
	.datac(\UART_unit|SRAM_address [14]),
	.datad(\UART_unit|SRAM_address [17]),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \UART_unit|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
cycloneive_lcell_comb \UART_unit|LessThan1~1 (
// Equation(s):
// \UART_unit|LessThan1~1_combout  = (((!\UART_unit|SRAM_address [13]) # (!\UART_unit|SRAM_address [11])) # (!\UART_unit|SRAM_address [12])) # (!\UART_unit|SRAM_address [10])

	.dataa(\UART_unit|SRAM_address [10]),
	.datab(\UART_unit|SRAM_address [12]),
	.datac(\UART_unit|SRAM_address [11]),
	.datad(\UART_unit|SRAM_address [13]),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~1 .lut_mask = 16'h7FFF;
defparam \UART_unit|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N28
cycloneive_lcell_comb \UART_unit|LessThan1~2 (
// Equation(s):
// \UART_unit|LessThan1~2_combout  = (((!\UART_unit|SRAM_address [9]) # (!\UART_unit|SRAM_address [7])) # (!\UART_unit|SRAM_address [6])) # (!\UART_unit|SRAM_address [8])

	.dataa(\UART_unit|SRAM_address [8]),
	.datab(\UART_unit|SRAM_address [6]),
	.datac(\UART_unit|SRAM_address [7]),
	.datad(\UART_unit|SRAM_address [9]),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~2 .lut_mask = 16'h7FFF;
defparam \UART_unit|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N6
cycloneive_lcell_comb \UART_unit|LessThan1~4 (
// Equation(s):
// \UART_unit|LessThan1~4_combout  = (\UART_unit|LessThan1~3_combout ) # ((\UART_unit|LessThan1~0_combout ) # ((\UART_unit|LessThan1~1_combout ) # (\UART_unit|LessThan1~2_combout )))

	.dataa(\UART_unit|LessThan1~3_combout ),
	.datab(\UART_unit|LessThan1~0_combout ),
	.datac(\UART_unit|LessThan1~1_combout ),
	.datad(\UART_unit|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~4 .lut_mask = 16'hFFFE;
defparam \UART_unit|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N0
cycloneive_lcell_comb \UART_unit|LessThan1~5 (
// Equation(s):
// \UART_unit|LessThan1~5_combout  = (\UART_unit|LessThan1~4_combout ) # ((!\UART_unit|SRAM_address [0]) # (!\UART_unit|SRAM_address [1]))

	.dataa(\UART_unit|LessThan1~4_combout ),
	.datab(\UART_unit|SRAM_address [1]),
	.datac(\UART_unit|SRAM_address [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~5 .lut_mask = 16'hBFBF;
defparam \UART_unit|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
cycloneive_lcell_comb \UART_unit|UART_SRAM_state.state_bit_0~0 (
// Equation(s):
// \UART_unit|UART_SRAM_state.state_bit_0~0_combout  = (\UART_unit|UART_RX|Empty~q  & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout )) # (!\UART_unit|UART_RX|Empty~q  & ((\UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE~0_combout ) # 
// ((\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & \UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_unit|UART_RX|Empty~q ),
	.datac(\UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE~0_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state.state_bit_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state.state_bit_0~0 .lut_mask = 16'hBAB8;
defparam \UART_unit|UART_SRAM_state.state_bit_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N4
cycloneive_lcell_comb \UART_unit|SRAM_write_data[1]~0 (
// Equation(s):
// \UART_unit|SRAM_write_data[1]~0_combout  = (\UART_unit|UART_SRAM_state.state_bit_1~q  & (\UART_unit|UART_RX|Empty~q  & \UART_unit|UART_SRAM_state.state_bit_2~q ))

	.dataa(\UART_unit|UART_SRAM_state.state_bit_1~q ),
	.datab(\UART_unit|UART_RX|Empty~q ),
	.datac(gnd),
	.datad(\UART_unit|UART_SRAM_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[1]~0 .lut_mask = 16'h8800;
defparam \UART_unit|SRAM_write_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
cycloneive_lcell_comb \UART_unit|UART_SRAM_state.state_bit_0~1 (
// Equation(s):
// \UART_unit|UART_SRAM_state.state_bit_0~1_combout  = (!\UART_rx_initialize~q  & ((\UART_unit|UART_SRAM_state.state_bit_0~0_combout ) # ((\UART_unit|SRAM_write_data[1]~0_combout ) # (\UART_unit|Selector7~2_combout ))))

	.dataa(\UART_rx_initialize~q ),
	.datab(\UART_unit|UART_SRAM_state.state_bit_0~0_combout ),
	.datac(\UART_unit|SRAM_write_data[1]~0_combout ),
	.datad(\UART_unit|Selector7~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state.state_bit_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state.state_bit_0~1 .lut_mask = 16'h5554;
defparam \UART_unit|UART_SRAM_state.state_bit_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N21
dffeas \UART_unit|UART_SRAM_state.state_bit_0 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_SRAM_state.state_bit_0~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_SRAM_state.state_bit_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state.state_bit_0 .is_wysiwyg = "true";
defparam \UART_unit|UART_SRAM_state.state_bit_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N24
cycloneive_lcell_comb \UART_unit|Selector7~2 (
// Equation(s):
// \UART_unit|Selector7~2_combout  = (!\UART_unit|UART_SRAM_state.state_bit_1~q  & (\UART_rx_enable~q  & (!\UART_unit|UART_SRAM_state.state_bit_0~q  & !\UART_unit|UART_SRAM_state.state_bit_2~q )))

	.dataa(\UART_unit|UART_SRAM_state.state_bit_1~q ),
	.datab(\UART_rx_enable~q ),
	.datac(\UART_unit|UART_SRAM_state.state_bit_0~q ),
	.datad(\UART_unit|UART_SRAM_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\UART_unit|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector7~2 .lut_mask = 16'h0004;
defparam \UART_unit|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N26
cycloneive_lcell_comb \UART_unit|Selector7~3 (
// Equation(s):
// \UART_unit|Selector7~3_combout  = (\UART_unit|UART_rx_enable~q  & (((\UART_unit|UART_RX|Empty~q ) # (\UART_unit|LessThan1~5_combout )) # (!\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout )))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_unit|UART_RX|Empty~q ),
	.datac(\UART_unit|UART_rx_enable~q ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector7~3 .lut_mask = 16'hF0D0;
defparam \UART_unit|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
cycloneive_lcell_comb \UART_unit|Selector7~4 (
// Equation(s):
// \UART_unit|Selector7~4_combout  = (\UART_unit|Selector7~3_combout ) # ((\UART_unit|Selector7~2_combout  & ((!\UART_unit|UART_SRAM_state.state_bit_0~q ) # (!\UART_unit|UART_SRAM_state.state_bit_1~q ))))

	.dataa(\UART_unit|UART_SRAM_state.state_bit_1~q ),
	.datab(\UART_unit|Selector7~2_combout ),
	.datac(\UART_unit|Selector7~3_combout ),
	.datad(\UART_unit|UART_SRAM_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\UART_unit|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector7~4 .lut_mask = 16'hF4FC;
defparam \UART_unit|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N25
dffeas \UART_unit|UART_rx_enable (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Selector7~4_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_rx_initialize~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_rx_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_rx_enable .is_wysiwyg = "true";
defparam \UART_unit|UART_rx_enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N14
cycloneive_lcell_comb \UART_unit|UART_RX|RXC_state.state_bit_0~0 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state.state_bit_0~0_combout  = (!\UART_unit|UART_RX|RXC_state.state_bit_0~q  & (!\UART_unit|UART_RX|RXC_state.state_bit_1~q  & (!\UART_unit|UART_RX|RX_data_in~q  & \UART_unit|UART_rx_enable~q )))

	.dataa(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.datac(\UART_unit|UART_RX|RX_data_in~q ),
	.datad(\UART_unit|UART_rx_enable~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state.state_bit_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state.state_bit_0~0 .lut_mask = 16'h0100;
defparam \UART_unit|UART_RX|RXC_state.state_bit_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N8
cycloneive_lcell_comb \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout  = (\UART_unit|UART_RX|RXC_state.state_bit_1~q  & !\UART_unit|UART_RX|RXC_state.state_bit_0~q )

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.datac(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0 .lut_mask = 16'h0C0C;
defparam \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N28
cycloneive_lcell_comb \UART_unit|UART_RX|data_count[0]~2 (
// Equation(s):
// \UART_unit|UART_RX|data_count[0]~2_combout  = (!\UART_unit|UART_RX|RXC_state.state_bit_0~0_combout  & (((\UART_unit|UART_RX|Equal1~0_combout ) # (!\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout )) # (!\UART_unit|UART_RX|Equal2~2_combout )))

	.dataa(\UART_unit|UART_RX|Equal2~2_combout ),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_0~0_combout ),
	.datac(\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ),
	.datad(\UART_unit|UART_RX|Equal1~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[0]~2 .lut_mask = 16'h3313;
defparam \UART_unit|UART_RX|data_count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N22
cycloneive_lcell_comb \UART_unit|UART_RX|data_count[0]~3 (
// Equation(s):
// \UART_unit|UART_RX|data_count[0]~3_combout  = (\UART_unit|UART_RX|data_count[0]~2_combout  & (((\UART_unit|UART_RX|RXC_state.state_bit_1~q ) # (!\UART_unit|UART_RX|RXC_state.state_bit_0~q )) # (!\UART_unit|UART_RX|always0~2_combout )))

	.dataa(\UART_unit|UART_RX|always0~2_combout ),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.datac(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.datad(\UART_unit|UART_RX|data_count[0]~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_count[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[0]~3 .lut_mask = 16'hDF00;
defparam \UART_unit|UART_RX|data_count[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N4
cycloneive_lcell_comb \UART_unit|UART_RX|data_count[0]~6 (
// Equation(s):
// \UART_unit|UART_RX|data_count[0]~6_combout  = (\UART_unit|UART_RX|data_count[0]~3_combout  & (((\UART_unit|UART_RX|data_count [0])))) # (!\UART_unit|UART_RX|data_count[0]~3_combout  & (\UART_unit|UART_RX|RXC_state.state_bit_1~q  & 
// (!\UART_unit|UART_RX|data_count [0] & !\UART_unit|UART_RX|RXC_state.state_bit_0~q )))

	.dataa(\UART_unit|UART_RX|data_count[0]~3_combout ),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.datac(\UART_unit|UART_RX|data_count [0]),
	.datad(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_count[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[0]~6 .lut_mask = 16'hA0A4;
defparam \UART_unit|UART_RX|data_count[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N5
dffeas \UART_unit|UART_RX|data_count[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|data_count[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[0] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N18
cycloneive_lcell_comb \UART_unit|UART_RX|data_count[1]~5 (
// Equation(s):
// \UART_unit|UART_RX|data_count[1]~5_combout  = (\UART_unit|UART_RX|data_count[0]~3_combout  & (((\UART_unit|UART_RX|data_count [1])))) # (!\UART_unit|UART_RX|data_count[0]~3_combout  & (\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout  & 
// (\UART_unit|UART_RX|data_count [0] $ (\UART_unit|UART_RX|data_count [1]))))

	.dataa(\UART_unit|UART_RX|data_count[0]~3_combout ),
	.datab(\UART_unit|UART_RX|data_count [0]),
	.datac(\UART_unit|UART_RX|data_count [1]),
	.datad(\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_count[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[1]~5 .lut_mask = 16'hB4A0;
defparam \UART_unit|UART_RX|data_count[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N19
dffeas \UART_unit|UART_RX|data_count[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|data_count[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[1] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N26
cycloneive_lcell_comb \UART_unit|UART_RX|Add1~0 (
// Equation(s):
// \UART_unit|UART_RX|Add1~0_combout  = \UART_unit|UART_RX|data_count [2] $ (((\UART_unit|UART_RX|data_count [1] & \UART_unit|UART_RX|data_count [0])))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|data_count [1]),
	.datac(\UART_unit|UART_RX|data_count [0]),
	.datad(\UART_unit|UART_RX|data_count [2]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Add1~0 .lut_mask = 16'h3FC0;
defparam \UART_unit|UART_RX|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N24
cycloneive_lcell_comb \UART_unit|UART_RX|data_count[2]~4 (
// Equation(s):
// \UART_unit|UART_RX|data_count[2]~4_combout  = (\UART_unit|UART_RX|data_count[0]~3_combout  & (((\UART_unit|UART_RX|data_count [2])))) # (!\UART_unit|UART_RX|data_count[0]~3_combout  & (\UART_unit|UART_RX|Add1~0_combout  & 
// (\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout )))

	.dataa(\UART_unit|UART_RX|Add1~0_combout ),
	.datab(\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ),
	.datac(\UART_unit|UART_RX|data_count [2]),
	.datad(\UART_unit|UART_RX|data_count[0]~3_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_count[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[2]~4 .lut_mask = 16'hF088;
defparam \UART_unit|UART_RX|data_count[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N25
dffeas \UART_unit|UART_RX|data_count[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|data_count[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[2] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N6
cycloneive_lcell_comb \UART_unit|UART_RX|Equal1~0 (
// Equation(s):
// \UART_unit|UART_RX|Equal1~0_combout  = (\UART_unit|UART_RX|data_count [1] & (\UART_unit|UART_RX|data_count [0] & \UART_unit|UART_RX|data_count [2]))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|data_count [1]),
	.datac(\UART_unit|UART_RX|data_count [0]),
	.datad(\UART_unit|UART_RX|data_count [2]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Equal1~0 .lut_mask = 16'hC000;
defparam \UART_unit|UART_RX|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N10
cycloneive_lcell_comb \UART_unit|UART_RX|RXC_state.state_bit_0~1 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state.state_bit_0~1_combout  = (\UART_unit|UART_RX|RXC_state.state_bit_0~0_combout ) # ((\UART_unit|UART_RX|Equal2~2_combout  & (\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout  & \UART_unit|UART_RX|Equal1~0_combout )))

	.dataa(\UART_unit|UART_RX|Equal2~2_combout ),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_0~0_combout ),
	.datac(\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ),
	.datad(\UART_unit|UART_RX|Equal1~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state.state_bit_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state.state_bit_0~1 .lut_mask = 16'hECCC;
defparam \UART_unit|UART_RX|RXC_state.state_bit_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N2
cycloneive_lcell_comb \UART_unit|UART_RX|RXC_state.state_bit_0~3 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state.state_bit_0~3_combout  = (\UART_unit|UART_RX|RXC_state.state_bit_0~1_combout ) # ((\UART_unit|UART_RX|RXC_state.state_bit_0~2_combout  & \UART_unit|UART_RX|RXC_state.state_bit_0~q ))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_0~2_combout ),
	.datac(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.datad(\UART_unit|UART_RX|RXC_state.state_bit_0~1_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state.state_bit_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state.state_bit_0~3 .lut_mask = 16'hFFC0;
defparam \UART_unit|UART_RX|RXC_state.state_bit_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N3
dffeas \UART_unit|UART_RX|RXC_state.state_bit_0 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|RXC_state.state_bit_0~3_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state.state_bit_0 .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RXC_state.state_bit_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N30
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[9]~13 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[9]~13_combout  = (!\UART_unit|UART_RX|RXC_state.state_bit_1~q  & ((\UART_unit|UART_RX|RX_data_in~q ) # ((!\UART_unit|UART_RX|RXC_state.state_bit_0~q  & !\UART_unit|UART_rx_enable~q ))))

	.dataa(\UART_unit|UART_RX|RX_data_in~q ),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.datac(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.datad(\UART_unit|UART_rx_enable~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|clock_count[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[9]~13 .lut_mask = 16'h2223;
defparam \UART_unit|UART_RX|clock_count[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N16
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[9]~14 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[9]~14_combout  = (!\UART_unit|UART_RX|clock_count[9]~13_combout  & (((!\UART_unit|UART_RX|RXC_state.state_bit_0~q ) # (!\UART_unit|UART_RX|RXC_state.state_bit_1~q )) # (!\UART_unit|UART_RX|Equal2~2_combout )))

	.dataa(\UART_unit|UART_RX|Equal2~2_combout ),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.datac(\UART_unit|UART_RX|clock_count[9]~13_combout ),
	.datad(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[9]~14 .lut_mask = 16'h070F;
defparam \UART_unit|UART_RX|clock_count[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N13
dffeas \UART_unit|UART_RX|clock_count[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|clock_count[3]~19_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|clock_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[3] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|clock_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[4]~21 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[4]~21_combout  = (\UART_unit|UART_RX|clock_count [4] & (\UART_unit|UART_RX|clock_count[3]~20  $ (GND))) # (!\UART_unit|UART_RX|clock_count [4] & (!\UART_unit|UART_RX|clock_count[3]~20  & VCC))
// \UART_unit|UART_RX|clock_count[4]~22  = CARRY((\UART_unit|UART_RX|clock_count [4] & !\UART_unit|UART_RX|clock_count[3]~20 ))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|clock_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[3]~20 ),
	.combout(\UART_unit|UART_RX|clock_count[4]~21_combout ),
	.cout(\UART_unit|UART_RX|clock_count[4]~22 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[4]~21 .lut_mask = 16'hC30C;
defparam \UART_unit|UART_RX|clock_count[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N15
dffeas \UART_unit|UART_RX|clock_count[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|clock_count[4]~21_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|clock_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[4] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|clock_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[5]~23 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[5]~23_combout  = (\UART_unit|UART_RX|clock_count [5] & (!\UART_unit|UART_RX|clock_count[4]~22 )) # (!\UART_unit|UART_RX|clock_count [5] & ((\UART_unit|UART_RX|clock_count[4]~22 ) # (GND)))
// \UART_unit|UART_RX|clock_count[5]~24  = CARRY((!\UART_unit|UART_RX|clock_count[4]~22 ) # (!\UART_unit|UART_RX|clock_count [5]))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|clock_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[4]~22 ),
	.combout(\UART_unit|UART_RX|clock_count[5]~23_combout ),
	.cout(\UART_unit|UART_RX|clock_count[5]~24 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[5]~23 .lut_mask = 16'h3C3F;
defparam \UART_unit|UART_RX|clock_count[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N17
dffeas \UART_unit|UART_RX|clock_count[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|clock_count[5]~23_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|clock_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[5] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|clock_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[6]~25 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[6]~25_combout  = (\UART_unit|UART_RX|clock_count [6] & (\UART_unit|UART_RX|clock_count[5]~24  $ (GND))) # (!\UART_unit|UART_RX|clock_count [6] & (!\UART_unit|UART_RX|clock_count[5]~24  & VCC))
// \UART_unit|UART_RX|clock_count[6]~26  = CARRY((\UART_unit|UART_RX|clock_count [6] & !\UART_unit|UART_RX|clock_count[5]~24 ))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|clock_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[5]~24 ),
	.combout(\UART_unit|UART_RX|clock_count[6]~25_combout ),
	.cout(\UART_unit|UART_RX|clock_count[6]~26 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[6]~25 .lut_mask = 16'hC30C;
defparam \UART_unit|UART_RX|clock_count[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N19
dffeas \UART_unit|UART_RX|clock_count[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|clock_count[6]~25_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|clock_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[6] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|clock_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[7]~27 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[7]~27_combout  = (\UART_unit|UART_RX|clock_count [7] & (!\UART_unit|UART_RX|clock_count[6]~26 )) # (!\UART_unit|UART_RX|clock_count [7] & ((\UART_unit|UART_RX|clock_count[6]~26 ) # (GND)))
// \UART_unit|UART_RX|clock_count[7]~28  = CARRY((!\UART_unit|UART_RX|clock_count[6]~26 ) # (!\UART_unit|UART_RX|clock_count [7]))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|clock_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[6]~26 ),
	.combout(\UART_unit|UART_RX|clock_count[7]~27_combout ),
	.cout(\UART_unit|UART_RX|clock_count[7]~28 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[7]~27 .lut_mask = 16'h3C3F;
defparam \UART_unit|UART_RX|clock_count[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N21
dffeas \UART_unit|UART_RX|clock_count[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|clock_count[7]~27_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|clock_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[7] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|clock_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[8]~29 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[8]~29_combout  = (\UART_unit|UART_RX|clock_count [8] & (\UART_unit|UART_RX|clock_count[7]~28  $ (GND))) # (!\UART_unit|UART_RX|clock_count [8] & (!\UART_unit|UART_RX|clock_count[7]~28  & VCC))
// \UART_unit|UART_RX|clock_count[8]~30  = CARRY((\UART_unit|UART_RX|clock_count [8] & !\UART_unit|UART_RX|clock_count[7]~28 ))

	.dataa(\UART_unit|UART_RX|clock_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[7]~28 ),
	.combout(\UART_unit|UART_RX|clock_count[8]~29_combout ),
	.cout(\UART_unit|UART_RX|clock_count[8]~30 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[8]~29 .lut_mask = 16'hA50A;
defparam \UART_unit|UART_RX|clock_count[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N23
dffeas \UART_unit|UART_RX|clock_count[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|clock_count[8]~29_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|clock_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[8] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|clock_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
cycloneive_lcell_comb \UART_unit|UART_RX|always0~1 (
// Equation(s):
// \UART_unit|UART_RX|always0~1_combout  = (!\UART_unit|UART_RX|clock_count [8] & \UART_unit|UART_RX|clock_count [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_unit|UART_RX|clock_count [8]),
	.datad(\UART_unit|UART_RX|clock_count [6]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|always0~1 .lut_mask = 16'h0F00;
defparam \UART_unit|UART_RX|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
cycloneive_lcell_comb \UART_unit|UART_RX|Equal2~0 (
// Equation(s):
// \UART_unit|UART_RX|Equal2~0_combout  = (!\UART_unit|UART_RX|clock_count [3] & (\UART_unit|UART_RX|clock_count [7] & (\UART_unit|UART_RX|clock_count [4] & \UART_unit|UART_RX|clock_count [0])))

	.dataa(\UART_unit|UART_RX|clock_count [3]),
	.datab(\UART_unit|UART_RX|clock_count [7]),
	.datac(\UART_unit|UART_RX|clock_count [4]),
	.datad(\UART_unit|UART_RX|clock_count [0]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Equal2~0 .lut_mask = 16'h4000;
defparam \UART_unit|UART_RX|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cycloneive_lcell_comb \UART_unit|UART_RX|always0~0 (
// Equation(s):
// \UART_unit|UART_RX|always0~0_combout  = (!\UART_unit|UART_RX|RX_data_in~q  & (\UART_unit|UART_RX|clock_count [2] & (\UART_unit|UART_RX|clock_count [1] & !\UART_unit|UART_RX|clock_count [5])))

	.dataa(\UART_unit|UART_RX|RX_data_in~q ),
	.datab(\UART_unit|UART_RX|clock_count [2]),
	.datac(\UART_unit|UART_RX|clock_count [1]),
	.datad(\UART_unit|UART_RX|clock_count [5]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|always0~0 .lut_mask = 16'h0040;
defparam \UART_unit|UART_RX|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[9]~31 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[9]~31_combout  = \UART_unit|UART_RX|clock_count[8]~30  $ (\UART_unit|UART_RX|clock_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|clock_count [9]),
	.cin(\UART_unit|UART_RX|clock_count[8]~30 ),
	.combout(\UART_unit|UART_RX|clock_count[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[9]~31 .lut_mask = 16'h0FF0;
defparam \UART_unit|UART_RX|clock_count[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N25
dffeas \UART_unit|UART_RX|clock_count[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|clock_count[9]~31_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|clock_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[9] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|clock_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N30
cycloneive_lcell_comb \UART_unit|UART_RX|always0~2 (
// Equation(s):
// \UART_unit|UART_RX|always0~2_combout  = (\UART_unit|UART_RX|always0~1_combout  & (\UART_unit|UART_RX|Equal2~0_combout  & (\UART_unit|UART_RX|always0~0_combout  & !\UART_unit|UART_RX|clock_count [9])))

	.dataa(\UART_unit|UART_RX|always0~1_combout ),
	.datab(\UART_unit|UART_RX|Equal2~0_combout ),
	.datac(\UART_unit|UART_RX|always0~0_combout ),
	.datad(\UART_unit|UART_RX|clock_count [9]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|always0~2 .lut_mask = 16'h0080;
defparam \UART_unit|UART_RX|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cycloneive_lcell_comb \UART_unit|UART_RX|RXC_state.state_bit_1~0 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state.state_bit_1~0_combout  = (\UART_unit|UART_RX|RXC_state.state_bit_1~q  & (((!\UART_unit|UART_RX|RXC_state.state_bit_0~q )) # (!\UART_unit|UART_RX|Equal2~2_combout ))) # (!\UART_unit|UART_RX|RXC_state.state_bit_1~q  & 
// (((\UART_unit|UART_RX|always0~2_combout  & \UART_unit|UART_RX|RXC_state.state_bit_0~q ))))

	.dataa(\UART_unit|UART_RX|Equal2~2_combout ),
	.datab(\UART_unit|UART_RX|always0~2_combout ),
	.datac(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.datad(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state.state_bit_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state.state_bit_1~0 .lut_mask = 16'h5CF0;
defparam \UART_unit|UART_RX|RXC_state.state_bit_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N25
dffeas \UART_unit|UART_RX|RXC_state.state_bit_1 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|RXC_state.state_bit_1~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state.state_bit_1 .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RXC_state.state_bit_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[9]~12 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[9]~12_combout  = (\UART_unit|UART_RX|RXC_state.state_bit_1~q  & (\UART_unit|UART_RX|Equal2~2_combout  & ((!\UART_unit|UART_RX|RXC_state.state_bit_0~q )))) # (!\UART_unit|UART_RX|RXC_state.state_bit_1~q  & 
// (((\UART_unit|UART_RX|always0~2_combout ) # (!\UART_unit|UART_RX|RXC_state.state_bit_0~q ))))

	.dataa(\UART_unit|UART_RX|Equal2~2_combout ),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.datac(\UART_unit|UART_RX|always0~2_combout ),
	.datad(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[9]~12 .lut_mask = 16'h30BB;
defparam \UART_unit|UART_RX|clock_count[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N7
dffeas \UART_unit|UART_RX|clock_count[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|clock_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|clock_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[0] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|clock_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cycloneive_lcell_comb \UART_unit|UART_RX|clock_count[1]~15 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[1]~15_combout  = (\UART_unit|UART_RX|clock_count [1] & (!\UART_unit|UART_RX|clock_count[0]~11 )) # (!\UART_unit|UART_RX|clock_count [1] & ((\UART_unit|UART_RX|clock_count[0]~11 ) # (GND)))
// \UART_unit|UART_RX|clock_count[1]~16  = CARRY((!\UART_unit|UART_RX|clock_count[0]~11 ) # (!\UART_unit|UART_RX|clock_count [1]))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|clock_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[0]~11 ),
	.combout(\UART_unit|UART_RX|clock_count[1]~15_combout ),
	.cout(\UART_unit|UART_RX|clock_count[1]~16 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[1]~15 .lut_mask = 16'h3C3F;
defparam \UART_unit|UART_RX|clock_count[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N9
dffeas \UART_unit|UART_RX|clock_count[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|clock_count[1]~15_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|clock_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[1] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|clock_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N11
dffeas \UART_unit|UART_RX|clock_count[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|clock_count[2]~17_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|clock_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[2] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|clock_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cycloneive_lcell_comb \UART_unit|UART_RX|Equal2~1 (
// Equation(s):
// \UART_unit|UART_RX|Equal2~1_combout  = (!\UART_unit|UART_RX|clock_count [2] & (!\UART_unit|UART_RX|clock_count [6] & (!\UART_unit|UART_RX|clock_count [1] & \UART_unit|UART_RX|clock_count [5])))

	.dataa(\UART_unit|UART_RX|clock_count [2]),
	.datab(\UART_unit|UART_RX|clock_count [6]),
	.datac(\UART_unit|UART_RX|clock_count [1]),
	.datad(\UART_unit|UART_RX|clock_count [5]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Equal2~1 .lut_mask = 16'h0100;
defparam \UART_unit|UART_RX|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cycloneive_lcell_comb \UART_unit|UART_RX|Equal2~2 (
// Equation(s):
// \UART_unit|UART_RX|Equal2~2_combout  = (\UART_unit|UART_RX|Equal2~1_combout  & (\UART_unit|UART_RX|Equal2~0_combout  & (\UART_unit|UART_RX|clock_count [8] & !\UART_unit|UART_RX|clock_count [9])))

	.dataa(\UART_unit|UART_RX|Equal2~1_combout ),
	.datab(\UART_unit|UART_RX|Equal2~0_combout ),
	.datac(\UART_unit|UART_RX|clock_count [8]),
	.datad(\UART_unit|UART_RX|clock_count [9]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Equal2~2 .lut_mask = 16'h0080;
defparam \UART_unit|UART_RX|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cycloneive_lcell_comb \UART_unit|UART_RX|Empty~0 (
// Equation(s):
// \UART_unit|UART_RX|Empty~0_combout  = (\UART_unit|UART_RX|Equal2~2_combout  & (\UART_unit|UART_RX|RXC_state.state_bit_1~q  & (\UART_unit|UART_RX|RX_data_in~q  & \UART_unit|UART_RX|RXC_state.state_bit_0~q )))

	.dataa(\UART_unit|UART_RX|Equal2~2_combout ),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.datac(\UART_unit|UART_RX|RX_data_in~q ),
	.datad(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Empty~0 .lut_mask = 16'h8000;
defparam \UART_unit|UART_RX|Empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
cycloneive_lcell_comb \UART_unit|Selector26~0 (
// Equation(s):
// \UART_unit|Selector26~0_combout  = (\UART_unit|UART_RX|Empty~q  & ((\UART_unit|UART_SRAM_state.state_bit_0~q  & ((\UART_unit|UART_SRAM_state.state_bit_1~q ) # (!\UART_unit|UART_SRAM_state.state_bit_2~q ))) # (!\UART_unit|UART_SRAM_state.state_bit_0~q  & 
// ((\UART_unit|UART_SRAM_state.state_bit_2~q )))))

	.dataa(\UART_unit|UART_SRAM_state.state_bit_1~q ),
	.datab(\UART_unit|UART_RX|Empty~q ),
	.datac(\UART_unit|UART_SRAM_state.state_bit_0~q ),
	.datad(\UART_unit|UART_SRAM_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\UART_unit|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector26~0 .lut_mask = 16'h8CC0;
defparam \UART_unit|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
cycloneive_lcell_comb \UART_unit|Selector26~1 (
// Equation(s):
// \UART_unit|Selector26~1_combout  = (\UART_unit|Selector26~0_combout  & ((\UART_unit|UART_rx_unload_data~q ) # (\UART_unit|UART_SRAM_state.state_bit_1~q  $ (!\UART_unit|UART_SRAM_state.state_bit_2~q )))) # (!\UART_unit|Selector26~0_combout  & 
// (\UART_unit|UART_rx_unload_data~q  & (\UART_unit|UART_SRAM_state.state_bit_1~q  $ (!\UART_unit|UART_SRAM_state.state_bit_2~q ))))

	.dataa(\UART_unit|UART_SRAM_state.state_bit_1~q ),
	.datab(\UART_unit|Selector26~0_combout ),
	.datac(\UART_unit|UART_rx_unload_data~q ),
	.datad(\UART_unit|UART_SRAM_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\UART_unit|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector26~1 .lut_mask = 16'hE8D4;
defparam \UART_unit|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N19
dffeas \UART_unit|UART_rx_unload_data (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_rx_initialize~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_rx_unload_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_rx_unload_data .is_wysiwyg = "true";
defparam \UART_unit|UART_rx_unload_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N22
cycloneive_lcell_comb \UART_unit|UART_RX|Empty~1 (
// Equation(s):
// \UART_unit|UART_RX|Empty~1_combout  = (\UART_unit|UART_RX|Empty~0_combout ) # ((\UART_unit|UART_RX|Empty~q  & !\UART_unit|UART_rx_unload_data~q ))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|Empty~0_combout ),
	.datac(\UART_unit|UART_RX|Empty~q ),
	.datad(\UART_unit|UART_rx_unload_data~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Empty~1 .lut_mask = 16'hCCFC;
defparam \UART_unit|UART_RX|Empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N23
dffeas \UART_unit|UART_RX|Empty (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Empty~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|Empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|Empty .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|Empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N26
cycloneive_lcell_comb \UART_unit|UART_SRAM_state.state_bit_1~0 (
// Equation(s):
// \UART_unit|UART_SRAM_state.state_bit_1~0_combout  = (\UART_unit|UART_RX|Empty~q  & (\UART_unit|UART_SRAM_state.state_bit_1~q  & ((\UART_unit|UART_SRAM_state.state_bit_2~q ) # (\UART_unit|UART_SRAM_state.state_bit_0~q )))) # (!\UART_unit|UART_RX|Empty~q  & 
// (\UART_unit|UART_SRAM_state.state_bit_2~q  & ((\UART_unit|UART_SRAM_state.state_bit_1~q ) # (!\UART_unit|UART_SRAM_state.state_bit_0~q ))))

	.dataa(\UART_unit|UART_RX|Empty~q ),
	.datab(\UART_unit|UART_SRAM_state.state_bit_2~q ),
	.datac(\UART_unit|UART_SRAM_state.state_bit_0~q ),
	.datad(\UART_unit|UART_SRAM_state.state_bit_1~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state.state_bit_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state.state_bit_1~0 .lut_mask = 16'hEC04;
defparam \UART_unit|UART_SRAM_state.state_bit_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N10
cycloneive_lcell_comb \UART_unit|UART_SRAM_state.state_bit_1~1 (
// Equation(s):
// \UART_unit|UART_SRAM_state.state_bit_1~1_combout  = (!\UART_rx_initialize~q  & \UART_unit|UART_SRAM_state.state_bit_1~0_combout )

	.dataa(\UART_rx_initialize~q ),
	.datab(gnd),
	.datac(\UART_unit|UART_SRAM_state.state_bit_1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state.state_bit_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state.state_bit_1~1 .lut_mask = 16'h5050;
defparam \UART_unit|UART_SRAM_state.state_bit_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N11
dffeas \UART_unit|UART_SRAM_state.state_bit_1 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_SRAM_state.state_bit_1~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_SRAM_state.state_bit_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state.state_bit_1 .is_wysiwyg = "true";
defparam \UART_unit|UART_SRAM_state.state_bit_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N30
cycloneive_lcell_comb \UART_unit|SRAM_address[14]~0 (
// Equation(s):
// \UART_unit|SRAM_address[14]~0_combout  = (!\UART_rx_initialize~q  & (((\UART_unit|UART_RX|Empty~q ) # (!\UART_unit|UART_SRAM_state.state_bit_0~q )) # (!\UART_unit|UART_SRAM_state.state_bit_1~q )))

	.dataa(\UART_unit|UART_SRAM_state.state_bit_1~q ),
	.datab(\UART_unit|UART_RX|Empty~q ),
	.datac(\UART_rx_initialize~q ),
	.datad(\UART_unit|UART_SRAM_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_address[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_address[14]~0 .lut_mask = 16'h0D0F;
defparam \UART_unit|SRAM_address[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N16
cycloneive_lcell_comb \UART_unit|SRAM_we_n~0 (
// Equation(s):
// \UART_unit|SRAM_we_n~0_combout  = (\UART_unit|SRAM_address[14]~0_combout  & ((\UART_unit|SRAM_we_n~q ) # ((!\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & \UART_unit|SRAM_write_data[1]~0_combout ))))

	.dataa(\UART_unit|SRAM_address[14]~0_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|SRAM_we_n~q ),
	.datad(\UART_unit|SRAM_write_data[1]~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_we_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_we_n~0 .lut_mask = 16'hA2A0;
defparam \UART_unit|SRAM_we_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N17
dffeas \UART_unit|SRAM_we_n (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_we_n~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_we_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_we_n .is_wysiwyg = "true";
defparam \UART_unit|SRAM_we_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cycloneive_lcell_comb \SRAM_address[3]~0 (
// Equation(s):
// \SRAM_address[3]~0_combout  = (\top_state.state_bit_0~q  & !\top_state.state_bit_1~q )

	.dataa(gnd),
	.datab(\top_state.state_bit_0~q ),
	.datac(\top_state.state_bit_1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_address[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[3]~0 .lut_mask = 16'h0C0C;
defparam \SRAM_address[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cycloneive_lcell_comb \top_state.state_bit_0~4 (
// Equation(s):
// \top_state.state_bit_0~4_combout  = (!\top_state.state_bit_0~q  & (!\top_state.state_bit_1~q  & !\UART_RX_I~input_o ))

	.dataa(gnd),
	.datab(\top_state.state_bit_0~q ),
	.datac(\top_state.state_bit_1~q ),
	.datad(\UART_RX_I~input_o ),
	.cin(gnd),
	.combout(\top_state.state_bit_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \top_state.state_bit_0~4 .lut_mask = 16'h0003;
defparam \top_state.state_bit_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
cycloneive_lcell_comb \UART_timer[23]~28 (
// Equation(s):
// \UART_timer[23]~28_combout  = (\SRAM_address[3]~0_combout  & ((\UART_unit|SRAM_we_n~q ) # ((\Equal0~8_combout )))) # (!\SRAM_address[3]~0_combout  & (((\top_state.state_bit_0~4_combout ))))

	.dataa(\UART_unit|SRAM_we_n~q ),
	.datab(\SRAM_address[3]~0_combout ),
	.datac(\Equal0~8_combout ),
	.datad(\top_state.state_bit_0~4_combout ),
	.cin(gnd),
	.combout(\UART_timer[23]~28_combout ),
	.cout());
// synopsys translate_off
defparam \UART_timer[23]~28 .lut_mask = 16'hFBC8;
defparam \UART_timer[23]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N7
dffeas \UART_timer[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[0]~26_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[0] .is_wysiwyg = "true";
defparam \UART_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cycloneive_lcell_comb \UART_timer[1]~29 (
// Equation(s):
// \UART_timer[1]~29_combout  = (UART_timer[1] & (!\UART_timer[0]~27 )) # (!UART_timer[1] & ((\UART_timer[0]~27 ) # (GND)))
// \UART_timer[1]~30  = CARRY((!\UART_timer[0]~27 ) # (!UART_timer[1]))

	.dataa(gnd),
	.datab(UART_timer[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[0]~27 ),
	.combout(\UART_timer[1]~29_combout ),
	.cout(\UART_timer[1]~30 ));
// synopsys translate_off
defparam \UART_timer[1]~29 .lut_mask = 16'h3C3F;
defparam \UART_timer[1]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y21_N9
dffeas \UART_timer[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[1]~29_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[1] .is_wysiwyg = "true";
defparam \UART_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cycloneive_lcell_comb \UART_timer[2]~31 (
// Equation(s):
// \UART_timer[2]~31_combout  = (UART_timer[2] & (\UART_timer[1]~30  $ (GND))) # (!UART_timer[2] & (!\UART_timer[1]~30  & VCC))
// \UART_timer[2]~32  = CARRY((UART_timer[2] & !\UART_timer[1]~30 ))

	.dataa(UART_timer[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[1]~30 ),
	.combout(\UART_timer[2]~31_combout ),
	.cout(\UART_timer[2]~32 ));
// synopsys translate_off
defparam \UART_timer[2]~31 .lut_mask = 16'hA50A;
defparam \UART_timer[2]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y21_N11
dffeas \UART_timer[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[2]~31_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[2] .is_wysiwyg = "true";
defparam \UART_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneive_lcell_comb \UART_timer[3]~33 (
// Equation(s):
// \UART_timer[3]~33_combout  = (UART_timer[3] & (!\UART_timer[2]~32 )) # (!UART_timer[3] & ((\UART_timer[2]~32 ) # (GND)))
// \UART_timer[3]~34  = CARRY((!\UART_timer[2]~32 ) # (!UART_timer[3]))

	.dataa(UART_timer[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[2]~32 ),
	.combout(\UART_timer[3]~33_combout ),
	.cout(\UART_timer[3]~34 ));
// synopsys translate_off
defparam \UART_timer[3]~33 .lut_mask = 16'h5A5F;
defparam \UART_timer[3]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y21_N13
dffeas \UART_timer[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[3]~33_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[3] .is_wysiwyg = "true";
defparam \UART_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
cycloneive_lcell_comb \UART_timer[4]~35 (
// Equation(s):
// \UART_timer[4]~35_combout  = (UART_timer[4] & (\UART_timer[3]~34  $ (GND))) # (!UART_timer[4] & (!\UART_timer[3]~34  & VCC))
// \UART_timer[4]~36  = CARRY((UART_timer[4] & !\UART_timer[3]~34 ))

	.dataa(gnd),
	.datab(UART_timer[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[3]~34 ),
	.combout(\UART_timer[4]~35_combout ),
	.cout(\UART_timer[4]~36 ));
// synopsys translate_off
defparam \UART_timer[4]~35 .lut_mask = 16'hC30C;
defparam \UART_timer[4]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y21_N15
dffeas \UART_timer[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[4] .is_wysiwyg = "true";
defparam \UART_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cycloneive_lcell_comb \UART_timer[5]~37 (
// Equation(s):
// \UART_timer[5]~37_combout  = (UART_timer[5] & (!\UART_timer[4]~36 )) # (!UART_timer[5] & ((\UART_timer[4]~36 ) # (GND)))
// \UART_timer[5]~38  = CARRY((!\UART_timer[4]~36 ) # (!UART_timer[5]))

	.dataa(gnd),
	.datab(UART_timer[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[4]~36 ),
	.combout(\UART_timer[5]~37_combout ),
	.cout(\UART_timer[5]~38 ));
// synopsys translate_off
defparam \UART_timer[5]~37 .lut_mask = 16'h3C3F;
defparam \UART_timer[5]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y21_N17
dffeas \UART_timer[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[5]~37_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[5] .is_wysiwyg = "true";
defparam \UART_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cycloneive_lcell_comb \UART_timer[6]~39 (
// Equation(s):
// \UART_timer[6]~39_combout  = (UART_timer[6] & (\UART_timer[5]~38  $ (GND))) # (!UART_timer[6] & (!\UART_timer[5]~38  & VCC))
// \UART_timer[6]~40  = CARRY((UART_timer[6] & !\UART_timer[5]~38 ))

	.dataa(gnd),
	.datab(UART_timer[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[5]~38 ),
	.combout(\UART_timer[6]~39_combout ),
	.cout(\UART_timer[6]~40 ));
// synopsys translate_off
defparam \UART_timer[6]~39 .lut_mask = 16'hC30C;
defparam \UART_timer[6]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y21_N19
dffeas \UART_timer[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[6]~39_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[6] .is_wysiwyg = "true";
defparam \UART_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cycloneive_lcell_comb \UART_timer[7]~41 (
// Equation(s):
// \UART_timer[7]~41_combout  = (UART_timer[7] & (!\UART_timer[6]~40 )) # (!UART_timer[7] & ((\UART_timer[6]~40 ) # (GND)))
// \UART_timer[7]~42  = CARRY((!\UART_timer[6]~40 ) # (!UART_timer[7]))

	.dataa(gnd),
	.datab(UART_timer[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[6]~40 ),
	.combout(\UART_timer[7]~41_combout ),
	.cout(\UART_timer[7]~42 ));
// synopsys translate_off
defparam \UART_timer[7]~41 .lut_mask = 16'h3C3F;
defparam \UART_timer[7]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y21_N21
dffeas \UART_timer[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[7]~41_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[7] .is_wysiwyg = "true";
defparam \UART_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N2
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (UART_timer[5] & (UART_timer[6] & (UART_timer[4] & !UART_timer[7])))

	.dataa(UART_timer[5]),
	.datab(UART_timer[6]),
	.datac(UART_timer[4]),
	.datad(UART_timer[7]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0080;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (UART_timer[0] & (UART_timer[2] & (UART_timer[1] & UART_timer[3])))

	.dataa(UART_timer[0]),
	.datab(UART_timer[2]),
	.datac(UART_timer[1]),
	.datad(UART_timer[3]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
cycloneive_lcell_comb \UART_timer[8]~43 (
// Equation(s):
// \UART_timer[8]~43_combout  = (UART_timer[8] & (\UART_timer[7]~42  $ (GND))) # (!UART_timer[8] & (!\UART_timer[7]~42  & VCC))
// \UART_timer[8]~44  = CARRY((UART_timer[8] & !\UART_timer[7]~42 ))

	.dataa(UART_timer[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[7]~42 ),
	.combout(\UART_timer[8]~43_combout ),
	.cout(\UART_timer[8]~44 ));
// synopsys translate_off
defparam \UART_timer[8]~43 .lut_mask = 16'hA50A;
defparam \UART_timer[8]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y21_N23
dffeas \UART_timer[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[8]~43_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[8] .is_wysiwyg = "true";
defparam \UART_timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
cycloneive_lcell_comb \UART_timer[9]~45 (
// Equation(s):
// \UART_timer[9]~45_combout  = (UART_timer[9] & (!\UART_timer[8]~44 )) # (!UART_timer[9] & ((\UART_timer[8]~44 ) # (GND)))
// \UART_timer[9]~46  = CARRY((!\UART_timer[8]~44 ) # (!UART_timer[9]))

	.dataa(gnd),
	.datab(UART_timer[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[8]~44 ),
	.combout(\UART_timer[9]~45_combout ),
	.cout(\UART_timer[9]~46 ));
// synopsys translate_off
defparam \UART_timer[9]~45 .lut_mask = 16'h3C3F;
defparam \UART_timer[9]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y21_N25
dffeas \UART_timer[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[9]~45_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[9] .is_wysiwyg = "true";
defparam \UART_timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cycloneive_lcell_comb \UART_timer[10]~47 (
// Equation(s):
// \UART_timer[10]~47_combout  = (UART_timer[10] & (\UART_timer[9]~46  $ (GND))) # (!UART_timer[10] & (!\UART_timer[9]~46  & VCC))
// \UART_timer[10]~48  = CARRY((UART_timer[10] & !\UART_timer[9]~46 ))

	.dataa(UART_timer[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[9]~46 ),
	.combout(\UART_timer[10]~47_combout ),
	.cout(\UART_timer[10]~48 ));
// synopsys translate_off
defparam \UART_timer[10]~47 .lut_mask = 16'hA50A;
defparam \UART_timer[10]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y21_N27
dffeas \UART_timer[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[10]~47_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[10] .is_wysiwyg = "true";
defparam \UART_timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
cycloneive_lcell_comb \UART_timer[11]~49 (
// Equation(s):
// \UART_timer[11]~49_combout  = (UART_timer[11] & (!\UART_timer[10]~48 )) # (!UART_timer[11] & ((\UART_timer[10]~48 ) # (GND)))
// \UART_timer[11]~50  = CARRY((!\UART_timer[10]~48 ) # (!UART_timer[11]))

	.dataa(gnd),
	.datab(UART_timer[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[10]~48 ),
	.combout(\UART_timer[11]~49_combout ),
	.cout(\UART_timer[11]~50 ));
// synopsys translate_off
defparam \UART_timer[11]~49 .lut_mask = 16'h3C3F;
defparam \UART_timer[11]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y21_N29
dffeas \UART_timer[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[11]~49_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[11] .is_wysiwyg = "true";
defparam \UART_timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
cycloneive_lcell_comb \UART_timer[12]~51 (
// Equation(s):
// \UART_timer[12]~51_combout  = (UART_timer[12] & (\UART_timer[11]~50  $ (GND))) # (!UART_timer[12] & (!\UART_timer[11]~50  & VCC))
// \UART_timer[12]~52  = CARRY((UART_timer[12] & !\UART_timer[11]~50 ))

	.dataa(UART_timer[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[11]~50 ),
	.combout(\UART_timer[12]~51_combout ),
	.cout(\UART_timer[12]~52 ));
// synopsys translate_off
defparam \UART_timer[12]~51 .lut_mask = 16'hA50A;
defparam \UART_timer[12]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y21_N31
dffeas \UART_timer[12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[12]~51_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[12] .is_wysiwyg = "true";
defparam \UART_timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cycloneive_lcell_comb \UART_timer[13]~53 (
// Equation(s):
// \UART_timer[13]~53_combout  = (UART_timer[13] & (!\UART_timer[12]~52 )) # (!UART_timer[13] & ((\UART_timer[12]~52 ) # (GND)))
// \UART_timer[13]~54  = CARRY((!\UART_timer[12]~52 ) # (!UART_timer[13]))

	.dataa(gnd),
	.datab(UART_timer[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[12]~52 ),
	.combout(\UART_timer[13]~53_combout ),
	.cout(\UART_timer[13]~54 ));
// synopsys translate_off
defparam \UART_timer[13]~53 .lut_mask = 16'h3C3F;
defparam \UART_timer[13]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N1
dffeas \UART_timer[13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[13]~53_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[13] .is_wysiwyg = "true";
defparam \UART_timer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cycloneive_lcell_comb \UART_timer[14]~55 (
// Equation(s):
// \UART_timer[14]~55_combout  = (UART_timer[14] & (\UART_timer[13]~54  $ (GND))) # (!UART_timer[14] & (!\UART_timer[13]~54  & VCC))
// \UART_timer[14]~56  = CARRY((UART_timer[14] & !\UART_timer[13]~54 ))

	.dataa(gnd),
	.datab(UART_timer[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[13]~54 ),
	.combout(\UART_timer[14]~55_combout ),
	.cout(\UART_timer[14]~56 ));
// synopsys translate_off
defparam \UART_timer[14]~55 .lut_mask = 16'hC30C;
defparam \UART_timer[14]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N3
dffeas \UART_timer[14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[14]~55_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[14] .is_wysiwyg = "true";
defparam \UART_timer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cycloneive_lcell_comb \UART_timer[15]~57 (
// Equation(s):
// \UART_timer[15]~57_combout  = (UART_timer[15] & (!\UART_timer[14]~56 )) # (!UART_timer[15] & ((\UART_timer[14]~56 ) # (GND)))
// \UART_timer[15]~58  = CARRY((!\UART_timer[14]~56 ) # (!UART_timer[15]))

	.dataa(gnd),
	.datab(UART_timer[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[14]~56 ),
	.combout(\UART_timer[15]~57_combout ),
	.cout(\UART_timer[15]~58 ));
// synopsys translate_off
defparam \UART_timer[15]~57 .lut_mask = 16'h3C3F;
defparam \UART_timer[15]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N5
dffeas \UART_timer[15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[15]~57_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[15] .is_wysiwyg = "true";
defparam \UART_timer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (UART_timer[12] & (UART_timer[13] & (UART_timer[15] & UART_timer[14])))

	.dataa(UART_timer[12]),
	.datab(UART_timer[13]),
	.datac(UART_timer[15]),
	.datad(UART_timer[14]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h8000;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N4
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!UART_timer[8] & (!UART_timer[9] & (!UART_timer[10] & !UART_timer[11])))

	.dataa(UART_timer[8]),
	.datab(UART_timer[9]),
	.datac(UART_timer[10]),
	.datad(UART_timer[11]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~1_combout  & (\Equal0~0_combout  & (\Equal0~3_combout  & \Equal0~2_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneive_lcell_comb \UART_timer[16]~59 (
// Equation(s):
// \UART_timer[16]~59_combout  = (UART_timer[16] & (\UART_timer[15]~58  $ (GND))) # (!UART_timer[16] & (!\UART_timer[15]~58  & VCC))
// \UART_timer[16]~60  = CARRY((UART_timer[16] & !\UART_timer[15]~58 ))

	.dataa(UART_timer[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[15]~58 ),
	.combout(\UART_timer[16]~59_combout ),
	.cout(\UART_timer[16]~60 ));
// synopsys translate_off
defparam \UART_timer[16]~59 .lut_mask = 16'hA50A;
defparam \UART_timer[16]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N7
dffeas \UART_timer[16] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[16]~59_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[16] .is_wysiwyg = "true";
defparam \UART_timer[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneive_lcell_comb \UART_timer[17]~61 (
// Equation(s):
// \UART_timer[17]~61_combout  = (UART_timer[17] & (!\UART_timer[16]~60 )) # (!UART_timer[17] & ((\UART_timer[16]~60 ) # (GND)))
// \UART_timer[17]~62  = CARRY((!\UART_timer[16]~60 ) # (!UART_timer[17]))

	.dataa(gnd),
	.datab(UART_timer[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[16]~60 ),
	.combout(\UART_timer[17]~61_combout ),
	.cout(\UART_timer[17]~62 ));
// synopsys translate_off
defparam \UART_timer[17]~61 .lut_mask = 16'h3C3F;
defparam \UART_timer[17]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N9
dffeas \UART_timer[17] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[17]~61_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[17] .is_wysiwyg = "true";
defparam \UART_timer[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cycloneive_lcell_comb \UART_timer[18]~63 (
// Equation(s):
// \UART_timer[18]~63_combout  = (UART_timer[18] & (\UART_timer[17]~62  $ (GND))) # (!UART_timer[18] & (!\UART_timer[17]~62  & VCC))
// \UART_timer[18]~64  = CARRY((UART_timer[18] & !\UART_timer[17]~62 ))

	.dataa(UART_timer[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[17]~62 ),
	.combout(\UART_timer[18]~63_combout ),
	.cout(\UART_timer[18]~64 ));
// synopsys translate_off
defparam \UART_timer[18]~63 .lut_mask = 16'hA50A;
defparam \UART_timer[18]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N11
dffeas \UART_timer[18] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[18]~63_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[18] .is_wysiwyg = "true";
defparam \UART_timer[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneive_lcell_comb \UART_timer[19]~65 (
// Equation(s):
// \UART_timer[19]~65_combout  = (UART_timer[19] & (!\UART_timer[18]~64 )) # (!UART_timer[19] & ((\UART_timer[18]~64 ) # (GND)))
// \UART_timer[19]~66  = CARRY((!\UART_timer[18]~64 ) # (!UART_timer[19]))

	.dataa(UART_timer[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[18]~64 ),
	.combout(\UART_timer[19]~65_combout ),
	.cout(\UART_timer[19]~66 ));
// synopsys translate_off
defparam \UART_timer[19]~65 .lut_mask = 16'h5A5F;
defparam \UART_timer[19]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N13
dffeas \UART_timer[19] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[19]~65_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[19] .is_wysiwyg = "true";
defparam \UART_timer[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cycloneive_lcell_comb \UART_timer[20]~67 (
// Equation(s):
// \UART_timer[20]~67_combout  = (UART_timer[20] & (\UART_timer[19]~66  $ (GND))) # (!UART_timer[20] & (!\UART_timer[19]~66  & VCC))
// \UART_timer[20]~68  = CARRY((UART_timer[20] & !\UART_timer[19]~66 ))

	.dataa(gnd),
	.datab(UART_timer[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[19]~66 ),
	.combout(\UART_timer[20]~67_combout ),
	.cout(\UART_timer[20]~68 ));
// synopsys translate_off
defparam \UART_timer[20]~67 .lut_mask = 16'hC30C;
defparam \UART_timer[20]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N15
dffeas \UART_timer[20] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[20]~67_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[20] .is_wysiwyg = "true";
defparam \UART_timer[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
cycloneive_lcell_comb \UART_timer[21]~69 (
// Equation(s):
// \UART_timer[21]~69_combout  = (UART_timer[21] & (!\UART_timer[20]~68 )) # (!UART_timer[21] & ((\UART_timer[20]~68 ) # (GND)))
// \UART_timer[21]~70  = CARRY((!\UART_timer[20]~68 ) # (!UART_timer[21]))

	.dataa(gnd),
	.datab(UART_timer[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[20]~68 ),
	.combout(\UART_timer[21]~69_combout ),
	.cout(\UART_timer[21]~70 ));
// synopsys translate_off
defparam \UART_timer[21]~69 .lut_mask = 16'h3C3F;
defparam \UART_timer[21]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N17
dffeas \UART_timer[21] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[21]~69_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[21] .is_wysiwyg = "true";
defparam \UART_timer[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneive_lcell_comb \UART_timer[22]~71 (
// Equation(s):
// \UART_timer[22]~71_combout  = (UART_timer[22] & (\UART_timer[21]~70  $ (GND))) # (!UART_timer[22] & (!\UART_timer[21]~70  & VCC))
// \UART_timer[22]~72  = CARRY((UART_timer[22] & !\UART_timer[21]~70 ))

	.dataa(gnd),
	.datab(UART_timer[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[21]~70 ),
	.combout(\UART_timer[22]~71_combout ),
	.cout(\UART_timer[22]~72 ));
// synopsys translate_off
defparam \UART_timer[22]~71 .lut_mask = 16'hC30C;
defparam \UART_timer[22]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N19
dffeas \UART_timer[22] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[22]~71_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[22] .is_wysiwyg = "true";
defparam \UART_timer[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
cycloneive_lcell_comb \UART_timer[23]~73 (
// Equation(s):
// \UART_timer[23]~73_combout  = (UART_timer[23] & (!\UART_timer[22]~72 )) # (!UART_timer[23] & ((\UART_timer[22]~72 ) # (GND)))
// \UART_timer[23]~74  = CARRY((!\UART_timer[22]~72 ) # (!UART_timer[23]))

	.dataa(gnd),
	.datab(UART_timer[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[22]~72 ),
	.combout(\UART_timer[23]~73_combout ),
	.cout(\UART_timer[23]~74 ));
// synopsys translate_off
defparam \UART_timer[23]~73 .lut_mask = 16'h3C3F;
defparam \UART_timer[23]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N21
dffeas \UART_timer[23] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[23]~73_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[23] .is_wysiwyg = "true";
defparam \UART_timer[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneive_lcell_comb \UART_timer[24]~75 (
// Equation(s):
// \UART_timer[24]~75_combout  = (UART_timer[24] & (\UART_timer[23]~74  $ (GND))) # (!UART_timer[24] & (!\UART_timer[23]~74  & VCC))
// \UART_timer[24]~76  = CARRY((UART_timer[24] & !\UART_timer[23]~74 ))

	.dataa(UART_timer[24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_timer[23]~74 ),
	.combout(\UART_timer[24]~75_combout ),
	.cout(\UART_timer[24]~76 ));
// synopsys translate_off
defparam \UART_timer[24]~75 .lut_mask = 16'hA50A;
defparam \UART_timer[24]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N23
dffeas \UART_timer[24] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[24]~75_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[24]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[24] .is_wysiwyg = "true";
defparam \UART_timer[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneive_lcell_comb \UART_timer[25]~77 (
// Equation(s):
// \UART_timer[25]~77_combout  = \UART_timer[24]~76  $ (UART_timer[25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(UART_timer[25]),
	.cin(\UART_timer[24]~76 ),
	.combout(\UART_timer[25]~77_combout ),
	.cout());
// synopsys translate_off
defparam \UART_timer[25]~77 .lut_mask = 16'h0FF0;
defparam \UART_timer[25]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y20_N25
dffeas \UART_timer[25] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_timer[25]~77_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART_timer[23]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(UART_timer[25]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_timer[25] .is_wysiwyg = "true";
defparam \UART_timer[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (!UART_timer[24] & UART_timer[25])

	.dataa(gnd),
	.datab(gnd),
	.datac(UART_timer[24]),
	.datad(UART_timer[25]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h0F00;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (UART_timer[22] & (UART_timer[21] & (UART_timer[20] & UART_timer[23])))

	.dataa(UART_timer[22]),
	.datab(UART_timer[21]),
	.datac(UART_timer[20]),
	.datad(UART_timer[23]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h8000;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!UART_timer[16] & (!UART_timer[18] & (UART_timer[17] & UART_timer[19])))

	.dataa(UART_timer[16]),
	.datab(UART_timer[18]),
	.datac(UART_timer[17]),
	.datad(UART_timer[19]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h1000;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (\Equal0~4_combout  & (\Equal0~7_combout  & (\Equal0~6_combout  & \Equal0~5_combout )))

	.dataa(\Equal0~4_combout ),
	.datab(\Equal0~7_combout ),
	.datac(\Equal0~6_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h8000;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N14
cycloneive_lcell_comb \top_state.state_bit_1~8 (
// Equation(s):
// \top_state.state_bit_1~8_combout  = (\top_state.state_bit_1~q ) # ((\Equal0~8_combout  & \top_state.state_bit_0~q ))

	.dataa(gnd),
	.datab(\Equal0~8_combout ),
	.datac(\top_state.state_bit_1~q ),
	.datad(\top_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\top_state.state_bit_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \top_state.state_bit_1~8 .lut_mask = 16'hFCF0;
defparam \top_state.state_bit_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N15
dffeas \top_state.state_bit_1 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\top_state.state_bit_1~8_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_state.state_bit_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top_state.state_bit_1 .is_wysiwyg = "true";
defparam \top_state.state_bit_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cycloneive_lcell_comb \top_state.state_bit_0~5 (
// Equation(s):
// \top_state.state_bit_0~5_combout  = (!\top_state.state_bit_1~q  & ((\top_state.state_bit_0~q  & ((!\Equal0~8_combout ))) # (!\top_state.state_bit_0~q  & (!\UART_RX_I~input_o ))))

	.dataa(\UART_RX_I~input_o ),
	.datab(\top_state.state_bit_1~q ),
	.datac(\top_state.state_bit_0~q ),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\top_state.state_bit_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \top_state.state_bit_0~5 .lut_mask = 16'h0131;
defparam \top_state.state_bit_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N29
dffeas \top_state.state_bit_0 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\top_state.state_bit_0~5_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_state.state_bit_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top_state.state_bit_0 .is_wysiwyg = "true";
defparam \top_state.state_bit_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cycloneive_lcell_comb \UART_unit|UART_RX|Selector19~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector19~0_combout  = (\UART_unit|UART_RX|RXC_state.state_bit_1~q  & (\UART_unit|UART_RX|RX_data_in~q  & !\UART_unit|UART_RX|RXC_state.state_bit_0~q ))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.datac(\UART_unit|UART_RX|RX_data_in~q ),
	.datad(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector19~0 .lut_mask = 16'h00C0;
defparam \UART_unit|UART_RX|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cycloneive_lcell_comb \UART_unit|UART_RX|data_buffer[6]~0 (
// Equation(s):
// \UART_unit|UART_RX|data_buffer[6]~0_combout  = (\UART_unit|UART_RX|RXC_state.state_bit_1~q  & (\UART_unit|UART_RX|Equal2~2_combout  & ((!\UART_unit|UART_RX|RXC_state.state_bit_0~q )))) # (!\UART_unit|UART_RX|RXC_state.state_bit_1~q  & 
// (((\UART_unit|UART_RX|always0~2_combout  & \UART_unit|UART_RX|RXC_state.state_bit_0~q ))))

	.dataa(\UART_unit|UART_RX|Equal2~2_combout ),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.datac(\UART_unit|UART_RX|always0~2_combout ),
	.datad(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_buffer[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_buffer[6]~0 .lut_mask = 16'h3088;
defparam \UART_unit|UART_RX|data_buffer[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N29
dffeas \UART_unit|UART_RX|data_buffer[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_buffer[7] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
cycloneive_lcell_comb \UART_unit|UART_RX|Selector20~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector20~0_combout  = (!\UART_unit|UART_RX|RXC_state.state_bit_0~q  & (\UART_unit|UART_RX|data_buffer [7] & \UART_unit|UART_RX|RXC_state.state_bit_1~q ))

	.dataa(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.datab(\UART_unit|UART_RX|data_buffer [7]),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector20~0 .lut_mask = 16'h4400;
defparam \UART_unit|UART_RX|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N27
dffeas \UART_unit|UART_RX|data_buffer[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_buffer[6] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cycloneive_lcell_comb \UART_unit|UART_RX|Selector21~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector21~0_combout  = (\UART_unit|UART_RX|RXC_state.state_bit_1~q  & (\UART_unit|UART_RX|data_buffer [6] & !\UART_unit|UART_RX|RXC_state.state_bit_0~q ))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.datac(\UART_unit|UART_RX|data_buffer [6]),
	.datad(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector21~0 .lut_mask = 16'h00C0;
defparam \UART_unit|UART_RX|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N9
dffeas \UART_unit|UART_RX|data_buffer[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_buffer[5] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cycloneive_lcell_comb \UART_unit|UART_RX|Selector22~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector22~0_combout  = (\UART_unit|UART_RX|RXC_state.state_bit_1~q  & (\UART_unit|UART_RX|data_buffer [5] & !\UART_unit|UART_RX|RXC_state.state_bit_0~q ))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.datac(\UART_unit|UART_RX|data_buffer [5]),
	.datad(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector22~0 .lut_mask = 16'h00C0;
defparam \UART_unit|UART_RX|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N15
dffeas \UART_unit|UART_RX|data_buffer[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_buffer[4] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cycloneive_lcell_comb \UART_unit|UART_RX|Selector23~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector23~0_combout  = (\UART_unit|UART_RX|RXC_state.state_bit_1~q  & (\UART_unit|UART_RX|data_buffer [4] & !\UART_unit|UART_RX|RXC_state.state_bit_0~q ))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.datac(\UART_unit|UART_RX|data_buffer [4]),
	.datad(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector23~0 .lut_mask = 16'h00C0;
defparam \UART_unit|UART_RX|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N5
dffeas \UART_unit|UART_RX|data_buffer[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_buffer[3] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cycloneive_lcell_comb \UART_unit|UART_RX|Selector24~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector24~0_combout  = (\UART_unit|UART_RX|RXC_state.state_bit_1~q  & (\UART_unit|UART_RX|data_buffer [3] & !\UART_unit|UART_RX|RXC_state.state_bit_0~q ))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.datac(\UART_unit|UART_RX|data_buffer [3]),
	.datad(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector24~0 .lut_mask = 16'h00C0;
defparam \UART_unit|UART_RX|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N3
dffeas \UART_unit|UART_RX|data_buffer[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_buffer[2] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cycloneive_lcell_comb \UART_unit|UART_RX|Selector25~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector25~0_combout  = (\UART_unit|UART_RX|RXC_state.state_bit_1~q  & (\UART_unit|UART_RX|data_buffer [2] & !\UART_unit|UART_RX|RXC_state.state_bit_0~q ))

	.dataa(gnd),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.datac(\UART_unit|UART_RX|data_buffer [2]),
	.datad(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector25~0 .lut_mask = 16'h00C0;
defparam \UART_unit|UART_RX|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N17
dffeas \UART_unit|UART_RX|data_buffer[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_buffer[1] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cycloneive_lcell_comb \UART_unit|UART_RX|Selector26~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector26~0_combout  = (!\UART_unit|UART_RX|RXC_state.state_bit_0~q  & (\UART_unit|UART_RX|data_buffer [1] & \UART_unit|UART_RX|RXC_state.state_bit_1~q ))

	.dataa(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.datab(\UART_unit|UART_RX|data_buffer [1]),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector26~0 .lut_mask = 16'h4400;
defparam \UART_unit|UART_RX|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N7
dffeas \UART_unit|UART_RX|data_buffer[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|data_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|data_buffer[0] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|data_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneive_lcell_comb \UART_unit|UART_RX|RX_data[0]~feeder (
// Equation(s):
// \UART_unit|UART_RX|RX_data[0]~feeder_combout  = \UART_unit|UART_RX|data_buffer [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|data_buffer [0]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RX_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[0]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|UART_RX|RX_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N17
dffeas \UART_unit|UART_RX|RX_data[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|RX_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Empty~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RX_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[0] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RX_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cycloneive_lcell_comb \UART_unit|SRAM_write_data~1 (
// Equation(s):
// \UART_unit|SRAM_write_data~1_combout  = (!\UART_rx_initialize~q  & \UART_unit|UART_RX|RX_data [0])

	.dataa(\UART_rx_initialize~q ),
	.datab(gnd),
	.datac(\UART_unit|UART_RX|RX_data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~1 .lut_mask = 16'h5050;
defparam \UART_unit|SRAM_write_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneive_lcell_comb \UART_unit|SRAM_write_data[0]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[0]~feeder_combout  = \UART_unit|SRAM_write_data~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data~1_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[0]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N28
cycloneive_lcell_comb \UART_unit|SRAM_write_data[1]~2 (
// Equation(s):
// \UART_unit|SRAM_write_data[1]~2_combout  = (\UART_rx_initialize~q ) # ((\UART_unit|UART_SRAM_state.state_bit_1~q  & (\UART_unit|UART_RX|Empty~q  & \UART_unit|UART_SRAM_state.state_bit_2~q )))

	.dataa(\UART_unit|UART_SRAM_state.state_bit_1~q ),
	.datab(\UART_unit|UART_RX|Empty~q ),
	.datac(\UART_rx_initialize~q ),
	.datad(\UART_unit|UART_SRAM_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[1]~2 .lut_mask = 16'hF8F0;
defparam \UART_unit|SRAM_write_data[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N17
dffeas \UART_unit|SRAM_write_data[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[0] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneive_lcell_comb \SRAM_write_data[0]~0 (
// Equation(s):
// \SRAM_write_data[0]~0_combout  = (\UART_unit|SRAM_write_data [0] & ((\top_state.state_bit_0~q ) # (!\top_state.state_bit_1~q )))

	.dataa(\top_state.state_bit_0~q ),
	.datab(\top_state.state_bit_1~q ),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data [0]),
	.cin(gnd),
	.combout(\SRAM_write_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[0]~0 .lut_mask = 16'hBB00;
defparam \SRAM_write_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N25
dffeas \SRAM_unit|SRAM_write_data_buf[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_write_data[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[0] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneive_lcell_comb \SRAM_we_n~0 (
// Equation(s):
// \SRAM_we_n~0_combout  = ((\top_state.state_bit_1~q ) # (!\UART_unit|SRAM_we_n~q )) # (!\top_state.state_bit_0~q )

	.dataa(gnd),
	.datab(\top_state.state_bit_0~q ),
	.datac(\top_state.state_bit_1~q ),
	.datad(\UART_unit|SRAM_we_n~q ),
	.cin(gnd),
	.combout(\SRAM_we_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_we_n~0 .lut_mask = 16'hF3FF;
defparam \SRAM_we_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cycloneive_lcell_comb \SRAM_unit|SRAM_WE_N_O~0 (
// Equation(s):
// \SRAM_unit|SRAM_WE_N_O~0_combout  = !\SRAM_we_n~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_we_n~0_combout ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_WE_N_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_WE_N_O~0 .lut_mask = 16'h00FF;
defparam \SRAM_unit|SRAM_WE_N_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N31
dffeas \SRAM_unit|SRAM_WE_N_O (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_WE_N_O~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_WE_N_O~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_WE_N_O .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_WE_N_O .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cycloneive_lcell_comb \UART_unit|UART_RX|RX_data[1]~feeder (
// Equation(s):
// \UART_unit|UART_RX|RX_data[1]~feeder_combout  = \UART_unit|UART_RX|data_buffer [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|data_buffer [1]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RX_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[1]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|UART_RX|RX_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N11
dffeas \UART_unit|UART_RX|RX_data[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|RX_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Empty~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RX_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[1] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RX_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cycloneive_lcell_comb \UART_unit|SRAM_write_data~3 (
// Equation(s):
// \UART_unit|SRAM_write_data~3_combout  = (!\UART_rx_initialize~q  & \UART_unit|UART_RX|RX_data [1])

	.dataa(\UART_rx_initialize~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|RX_data [1]),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~3 .lut_mask = 16'h5500;
defparam \UART_unit|SRAM_write_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
cycloneive_lcell_comb \UART_unit|SRAM_write_data[1]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[1]~feeder_combout  = \UART_unit|SRAM_write_data~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data~3_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[1]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N3
dffeas \UART_unit|SRAM_write_data[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[1] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
cycloneive_lcell_comb \SRAM_write_data[1]~1 (
// Equation(s):
// \SRAM_write_data[1]~1_combout  = (\UART_unit|SRAM_write_data [1] & ((\top_state.state_bit_0~q ) # (!\top_state.state_bit_1~q )))

	.dataa(gnd),
	.datab(\top_state.state_bit_1~q ),
	.datac(\top_state.state_bit_0~q ),
	.datad(\UART_unit|SRAM_write_data [1]),
	.cin(gnd),
	.combout(\SRAM_write_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[1]~1 .lut_mask = 16'hF300;
defparam \SRAM_write_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N27
dffeas \SRAM_unit|SRAM_write_data_buf[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_write_data[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[1] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N5
dffeas \UART_unit|UART_RX|RX_data[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_unit|UART_RX|data_buffer [2]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|UART_RX|Empty~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RX_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[2] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RX_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
cycloneive_lcell_comb \UART_unit|SRAM_write_data~4 (
// Equation(s):
// \UART_unit|SRAM_write_data~4_combout  = (!\UART_rx_initialize~q  & \UART_unit|UART_RX|RX_data [2])

	.dataa(\UART_rx_initialize~q ),
	.datab(gnd),
	.datac(\UART_unit|UART_RX|RX_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~4 .lut_mask = 16'h5050;
defparam \UART_unit|SRAM_write_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cycloneive_lcell_comb \UART_unit|SRAM_write_data[2]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[2]~feeder_combout  = \UART_unit|SRAM_write_data~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data~4_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[2]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N17
dffeas \UART_unit|SRAM_write_data[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[2] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneive_lcell_comb \SRAM_write_data[2]~2 (
// Equation(s):
// \SRAM_write_data[2]~2_combout  = (\UART_unit|SRAM_write_data [2] & ((\top_state.state_bit_0~q ) # (!\top_state.state_bit_1~q )))

	.dataa(gnd),
	.datab(\top_state.state_bit_0~q ),
	.datac(\top_state.state_bit_1~q ),
	.datad(\UART_unit|SRAM_write_data [2]),
	.cin(gnd),
	.combout(\SRAM_write_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[2]~2 .lut_mask = 16'hCF00;
defparam \SRAM_write_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N17
dffeas \SRAM_unit|SRAM_write_data_buf[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_write_data[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[2] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N23
dffeas \UART_unit|UART_RX|RX_data[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_unit|UART_RX|data_buffer [3]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|UART_RX|Empty~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RX_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[3] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RX_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cycloneive_lcell_comb \UART_unit|SRAM_write_data~5 (
// Equation(s):
// \UART_unit|SRAM_write_data~5_combout  = (!\UART_rx_initialize~q  & \UART_unit|UART_RX|RX_data [3])

	.dataa(\UART_rx_initialize~q ),
	.datab(gnd),
	.datac(\UART_unit|UART_RX|RX_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~5 .lut_mask = 16'h5050;
defparam \UART_unit|SRAM_write_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneive_lcell_comb \UART_unit|SRAM_write_data[3]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[3]~feeder_combout  = \UART_unit|SRAM_write_data~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[3]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N5
dffeas \UART_unit|SRAM_write_data[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[3] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneive_lcell_comb \SRAM_write_data[3]~3 (
// Equation(s):
// \SRAM_write_data[3]~3_combout  = (\UART_unit|SRAM_write_data [3] & ((\top_state.state_bit_0~q ) # (!\top_state.state_bit_1~q )))

	.dataa(\top_state.state_bit_0~q ),
	.datab(\top_state.state_bit_1~q ),
	.datac(\UART_unit|SRAM_write_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_write_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[3]~3 .lut_mask = 16'hB0B0;
defparam \SRAM_write_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N21
dffeas \SRAM_unit|SRAM_write_data_buf[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_write_data[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[3] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N1
dffeas \UART_unit|UART_RX|RX_data[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_unit|UART_RX|data_buffer [4]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|UART_RX|Empty~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RX_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[4] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RX_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneive_lcell_comb \UART_unit|SRAM_write_data~6 (
// Equation(s):
// \UART_unit|SRAM_write_data~6_combout  = (!\UART_rx_initialize~q  & \UART_unit|UART_RX|RX_data [4])

	.dataa(\UART_rx_initialize~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|RX_data [4]),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~6 .lut_mask = 16'h5500;
defparam \UART_unit|SRAM_write_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N7
dffeas \UART_unit|SRAM_write_data[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_unit|SRAM_write_data~6_combout ),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|SRAM_write_data[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[4] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
cycloneive_lcell_comb \SRAM_write_data[4]~4 (
// Equation(s):
// \SRAM_write_data[4]~4_combout  = (\UART_unit|SRAM_write_data [4] & ((\top_state.state_bit_0~q ) # (!\top_state.state_bit_1~q )))

	.dataa(gnd),
	.datab(\top_state.state_bit_1~q ),
	.datac(\top_state.state_bit_0~q ),
	.datad(\UART_unit|SRAM_write_data [4]),
	.cin(gnd),
	.combout(\SRAM_write_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[4]~4 .lut_mask = 16'hF300;
defparam \SRAM_write_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N23
dffeas \SRAM_unit|SRAM_write_data_buf[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_write_data[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[4] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneive_lcell_comb \UART_unit|UART_RX|RX_data[5]~feeder (
// Equation(s):
// \UART_unit|UART_RX|RX_data[5]~feeder_combout  = \UART_unit|UART_RX|data_buffer [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|data_buffer [5]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RX_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[5]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|UART_RX|RX_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N19
dffeas \UART_unit|UART_RX|RX_data[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|RX_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Empty~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RX_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[5] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RX_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cycloneive_lcell_comb \UART_unit|SRAM_write_data~7 (
// Equation(s):
// \UART_unit|SRAM_write_data~7_combout  = (!\UART_rx_initialize~q  & \UART_unit|UART_RX|RX_data [5])

	.dataa(\UART_rx_initialize~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|RX_data [5]),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~7 .lut_mask = 16'h5500;
defparam \UART_unit|SRAM_write_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N1
dffeas \UART_unit|SRAM_write_data[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_unit|SRAM_write_data~7_combout ),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|SRAM_write_data[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[5] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cycloneive_lcell_comb \SRAM_write_data[5]~5 (
// Equation(s):
// \SRAM_write_data[5]~5_combout  = (\UART_unit|SRAM_write_data [5] & ((\top_state.state_bit_0~q ) # (!\top_state.state_bit_1~q )))

	.dataa(gnd),
	.datab(\top_state.state_bit_1~q ),
	.datac(\top_state.state_bit_0~q ),
	.datad(\UART_unit|SRAM_write_data [5]),
	.cin(gnd),
	.combout(\SRAM_write_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[5]~5 .lut_mask = 16'hF300;
defparam \SRAM_write_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N9
dffeas \SRAM_unit|SRAM_write_data_buf[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_write_data[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[5] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cycloneive_lcell_comb \UART_unit|UART_RX|RX_data[6]~feeder (
// Equation(s):
// \UART_unit|UART_RX|RX_data[6]~feeder_combout  = \UART_unit|UART_RX|data_buffer [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|data_buffer [6]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RX_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[6]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|UART_RX|RX_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N29
dffeas \UART_unit|UART_RX|RX_data[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|RX_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Empty~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RX_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[6] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RX_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneive_lcell_comb \UART_unit|SRAM_write_data~8 (
// Equation(s):
// \UART_unit|SRAM_write_data~8_combout  = (!\UART_rx_initialize~q  & \UART_unit|UART_RX|RX_data [6])

	.dataa(\UART_rx_initialize~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|RX_data [6]),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~8 .lut_mask = 16'h5500;
defparam \UART_unit|SRAM_write_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneive_lcell_comb \UART_unit|SRAM_write_data[6]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[6]~feeder_combout  = \UART_unit|SRAM_write_data~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data~8_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[6]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N11
dffeas \UART_unit|SRAM_write_data[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[6] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cycloneive_lcell_comb \SRAM_write_data[6]~6 (
// Equation(s):
// \SRAM_write_data[6]~6_combout  = (\UART_unit|SRAM_write_data [6] & ((\top_state.state_bit_0~q ) # (!\top_state.state_bit_1~q )))

	.dataa(gnd),
	.datab(\top_state.state_bit_1~q ),
	.datac(\top_state.state_bit_0~q ),
	.datad(\UART_unit|SRAM_write_data [6]),
	.cin(gnd),
	.combout(\SRAM_write_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[6]~6 .lut_mask = 16'hF300;
defparam \SRAM_write_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N19
dffeas \SRAM_unit|SRAM_write_data_buf[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_write_data[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[6] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cycloneive_lcell_comb \UART_unit|UART_RX|RX_data[7]~feeder (
// Equation(s):
// \UART_unit|UART_RX|RX_data[7]~feeder_combout  = \UART_unit|UART_RX|data_buffer [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|data_buffer [7]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RX_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[7]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|UART_RX|RX_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N15
dffeas \UART_unit|UART_RX|RX_data[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|RX_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Empty~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|RX_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[7] .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|RX_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cycloneive_lcell_comb \UART_unit|SRAM_write_data~9 (
// Equation(s):
// \UART_unit|SRAM_write_data~9_combout  = (!\UART_rx_initialize~q  & \UART_unit|UART_RX|RX_data [7])

	.dataa(\UART_rx_initialize~q ),
	.datab(gnd),
	.datac(\UART_unit|UART_RX|RX_data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~9 .lut_mask = 16'h5050;
defparam \UART_unit|SRAM_write_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneive_lcell_comb \UART_unit|SRAM_write_data[7]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[7]~feeder_combout  = \UART_unit|SRAM_write_data~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_unit|SRAM_write_data~9_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[7]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N29
dffeas \UART_unit|SRAM_write_data[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[7] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneive_lcell_comb \SRAM_write_data[7]~7 (
// Equation(s):
// \SRAM_write_data[7]~7_combout  = (\UART_unit|SRAM_write_data [7] & ((\top_state.state_bit_0~q ) # (!\top_state.state_bit_1~q )))

	.dataa(gnd),
	.datab(\top_state.state_bit_1~q ),
	.datac(\top_state.state_bit_0~q ),
	.datad(\UART_unit|SRAM_write_data [7]),
	.cin(gnd),
	.combout(\SRAM_write_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[7]~7 .lut_mask = 16'hF300;
defparam \SRAM_write_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N13
dffeas \SRAM_unit|SRAM_write_data_buf[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_write_data[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[7] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N6
cycloneive_lcell_comb \UART_unit|SRAM_write_data[12]~10 (
// Equation(s):
// \UART_unit|SRAM_write_data[12]~10_combout  = (\UART_rx_initialize~q ) # ((\UART_unit|UART_RX|Empty~q  & \UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE~0_combout ))

	.dataa(\UART_rx_initialize~q ),
	.datab(gnd),
	.datac(\UART_unit|UART_RX|Empty~q ),
	.datad(\UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[12]~10 .lut_mask = 16'hFAAA;
defparam \UART_unit|SRAM_write_data[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N25
dffeas \UART_unit|SRAM_write_data[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[8] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneive_lcell_comb \SRAM_write_data[8]~8 (
// Equation(s):
// \SRAM_write_data[8]~8_combout  = (\UART_unit|SRAM_write_data [8] & ((\top_state.state_bit_0~q ) # (!\top_state.state_bit_1~q )))

	.dataa(gnd),
	.datab(\top_state.state_bit_0~q ),
	.datac(\top_state.state_bit_1~q ),
	.datad(\UART_unit|SRAM_write_data [8]),
	.cin(gnd),
	.combout(\SRAM_write_data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[8]~8 .lut_mask = 16'hCF00;
defparam \SRAM_write_data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N27
dffeas \SRAM_unit|SRAM_write_data_buf[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_write_data[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[8] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N27
dffeas \UART_unit|SRAM_write_data[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data~3_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[9] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
cycloneive_lcell_comb \SRAM_write_data[9]~9 (
// Equation(s):
// \SRAM_write_data[9]~9_combout  = (\UART_unit|SRAM_write_data [9] & ((\top_state.state_bit_0~q ) # (!\top_state.state_bit_1~q )))

	.dataa(\UART_unit|SRAM_write_data [9]),
	.datab(\top_state.state_bit_1~q ),
	.datac(\top_state.state_bit_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_write_data[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[9]~9 .lut_mask = 16'hA2A2;
defparam \SRAM_write_data[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N15
dffeas \SRAM_unit|SRAM_write_data_buf[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_write_data[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[9] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N13
dffeas \UART_unit|SRAM_write_data[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data~4_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[10] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cycloneive_lcell_comb \SRAM_write_data[10]~10 (
// Equation(s):
// \SRAM_write_data[10]~10_combout  = (\UART_unit|SRAM_write_data [10] & ((\top_state.state_bit_0~q ) # (!\top_state.state_bit_1~q )))

	.dataa(gnd),
	.datab(\top_state.state_bit_0~q ),
	.datac(\top_state.state_bit_1~q ),
	.datad(\UART_unit|SRAM_write_data [10]),
	.cin(gnd),
	.combout(\SRAM_write_data[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[10]~10 .lut_mask = 16'hCF00;
defparam \SRAM_write_data[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N5
dffeas \SRAM_unit|SRAM_write_data_buf[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_write_data[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[10] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N31
dffeas \UART_unit|SRAM_write_data[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data~5_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[11] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cycloneive_lcell_comb \SRAM_write_data[11]~11 (
// Equation(s):
// \SRAM_write_data[11]~11_combout  = (\UART_unit|SRAM_write_data [11] & ((\top_state.state_bit_0~q ) # (!\top_state.state_bit_1~q )))

	.dataa(\UART_unit|SRAM_write_data [11]),
	.datab(\top_state.state_bit_0~q ),
	.datac(\top_state.state_bit_1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_write_data[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[11]~11 .lut_mask = 16'h8A8A;
defparam \SRAM_write_data[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N1
dffeas \SRAM_unit|SRAM_write_data_buf[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_write_data[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[11] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N9
dffeas \UART_unit|SRAM_write_data[12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data~6_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[12] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneive_lcell_comb \SRAM_write_data[12]~12 (
// Equation(s):
// \SRAM_write_data[12]~12_combout  = (\UART_unit|SRAM_write_data [12] & ((\top_state.state_bit_0~q ) # (!\top_state.state_bit_1~q )))

	.dataa(gnd),
	.datab(\top_state.state_bit_0~q ),
	.datac(\top_state.state_bit_1~q ),
	.datad(\UART_unit|SRAM_write_data [12]),
	.cin(gnd),
	.combout(\SRAM_write_data[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[12]~12 .lut_mask = 16'hCF00;
defparam \SRAM_write_data[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N23
dffeas \SRAM_unit|SRAM_write_data_buf[12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_write_data[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[12] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N3
dffeas \UART_unit|SRAM_write_data[13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data~7_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[13] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneive_lcell_comb \SRAM_write_data[13]~13 (
// Equation(s):
// \SRAM_write_data[13]~13_combout  = (\UART_unit|SRAM_write_data [13] & ((\top_state.state_bit_0~q ) # (!\top_state.state_bit_1~q )))

	.dataa(gnd),
	.datab(\top_state.state_bit_0~q ),
	.datac(\top_state.state_bit_1~q ),
	.datad(\UART_unit|SRAM_write_data [13]),
	.cin(gnd),
	.combout(\SRAM_write_data[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[13]~13 .lut_mask = 16'hCF00;
defparam \SRAM_write_data[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N3
dffeas \SRAM_unit|SRAM_write_data_buf[13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_write_data[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[13] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N21
dffeas \UART_unit|SRAM_write_data[14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data~8_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[14] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneive_lcell_comb \SRAM_write_data[14]~14 (
// Equation(s):
// \SRAM_write_data[14]~14_combout  = (\UART_unit|SRAM_write_data [14] & ((\top_state.state_bit_0~q ) # (!\top_state.state_bit_1~q )))

	.dataa(gnd),
	.datab(\top_state.state_bit_0~q ),
	.datac(\top_state.state_bit_1~q ),
	.datad(\UART_unit|SRAM_write_data [14]),
	.cin(gnd),
	.combout(\SRAM_write_data[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[14]~14 .lut_mask = 16'hCF00;
defparam \SRAM_write_data[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N25
dffeas \SRAM_unit|SRAM_write_data_buf[14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_write_data[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[14] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N7
dffeas \UART_unit|SRAM_write_data[15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|SRAM_write_data~9_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|SRAM_write_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[15] .is_wysiwyg = "true";
defparam \UART_unit|SRAM_write_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneive_lcell_comb \SRAM_write_data[15]~15 (
// Equation(s):
// \SRAM_write_data[15]~15_combout  = (\UART_unit|SRAM_write_data [15] & ((\top_state.state_bit_0~q ) # (!\top_state.state_bit_1~q )))

	.dataa(gnd),
	.datab(\top_state.state_bit_0~q ),
	.datac(\top_state.state_bit_1~q ),
	.datad(\UART_unit|SRAM_write_data [15]),
	.cin(gnd),
	.combout(\SRAM_write_data[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[15]~15 .lut_mask = 16'hCF00;
defparam \SRAM_write_data[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N3
dffeas \SRAM_unit|SRAM_write_data_buf[15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_write_data[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_write_data_buf [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[15] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_write_data_buf[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N20
cycloneive_lcell_comb \SRAM_address[5]~3 (
// Equation(s):
// \SRAM_address[5]~3_combout  = (\top_state.state_bit_1~q  & (!\top_state.state_bit_0~q )) # (!\top_state.state_bit_1~q  & (\top_state.state_bit_0~q  & \UART_unit|SRAM_address [5]))

	.dataa(gnd),
	.datab(\top_state.state_bit_1~q ),
	.datac(\top_state.state_bit_0~q ),
	.datad(\UART_unit|SRAM_address [5]),
	.cin(gnd),
	.combout(\SRAM_address[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[5]~3 .lut_mask = 16'h3C0C;
defparam \SRAM_address[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N6
cycloneive_lcell_comb \VGA_unit|VGA_unit|H_Cont[0]~10 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[0]~10_combout  = \VGA_unit|VGA_unit|H_Cont [0] $ (VCC)
// \VGA_unit|VGA_unit|H_Cont[0]~11  = CARRY(\VGA_unit|VGA_unit|H_Cont [0])

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|H_Cont [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|H_Cont[0]~10_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[0]~11 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[0]~10 .lut_mask = 16'h33CC;
defparam \VGA_unit|VGA_unit|H_Cont[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N26
cycloneive_lcell_comb \VGA_unit|Equal0~2 (
// Equation(s):
// \VGA_unit|Equal0~2_combout  = (\VGA_unit|VGA_unit|H_Cont [2] & \VGA_unit|VGA_unit|H_Cont [3])

	.dataa(\VGA_unit|VGA_unit|H_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_unit|VGA_unit|H_Cont [3]),
	.cin(gnd),
	.combout(\VGA_unit|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal0~2 .lut_mask = 16'hAA00;
defparam \VGA_unit|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N2
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan0~1 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan0~1_combout  = (((!\VGA_unit|VGA_unit|H_Cont [1]) # (!\VGA_unit|VGA_unit|H_Cont [4])) # (!\VGA_unit|VGA_unit|H_Cont [0])) # (!\VGA_unit|Equal0~2_combout )

	.dataa(\VGA_unit|Equal0~2_combout ),
	.datab(\VGA_unit|VGA_unit|H_Cont [0]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [1]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan0~1 .lut_mask = 16'h7FFF;
defparam \VGA_unit|VGA_unit|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N28
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan0~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan0~0_combout  = (!\VGA_unit|VGA_unit|H_Cont [7] & (!\VGA_unit|VGA_unit|H_Cont [5] & !\VGA_unit|VGA_unit|H_Cont [6]))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|H_Cont [7]),
	.datac(\VGA_unit|VGA_unit|H_Cont [5]),
	.datad(\VGA_unit|VGA_unit|H_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan0~0 .lut_mask = 16'h0003;
defparam \VGA_unit|VGA_unit|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N4
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan0~2 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan0~2_combout  = (\VGA_unit|VGA_unit|H_Cont [9] & (\VGA_unit|VGA_unit|H_Cont [8] & ((!\VGA_unit|VGA_unit|LessThan0~0_combout ) # (!\VGA_unit|VGA_unit|LessThan0~1_combout ))))

	.dataa(\VGA_unit|VGA_unit|H_Cont [9]),
	.datab(\VGA_unit|VGA_unit|LessThan0~1_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [8]),
	.datad(\VGA_unit|VGA_unit|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan0~2 .lut_mask = 16'h20A0;
defparam \VGA_unit|VGA_unit|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N8
cycloneive_lcell_comb \VGA_unit|Enable~0 (
// Equation(s):
// \VGA_unit|Enable~0_combout  = !\VGA_unit|Enable~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|Enable~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|Enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Enable~0 .lut_mask = 16'h0F0F;
defparam \VGA_unit|Enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N9
dffeas \VGA_unit|Enable (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Enable~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|Enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|Enable .is_wysiwyg = "true";
defparam \VGA_unit|Enable .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N7
dffeas \VGA_unit|VGA_unit|H_Cont[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|H_Cont[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|H_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[0] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|H_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N8
cycloneive_lcell_comb \VGA_unit|VGA_unit|H_Cont[1]~12 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[1]~12_combout  = (\VGA_unit|VGA_unit|H_Cont [1] & (!\VGA_unit|VGA_unit|H_Cont[0]~11 )) # (!\VGA_unit|VGA_unit|H_Cont [1] & ((\VGA_unit|VGA_unit|H_Cont[0]~11 ) # (GND)))
// \VGA_unit|VGA_unit|H_Cont[1]~13  = CARRY((!\VGA_unit|VGA_unit|H_Cont[0]~11 ) # (!\VGA_unit|VGA_unit|H_Cont [1]))

	.dataa(\VGA_unit|VGA_unit|H_Cont [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[0]~11 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[1]~12_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[1]~13 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[1]~12 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|H_Cont[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y34_N9
dffeas \VGA_unit|VGA_unit|H_Cont[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|H_Cont[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|H_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[1] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|H_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N10
cycloneive_lcell_comb \VGA_unit|VGA_unit|H_Cont[2]~14 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[2]~14_combout  = (\VGA_unit|VGA_unit|H_Cont [2] & (\VGA_unit|VGA_unit|H_Cont[1]~13  $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont [2] & (!\VGA_unit|VGA_unit|H_Cont[1]~13  & VCC))
// \VGA_unit|VGA_unit|H_Cont[2]~15  = CARRY((\VGA_unit|VGA_unit|H_Cont [2] & !\VGA_unit|VGA_unit|H_Cont[1]~13 ))

	.dataa(\VGA_unit|VGA_unit|H_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[1]~13 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[2]~14_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[2]~15 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[2]~14 .lut_mask = 16'hA50A;
defparam \VGA_unit|VGA_unit|H_Cont[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y34_N11
dffeas \VGA_unit|VGA_unit|H_Cont[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|H_Cont[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|H_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|H_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N12
cycloneive_lcell_comb \VGA_unit|VGA_unit|H_Cont[3]~16 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[3]~16_combout  = (\VGA_unit|VGA_unit|H_Cont [3] & (!\VGA_unit|VGA_unit|H_Cont[2]~15 )) # (!\VGA_unit|VGA_unit|H_Cont [3] & ((\VGA_unit|VGA_unit|H_Cont[2]~15 ) # (GND)))
// \VGA_unit|VGA_unit|H_Cont[3]~17  = CARRY((!\VGA_unit|VGA_unit|H_Cont[2]~15 ) # (!\VGA_unit|VGA_unit|H_Cont [3]))

	.dataa(\VGA_unit|VGA_unit|H_Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[2]~15 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[3]~16_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[3]~17 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[3]~16 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|H_Cont[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y34_N13
dffeas \VGA_unit|VGA_unit|H_Cont[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|H_Cont[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|H_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|H_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N14
cycloneive_lcell_comb \VGA_unit|VGA_unit|H_Cont[4]~18 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[4]~18_combout  = (\VGA_unit|VGA_unit|H_Cont [4] & (\VGA_unit|VGA_unit|H_Cont[3]~17  $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont [4] & (!\VGA_unit|VGA_unit|H_Cont[3]~17  & VCC))
// \VGA_unit|VGA_unit|H_Cont[4]~19  = CARRY((\VGA_unit|VGA_unit|H_Cont [4] & !\VGA_unit|VGA_unit|H_Cont[3]~17 ))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|H_Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[3]~17 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[4]~18_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[4]~19 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[4]~18 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|H_Cont[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y34_N15
dffeas \VGA_unit|VGA_unit|H_Cont[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|H_Cont[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|H_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|H_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N16
cycloneive_lcell_comb \VGA_unit|VGA_unit|H_Cont[5]~20 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[5]~20_combout  = (\VGA_unit|VGA_unit|H_Cont [5] & (!\VGA_unit|VGA_unit|H_Cont[4]~19 )) # (!\VGA_unit|VGA_unit|H_Cont [5] & ((\VGA_unit|VGA_unit|H_Cont[4]~19 ) # (GND)))
// \VGA_unit|VGA_unit|H_Cont[5]~21  = CARRY((!\VGA_unit|VGA_unit|H_Cont[4]~19 ) # (!\VGA_unit|VGA_unit|H_Cont [5]))

	.dataa(\VGA_unit|VGA_unit|H_Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[4]~19 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[5]~20_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[5]~21 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[5]~20 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|H_Cont[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y34_N17
dffeas \VGA_unit|VGA_unit|H_Cont[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|H_Cont[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|H_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|H_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N18
cycloneive_lcell_comb \VGA_unit|VGA_unit|H_Cont[6]~22 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[6]~22_combout  = (\VGA_unit|VGA_unit|H_Cont [6] & (\VGA_unit|VGA_unit|H_Cont[5]~21  $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont [6] & (!\VGA_unit|VGA_unit|H_Cont[5]~21  & VCC))
// \VGA_unit|VGA_unit|H_Cont[6]~23  = CARRY((\VGA_unit|VGA_unit|H_Cont [6] & !\VGA_unit|VGA_unit|H_Cont[5]~21 ))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|H_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[5]~21 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[6]~22_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[6]~23 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[6]~22 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|H_Cont[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y34_N19
dffeas \VGA_unit|VGA_unit|H_Cont[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|H_Cont[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|H_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|H_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N20
cycloneive_lcell_comb \VGA_unit|VGA_unit|H_Cont[7]~24 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[7]~24_combout  = (\VGA_unit|VGA_unit|H_Cont [7] & (!\VGA_unit|VGA_unit|H_Cont[6]~23 )) # (!\VGA_unit|VGA_unit|H_Cont [7] & ((\VGA_unit|VGA_unit|H_Cont[6]~23 ) # (GND)))
// \VGA_unit|VGA_unit|H_Cont[7]~25  = CARRY((!\VGA_unit|VGA_unit|H_Cont[6]~23 ) # (!\VGA_unit|VGA_unit|H_Cont [7]))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|H_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[6]~23 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[7]~24_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[7]~25 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[7]~24 .lut_mask = 16'h3C3F;
defparam \VGA_unit|VGA_unit|H_Cont[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y34_N21
dffeas \VGA_unit|VGA_unit|H_Cont[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|H_Cont[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|H_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|H_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N22
cycloneive_lcell_comb \VGA_unit|VGA_unit|H_Cont[8]~26 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[8]~26_combout  = (\VGA_unit|VGA_unit|H_Cont [8] & (\VGA_unit|VGA_unit|H_Cont[7]~25  $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont [8] & (!\VGA_unit|VGA_unit|H_Cont[7]~25  & VCC))
// \VGA_unit|VGA_unit|H_Cont[8]~27  = CARRY((\VGA_unit|VGA_unit|H_Cont [8] & !\VGA_unit|VGA_unit|H_Cont[7]~25 ))

	.dataa(\VGA_unit|VGA_unit|H_Cont [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[7]~25 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[8]~26_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[8]~27 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[8]~26 .lut_mask = 16'hA50A;
defparam \VGA_unit|VGA_unit|H_Cont[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y34_N23
dffeas \VGA_unit|VGA_unit|H_Cont[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|H_Cont[8]~26_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|H_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[8] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|H_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N24
cycloneive_lcell_comb \VGA_unit|VGA_unit|H_Cont[9]~28 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[9]~28_combout  = \VGA_unit|VGA_unit|H_Cont [9] $ (\VGA_unit|VGA_unit|H_Cont[8]~27 )

	.dataa(\VGA_unit|VGA_unit|H_Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA_unit|VGA_unit|H_Cont[8]~27 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[9]~28 .lut_mask = 16'h5A5A;
defparam \VGA_unit|VGA_unit|H_Cont[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y34_N25
dffeas \VGA_unit|VGA_unit|H_Cont[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|H_Cont[9]~28_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|H_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[9] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|H_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N24
cycloneive_lcell_comb \VGA_unit|Equal0~0 (
// Equation(s):
// \VGA_unit|Equal0~0_combout  = (!\VGA_unit|VGA_unit|H_Cont [1] & (!\VGA_unit|VGA_unit|H_Cont [6] & (\VGA_unit|VGA_unit|H_Cont [4] $ (\VGA_unit|VGA_unit|H_Cont [5]))))

	.dataa(\VGA_unit|VGA_unit|H_Cont [4]),
	.datab(\VGA_unit|VGA_unit|H_Cont [5]),
	.datac(\VGA_unit|VGA_unit|H_Cont [1]),
	.datad(\VGA_unit|VGA_unit|H_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal0~0 .lut_mask = 16'h0006;
defparam \VGA_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N18
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add0~0 (
// Equation(s):
// \VGA_unit|VGA_unit|Add0~0_combout  = (\VGA_unit|VGA_unit|H_Cont [7] & ((\VGA_unit|VGA_unit|H_Cont [5]) # ((\VGA_unit|VGA_unit|H_Cont [4]) # (\VGA_unit|VGA_unit|H_Cont [6]))))

	.dataa(\VGA_unit|VGA_unit|H_Cont [7]),
	.datab(\VGA_unit|VGA_unit|H_Cont [5]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add0~0 .lut_mask = 16'hAAA8;
defparam \VGA_unit|VGA_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N12
cycloneive_lcell_comb \VGA_unit|Equal0~1 (
// Equation(s):
// \VGA_unit|Equal0~1_combout  = (\VGA_unit|Equal0~0_combout  & (\VGA_unit|VGA_unit|H_Cont [9] $ (((\VGA_unit|VGA_unit|H_Cont [8]) # (\VGA_unit|VGA_unit|Add0~0_combout )))))

	.dataa(\VGA_unit|VGA_unit|H_Cont [9]),
	.datab(\VGA_unit|Equal0~0_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [8]),
	.datad(\VGA_unit|VGA_unit|Add0~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal0~1 .lut_mask = 16'h4448;
defparam \VGA_unit|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N22
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add0~1 (
// Equation(s):
// \VGA_unit|VGA_unit|Add0~1_combout  = \VGA_unit|VGA_unit|H_Cont [7] $ (((\VGA_unit|VGA_unit|H_Cont [5]) # ((\VGA_unit|VGA_unit|H_Cont [4]) # (\VGA_unit|VGA_unit|H_Cont [6]))))

	.dataa(\VGA_unit|VGA_unit|H_Cont [7]),
	.datab(\VGA_unit|VGA_unit|H_Cont [5]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add0~1 .lut_mask = 16'h5556;
defparam \VGA_unit|VGA_unit|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N8
cycloneive_lcell_comb \VGA_unit|Equal0~3 (
// Equation(s):
// \VGA_unit|Equal0~3_combout  = (\VGA_unit|VGA_unit|Add0~1_combout  & (\VGA_unit|Equal0~2_combout  & (!\VGA_unit|VGA_unit|H_Cont [4] & \VGA_unit|VGA_unit|H_Cont [0])))

	.dataa(\VGA_unit|VGA_unit|Add0~1_combout ),
	.datab(\VGA_unit|Equal0~2_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [0]),
	.cin(gnd),
	.combout(\VGA_unit|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal0~3 .lut_mask = 16'h0800;
defparam \VGA_unit|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N26
cycloneive_lcell_comb \VGA_unit|Equal0~4 (
// Equation(s):
// \VGA_unit|Equal0~4_combout  = (\VGA_unit|Equal0~1_combout  & (\VGA_unit|Equal0~3_combout  & (\VGA_unit|VGA_unit|Add0~0_combout  $ (\VGA_unit|VGA_unit|H_Cont [8]))))

	.dataa(\VGA_unit|Equal0~1_combout ),
	.datab(\VGA_unit|VGA_unit|Add0~0_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [8]),
	.datad(\VGA_unit|Equal0~3_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal0~4 .lut_mask = 16'h2800;
defparam \VGA_unit|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N2
cycloneive_lcell_comb \VGA_unit|VGA_unit|V_Cont[0]~10 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[0]~10_combout  = \VGA_unit|VGA_unit|V_Cont [0] $ (VCC)
// \VGA_unit|VGA_unit|V_Cont[0]~11  = CARRY(\VGA_unit|VGA_unit|V_Cont [0])

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|V_Cont[0]~10_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[0]~11 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[0]~10 .lut_mask = 16'h33CC;
defparam \VGA_unit|VGA_unit|V_Cont[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N10
cycloneive_lcell_comb \VGA_unit|VGA_unit|V_Cont[4]~18 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[4]~18_combout  = (\VGA_unit|VGA_unit|V_Cont [4] & (\VGA_unit|VGA_unit|V_Cont[3]~17  $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont [4] & (!\VGA_unit|VGA_unit|V_Cont[3]~17  & VCC))
// \VGA_unit|VGA_unit|V_Cont[4]~19  = CARRY((\VGA_unit|VGA_unit|V_Cont [4] & !\VGA_unit|VGA_unit|V_Cont[3]~17 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[3]~17 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[4]~18_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[4]~19 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[4]~18 .lut_mask = 16'hA50A;
defparam \VGA_unit|VGA_unit|V_Cont[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N12
cycloneive_lcell_comb \VGA_unit|VGA_unit|V_Cont[5]~20 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[5]~20_combout  = (\VGA_unit|VGA_unit|V_Cont [5] & (!\VGA_unit|VGA_unit|V_Cont[4]~19 )) # (!\VGA_unit|VGA_unit|V_Cont [5] & ((\VGA_unit|VGA_unit|V_Cont[4]~19 ) # (GND)))
// \VGA_unit|VGA_unit|V_Cont[5]~21  = CARRY((!\VGA_unit|VGA_unit|V_Cont[4]~19 ) # (!\VGA_unit|VGA_unit|V_Cont [5]))

	.dataa(\VGA_unit|VGA_unit|V_Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[4]~19 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[5]~20_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[5]~21 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[5]~20 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|V_Cont[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N4
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~1 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout  = (!\VGA_unit|VGA_unit|H_Cont [7] & (!\VGA_unit|VGA_unit|H_Cont [5] & (!\VGA_unit|VGA_unit|H_Cont [4] & !\VGA_unit|VGA_unit|H_Cont [6])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [7]),
	.datab(\VGA_unit|VGA_unit|H_Cont [5]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~1 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N0
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~0 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout  = (!\VGA_unit|VGA_unit|H_Cont [8] & !\VGA_unit|VGA_unit|H_Cont [9])

	.dataa(\VGA_unit|VGA_unit|H_Cont [8]),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|H_Cont [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~0 .lut_mask = 16'h0505;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N10
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~2 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout  = (\VGA_unit|Enable~q  & (!\VGA_unit|VGA_unit|H_Cont [0] & (!\VGA_unit|VGA_unit|H_Cont [3] & !\VGA_unit|VGA_unit|H_Cont [2])))

	.dataa(\VGA_unit|Enable~q ),
	.datab(\VGA_unit|VGA_unit|H_Cont [0]),
	.datac(\VGA_unit|VGA_unit|H_Cont [3]),
	.datad(\VGA_unit|VGA_unit|H_Cont [2]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~2 .lut_mask = 16'h0002;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N12
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~3 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout  = (\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout  & (\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout  & (!\VGA_unit|VGA_unit|H_Cont [1] & \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout )))

	.dataa(\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ),
	.datab(\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [1]),
	.datad(\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~3 .lut_mask = 16'h0800;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N13
dffeas \VGA_unit|VGA_unit|V_Cont[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|V_Cont[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan3~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|V_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|V_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N14
cycloneive_lcell_comb \VGA_unit|VGA_unit|V_Cont[6]~22 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[6]~22_combout  = (\VGA_unit|VGA_unit|V_Cont [6] & (\VGA_unit|VGA_unit|V_Cont[5]~21  $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont [6] & (!\VGA_unit|VGA_unit|V_Cont[5]~21  & VCC))
// \VGA_unit|VGA_unit|V_Cont[6]~23  = CARRY((\VGA_unit|VGA_unit|V_Cont [6] & !\VGA_unit|VGA_unit|V_Cont[5]~21 ))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[5]~21 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[6]~22_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[6]~23 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[6]~22 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|V_Cont[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y36_N15
dffeas \VGA_unit|VGA_unit|V_Cont[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|V_Cont[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan3~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|V_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|V_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N16
cycloneive_lcell_comb \VGA_unit|VGA_unit|V_Cont[7]~24 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[7]~24_combout  = (\VGA_unit|VGA_unit|V_Cont [7] & (!\VGA_unit|VGA_unit|V_Cont[6]~23 )) # (!\VGA_unit|VGA_unit|V_Cont [7] & ((\VGA_unit|VGA_unit|V_Cont[6]~23 ) # (GND)))
// \VGA_unit|VGA_unit|V_Cont[7]~25  = CARRY((!\VGA_unit|VGA_unit|V_Cont[6]~23 ) # (!\VGA_unit|VGA_unit|V_Cont [7]))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[6]~23 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[7]~24_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[7]~25 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[7]~24 .lut_mask = 16'h3C3F;
defparam \VGA_unit|VGA_unit|V_Cont[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y36_N17
dffeas \VGA_unit|VGA_unit|V_Cont[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|V_Cont[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan3~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|V_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|V_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N18
cycloneive_lcell_comb \VGA_unit|VGA_unit|V_Cont[8]~26 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[8]~26_combout  = (\VGA_unit|VGA_unit|V_Cont [8] & (\VGA_unit|VGA_unit|V_Cont[7]~25  $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont [8] & (!\VGA_unit|VGA_unit|V_Cont[7]~25  & VCC))
// \VGA_unit|VGA_unit|V_Cont[8]~27  = CARRY((\VGA_unit|VGA_unit|V_Cont [8] & !\VGA_unit|VGA_unit|V_Cont[7]~25 ))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[7]~25 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[8]~26_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[8]~27 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[8]~26 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|V_Cont[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y36_N19
dffeas \VGA_unit|VGA_unit|V_Cont[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|V_Cont[8]~26_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan3~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|V_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[8] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|V_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N24
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan3~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan3~0_combout  = (!\VGA_unit|VGA_unit|V_Cont [4] & (!\VGA_unit|VGA_unit|V_Cont [8] & (!\VGA_unit|VGA_unit|V_Cont [6] & !\VGA_unit|VGA_unit|V_Cont [7])))

	.dataa(\VGA_unit|VGA_unit|V_Cont [4]),
	.datab(\VGA_unit|VGA_unit|V_Cont [8]),
	.datac(\VGA_unit|VGA_unit|V_Cont [6]),
	.datad(\VGA_unit|VGA_unit|V_Cont [7]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan3~0 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_unit|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N28
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan3~1 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan3~1_combout  = ((!\VGA_unit|VGA_unit|V_Cont [2] & ((!\VGA_unit|VGA_unit|V_Cont [0]) # (!\VGA_unit|VGA_unit|V_Cont [1])))) # (!\VGA_unit|VGA_unit|V_Cont [3])

	.dataa(\VGA_unit|VGA_unit|V_Cont [2]),
	.datab(\VGA_unit|VGA_unit|V_Cont [3]),
	.datac(\VGA_unit|VGA_unit|V_Cont [1]),
	.datad(\VGA_unit|VGA_unit|V_Cont [0]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan3~1 .lut_mask = 16'h3777;
defparam \VGA_unit|VGA_unit|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N20
cycloneive_lcell_comb \VGA_unit|VGA_unit|V_Cont[9]~28 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[9]~28_combout  = \VGA_unit|VGA_unit|V_Cont[8]~27  $ (\VGA_unit|VGA_unit|V_Cont [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_unit|VGA_unit|V_Cont [9]),
	.cin(\VGA_unit|VGA_unit|V_Cont[8]~27 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[9]~28 .lut_mask = 16'h0FF0;
defparam \VGA_unit|VGA_unit|V_Cont[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y36_N21
dffeas \VGA_unit|VGA_unit|V_Cont[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|V_Cont[9]~28_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan3~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|V_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[9] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|V_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N22
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan3~2 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan3~2_combout  = (\VGA_unit|VGA_unit|V_Cont [9] & ((\VGA_unit|VGA_unit|V_Cont [5]) # ((!\VGA_unit|VGA_unit|LessThan3~1_combout ) # (!\VGA_unit|VGA_unit|LessThan3~0_combout ))))

	.dataa(\VGA_unit|VGA_unit|V_Cont [5]),
	.datab(\VGA_unit|VGA_unit|LessThan3~0_combout ),
	.datac(\VGA_unit|VGA_unit|LessThan3~1_combout ),
	.datad(\VGA_unit|VGA_unit|V_Cont [9]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan3~2 .lut_mask = 16'hBF00;
defparam \VGA_unit|VGA_unit|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N3
dffeas \VGA_unit|VGA_unit|V_Cont[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|V_Cont[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan3~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|V_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[0] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|V_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N4
cycloneive_lcell_comb \VGA_unit|VGA_unit|V_Cont[1]~12 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[1]~12_combout  = (\VGA_unit|VGA_unit|V_Cont [1] & (!\VGA_unit|VGA_unit|V_Cont[0]~11 )) # (!\VGA_unit|VGA_unit|V_Cont [1] & ((\VGA_unit|VGA_unit|V_Cont[0]~11 ) # (GND)))
// \VGA_unit|VGA_unit|V_Cont[1]~13  = CARRY((!\VGA_unit|VGA_unit|V_Cont[0]~11 ) # (!\VGA_unit|VGA_unit|V_Cont [1]))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[0]~11 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[1]~12_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[1]~13 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[1]~12 .lut_mask = 16'h3C3F;
defparam \VGA_unit|VGA_unit|V_Cont[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y36_N5
dffeas \VGA_unit|VGA_unit|V_Cont[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|V_Cont[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan3~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|V_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[1] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|V_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N6
cycloneive_lcell_comb \VGA_unit|VGA_unit|V_Cont[2]~14 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[2]~14_combout  = (\VGA_unit|VGA_unit|V_Cont [2] & (\VGA_unit|VGA_unit|V_Cont[1]~13  $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont [2] & (!\VGA_unit|VGA_unit|V_Cont[1]~13  & VCC))
// \VGA_unit|VGA_unit|V_Cont[2]~15  = CARRY((\VGA_unit|VGA_unit|V_Cont [2] & !\VGA_unit|VGA_unit|V_Cont[1]~13 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[1]~13 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[2]~14_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[2]~15 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[2]~14 .lut_mask = 16'hA50A;
defparam \VGA_unit|VGA_unit|V_Cont[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y36_N7
dffeas \VGA_unit|VGA_unit|V_Cont[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|V_Cont[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan3~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|V_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|V_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N8
cycloneive_lcell_comb \VGA_unit|VGA_unit|V_Cont[3]~16 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[3]~16_combout  = (\VGA_unit|VGA_unit|V_Cont [3] & (!\VGA_unit|VGA_unit|V_Cont[2]~15 )) # (!\VGA_unit|VGA_unit|V_Cont [3] & ((\VGA_unit|VGA_unit|V_Cont[2]~15 ) # (GND)))
// \VGA_unit|VGA_unit|V_Cont[3]~17  = CARRY((!\VGA_unit|VGA_unit|V_Cont[2]~15 ) # (!\VGA_unit|VGA_unit|V_Cont [3]))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[2]~15 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[3]~16_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[3]~17 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[3]~16 .lut_mask = 16'h3C3F;
defparam \VGA_unit|VGA_unit|V_Cont[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y36_N9
dffeas \VGA_unit|VGA_unit|V_Cont[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|V_Cont[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan3~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|V_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|V_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y36_N11
dffeas \VGA_unit|VGA_unit|V_Cont[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|V_Cont[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\VGA_unit|VGA_unit|LessThan3~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|V_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|V_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N8
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add1~0 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~0_combout  = \VGA_unit|VGA_unit|V_Cont [0] $ (VCC)
// \VGA_unit|VGA_unit|Add1~1  = CARRY(\VGA_unit|VGA_unit|V_Cont [0])

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|Add1~0_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~1 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~0 .lut_mask = 16'h33CC;
defparam \VGA_unit|VGA_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N10
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add1~2 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~2_combout  = (\VGA_unit|VGA_unit|V_Cont [1] & (\VGA_unit|VGA_unit|Add1~1  & VCC)) # (!\VGA_unit|VGA_unit|V_Cont [1] & (!\VGA_unit|VGA_unit|Add1~1 ))
// \VGA_unit|VGA_unit|Add1~3  = CARRY((!\VGA_unit|VGA_unit|V_Cont [1] & !\VGA_unit|VGA_unit|Add1~1 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~1 ),
	.combout(\VGA_unit|VGA_unit|Add1~2_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~3 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~2 .lut_mask = 16'hA505;
defparam \VGA_unit|VGA_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N12
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add1~4 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~4_combout  = (\VGA_unit|VGA_unit|V_Cont [2] & ((GND) # (!\VGA_unit|VGA_unit|Add1~3 ))) # (!\VGA_unit|VGA_unit|V_Cont [2] & (\VGA_unit|VGA_unit|Add1~3  $ (GND)))
// \VGA_unit|VGA_unit|Add1~5  = CARRY((\VGA_unit|VGA_unit|V_Cont [2]) # (!\VGA_unit|VGA_unit|Add1~3 ))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~3 ),
	.combout(\VGA_unit|VGA_unit|Add1~4_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~5 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~4 .lut_mask = 16'h3CCF;
defparam \VGA_unit|VGA_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N14
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add1~6 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~6_combout  = (\VGA_unit|VGA_unit|V_Cont [3] & (\VGA_unit|VGA_unit|Add1~5  & VCC)) # (!\VGA_unit|VGA_unit|V_Cont [3] & (!\VGA_unit|VGA_unit|Add1~5 ))
// \VGA_unit|VGA_unit|Add1~7  = CARRY((!\VGA_unit|VGA_unit|V_Cont [3] & !\VGA_unit|VGA_unit|Add1~5 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~5 ),
	.combout(\VGA_unit|VGA_unit|Add1~6_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~7 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~6 .lut_mask = 16'hA505;
defparam \VGA_unit|VGA_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N16
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add1~8 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~8_combout  = (\VGA_unit|VGA_unit|V_Cont [4] & ((GND) # (!\VGA_unit|VGA_unit|Add1~7 ))) # (!\VGA_unit|VGA_unit|V_Cont [4] & (\VGA_unit|VGA_unit|Add1~7  $ (GND)))
// \VGA_unit|VGA_unit|Add1~9  = CARRY((\VGA_unit|VGA_unit|V_Cont [4]) # (!\VGA_unit|VGA_unit|Add1~7 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~7 ),
	.combout(\VGA_unit|VGA_unit|Add1~8_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~9 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~8 .lut_mask = 16'h5AAF;
defparam \VGA_unit|VGA_unit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N18
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add1~10 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~10_combout  = (\VGA_unit|VGA_unit|V_Cont [5] & (!\VGA_unit|VGA_unit|Add1~9 )) # (!\VGA_unit|VGA_unit|V_Cont [5] & ((\VGA_unit|VGA_unit|Add1~9 ) # (GND)))
// \VGA_unit|VGA_unit|Add1~11  = CARRY((!\VGA_unit|VGA_unit|Add1~9 ) # (!\VGA_unit|VGA_unit|V_Cont [5]))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~9 ),
	.combout(\VGA_unit|VGA_unit|Add1~10_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~11 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA_unit|VGA_unit|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N20
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add1~12 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~12_combout  = (\VGA_unit|VGA_unit|V_Cont [6] & ((GND) # (!\VGA_unit|VGA_unit|Add1~11 ))) # (!\VGA_unit|VGA_unit|V_Cont [6] & (\VGA_unit|VGA_unit|Add1~11  $ (GND)))
// \VGA_unit|VGA_unit|Add1~13  = CARRY((\VGA_unit|VGA_unit|V_Cont [6]) # (!\VGA_unit|VGA_unit|Add1~11 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~11 ),
	.combout(\VGA_unit|VGA_unit|Add1~12_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~13 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~12 .lut_mask = 16'h5AAF;
defparam \VGA_unit|VGA_unit|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N22
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add1~14 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~14_combout  = (\VGA_unit|VGA_unit|V_Cont [7] & (\VGA_unit|VGA_unit|Add1~13  & VCC)) # (!\VGA_unit|VGA_unit|V_Cont [7] & (!\VGA_unit|VGA_unit|Add1~13 ))
// \VGA_unit|VGA_unit|Add1~15  = CARRY((!\VGA_unit|VGA_unit|V_Cont [7] & !\VGA_unit|VGA_unit|Add1~13 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~13 ),
	.combout(\VGA_unit|VGA_unit|Add1~14_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~15 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~14 .lut_mask = 16'hA505;
defparam \VGA_unit|VGA_unit|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N24
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add1~16 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~16_combout  = (\VGA_unit|VGA_unit|V_Cont [8] & ((GND) # (!\VGA_unit|VGA_unit|Add1~15 ))) # (!\VGA_unit|VGA_unit|V_Cont [8] & (\VGA_unit|VGA_unit|Add1~15  $ (GND)))
// \VGA_unit|VGA_unit|Add1~17  = CARRY((\VGA_unit|VGA_unit|V_Cont [8]) # (!\VGA_unit|VGA_unit|Add1~15 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~15 ),
	.combout(\VGA_unit|VGA_unit|Add1~16_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~17 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~16 .lut_mask = 16'h5AAF;
defparam \VGA_unit|VGA_unit|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N12
cycloneive_lcell_comb \VGA_unit|always1~0 (
// Equation(s):
// \VGA_unit|always1~0_combout  = (\VGA_unit|VGA_unit|Add1~10_combout  & \VGA_unit|VGA_unit|Add1~12_combout )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|Add1~10_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always1~0 .lut_mask = 16'hC0C0;
defparam \VGA_unit|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N6
cycloneive_lcell_comb \VGA_unit|always1~1 (
// Equation(s):
// \VGA_unit|always1~1_combout  = (\VGA_unit|VGA_unit|Add1~16_combout  & (\VGA_unit|always1~0_combout  & ((\VGA_unit|VGA_unit|Add1~8_combout ) # (\VGA_unit|VGA_unit|Add1~6_combout )))) # (!\VGA_unit|VGA_unit|Add1~16_combout  & (((!\VGA_unit|always1~0_combout 
// ) # (!\VGA_unit|VGA_unit|Add1~6_combout )) # (!\VGA_unit|VGA_unit|Add1~8_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~8_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~16_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~6_combout ),
	.datad(\VGA_unit|always1~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always1~1 .lut_mask = 16'hDB33;
defparam \VGA_unit|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N26
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add1~18 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~18_combout  = \VGA_unit|VGA_unit|Add1~17  $ (!\VGA_unit|VGA_unit|V_Cont [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_unit|VGA_unit|V_Cont [9]),
	.cin(\VGA_unit|VGA_unit|Add1~17 ),
	.combout(\VGA_unit|VGA_unit|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~18 .lut_mask = 16'hF00F;
defparam \VGA_unit|VGA_unit|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N8
cycloneive_lcell_comb \VGA_unit|SRAM_address[4]~1 (
// Equation(s):
// \VGA_unit|SRAM_address[4]~1_combout  = (!\VGA_unit|VGA_unit|Add1~18_combout  & ((\VGA_unit|VGA_unit|Add1~14_combout  & ((!\VGA_unit|VGA_unit|Add1~16_combout ))) # (!\VGA_unit|VGA_unit|Add1~14_combout  & (!\VGA_unit|always1~1_combout ))))

	.dataa(\VGA_unit|always1~1_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~16_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~14_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~18_combout ),
	.cin(gnd),
	.combout(\VGA_unit|SRAM_address[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|SRAM_address[4]~1 .lut_mask = 16'h0035;
defparam \VGA_unit|SRAM_address[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N14
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state.state_bit_3~0 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state.state_bit_3~0_combout  = (\VGA_unit|Equal0~4_combout  & (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & \VGA_unit|SRAM_address[4]~1_combout ))

	.dataa(\VGA_unit|Equal0~4_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(gnd),
	.datad(\VGA_unit|SRAM_address[4]~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state.state_bit_3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.state_bit_3~0 .lut_mask = 16'h8800;
defparam \VGA_unit|VGA_SRAM_state.state_bit_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N30
cycloneive_lcell_comb \M1_Unit|M1_state.state_bit_5~0 (
// Equation(s):
// \M1_Unit|M1_state.state_bit_5~0_combout  = (\M1_Unit|M1_state.state_bit_3~0_combout  & (\M1_Unit|M1_state.state_bit_4~q  & \M1_Unit|M1_state.state_bit_3~q ))

	.dataa(\M1_Unit|M1_state.state_bit_3~0_combout ),
	.datab(gnd),
	.datac(\M1_Unit|M1_state.state_bit_4~q ),
	.datad(\M1_Unit|M1_state.state_bit_3~q ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.state_bit_5~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_5~0 .lut_mask = 16'hA000;
defparam \M1_Unit|M1_state.state_bit_5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N0
cycloneive_lcell_comb \M1_Unit|M1_state.state_bit_5~1 (
// Equation(s):
// \M1_Unit|M1_state.state_bit_5~1_combout  = (\M1_Unit|M1_state.state_bit_0~q ) # (((\SWITCH_I[17]~input_o ) # (\M1_Unit|M1_state.state_bit_2~q )) # (!\M1_Unit|M1_state.state_bit_1~q ))

	.dataa(\M1_Unit|M1_state.state_bit_0~q ),
	.datab(\M1_Unit|M1_state.state_bit_1~q ),
	.datac(\SWITCH_I[17]~input_o ),
	.datad(\M1_Unit|M1_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.state_bit_5~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_5~1 .lut_mask = 16'hFFFB;
defparam \M1_Unit|M1_state.state_bit_5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N8
cycloneive_lcell_comb \M1_Unit|M1_state.state_bit_5~2 (
// Equation(s):
// \M1_Unit|M1_state.state_bit_5~2_combout  = (\M1_Unit|M1_state.state_bit_5~0_combout ) # ((\M1_Unit|M1_state.state_bit_5~q  & ((\M1_Unit|M1_state.state_bit_5~1_combout ) # (!\M1_Unit|M1_state.state_bit_3~q ))))

	.dataa(\M1_Unit|M1_state.state_bit_5~0_combout ),
	.datab(\M1_Unit|M1_state.state_bit_5~1_combout ),
	.datac(\M1_Unit|M1_state.state_bit_5~q ),
	.datad(\M1_Unit|M1_state.state_bit_3~q ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.state_bit_5~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_5~2 .lut_mask = 16'hEAFA;
defparam \M1_Unit|M1_state.state_bit_5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y11_N9
dffeas \M1_Unit|M1_state.state_bit_5 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|M1_state.state_bit_5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|M1_state.state_bit_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_5 .is_wysiwyg = "true";
defparam \M1_Unit|M1_state.state_bit_5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N28
cycloneive_lcell_comb \M1_Unit|M1_state.state_bit_3~2 (
// Equation(s):
// \M1_Unit|M1_state.state_bit_3~2_combout  = (\M1_Unit|M1_state.state_bit_0~q  & (((\M1_Unit|M1_state.state_bit_5~q ) # (!\M1_Unit|M1_state.state_bit_2~q )))) # (!\M1_Unit|M1_state.state_bit_0~q  & ((\M1_Unit|M1_state.state_bit_2~q ) # 
// ((\M1_Unit|M1_state.state_bit_1~q  & !\M1_Unit|M1_state.state_bit_5~q ))))

	.dataa(\M1_Unit|M1_state.state_bit_0~q ),
	.datab(\M1_Unit|M1_state.state_bit_1~q ),
	.datac(\M1_Unit|M1_state.state_bit_5~q ),
	.datad(\M1_Unit|M1_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.state_bit_3~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_3~2 .lut_mask = 16'hF5AE;
defparam \M1_Unit|M1_state.state_bit_3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N14
cycloneive_lcell_comb \M1_Unit|M1_state.state_bit_3~3 (
// Equation(s):
// \M1_Unit|M1_state.state_bit_3~3_combout  = (\SWITCH_I[17]~input_o ) # ((\M1_Unit|M1_state.state_bit_3~2_combout ) # ((\M1_Unit|M1_state.state_bit_4~q  & \M1_Unit|M1_state.state_bit_5~q )))

	.dataa(\M1_Unit|M1_state.state_bit_4~q ),
	.datab(\SWITCH_I[17]~input_o ),
	.datac(\M1_Unit|M1_state.state_bit_5~q ),
	.datad(\M1_Unit|M1_state.state_bit_3~2_combout ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.state_bit_3~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_3~3 .lut_mask = 16'hFFEC;
defparam \M1_Unit|M1_state.state_bit_3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N4
cycloneive_lcell_comb \M1_Unit|Column_Counter[0]~12 (
// Equation(s):
// \M1_Unit|Column_Counter[0]~12_combout  = \M1_Unit|Column_Counter [0] $ (VCC)
// \M1_Unit|Column_Counter[0]~13  = CARRY(\M1_Unit|Column_Counter [0])

	.dataa(gnd),
	.datab(\M1_Unit|Column_Counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_Unit|Column_Counter[0]~12_combout ),
	.cout(\M1_Unit|Column_Counter[0]~13 ));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[0]~12 .lut_mask = 16'h33CC;
defparam \M1_Unit|Column_Counter[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N4
cycloneive_lcell_comb \M1_Unit|M1_state.S_LEADOUT_17~0 (
// Equation(s):
// \M1_Unit|M1_state.S_LEADOUT_17~0_combout  = (\M1_Unit|M1_state.state_bit_1~q  & (\M1_Unit|M1_state.state_bit_5~q  & \M1_Unit|M1_state.state_bit_3~q ))

	.dataa(gnd),
	.datab(\M1_Unit|M1_state.state_bit_1~q ),
	.datac(\M1_Unit|M1_state.state_bit_5~q ),
	.datad(\M1_Unit|M1_state.state_bit_3~q ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.S_LEADOUT_17~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.S_LEADOUT_17~0 .lut_mask = 16'hC000;
defparam \M1_Unit|M1_state.S_LEADOUT_17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N10
cycloneive_lcell_comb \M1_Unit|Column_Counter[11]~18 (
// Equation(s):
// \M1_Unit|Column_Counter[11]~18_combout  = (\M1_Unit|M1_state.S_LEADOUT_17~0_combout ) # ((\M1_Unit|M1_state.CC_6~0_combout  & !\M1_Unit|M1_state.state_bit_0~q ))

	.dataa(\M1_Unit|M1_state.CC_6~0_combout ),
	.datab(gnd),
	.datac(\M1_Unit|M1_state.state_bit_0~q ),
	.datad(\M1_Unit|M1_state.S_LEADOUT_17~0_combout ),
	.cin(gnd),
	.combout(\M1_Unit|Column_Counter[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|Column_Counter[11]~18 .lut_mask = 16'hFF0A;
defparam \M1_Unit|Column_Counter[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N30
cycloneive_lcell_comb \M1_Unit|Column_Counter[11]~20 (
// Equation(s):
// \M1_Unit|Column_Counter[11]~20_combout  = (\M1_Unit|M1_state.state_bit_4~q  & ((\M1_Unit|M1_state.state_bit_5~q  & ((\M1_Unit|M1_state.state_bit_1~q ))) # (!\M1_Unit|M1_state.state_bit_5~q  & (\M1_Unit|M1_state.state_bit_3~q )))) # 
// (!\M1_Unit|M1_state.state_bit_4~q  & (\M1_Unit|M1_state.state_bit_1~q  & (\M1_Unit|M1_state.state_bit_3~q  $ (!\M1_Unit|M1_state.state_bit_5~q ))))

	.dataa(\M1_Unit|M1_state.state_bit_4~q ),
	.datab(\M1_Unit|M1_state.state_bit_3~q ),
	.datac(\M1_Unit|M1_state.state_bit_1~q ),
	.datad(\M1_Unit|M1_state.state_bit_5~q ),
	.cin(gnd),
	.combout(\M1_Unit|Column_Counter[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|Column_Counter[11]~20 .lut_mask = 16'hE098;
defparam \M1_Unit|Column_Counter[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N16
cycloneive_lcell_comb \M1_Unit|Column_Counter[11]~21 (
// Equation(s):
// \M1_Unit|Column_Counter[11]~21_combout  = (\M1_Unit|M1_state.state_bit_4~q  & ((\M1_Unit|M1_state.state_bit_5~q  & (\M1_Unit|M1_state.state_bit_3~q )) # (!\M1_Unit|M1_state.state_bit_5~q  & ((\M1_Unit|M1_state.state_bit_1~q ))))) # 
// (!\M1_Unit|M1_state.state_bit_4~q  & (\M1_Unit|M1_state.state_bit_3~q  & (\M1_Unit|M1_state.state_bit_1~q  $ (!\M1_Unit|M1_state.state_bit_5~q ))))

	.dataa(\M1_Unit|M1_state.state_bit_4~q ),
	.datab(\M1_Unit|M1_state.state_bit_3~q ),
	.datac(\M1_Unit|M1_state.state_bit_1~q ),
	.datad(\M1_Unit|M1_state.state_bit_5~q ),
	.cin(gnd),
	.combout(\M1_Unit|Column_Counter[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|Column_Counter[11]~21 .lut_mask = 16'hC8A4;
defparam \M1_Unit|Column_Counter[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N10
cycloneive_lcell_comb \M1_Unit|Column_Counter[11]~22 (
// Equation(s):
// \M1_Unit|Column_Counter[11]~22_combout  = (\M1_Unit|M1_state.state_bit_2~q  & (\M1_Unit|Column_Counter[11]~20_combout  & (\M1_Unit|Column_Counter[11]~21_combout ))) # (!\M1_Unit|M1_state.state_bit_2~q  & ((\M1_Unit|M1_state.state_bit_5~q  & 
// ((\M1_Unit|Column_Counter[11]~21_combout ))) # (!\M1_Unit|M1_state.state_bit_5~q  & (\M1_Unit|Column_Counter[11]~20_combout ))))

	.dataa(\M1_Unit|Column_Counter[11]~20_combout ),
	.datab(\M1_Unit|Column_Counter[11]~21_combout ),
	.datac(\M1_Unit|M1_state.state_bit_2~q ),
	.datad(\M1_Unit|M1_state.state_bit_5~q ),
	.cin(gnd),
	.combout(\M1_Unit|Column_Counter[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|Column_Counter[11]~22 .lut_mask = 16'h8C8A;
defparam \M1_Unit|Column_Counter[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N20
cycloneive_lcell_comb \M1_Unit|Column_Counter[11]~19 (
// Equation(s):
// \M1_Unit|Column_Counter[11]~19_combout  = (\M1_Unit|M1_state.CC_6~0_combout  & !\M1_Unit|Lead_Out_Flag~q )

	.dataa(\M1_Unit|M1_state.CC_6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\M1_Unit|Lead_Out_Flag~q ),
	.cin(gnd),
	.combout(\M1_Unit|Column_Counter[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|Column_Counter[11]~19 .lut_mask = 16'h00AA;
defparam \M1_Unit|Column_Counter[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N28
cycloneive_lcell_comb \M1_Unit|Column_Counter[11]~23 (
// Equation(s):
// \M1_Unit|Column_Counter[11]~23_combout  = (\M1_Unit|Column_Counter[11]~20_combout  & (\M1_Unit|M1_state.state_bit_5~q  $ (((!\M1_Unit|Column_Counter[11]~21_combout  & \M1_Unit|M1_state.state_bit_2~q ))))) # (!\M1_Unit|Column_Counter[11]~20_combout  & 
// (\M1_Unit|Column_Counter[11]~21_combout  & (\M1_Unit|M1_state.state_bit_2~q  $ (!\M1_Unit|M1_state.state_bit_5~q ))))

	.dataa(\M1_Unit|Column_Counter[11]~20_combout ),
	.datab(\M1_Unit|Column_Counter[11]~21_combout ),
	.datac(\M1_Unit|M1_state.state_bit_2~q ),
	.datad(\M1_Unit|M1_state.state_bit_5~q ),
	.cin(gnd),
	.combout(\M1_Unit|Column_Counter[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|Column_Counter[11]~23 .lut_mask = 16'hCA24;
defparam \M1_Unit|Column_Counter[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N22
cycloneive_lcell_comb \M1_Unit|Column_Counter[11]~24 (
// Equation(s):
// \M1_Unit|Column_Counter[11]~24_combout  = (\M1_Unit|M1_state.state_bit_0~q  & (((\M1_Unit|Column_Counter[11]~23_combout )))) # (!\M1_Unit|M1_state.state_bit_0~q  & (\M1_Unit|Column_Counter[11]~22_combout  & (!\M1_Unit|Column_Counter[11]~19_combout )))

	.dataa(\M1_Unit|Column_Counter[11]~22_combout ),
	.datab(\M1_Unit|Column_Counter[11]~19_combout ),
	.datac(\M1_Unit|Column_Counter[11]~23_combout ),
	.datad(\M1_Unit|M1_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\M1_Unit|Column_Counter[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|Column_Counter[11]~24 .lut_mask = 16'hF022;
defparam \M1_Unit|Column_Counter[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y10_N5
dffeas \M1_Unit|Column_Counter[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|Column_Counter[0]~12_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M1_Unit|Column_Counter[11]~18_combout ),
	.sload(gnd),
	.ena(\M1_Unit|Column_Counter[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|Column_Counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[0] .is_wysiwyg = "true";
defparam \M1_Unit|Column_Counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N6
cycloneive_lcell_comb \M1_Unit|Column_Counter[1]~14 (
// Equation(s):
// \M1_Unit|Column_Counter[1]~14_combout  = (\M1_Unit|Column_Counter [1] & (!\M1_Unit|Column_Counter[0]~13 )) # (!\M1_Unit|Column_Counter [1] & ((\M1_Unit|Column_Counter[0]~13 ) # (GND)))
// \M1_Unit|Column_Counter[1]~15  = CARRY((!\M1_Unit|Column_Counter[0]~13 ) # (!\M1_Unit|Column_Counter [1]))

	.dataa(\M1_Unit|Column_Counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|Column_Counter[0]~13 ),
	.combout(\M1_Unit|Column_Counter[1]~14_combout ),
	.cout(\M1_Unit|Column_Counter[1]~15 ));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[1]~14 .lut_mask = 16'h5A5F;
defparam \M1_Unit|Column_Counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y10_N7
dffeas \M1_Unit|Column_Counter[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|Column_Counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M1_Unit|Column_Counter[11]~18_combout ),
	.sload(gnd),
	.ena(\M1_Unit|Column_Counter[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|Column_Counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[1] .is_wysiwyg = "true";
defparam \M1_Unit|Column_Counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N8
cycloneive_lcell_comb \M1_Unit|Column_Counter[2]~16 (
// Equation(s):
// \M1_Unit|Column_Counter[2]~16_combout  = (\M1_Unit|Column_Counter [2] & (\M1_Unit|Column_Counter[1]~15  $ (GND))) # (!\M1_Unit|Column_Counter [2] & (!\M1_Unit|Column_Counter[1]~15  & VCC))
// \M1_Unit|Column_Counter[2]~17  = CARRY((\M1_Unit|Column_Counter [2] & !\M1_Unit|Column_Counter[1]~15 ))

	.dataa(gnd),
	.datab(\M1_Unit|Column_Counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|Column_Counter[1]~15 ),
	.combout(\M1_Unit|Column_Counter[2]~16_combout ),
	.cout(\M1_Unit|Column_Counter[2]~17 ));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[2]~16 .lut_mask = 16'hC30C;
defparam \M1_Unit|Column_Counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y10_N9
dffeas \M1_Unit|Column_Counter[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|Column_Counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M1_Unit|Column_Counter[11]~18_combout ),
	.sload(gnd),
	.ena(\M1_Unit|Column_Counter[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|Column_Counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[2] .is_wysiwyg = "true";
defparam \M1_Unit|Column_Counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N10
cycloneive_lcell_comb \M1_Unit|Column_Counter[3]~25 (
// Equation(s):
// \M1_Unit|Column_Counter[3]~25_combout  = (\M1_Unit|Column_Counter [3] & (!\M1_Unit|Column_Counter[2]~17 )) # (!\M1_Unit|Column_Counter [3] & ((\M1_Unit|Column_Counter[2]~17 ) # (GND)))
// \M1_Unit|Column_Counter[3]~26  = CARRY((!\M1_Unit|Column_Counter[2]~17 ) # (!\M1_Unit|Column_Counter [3]))

	.dataa(\M1_Unit|Column_Counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|Column_Counter[2]~17 ),
	.combout(\M1_Unit|Column_Counter[3]~25_combout ),
	.cout(\M1_Unit|Column_Counter[3]~26 ));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[3]~25 .lut_mask = 16'h5A5F;
defparam \M1_Unit|Column_Counter[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y10_N11
dffeas \M1_Unit|Column_Counter[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|Column_Counter[3]~25_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M1_Unit|Column_Counter[11]~18_combout ),
	.sload(gnd),
	.ena(\M1_Unit|Column_Counter[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|Column_Counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[3] .is_wysiwyg = "true";
defparam \M1_Unit|Column_Counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N12
cycloneive_lcell_comb \M1_Unit|Column_Counter[4]~27 (
// Equation(s):
// \M1_Unit|Column_Counter[4]~27_combout  = (\M1_Unit|Column_Counter [4] & (\M1_Unit|Column_Counter[3]~26  $ (GND))) # (!\M1_Unit|Column_Counter [4] & (!\M1_Unit|Column_Counter[3]~26  & VCC))
// \M1_Unit|Column_Counter[4]~28  = CARRY((\M1_Unit|Column_Counter [4] & !\M1_Unit|Column_Counter[3]~26 ))

	.dataa(\M1_Unit|Column_Counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|Column_Counter[3]~26 ),
	.combout(\M1_Unit|Column_Counter[4]~27_combout ),
	.cout(\M1_Unit|Column_Counter[4]~28 ));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[4]~27 .lut_mask = 16'hA50A;
defparam \M1_Unit|Column_Counter[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y10_N13
dffeas \M1_Unit|Column_Counter[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|Column_Counter[4]~27_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M1_Unit|Column_Counter[11]~18_combout ),
	.sload(gnd),
	.ena(\M1_Unit|Column_Counter[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|Column_Counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[4] .is_wysiwyg = "true";
defparam \M1_Unit|Column_Counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N14
cycloneive_lcell_comb \M1_Unit|Column_Counter[5]~29 (
// Equation(s):
// \M1_Unit|Column_Counter[5]~29_combout  = (\M1_Unit|Column_Counter [5] & (!\M1_Unit|Column_Counter[4]~28 )) # (!\M1_Unit|Column_Counter [5] & ((\M1_Unit|Column_Counter[4]~28 ) # (GND)))
// \M1_Unit|Column_Counter[5]~30  = CARRY((!\M1_Unit|Column_Counter[4]~28 ) # (!\M1_Unit|Column_Counter [5]))

	.dataa(gnd),
	.datab(\M1_Unit|Column_Counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|Column_Counter[4]~28 ),
	.combout(\M1_Unit|Column_Counter[5]~29_combout ),
	.cout(\M1_Unit|Column_Counter[5]~30 ));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[5]~29 .lut_mask = 16'h3C3F;
defparam \M1_Unit|Column_Counter[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y10_N15
dffeas \M1_Unit|Column_Counter[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|Column_Counter[5]~29_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M1_Unit|Column_Counter[11]~18_combout ),
	.sload(gnd),
	.ena(\M1_Unit|Column_Counter[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|Column_Counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[5] .is_wysiwyg = "true";
defparam \M1_Unit|Column_Counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N16
cycloneive_lcell_comb \M1_Unit|Column_Counter[6]~31 (
// Equation(s):
// \M1_Unit|Column_Counter[6]~31_combout  = (\M1_Unit|Column_Counter [6] & (\M1_Unit|Column_Counter[5]~30  $ (GND))) # (!\M1_Unit|Column_Counter [6] & (!\M1_Unit|Column_Counter[5]~30  & VCC))
// \M1_Unit|Column_Counter[6]~32  = CARRY((\M1_Unit|Column_Counter [6] & !\M1_Unit|Column_Counter[5]~30 ))

	.dataa(gnd),
	.datab(\M1_Unit|Column_Counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|Column_Counter[5]~30 ),
	.combout(\M1_Unit|Column_Counter[6]~31_combout ),
	.cout(\M1_Unit|Column_Counter[6]~32 ));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[6]~31 .lut_mask = 16'hC30C;
defparam \M1_Unit|Column_Counter[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y10_N17
dffeas \M1_Unit|Column_Counter[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|Column_Counter[6]~31_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M1_Unit|Column_Counter[11]~18_combout ),
	.sload(gnd),
	.ena(\M1_Unit|Column_Counter[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|Column_Counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[6] .is_wysiwyg = "true";
defparam \M1_Unit|Column_Counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N18
cycloneive_lcell_comb \M1_Unit|Column_Counter[7]~33 (
// Equation(s):
// \M1_Unit|Column_Counter[7]~33_combout  = (\M1_Unit|Column_Counter [7] & (!\M1_Unit|Column_Counter[6]~32 )) # (!\M1_Unit|Column_Counter [7] & ((\M1_Unit|Column_Counter[6]~32 ) # (GND)))
// \M1_Unit|Column_Counter[7]~34  = CARRY((!\M1_Unit|Column_Counter[6]~32 ) # (!\M1_Unit|Column_Counter [7]))

	.dataa(gnd),
	.datab(\M1_Unit|Column_Counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|Column_Counter[6]~32 ),
	.combout(\M1_Unit|Column_Counter[7]~33_combout ),
	.cout(\M1_Unit|Column_Counter[7]~34 ));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[7]~33 .lut_mask = 16'h3C3F;
defparam \M1_Unit|Column_Counter[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y10_N19
dffeas \M1_Unit|Column_Counter[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|Column_Counter[7]~33_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M1_Unit|Column_Counter[11]~18_combout ),
	.sload(gnd),
	.ena(\M1_Unit|Column_Counter[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|Column_Counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[7] .is_wysiwyg = "true";
defparam \M1_Unit|Column_Counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N20
cycloneive_lcell_comb \M1_Unit|Column_Counter[8]~35 (
// Equation(s):
// \M1_Unit|Column_Counter[8]~35_combout  = (\M1_Unit|Column_Counter [8] & (\M1_Unit|Column_Counter[7]~34  $ (GND))) # (!\M1_Unit|Column_Counter [8] & (!\M1_Unit|Column_Counter[7]~34  & VCC))
// \M1_Unit|Column_Counter[8]~36  = CARRY((\M1_Unit|Column_Counter [8] & !\M1_Unit|Column_Counter[7]~34 ))

	.dataa(gnd),
	.datab(\M1_Unit|Column_Counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|Column_Counter[7]~34 ),
	.combout(\M1_Unit|Column_Counter[8]~35_combout ),
	.cout(\M1_Unit|Column_Counter[8]~36 ));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[8]~35 .lut_mask = 16'hC30C;
defparam \M1_Unit|Column_Counter[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y10_N21
dffeas \M1_Unit|Column_Counter[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|Column_Counter[8]~35_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M1_Unit|Column_Counter[11]~18_combout ),
	.sload(gnd),
	.ena(\M1_Unit|Column_Counter[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|Column_Counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[8] .is_wysiwyg = "true";
defparam \M1_Unit|Column_Counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N22
cycloneive_lcell_comb \M1_Unit|Column_Counter[9]~37 (
// Equation(s):
// \M1_Unit|Column_Counter[9]~37_combout  = (\M1_Unit|Column_Counter [9] & (!\M1_Unit|Column_Counter[8]~36 )) # (!\M1_Unit|Column_Counter [9] & ((\M1_Unit|Column_Counter[8]~36 ) # (GND)))
// \M1_Unit|Column_Counter[9]~38  = CARRY((!\M1_Unit|Column_Counter[8]~36 ) # (!\M1_Unit|Column_Counter [9]))

	.dataa(\M1_Unit|Column_Counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|Column_Counter[8]~36 ),
	.combout(\M1_Unit|Column_Counter[9]~37_combout ),
	.cout(\M1_Unit|Column_Counter[9]~38 ));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[9]~37 .lut_mask = 16'h5A5F;
defparam \M1_Unit|Column_Counter[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y10_N23
dffeas \M1_Unit|Column_Counter[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|Column_Counter[9]~37_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M1_Unit|Column_Counter[11]~18_combout ),
	.sload(gnd),
	.ena(\M1_Unit|Column_Counter[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|Column_Counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[9] .is_wysiwyg = "true";
defparam \M1_Unit|Column_Counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N24
cycloneive_lcell_comb \M1_Unit|Column_Counter[10]~39 (
// Equation(s):
// \M1_Unit|Column_Counter[10]~39_combout  = (\M1_Unit|Column_Counter [10] & (\M1_Unit|Column_Counter[9]~38  $ (GND))) # (!\M1_Unit|Column_Counter [10] & (!\M1_Unit|Column_Counter[9]~38  & VCC))
// \M1_Unit|Column_Counter[10]~40  = CARRY((\M1_Unit|Column_Counter [10] & !\M1_Unit|Column_Counter[9]~38 ))

	.dataa(gnd),
	.datab(\M1_Unit|Column_Counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|Column_Counter[9]~38 ),
	.combout(\M1_Unit|Column_Counter[10]~39_combout ),
	.cout(\M1_Unit|Column_Counter[10]~40 ));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[10]~39 .lut_mask = 16'hC30C;
defparam \M1_Unit|Column_Counter[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y10_N25
dffeas \M1_Unit|Column_Counter[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|Column_Counter[10]~39_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M1_Unit|Column_Counter[11]~18_combout ),
	.sload(gnd),
	.ena(\M1_Unit|Column_Counter[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|Column_Counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[10] .is_wysiwyg = "true";
defparam \M1_Unit|Column_Counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N28
cycloneive_lcell_comb \M1_Unit|Selector1370~3 (
// Equation(s):
// \M1_Unit|Selector1370~3_combout  = (!\M1_Unit|Column_Counter [10] & (!\M1_Unit|Column_Counter [8] & (!\M1_Unit|Column_Counter [9] & \M1_Unit|Column_Counter [7])))

	.dataa(\M1_Unit|Column_Counter [10]),
	.datab(\M1_Unit|Column_Counter [8]),
	.datac(\M1_Unit|Column_Counter [9]),
	.datad(\M1_Unit|Column_Counter [7]),
	.cin(gnd),
	.combout(\M1_Unit|Selector1370~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|Selector1370~3 .lut_mask = 16'h0100;
defparam \M1_Unit|Selector1370~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N2
cycloneive_lcell_comb \M1_Unit|Selector1370~2 (
// Equation(s):
// \M1_Unit|Selector1370~2_combout  = (\M1_Unit|Column_Counter [4] & (!\M1_Unit|Column_Counter [6] & (!\M1_Unit|Column_Counter [5] & \M1_Unit|Column_Counter [3])))

	.dataa(\M1_Unit|Column_Counter [4]),
	.datab(\M1_Unit|Column_Counter [6]),
	.datac(\M1_Unit|Column_Counter [5]),
	.datad(\M1_Unit|Column_Counter [3]),
	.cin(gnd),
	.combout(\M1_Unit|Selector1370~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|Selector1370~2 .lut_mask = 16'h0200;
defparam \M1_Unit|Selector1370~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N26
cycloneive_lcell_comb \M1_Unit|Column_Counter[11]~41 (
// Equation(s):
// \M1_Unit|Column_Counter[11]~41_combout  = \M1_Unit|Column_Counter [11] $ (\M1_Unit|Column_Counter[10]~40 )

	.dataa(\M1_Unit|Column_Counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\M1_Unit|Column_Counter[10]~40 ),
	.combout(\M1_Unit|Column_Counter[11]~41_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|Column_Counter[11]~41 .lut_mask = 16'h5A5A;
defparam \M1_Unit|Column_Counter[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y10_N27
dffeas \M1_Unit|Column_Counter[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|Column_Counter[11]~41_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M1_Unit|Column_Counter[11]~18_combout ),
	.sload(gnd),
	.ena(\M1_Unit|Column_Counter[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|Column_Counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|Column_Counter[11] .is_wysiwyg = "true";
defparam \M1_Unit|Column_Counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N26
cycloneive_lcell_comb \M1_Unit|WideOr9~0 (
// Equation(s):
// \M1_Unit|WideOr9~0_combout  = (\M1_Unit|M1_state.state_bit_4~q  & (!\M1_Unit|M1_state.state_bit_0~q  & !\M1_Unit|M1_state.state_bit_3~q ))

	.dataa(\M1_Unit|M1_state.state_bit_4~q ),
	.datab(\M1_Unit|M1_state.state_bit_0~q ),
	.datac(gnd),
	.datad(\M1_Unit|M1_state.state_bit_3~q ),
	.cin(gnd),
	.combout(\M1_Unit|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|WideOr9~0 .lut_mask = 16'h0022;
defparam \M1_Unit|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N0
cycloneive_lcell_comb \M1_Unit|Selector1370~0 (
// Equation(s):
// \M1_Unit|Selector1370~0_combout  = (!\M1_Unit|M1_state.state_bit_2~q  & (!\M1_Unit|Column_Counter [0] & (\M1_Unit|Column_Counter [2] & !\M1_Unit|Column_Counter [1])))

	.dataa(\M1_Unit|M1_state.state_bit_2~q ),
	.datab(\M1_Unit|Column_Counter [0]),
	.datac(\M1_Unit|Column_Counter [2]),
	.datad(\M1_Unit|Column_Counter [1]),
	.cin(gnd),
	.combout(\M1_Unit|Selector1370~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|Selector1370~0 .lut_mask = 16'h0010;
defparam \M1_Unit|Selector1370~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y10_N22
cycloneive_lcell_comb \M1_Unit|Selector1370~1 (
// Equation(s):
// \M1_Unit|Selector1370~1_combout  = (\M1_Unit|WideOr9~0_combout  & (\M1_Unit|Selector1370~0_combout  & \M1_Unit|M1_state.state_bit_1~q ))

	.dataa(gnd),
	.datab(\M1_Unit|WideOr9~0_combout ),
	.datac(\M1_Unit|Selector1370~0_combout ),
	.datad(\M1_Unit|M1_state.state_bit_1~q ),
	.cin(gnd),
	.combout(\M1_Unit|Selector1370~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|Selector1370~1 .lut_mask = 16'hC000;
defparam \M1_Unit|Selector1370~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N30
cycloneive_lcell_comb \M1_Unit|Selector1370~4 (
// Equation(s):
// \M1_Unit|Selector1370~4_combout  = (\M1_Unit|Selector1370~3_combout  & (\M1_Unit|Selector1370~2_combout  & (!\M1_Unit|Column_Counter [11] & \M1_Unit|Selector1370~1_combout )))

	.dataa(\M1_Unit|Selector1370~3_combout ),
	.datab(\M1_Unit|Selector1370~2_combout ),
	.datac(\M1_Unit|Column_Counter [11]),
	.datad(\M1_Unit|Selector1370~1_combout ),
	.cin(gnd),
	.combout(\M1_Unit|Selector1370~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|Selector1370~4 .lut_mask = 16'h0800;
defparam \M1_Unit|Selector1370~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N6
cycloneive_lcell_comb \M1_Unit|Selector1370~5 (
// Equation(s):
// \M1_Unit|Selector1370~5_combout  = (\M1_Unit|Selector1370~4_combout ) # ((\M1_Unit|Lead_Out_Flag~q  & ((!\M1_Unit|M1_state.state_bit_0~q ) # (!\M1_Unit|M1_state.CC_6~0_combout ))))

	.dataa(\M1_Unit|M1_state.CC_6~0_combout ),
	.datab(\M1_Unit|Selector1370~4_combout ),
	.datac(\M1_Unit|Lead_Out_Flag~q ),
	.datad(\M1_Unit|M1_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\M1_Unit|Selector1370~5_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|Selector1370~5 .lut_mask = 16'hDCFC;
defparam \M1_Unit|Selector1370~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y10_N7
dffeas \M1_Unit|Lead_Out_Flag (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|Selector1370~5_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|Lead_Out_Flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|Lead_Out_Flag .is_wysiwyg = "true";
defparam \M1_Unit|Lead_Out_Flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N2
cycloneive_lcell_comb \M1_Unit|M1_state.state_bit_3~1 (
// Equation(s):
// \M1_Unit|M1_state.state_bit_3~1_combout  = (!\M1_Unit|M1_state.state_bit_1~q  & (((\M1_Unit|Lead_Out_Flag~q ) # (\M1_Unit|M1_state.state_bit_2~q )) # (!\M1_Unit|M1_state.state_bit_4~q )))

	.dataa(\M1_Unit|M1_state.state_bit_4~q ),
	.datab(\M1_Unit|M1_state.state_bit_1~q ),
	.datac(\M1_Unit|Lead_Out_Flag~q ),
	.datad(\M1_Unit|M1_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.state_bit_3~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_3~1 .lut_mask = 16'h3331;
defparam \M1_Unit|M1_state.state_bit_3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N18
cycloneive_lcell_comb \M1_Unit|M1_state.state_bit_3~4 (
// Equation(s):
// \M1_Unit|M1_state.state_bit_3~4_combout  = (\M1_Unit|M1_state.state_bit_3~q  & (((\M1_Unit|M1_state.state_bit_3~3_combout ) # (\M1_Unit|M1_state.state_bit_3~1_combout )))) # (!\M1_Unit|M1_state.state_bit_3~q  & (\M1_Unit|M1_state.state_bit_3~0_combout ))

	.dataa(\M1_Unit|M1_state.state_bit_3~0_combout ),
	.datab(\M1_Unit|M1_state.state_bit_3~3_combout ),
	.datac(\M1_Unit|M1_state.state_bit_3~q ),
	.datad(\M1_Unit|M1_state.state_bit_3~1_combout ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.state_bit_3~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_3~4 .lut_mask = 16'hFACA;
defparam \M1_Unit|M1_state.state_bit_3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y11_N19
dffeas \M1_Unit|M1_state.state_bit_3 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|M1_state.state_bit_3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|M1_state.state_bit_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_3 .is_wysiwyg = "true";
defparam \M1_Unit|M1_state.state_bit_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N16
cycloneive_lcell_comb \M1_Unit|M1_state.state_bit_0~0 (
// Equation(s):
// \M1_Unit|M1_state.state_bit_0~0_combout  = (!\M1_Unit|M1_state.state_bit_3~q  & (!\M1_Unit|M1_state.state_bit_5~q  & !\M1_Unit|M1_state.state_bit_4~q ))

	.dataa(gnd),
	.datab(\M1_Unit|M1_state.state_bit_3~q ),
	.datac(\M1_Unit|M1_state.state_bit_5~q ),
	.datad(\M1_Unit|M1_state.state_bit_4~q ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.state_bit_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_0~0 .lut_mask = 16'h0003;
defparam \M1_Unit|M1_state.state_bit_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N22
cycloneive_lcell_comb \M1_Unit|M1_state.state_bit_0~3 (
// Equation(s):
// \M1_Unit|M1_state.state_bit_0~3_combout  = (\M1_Unit|M1_state.state_bit_0~q  & (\M1_Unit|M1_state.state_bit_0~0_combout  & (!\M1_Unit|M1_state.state_bit_1~q  & !\M1_Unit|M1_state.state_bit_2~q ))) # (!\M1_Unit|M1_state.state_bit_0~q  & 
// (((\M1_Unit|M1_state.state_bit_2~q ))))

	.dataa(\M1_Unit|M1_state.state_bit_0~q ),
	.datab(\M1_Unit|M1_state.state_bit_0~0_combout ),
	.datac(\M1_Unit|M1_state.state_bit_1~q ),
	.datad(\M1_Unit|M1_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.state_bit_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_0~3 .lut_mask = 16'h5508;
defparam \M1_Unit|M1_state.state_bit_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N26
cycloneive_lcell_comb \M1_Unit|M1_state.state_bit_0~1 (
// Equation(s):
// \M1_Unit|M1_state.state_bit_0~1_combout  = (\M1_Unit|M1_state.state_bit_3~q  & ((!\M1_Unit|Lead_Out_Flag~q ) # (!\M1_Unit|M1_state.state_bit_4~q )))

	.dataa(\M1_Unit|M1_state.state_bit_4~q ),
	.datab(gnd),
	.datac(\M1_Unit|Lead_Out_Flag~q ),
	.datad(\M1_Unit|M1_state.state_bit_3~q ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.state_bit_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_0~1 .lut_mask = 16'h5F00;
defparam \M1_Unit|M1_state.state_bit_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N20
cycloneive_lcell_comb \M1_Unit|M1_state.state_bit_0~2 (
// Equation(s):
// \M1_Unit|M1_state.state_bit_0~2_combout  = (\M1_Unit|M1_state.state_bit_1~q  & ((\M1_Unit|M1_state.state_bit_4~q ) # (\M1_Unit|M1_state.state_bit_0~1_combout  $ (\M1_Unit|M1_state.state_bit_5~q )))) # (!\M1_Unit|M1_state.state_bit_1~q  & 
// ((\M1_Unit|M1_state.state_bit_5~q ) # (\M1_Unit|M1_state.state_bit_0~1_combout  $ (\M1_Unit|M1_state.state_bit_4~q ))))

	.dataa(\M1_Unit|M1_state.state_bit_0~1_combout ),
	.datab(\M1_Unit|M1_state.state_bit_4~q ),
	.datac(\M1_Unit|M1_state.state_bit_5~q ),
	.datad(\M1_Unit|M1_state.state_bit_1~q ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.state_bit_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_0~2 .lut_mask = 16'hDEF6;
defparam \M1_Unit|M1_state.state_bit_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N10
cycloneive_lcell_comb \M1_Unit|M1_state.state_bit_0~4 (
// Equation(s):
// \M1_Unit|M1_state.state_bit_0~4_combout  = (\SWITCH_I[17]~input_o  & (((\M1_Unit|M1_state.state_bit_0~q )))) # (!\SWITCH_I[17]~input_o  & ((\M1_Unit|M1_state.state_bit_0~3_combout ) # ((!\M1_Unit|M1_state.state_bit_0~q  & 
// \M1_Unit|M1_state.state_bit_0~2_combout ))))

	.dataa(\M1_Unit|M1_state.state_bit_0~3_combout ),
	.datab(\SWITCH_I[17]~input_o ),
	.datac(\M1_Unit|M1_state.state_bit_0~q ),
	.datad(\M1_Unit|M1_state.state_bit_0~2_combout ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.state_bit_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_0~4 .lut_mask = 16'hE3E2;
defparam \M1_Unit|M1_state.state_bit_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y11_N11
dffeas \M1_Unit|M1_state.state_bit_0 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|M1_state.state_bit_0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|M1_state.state_bit_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_0 .is_wysiwyg = "true";
defparam \M1_Unit|M1_state.state_bit_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N12
cycloneive_lcell_comb \M1_Unit|M1_state.state_bit_3~0 (
// Equation(s):
// \M1_Unit|M1_state.state_bit_3~0_combout  = (\M1_Unit|M1_state.state_bit_0~q  & (\M1_Unit|M1_state.state_bit_1~q  & (!\SWITCH_I[17]~input_o  & \M1_Unit|M1_state.state_bit_2~q )))

	.dataa(\M1_Unit|M1_state.state_bit_0~q ),
	.datab(\M1_Unit|M1_state.state_bit_1~q ),
	.datac(\SWITCH_I[17]~input_o ),
	.datad(\M1_Unit|M1_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.state_bit_3~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_3~0 .lut_mask = 16'h0800;
defparam \M1_Unit|M1_state.state_bit_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N24
cycloneive_lcell_comb \M1_Unit|M1_state.state_bit_4~0 (
// Equation(s):
// \M1_Unit|M1_state.state_bit_4~0_combout  = \M1_Unit|M1_state.state_bit_4~q  $ (((\M1_Unit|M1_state.state_bit_3~0_combout  & \M1_Unit|M1_state.state_bit_3~q )))

	.dataa(\M1_Unit|M1_state.state_bit_3~0_combout ),
	.datab(gnd),
	.datac(\M1_Unit|M1_state.state_bit_4~q ),
	.datad(\M1_Unit|M1_state.state_bit_3~q ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.state_bit_4~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_4~0 .lut_mask = 16'h5AF0;
defparam \M1_Unit|M1_state.state_bit_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y11_N25
dffeas \M1_Unit|M1_state.state_bit_4 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|M1_state.state_bit_4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|M1_state.state_bit_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_4 .is_wysiwyg = "true";
defparam \M1_Unit|M1_state.state_bit_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N12
cycloneive_lcell_comb \M1_Unit|M1_state.CC_6~0 (
// Equation(s):
// \M1_Unit|M1_state.CC_6~0_combout  = (\M1_Unit|M1_state.state_bit_4~q  & (!\M1_Unit|M1_state.state_bit_1~q  & (!\M1_Unit|M1_state.state_bit_2~q  & \M1_Unit|M1_state.state_bit_3~q )))

	.dataa(\M1_Unit|M1_state.state_bit_4~q ),
	.datab(\M1_Unit|M1_state.state_bit_1~q ),
	.datac(\M1_Unit|M1_state.state_bit_2~q ),
	.datad(\M1_Unit|M1_state.state_bit_3~q ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.CC_6~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.CC_6~0 .lut_mask = 16'h0200;
defparam \M1_Unit|M1_state.CC_6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y10_N28
cycloneive_lcell_comb \M1_Unit|M1_state.state_bit_1~0 (
// Equation(s):
// \M1_Unit|M1_state.state_bit_1~0_combout  = (\M1_Unit|M1_state.state_bit_4~q ) # (\M1_Unit|M1_state.state_bit_2~q )

	.dataa(gnd),
	.datab(\M1_Unit|M1_state.state_bit_4~q ),
	.datac(gnd),
	.datad(\M1_Unit|M1_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.state_bit_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_1~0 .lut_mask = 16'hFFCC;
defparam \M1_Unit|M1_state.state_bit_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N0
cycloneive_lcell_comb \M1_Unit|M1_state.state_bit_1~1 (
// Equation(s):
// \M1_Unit|M1_state.state_bit_1~1_combout  = (\M1_Unit|M1_state.state_bit_3~q  & (((!\M1_Unit|M1_state.state_bit_0~q  & \M1_Unit|M1_state.state_bit_1~0_combout )) # (!\M1_Unit|M1_state.state_bit_5~q ))) # (!\M1_Unit|M1_state.state_bit_3~q  & 
// (((\M1_Unit|M1_state.state_bit_1~0_combout ) # (\M1_Unit|M1_state.state_bit_5~q ))))

	.dataa(\M1_Unit|M1_state.state_bit_3~q ),
	.datab(\M1_Unit|M1_state.state_bit_0~q ),
	.datac(\M1_Unit|M1_state.state_bit_1~0_combout ),
	.datad(\M1_Unit|M1_state.state_bit_5~q ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.state_bit_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_1~1 .lut_mask = 16'h75FA;
defparam \M1_Unit|M1_state.state_bit_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N18
cycloneive_lcell_comb \M1_Unit|M1_state.state_bit_1~2 (
// Equation(s):
// \M1_Unit|M1_state.state_bit_1~2_combout  = (\SWITCH_I[17]~input_o  & (\M1_Unit|M1_state.state_bit_1~q )) # (!\SWITCH_I[17]~input_o  & (\M1_Unit|M1_state.state_bit_0~q  $ (((\M1_Unit|M1_state.state_bit_1~q  & \M1_Unit|M1_state.state_bit_1~1_combout )))))

	.dataa(\M1_Unit|M1_state.state_bit_1~q ),
	.datab(\M1_Unit|M1_state.state_bit_1~1_combout ),
	.datac(\SWITCH_I[17]~input_o ),
	.datad(\M1_Unit|M1_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.state_bit_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_1~2 .lut_mask = 16'hA7A8;
defparam \M1_Unit|M1_state.state_bit_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N24
cycloneive_lcell_comb \M1_Unit|M1_state.state_bit_1~3 (
// Equation(s):
// \M1_Unit|M1_state.state_bit_1~3_combout  = (\M1_Unit|M1_state.state_bit_1~2_combout ) # ((\M1_Unit|M1_state.CC_6~0_combout  & (!\SWITCH_I[17]~input_o  & !\M1_Unit|Lead_Out_Flag~q )))

	.dataa(\M1_Unit|M1_state.CC_6~0_combout ),
	.datab(\M1_Unit|M1_state.state_bit_1~2_combout ),
	.datac(\SWITCH_I[17]~input_o ),
	.datad(\M1_Unit|Lead_Out_Flag~q ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.state_bit_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_1~3 .lut_mask = 16'hCCCE;
defparam \M1_Unit|M1_state.state_bit_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y10_N25
dffeas \M1_Unit|M1_state.state_bit_1 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|M1_state.state_bit_1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|M1_state.state_bit_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_1 .is_wysiwyg = "true";
defparam \M1_Unit|M1_state.state_bit_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N8
cycloneive_lcell_comb \M1_Unit|M1_state.state_bit_2~0 (
// Equation(s):
// \M1_Unit|M1_state.state_bit_2~0_combout  = (!\SWITCH_I[17]~input_o  & \M1_Unit|M1_state.state_bit_1~q )

	.dataa(\SWITCH_I[17]~input_o ),
	.datab(gnd),
	.datac(\M1_Unit|M1_state.state_bit_1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.state_bit_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_2~0 .lut_mask = 16'h5050;
defparam \M1_Unit|M1_state.state_bit_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N6
cycloneive_lcell_comb \M1_Unit|M1_state.state_bit_2~1 (
// Equation(s):
// \M1_Unit|M1_state.state_bit_2~1_combout  = (\M1_Unit|M1_state.state_bit_2~0_combout  & (\M1_Unit|M1_state.state_bit_0~q  $ (((\M1_Unit|M1_state.state_bit_0~0_combout ) # (\M1_Unit|M1_state.state_bit_2~q ))))) # (!\M1_Unit|M1_state.state_bit_2~0_combout  & 
// (((\M1_Unit|M1_state.state_bit_2~q ))))

	.dataa(\M1_Unit|M1_state.state_bit_2~0_combout ),
	.datab(\M1_Unit|M1_state.state_bit_0~0_combout ),
	.datac(\M1_Unit|M1_state.state_bit_2~q ),
	.datad(\M1_Unit|M1_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.state_bit_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_2~1 .lut_mask = 16'h52F8;
defparam \M1_Unit|M1_state.state_bit_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y11_N7
dffeas \M1_Unit|M1_state.state_bit_2 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|M1_state.state_bit_2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|M1_state.state_bit_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|M1_state.state_bit_2 .is_wysiwyg = "true";
defparam \M1_Unit|M1_state.state_bit_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N12
cycloneive_lcell_comb \M1_Unit|M1_state.CC_4~0 (
// Equation(s):
// \M1_Unit|M1_state.CC_4~0_combout  = (\M1_Unit|M1_state.state_bit_2~q  & (\M1_Unit|M1_state.state_bit_1~q  & (\M1_Unit|M1_state.state_bit_4~q  & !\M1_Unit|M1_state.state_bit_3~q )))

	.dataa(\M1_Unit|M1_state.state_bit_2~q ),
	.datab(\M1_Unit|M1_state.state_bit_1~q ),
	.datac(\M1_Unit|M1_state.state_bit_4~q ),
	.datad(\M1_Unit|M1_state.state_bit_3~q ),
	.cin(gnd),
	.combout(\M1_Unit|M1_state.CC_4~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_state.CC_4~0 .lut_mask = 16'h0080;
defparam \M1_Unit|M1_state.CC_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N14
cycloneive_lcell_comb \M1_Unit|RGB_OFFSET_COUNTER[0]~18 (
// Equation(s):
// \M1_Unit|RGB_OFFSET_COUNTER[0]~18_combout  = \M1_Unit|RGB_OFFSET_COUNTER [0] $ (VCC)
// \M1_Unit|RGB_OFFSET_COUNTER[0]~19  = CARRY(\M1_Unit|RGB_OFFSET_COUNTER [0])

	.dataa(gnd),
	.datab(\M1_Unit|RGB_OFFSET_COUNTER [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_Unit|RGB_OFFSET_COUNTER[0]~18_combout ),
	.cout(\M1_Unit|RGB_OFFSET_COUNTER[0]~19 ));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[0]~18 .lut_mask = 16'h33CC;
defparam \M1_Unit|RGB_OFFSET_COUNTER[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N2
cycloneive_lcell_comb \M1_Unit|WideOr9~4 (
// Equation(s):
// \M1_Unit|WideOr9~4_combout  = (\M1_Unit|M1_state.state_bit_2~q  & (\M1_Unit|M1_state.state_bit_4~q  $ (((\M1_Unit|M1_state.state_bit_1~q ) # (\M1_Unit|M1_state.state_bit_0~q )))))

	.dataa(\M1_Unit|M1_state.state_bit_4~q ),
	.datab(\M1_Unit|M1_state.state_bit_1~q ),
	.datac(\M1_Unit|M1_state.state_bit_2~q ),
	.datad(\M1_Unit|M1_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\M1_Unit|WideOr9~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|WideOr9~4 .lut_mask = 16'h5060;
defparam \M1_Unit|WideOr9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N14
cycloneive_lcell_comb \M1_Unit|WideOr9~2 (
// Equation(s):
// \M1_Unit|WideOr9~2_combout  = (\M1_Unit|M1_state.state_bit_4~q  & (\M1_Unit|M1_state.state_bit_0~q  & (\M1_Unit|M1_state.state_bit_1~q  $ (!\M1_Unit|M1_state.state_bit_2~q ))))

	.dataa(\M1_Unit|M1_state.state_bit_4~q ),
	.datab(\M1_Unit|M1_state.state_bit_1~q ),
	.datac(\M1_Unit|M1_state.state_bit_2~q ),
	.datad(\M1_Unit|M1_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\M1_Unit|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|WideOr9~2 .lut_mask = 16'h8200;
defparam \M1_Unit|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N8
cycloneive_lcell_comb \M1_Unit|WideOr9~3 (
// Equation(s):
// \M1_Unit|WideOr9~3_combout  = (\M1_Unit|WideOr9~2_combout ) # ((\M1_Unit|M1_state.state_bit_5~q  & ((\M1_Unit|M1_state.state_bit_3~q ) # (!\M1_Unit|M1_state.state_bit_0~q ))))

	.dataa(\M1_Unit|M1_state.state_bit_0~q ),
	.datab(\M1_Unit|M1_state.state_bit_3~q ),
	.datac(\M1_Unit|WideOr9~2_combout ),
	.datad(\M1_Unit|M1_state.state_bit_5~q ),
	.cin(gnd),
	.combout(\M1_Unit|WideOr9~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|WideOr9~3 .lut_mask = 16'hFDF0;
defparam \M1_Unit|WideOr9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N4
cycloneive_lcell_comb \M1_Unit|WideOr9~1 (
// Equation(s):
// \M1_Unit|WideOr9~1_combout  = (\M1_Unit|WideOr9~0_combout  & ((\M1_Unit|M1_state.state_bit_1~q ) # ((!\M1_Unit|M1_state.state_bit_2~q )))) # (!\M1_Unit|WideOr9~0_combout  & (\M1_Unit|M1_state.state_bit_5~q  & ((\M1_Unit|M1_state.state_bit_1~q ) # 
// (!\M1_Unit|M1_state.state_bit_2~q ))))

	.dataa(\M1_Unit|WideOr9~0_combout ),
	.datab(\M1_Unit|M1_state.state_bit_1~q ),
	.datac(\M1_Unit|M1_state.state_bit_2~q ),
	.datad(\M1_Unit|M1_state.state_bit_5~q ),
	.cin(gnd),
	.combout(\M1_Unit|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|WideOr9~1 .lut_mask = 16'hCF8A;
defparam \M1_Unit|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y10_N18
cycloneive_lcell_comb \M1_Unit|WideOr9~5 (
// Equation(s):
// \M1_Unit|WideOr9~5_combout  = (\M1_Unit|WideOr9~3_combout ) # ((\M1_Unit|WideOr9~1_combout ) # ((\M1_Unit|WideOr9~4_combout  & \M1_Unit|M1_state.state_bit_3~q )))

	.dataa(\M1_Unit|WideOr9~4_combout ),
	.datab(\M1_Unit|WideOr9~3_combout ),
	.datac(\M1_Unit|M1_state.state_bit_3~q ),
	.datad(\M1_Unit|WideOr9~1_combout ),
	.cin(gnd),
	.combout(\M1_Unit|WideOr9~5_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|WideOr9~5 .lut_mask = 16'hFFEC;
defparam \M1_Unit|WideOr9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y11_N15
dffeas \M1_Unit|RGB_OFFSET_COUNTER[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|RGB_OFFSET_COUNTER[0]~18_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_Unit|WideOr9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|RGB_OFFSET_COUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[0] .is_wysiwyg = "true";
defparam \M1_Unit|RGB_OFFSET_COUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N16
cycloneive_lcell_comb \M1_Unit|RGB_OFFSET_COUNTER[1]~20 (
// Equation(s):
// \M1_Unit|RGB_OFFSET_COUNTER[1]~20_combout  = (\M1_Unit|RGB_OFFSET_COUNTER [1] & (!\M1_Unit|RGB_OFFSET_COUNTER[0]~19 )) # (!\M1_Unit|RGB_OFFSET_COUNTER [1] & ((\M1_Unit|RGB_OFFSET_COUNTER[0]~19 ) # (GND)))
// \M1_Unit|RGB_OFFSET_COUNTER[1]~21  = CARRY((!\M1_Unit|RGB_OFFSET_COUNTER[0]~19 ) # (!\M1_Unit|RGB_OFFSET_COUNTER [1]))

	.dataa(gnd),
	.datab(\M1_Unit|RGB_OFFSET_COUNTER [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|RGB_OFFSET_COUNTER[0]~19 ),
	.combout(\M1_Unit|RGB_OFFSET_COUNTER[1]~20_combout ),
	.cout(\M1_Unit|RGB_OFFSET_COUNTER[1]~21 ));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[1]~20 .lut_mask = 16'h3C3F;
defparam \M1_Unit|RGB_OFFSET_COUNTER[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y11_N17
dffeas \M1_Unit|RGB_OFFSET_COUNTER[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|RGB_OFFSET_COUNTER[1]~20_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_Unit|WideOr9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|RGB_OFFSET_COUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[1] .is_wysiwyg = "true";
defparam \M1_Unit|RGB_OFFSET_COUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N18
cycloneive_lcell_comb \M1_Unit|RGB_OFFSET_COUNTER[2]~22 (
// Equation(s):
// \M1_Unit|RGB_OFFSET_COUNTER[2]~22_combout  = (\M1_Unit|RGB_OFFSET_COUNTER [2] & (\M1_Unit|RGB_OFFSET_COUNTER[1]~21  $ (GND))) # (!\M1_Unit|RGB_OFFSET_COUNTER [2] & (!\M1_Unit|RGB_OFFSET_COUNTER[1]~21  & VCC))
// \M1_Unit|RGB_OFFSET_COUNTER[2]~23  = CARRY((\M1_Unit|RGB_OFFSET_COUNTER [2] & !\M1_Unit|RGB_OFFSET_COUNTER[1]~21 ))

	.dataa(gnd),
	.datab(\M1_Unit|RGB_OFFSET_COUNTER [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|RGB_OFFSET_COUNTER[1]~21 ),
	.combout(\M1_Unit|RGB_OFFSET_COUNTER[2]~22_combout ),
	.cout(\M1_Unit|RGB_OFFSET_COUNTER[2]~23 ));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[2]~22 .lut_mask = 16'hC30C;
defparam \M1_Unit|RGB_OFFSET_COUNTER[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y11_N19
dffeas \M1_Unit|RGB_OFFSET_COUNTER[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|RGB_OFFSET_COUNTER[2]~22_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_Unit|WideOr9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|RGB_OFFSET_COUNTER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[2] .is_wysiwyg = "true";
defparam \M1_Unit|RGB_OFFSET_COUNTER[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N20
cycloneive_lcell_comb \M1_Unit|RGB_OFFSET_COUNTER[3]~24 (
// Equation(s):
// \M1_Unit|RGB_OFFSET_COUNTER[3]~24_combout  = (\M1_Unit|RGB_OFFSET_COUNTER [3] & (!\M1_Unit|RGB_OFFSET_COUNTER[2]~23 )) # (!\M1_Unit|RGB_OFFSET_COUNTER [3] & ((\M1_Unit|RGB_OFFSET_COUNTER[2]~23 ) # (GND)))
// \M1_Unit|RGB_OFFSET_COUNTER[3]~25  = CARRY((!\M1_Unit|RGB_OFFSET_COUNTER[2]~23 ) # (!\M1_Unit|RGB_OFFSET_COUNTER [3]))

	.dataa(gnd),
	.datab(\M1_Unit|RGB_OFFSET_COUNTER [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|RGB_OFFSET_COUNTER[2]~23 ),
	.combout(\M1_Unit|RGB_OFFSET_COUNTER[3]~24_combout ),
	.cout(\M1_Unit|RGB_OFFSET_COUNTER[3]~25 ));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[3]~24 .lut_mask = 16'h3C3F;
defparam \M1_Unit|RGB_OFFSET_COUNTER[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y11_N21
dffeas \M1_Unit|RGB_OFFSET_COUNTER[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|RGB_OFFSET_COUNTER[3]~24_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_Unit|WideOr9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|RGB_OFFSET_COUNTER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[3] .is_wysiwyg = "true";
defparam \M1_Unit|RGB_OFFSET_COUNTER[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N22
cycloneive_lcell_comb \M1_Unit|RGB_OFFSET_COUNTER[4]~26 (
// Equation(s):
// \M1_Unit|RGB_OFFSET_COUNTER[4]~26_combout  = (\M1_Unit|RGB_OFFSET_COUNTER [4] & (\M1_Unit|RGB_OFFSET_COUNTER[3]~25  $ (GND))) # (!\M1_Unit|RGB_OFFSET_COUNTER [4] & (!\M1_Unit|RGB_OFFSET_COUNTER[3]~25  & VCC))
// \M1_Unit|RGB_OFFSET_COUNTER[4]~27  = CARRY((\M1_Unit|RGB_OFFSET_COUNTER [4] & !\M1_Unit|RGB_OFFSET_COUNTER[3]~25 ))

	.dataa(\M1_Unit|RGB_OFFSET_COUNTER [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|RGB_OFFSET_COUNTER[3]~25 ),
	.combout(\M1_Unit|RGB_OFFSET_COUNTER[4]~26_combout ),
	.cout(\M1_Unit|RGB_OFFSET_COUNTER[4]~27 ));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[4]~26 .lut_mask = 16'hA50A;
defparam \M1_Unit|RGB_OFFSET_COUNTER[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y11_N23
dffeas \M1_Unit|RGB_OFFSET_COUNTER[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|RGB_OFFSET_COUNTER[4]~26_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_Unit|WideOr9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|RGB_OFFSET_COUNTER [4]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[4] .is_wysiwyg = "true";
defparam \M1_Unit|RGB_OFFSET_COUNTER[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N24
cycloneive_lcell_comb \M1_Unit|RGB_OFFSET_COUNTER[5]~28 (
// Equation(s):
// \M1_Unit|RGB_OFFSET_COUNTER[5]~28_combout  = (\M1_Unit|RGB_OFFSET_COUNTER [5] & (!\M1_Unit|RGB_OFFSET_COUNTER[4]~27 )) # (!\M1_Unit|RGB_OFFSET_COUNTER [5] & ((\M1_Unit|RGB_OFFSET_COUNTER[4]~27 ) # (GND)))
// \M1_Unit|RGB_OFFSET_COUNTER[5]~29  = CARRY((!\M1_Unit|RGB_OFFSET_COUNTER[4]~27 ) # (!\M1_Unit|RGB_OFFSET_COUNTER [5]))

	.dataa(gnd),
	.datab(\M1_Unit|RGB_OFFSET_COUNTER [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|RGB_OFFSET_COUNTER[4]~27 ),
	.combout(\M1_Unit|RGB_OFFSET_COUNTER[5]~28_combout ),
	.cout(\M1_Unit|RGB_OFFSET_COUNTER[5]~29 ));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[5]~28 .lut_mask = 16'h3C3F;
defparam \M1_Unit|RGB_OFFSET_COUNTER[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y11_N25
dffeas \M1_Unit|RGB_OFFSET_COUNTER[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|RGB_OFFSET_COUNTER[5]~28_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_Unit|WideOr9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|RGB_OFFSET_COUNTER [5]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[5] .is_wysiwyg = "true";
defparam \M1_Unit|RGB_OFFSET_COUNTER[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N26
cycloneive_lcell_comb \M1_Unit|RGB_OFFSET_COUNTER[6]~30 (
// Equation(s):
// \M1_Unit|RGB_OFFSET_COUNTER[6]~30_combout  = (\M1_Unit|RGB_OFFSET_COUNTER [6] & (\M1_Unit|RGB_OFFSET_COUNTER[5]~29  $ (GND))) # (!\M1_Unit|RGB_OFFSET_COUNTER [6] & (!\M1_Unit|RGB_OFFSET_COUNTER[5]~29  & VCC))
// \M1_Unit|RGB_OFFSET_COUNTER[6]~31  = CARRY((\M1_Unit|RGB_OFFSET_COUNTER [6] & !\M1_Unit|RGB_OFFSET_COUNTER[5]~29 ))

	.dataa(\M1_Unit|RGB_OFFSET_COUNTER [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|RGB_OFFSET_COUNTER[5]~29 ),
	.combout(\M1_Unit|RGB_OFFSET_COUNTER[6]~30_combout ),
	.cout(\M1_Unit|RGB_OFFSET_COUNTER[6]~31 ));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[6]~30 .lut_mask = 16'hA50A;
defparam \M1_Unit|RGB_OFFSET_COUNTER[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y11_N27
dffeas \M1_Unit|RGB_OFFSET_COUNTER[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|RGB_OFFSET_COUNTER[6]~30_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_Unit|WideOr9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|RGB_OFFSET_COUNTER [6]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[6] .is_wysiwyg = "true";
defparam \M1_Unit|RGB_OFFSET_COUNTER[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N28
cycloneive_lcell_comb \M1_Unit|RGB_OFFSET_COUNTER[7]~32 (
// Equation(s):
// \M1_Unit|RGB_OFFSET_COUNTER[7]~32_combout  = (\M1_Unit|RGB_OFFSET_COUNTER [7] & (!\M1_Unit|RGB_OFFSET_COUNTER[6]~31 )) # (!\M1_Unit|RGB_OFFSET_COUNTER [7] & ((\M1_Unit|RGB_OFFSET_COUNTER[6]~31 ) # (GND)))
// \M1_Unit|RGB_OFFSET_COUNTER[7]~33  = CARRY((!\M1_Unit|RGB_OFFSET_COUNTER[6]~31 ) # (!\M1_Unit|RGB_OFFSET_COUNTER [7]))

	.dataa(gnd),
	.datab(\M1_Unit|RGB_OFFSET_COUNTER [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|RGB_OFFSET_COUNTER[6]~31 ),
	.combout(\M1_Unit|RGB_OFFSET_COUNTER[7]~32_combout ),
	.cout(\M1_Unit|RGB_OFFSET_COUNTER[7]~33 ));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[7]~32 .lut_mask = 16'h3C3F;
defparam \M1_Unit|RGB_OFFSET_COUNTER[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y11_N29
dffeas \M1_Unit|RGB_OFFSET_COUNTER[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|RGB_OFFSET_COUNTER[7]~32_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_Unit|WideOr9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|RGB_OFFSET_COUNTER [7]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[7] .is_wysiwyg = "true";
defparam \M1_Unit|RGB_OFFSET_COUNTER[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N2
cycloneive_lcell_comb \M1_Unit|Selector1371~1 (
// Equation(s):
// \M1_Unit|Selector1371~1_combout  = (\M1_Unit|RGB_OFFSET_COUNTER [6] & (\M1_Unit|RGB_OFFSET_COUNTER [7] & (\M1_Unit|RGB_OFFSET_COUNTER [4] & \M1_Unit|RGB_OFFSET_COUNTER [5])))

	.dataa(\M1_Unit|RGB_OFFSET_COUNTER [6]),
	.datab(\M1_Unit|RGB_OFFSET_COUNTER [7]),
	.datac(\M1_Unit|RGB_OFFSET_COUNTER [4]),
	.datad(\M1_Unit|RGB_OFFSET_COUNTER [5]),
	.cin(gnd),
	.combout(\M1_Unit|Selector1371~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|Selector1371~1 .lut_mask = 16'h8000;
defparam \M1_Unit|Selector1371~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N0
cycloneive_lcell_comb \M1_Unit|Selector1371~0 (
// Equation(s):
// \M1_Unit|Selector1371~0_combout  = (\M1_Unit|RGB_OFFSET_COUNTER [3] & (\M1_Unit|RGB_OFFSET_COUNTER [2] & (\M1_Unit|RGB_OFFSET_COUNTER [0] & \M1_Unit|RGB_OFFSET_COUNTER [1])))

	.dataa(\M1_Unit|RGB_OFFSET_COUNTER [3]),
	.datab(\M1_Unit|RGB_OFFSET_COUNTER [2]),
	.datac(\M1_Unit|RGB_OFFSET_COUNTER [0]),
	.datad(\M1_Unit|RGB_OFFSET_COUNTER [1]),
	.cin(gnd),
	.combout(\M1_Unit|Selector1371~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|Selector1371~0 .lut_mask = 16'h8000;
defparam \M1_Unit|Selector1371~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N6
cycloneive_lcell_comb \M1_Unit|Selector1371~2 (
// Equation(s):
// \M1_Unit|Selector1371~2_combout  = (\M1_Unit|Selector1371~1_combout  & (\M1_Unit|Selector1371~0_combout  & ((\M1_Unit|M1_state.CC_4~0_combout ) # (\M1_Unit|M1_state.S_LEADOUT_17~0_combout ))))

	.dataa(\M1_Unit|M1_state.CC_4~0_combout ),
	.datab(\M1_Unit|Selector1371~1_combout ),
	.datac(\M1_Unit|Selector1371~0_combout ),
	.datad(\M1_Unit|M1_state.S_LEADOUT_17~0_combout ),
	.cin(gnd),
	.combout(\M1_Unit|Selector1371~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|Selector1371~2 .lut_mask = 16'hC080;
defparam \M1_Unit|Selector1371~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N30
cycloneive_lcell_comb \M1_Unit|RGB_OFFSET_COUNTER[8]~34 (
// Equation(s):
// \M1_Unit|RGB_OFFSET_COUNTER[8]~34_combout  = (\M1_Unit|RGB_OFFSET_COUNTER [8] & (\M1_Unit|RGB_OFFSET_COUNTER[7]~33  $ (GND))) # (!\M1_Unit|RGB_OFFSET_COUNTER [8] & (!\M1_Unit|RGB_OFFSET_COUNTER[7]~33  & VCC))
// \M1_Unit|RGB_OFFSET_COUNTER[8]~35  = CARRY((\M1_Unit|RGB_OFFSET_COUNTER [8] & !\M1_Unit|RGB_OFFSET_COUNTER[7]~33 ))

	.dataa(\M1_Unit|RGB_OFFSET_COUNTER [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|RGB_OFFSET_COUNTER[7]~33 ),
	.combout(\M1_Unit|RGB_OFFSET_COUNTER[8]~34_combout ),
	.cout(\M1_Unit|RGB_OFFSET_COUNTER[8]~35 ));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[8]~34 .lut_mask = 16'hA50A;
defparam \M1_Unit|RGB_OFFSET_COUNTER[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y11_N31
dffeas \M1_Unit|RGB_OFFSET_COUNTER[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|RGB_OFFSET_COUNTER[8]~34_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_Unit|WideOr9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|RGB_OFFSET_COUNTER [8]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[8] .is_wysiwyg = "true";
defparam \M1_Unit|RGB_OFFSET_COUNTER[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y10_N0
cycloneive_lcell_comb \M1_Unit|RGB_OFFSET_COUNTER[9]~36 (
// Equation(s):
// \M1_Unit|RGB_OFFSET_COUNTER[9]~36_combout  = (\M1_Unit|RGB_OFFSET_COUNTER [9] & (!\M1_Unit|RGB_OFFSET_COUNTER[8]~35 )) # (!\M1_Unit|RGB_OFFSET_COUNTER [9] & ((\M1_Unit|RGB_OFFSET_COUNTER[8]~35 ) # (GND)))
// \M1_Unit|RGB_OFFSET_COUNTER[9]~37  = CARRY((!\M1_Unit|RGB_OFFSET_COUNTER[8]~35 ) # (!\M1_Unit|RGB_OFFSET_COUNTER [9]))

	.dataa(gnd),
	.datab(\M1_Unit|RGB_OFFSET_COUNTER [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|RGB_OFFSET_COUNTER[8]~35 ),
	.combout(\M1_Unit|RGB_OFFSET_COUNTER[9]~36_combout ),
	.cout(\M1_Unit|RGB_OFFSET_COUNTER[9]~37 ));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[9]~36 .lut_mask = 16'h3C3F;
defparam \M1_Unit|RGB_OFFSET_COUNTER[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y10_N1
dffeas \M1_Unit|RGB_OFFSET_COUNTER[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|RGB_OFFSET_COUNTER[9]~36_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_Unit|WideOr9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|RGB_OFFSET_COUNTER [9]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[9] .is_wysiwyg = "true";
defparam \M1_Unit|RGB_OFFSET_COUNTER[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y10_N2
cycloneive_lcell_comb \M1_Unit|RGB_OFFSET_COUNTER[10]~38 (
// Equation(s):
// \M1_Unit|RGB_OFFSET_COUNTER[10]~38_combout  = (\M1_Unit|RGB_OFFSET_COUNTER [10] & (\M1_Unit|RGB_OFFSET_COUNTER[9]~37  $ (GND))) # (!\M1_Unit|RGB_OFFSET_COUNTER [10] & (!\M1_Unit|RGB_OFFSET_COUNTER[9]~37  & VCC))
// \M1_Unit|RGB_OFFSET_COUNTER[10]~39  = CARRY((\M1_Unit|RGB_OFFSET_COUNTER [10] & !\M1_Unit|RGB_OFFSET_COUNTER[9]~37 ))

	.dataa(gnd),
	.datab(\M1_Unit|RGB_OFFSET_COUNTER [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|RGB_OFFSET_COUNTER[9]~37 ),
	.combout(\M1_Unit|RGB_OFFSET_COUNTER[10]~38_combout ),
	.cout(\M1_Unit|RGB_OFFSET_COUNTER[10]~39 ));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[10]~38 .lut_mask = 16'hC30C;
defparam \M1_Unit|RGB_OFFSET_COUNTER[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y10_N3
dffeas \M1_Unit|RGB_OFFSET_COUNTER[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|RGB_OFFSET_COUNTER[10]~38_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_Unit|WideOr9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|RGB_OFFSET_COUNTER [10]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[10] .is_wysiwyg = "true";
defparam \M1_Unit|RGB_OFFSET_COUNTER[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y10_N4
cycloneive_lcell_comb \M1_Unit|RGB_OFFSET_COUNTER[11]~40 (
// Equation(s):
// \M1_Unit|RGB_OFFSET_COUNTER[11]~40_combout  = (\M1_Unit|RGB_OFFSET_COUNTER [11] & (!\M1_Unit|RGB_OFFSET_COUNTER[10]~39 )) # (!\M1_Unit|RGB_OFFSET_COUNTER [11] & ((\M1_Unit|RGB_OFFSET_COUNTER[10]~39 ) # (GND)))
// \M1_Unit|RGB_OFFSET_COUNTER[11]~41  = CARRY((!\M1_Unit|RGB_OFFSET_COUNTER[10]~39 ) # (!\M1_Unit|RGB_OFFSET_COUNTER [11]))

	.dataa(gnd),
	.datab(\M1_Unit|RGB_OFFSET_COUNTER [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|RGB_OFFSET_COUNTER[10]~39 ),
	.combout(\M1_Unit|RGB_OFFSET_COUNTER[11]~40_combout ),
	.cout(\M1_Unit|RGB_OFFSET_COUNTER[11]~41 ));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[11]~40 .lut_mask = 16'h3C3F;
defparam \M1_Unit|RGB_OFFSET_COUNTER[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y10_N5
dffeas \M1_Unit|RGB_OFFSET_COUNTER[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|RGB_OFFSET_COUNTER[11]~40_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_Unit|WideOr9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|RGB_OFFSET_COUNTER [11]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[11] .is_wysiwyg = "true";
defparam \M1_Unit|RGB_OFFSET_COUNTER[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y10_N6
cycloneive_lcell_comb \M1_Unit|RGB_OFFSET_COUNTER[12]~42 (
// Equation(s):
// \M1_Unit|RGB_OFFSET_COUNTER[12]~42_combout  = (\M1_Unit|RGB_OFFSET_COUNTER [12] & (\M1_Unit|RGB_OFFSET_COUNTER[11]~41  $ (GND))) # (!\M1_Unit|RGB_OFFSET_COUNTER [12] & (!\M1_Unit|RGB_OFFSET_COUNTER[11]~41  & VCC))
// \M1_Unit|RGB_OFFSET_COUNTER[12]~43  = CARRY((\M1_Unit|RGB_OFFSET_COUNTER [12] & !\M1_Unit|RGB_OFFSET_COUNTER[11]~41 ))

	.dataa(\M1_Unit|RGB_OFFSET_COUNTER [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|RGB_OFFSET_COUNTER[11]~41 ),
	.combout(\M1_Unit|RGB_OFFSET_COUNTER[12]~42_combout ),
	.cout(\M1_Unit|RGB_OFFSET_COUNTER[12]~43 ));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[12]~42 .lut_mask = 16'hA50A;
defparam \M1_Unit|RGB_OFFSET_COUNTER[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y10_N7
dffeas \M1_Unit|RGB_OFFSET_COUNTER[12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|RGB_OFFSET_COUNTER[12]~42_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_Unit|WideOr9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|RGB_OFFSET_COUNTER [12]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[12] .is_wysiwyg = "true";
defparam \M1_Unit|RGB_OFFSET_COUNTER[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y10_N8
cycloneive_lcell_comb \M1_Unit|RGB_OFFSET_COUNTER[13]~44 (
// Equation(s):
// \M1_Unit|RGB_OFFSET_COUNTER[13]~44_combout  = (\M1_Unit|RGB_OFFSET_COUNTER [13] & (!\M1_Unit|RGB_OFFSET_COUNTER[12]~43 )) # (!\M1_Unit|RGB_OFFSET_COUNTER [13] & ((\M1_Unit|RGB_OFFSET_COUNTER[12]~43 ) # (GND)))
// \M1_Unit|RGB_OFFSET_COUNTER[13]~45  = CARRY((!\M1_Unit|RGB_OFFSET_COUNTER[12]~43 ) # (!\M1_Unit|RGB_OFFSET_COUNTER [13]))

	.dataa(gnd),
	.datab(\M1_Unit|RGB_OFFSET_COUNTER [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|RGB_OFFSET_COUNTER[12]~43 ),
	.combout(\M1_Unit|RGB_OFFSET_COUNTER[13]~44_combout ),
	.cout(\M1_Unit|RGB_OFFSET_COUNTER[13]~45 ));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[13]~44 .lut_mask = 16'h3C3F;
defparam \M1_Unit|RGB_OFFSET_COUNTER[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y10_N9
dffeas \M1_Unit|RGB_OFFSET_COUNTER[13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|RGB_OFFSET_COUNTER[13]~44_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_Unit|WideOr9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|RGB_OFFSET_COUNTER [13]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[13] .is_wysiwyg = "true";
defparam \M1_Unit|RGB_OFFSET_COUNTER[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y10_N10
cycloneive_lcell_comb \M1_Unit|RGB_OFFSET_COUNTER[14]~46 (
// Equation(s):
// \M1_Unit|RGB_OFFSET_COUNTER[14]~46_combout  = (\M1_Unit|RGB_OFFSET_COUNTER [14] & (\M1_Unit|RGB_OFFSET_COUNTER[13]~45  $ (GND))) # (!\M1_Unit|RGB_OFFSET_COUNTER [14] & (!\M1_Unit|RGB_OFFSET_COUNTER[13]~45  & VCC))
// \M1_Unit|RGB_OFFSET_COUNTER[14]~47  = CARRY((\M1_Unit|RGB_OFFSET_COUNTER [14] & !\M1_Unit|RGB_OFFSET_COUNTER[13]~45 ))

	.dataa(\M1_Unit|RGB_OFFSET_COUNTER [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|RGB_OFFSET_COUNTER[13]~45 ),
	.combout(\M1_Unit|RGB_OFFSET_COUNTER[14]~46_combout ),
	.cout(\M1_Unit|RGB_OFFSET_COUNTER[14]~47 ));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[14]~46 .lut_mask = 16'hA50A;
defparam \M1_Unit|RGB_OFFSET_COUNTER[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y10_N11
dffeas \M1_Unit|RGB_OFFSET_COUNTER[14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|RGB_OFFSET_COUNTER[14]~46_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_Unit|WideOr9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|RGB_OFFSET_COUNTER [14]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[14] .is_wysiwyg = "true";
defparam \M1_Unit|RGB_OFFSET_COUNTER[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y10_N12
cycloneive_lcell_comb \M1_Unit|RGB_OFFSET_COUNTER[15]~48 (
// Equation(s):
// \M1_Unit|RGB_OFFSET_COUNTER[15]~48_combout  = (\M1_Unit|RGB_OFFSET_COUNTER [15] & (!\M1_Unit|RGB_OFFSET_COUNTER[14]~47 )) # (!\M1_Unit|RGB_OFFSET_COUNTER [15] & ((\M1_Unit|RGB_OFFSET_COUNTER[14]~47 ) # (GND)))
// \M1_Unit|RGB_OFFSET_COUNTER[15]~49  = CARRY((!\M1_Unit|RGB_OFFSET_COUNTER[14]~47 ) # (!\M1_Unit|RGB_OFFSET_COUNTER [15]))

	.dataa(\M1_Unit|RGB_OFFSET_COUNTER [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|RGB_OFFSET_COUNTER[14]~47 ),
	.combout(\M1_Unit|RGB_OFFSET_COUNTER[15]~48_combout ),
	.cout(\M1_Unit|RGB_OFFSET_COUNTER[15]~49 ));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[15]~48 .lut_mask = 16'h5A5F;
defparam \M1_Unit|RGB_OFFSET_COUNTER[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y10_N13
dffeas \M1_Unit|RGB_OFFSET_COUNTER[15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|RGB_OFFSET_COUNTER[15]~48_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_Unit|WideOr9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|RGB_OFFSET_COUNTER [15]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[15] .is_wysiwyg = "true";
defparam \M1_Unit|RGB_OFFSET_COUNTER[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y10_N30
cycloneive_lcell_comb \M1_Unit|Selector1371~4 (
// Equation(s):
// \M1_Unit|Selector1371~4_combout  = (\M1_Unit|RGB_OFFSET_COUNTER [14] & (\M1_Unit|RGB_OFFSET_COUNTER [15] & (!\M1_Unit|RGB_OFFSET_COUNTER [13] & !\M1_Unit|RGB_OFFSET_COUNTER [12])))

	.dataa(\M1_Unit|RGB_OFFSET_COUNTER [14]),
	.datab(\M1_Unit|RGB_OFFSET_COUNTER [15]),
	.datac(\M1_Unit|RGB_OFFSET_COUNTER [13]),
	.datad(\M1_Unit|RGB_OFFSET_COUNTER [12]),
	.cin(gnd),
	.combout(\M1_Unit|Selector1371~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|Selector1371~4 .lut_mask = 16'h0008;
defparam \M1_Unit|Selector1371~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y10_N20
cycloneive_lcell_comb \M1_Unit|Selector1371~3 (
// Equation(s):
// \M1_Unit|Selector1371~3_combout  = (\M1_Unit|RGB_OFFSET_COUNTER [8] & (!\M1_Unit|RGB_OFFSET_COUNTER [10] & (!\M1_Unit|RGB_OFFSET_COUNTER [11] & !\M1_Unit|RGB_OFFSET_COUNTER [9])))

	.dataa(\M1_Unit|RGB_OFFSET_COUNTER [8]),
	.datab(\M1_Unit|RGB_OFFSET_COUNTER [10]),
	.datac(\M1_Unit|RGB_OFFSET_COUNTER [11]),
	.datad(\M1_Unit|RGB_OFFSET_COUNTER [9]),
	.cin(gnd),
	.combout(\M1_Unit|Selector1371~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|Selector1371~3 .lut_mask = 16'h0002;
defparam \M1_Unit|Selector1371~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y10_N14
cycloneive_lcell_comb \M1_Unit|RGB_OFFSET_COUNTER[16]~50 (
// Equation(s):
// \M1_Unit|RGB_OFFSET_COUNTER[16]~50_combout  = (\M1_Unit|RGB_OFFSET_COUNTER [16] & (\M1_Unit|RGB_OFFSET_COUNTER[15]~49  $ (GND))) # (!\M1_Unit|RGB_OFFSET_COUNTER [16] & (!\M1_Unit|RGB_OFFSET_COUNTER[15]~49  & VCC))
// \M1_Unit|RGB_OFFSET_COUNTER[16]~51  = CARRY((\M1_Unit|RGB_OFFSET_COUNTER [16] & !\M1_Unit|RGB_OFFSET_COUNTER[15]~49 ))

	.dataa(gnd),
	.datab(\M1_Unit|RGB_OFFSET_COUNTER [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M1_Unit|RGB_OFFSET_COUNTER[15]~49 ),
	.combout(\M1_Unit|RGB_OFFSET_COUNTER[16]~50_combout ),
	.cout(\M1_Unit|RGB_OFFSET_COUNTER[16]~51 ));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[16]~50 .lut_mask = 16'hC30C;
defparam \M1_Unit|RGB_OFFSET_COUNTER[16]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y10_N15
dffeas \M1_Unit|RGB_OFFSET_COUNTER[16] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|RGB_OFFSET_COUNTER[16]~50_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_Unit|WideOr9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|RGB_OFFSET_COUNTER [16]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[16] .is_wysiwyg = "true";
defparam \M1_Unit|RGB_OFFSET_COUNTER[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y10_N16
cycloneive_lcell_comb \M1_Unit|RGB_OFFSET_COUNTER[17]~52 (
// Equation(s):
// \M1_Unit|RGB_OFFSET_COUNTER[17]~52_combout  = \M1_Unit|RGB_OFFSET_COUNTER[16]~51  $ (\M1_Unit|RGB_OFFSET_COUNTER [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\M1_Unit|RGB_OFFSET_COUNTER [17]),
	.cin(\M1_Unit|RGB_OFFSET_COUNTER[16]~51 ),
	.combout(\M1_Unit|RGB_OFFSET_COUNTER[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[17]~52 .lut_mask = 16'h0FF0;
defparam \M1_Unit|RGB_OFFSET_COUNTER[17]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y10_N17
dffeas \M1_Unit|RGB_OFFSET_COUNTER[17] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|RGB_OFFSET_COUNTER[17]~52_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_Unit|WideOr9~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|RGB_OFFSET_COUNTER [17]),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|RGB_OFFSET_COUNTER[17] .is_wysiwyg = "true";
defparam \M1_Unit|RGB_OFFSET_COUNTER[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y10_N24
cycloneive_lcell_comb \M1_Unit|Selector1371~5 (
// Equation(s):
// \M1_Unit|Selector1371~5_combout  = (\M1_Unit|Selector1371~4_combout  & (\M1_Unit|Selector1371~3_combout  & (\M1_Unit|RGB_OFFSET_COUNTER [16] & !\M1_Unit|RGB_OFFSET_COUNTER [17])))

	.dataa(\M1_Unit|Selector1371~4_combout ),
	.datab(\M1_Unit|Selector1371~3_combout ),
	.datac(\M1_Unit|RGB_OFFSET_COUNTER [16]),
	.datad(\M1_Unit|RGB_OFFSET_COUNTER [17]),
	.cin(gnd),
	.combout(\M1_Unit|Selector1371~5_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|Selector1371~5 .lut_mask = 16'h0080;
defparam \M1_Unit|Selector1371~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y10_N26
cycloneive_lcell_comb \M1_Unit|M1_Completed~0 (
// Equation(s):
// \M1_Unit|M1_Completed~0_combout  = (\M1_Unit|M1_Completed~q ) # ((\M1_Unit|Selector1371~2_combout  & \M1_Unit|Selector1371~5_combout ))

	.dataa(\M1_Unit|Selector1371~2_combout ),
	.datab(gnd),
	.datac(\M1_Unit|M1_Completed~q ),
	.datad(\M1_Unit|Selector1371~5_combout ),
	.cin(gnd),
	.combout(\M1_Unit|M1_Completed~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_Unit|M1_Completed~0 .lut_mask = 16'hFAF0;
defparam \M1_Unit|M1_Completed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y10_N27
dffeas \M1_Unit|M1_Completed (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M1_Unit|M1_Completed~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1_Unit|M1_Completed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M1_Unit|M1_Completed .is_wysiwyg = "true";
defparam \M1_Unit|M1_Completed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneive_lcell_comb \top_state.S_IDLE~0 (
// Equation(s):
// \top_state.S_IDLE~0_combout  = (\top_state.state_bit_0~q ) # (\top_state.state_bit_1~q )

	.dataa(gnd),
	.datab(\top_state.state_bit_0~q ),
	.datac(\top_state.state_bit_1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\top_state.S_IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \top_state.S_IDLE~0 .lut_mask = 16'hFCFC;
defparam \top_state.S_IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneive_lcell_comb \VGA_enable~0 (
// Equation(s):
// \VGA_enable~0_combout  = (\top_state.S_IDLE~0_combout  & (((\VGA_enable~q )))) # (!\top_state.S_IDLE~0_combout  & (\UART_RX_I~input_o  & (\M1_Unit|M1_Completed~q )))

	.dataa(\UART_RX_I~input_o ),
	.datab(\M1_Unit|M1_Completed~q ),
	.datac(\VGA_enable~q ),
	.datad(\top_state.S_IDLE~0_combout ),
	.cin(gnd),
	.combout(\VGA_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_enable~0 .lut_mask = 16'hF088;
defparam \VGA_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N11
dffeas VGA_enable(
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_enable~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam VGA_enable.is_wysiwyg = "true";
defparam VGA_enable.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N0
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state.state_bit_2~0 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state.state_bit_2~0_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (\VGA_unit|VGA_SRAM_state.state_bit_1~q  & (\VGA_unit|VGA_SRAM_state.state_bit_0~q  & \VGA_enable~q )))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_1~q ),
	.datac(\VGA_unit|VGA_SRAM_state.state_bit_0~q ),
	.datad(\VGA_enable~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state.state_bit_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.state_bit_2~0 .lut_mask = 16'h8000;
defparam \VGA_unit|VGA_SRAM_state.state_bit_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N18
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state.state_bit_2~1 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state.state_bit_2~1_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_2~0_combout ) # ((\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_3~q ) # (!\VGA_enable~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datab(\VGA_enable~q ),
	.datac(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_2~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state.state_bit_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.state_bit_2~1 .lut_mask = 16'hFFB0;
defparam \VGA_unit|VGA_SRAM_state.state_bit_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N19
dffeas \VGA_unit|VGA_SRAM_state.state_bit_2 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_SRAM_state.state_bit_2~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.state_bit_2 .is_wysiwyg = "true";
defparam \VGA_unit|VGA_SRAM_state.state_bit_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N16
cycloneive_lcell_comb \VGA_unit|VGA_unit|Add0~2 (
// Equation(s):
// \VGA_unit|VGA_unit|Add0~2_combout  = \VGA_unit|VGA_unit|H_Cont [9] $ (((\VGA_unit|VGA_unit|Add0~0_combout ) # (\VGA_unit|VGA_unit|H_Cont [8])))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|Add0~0_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [8]),
	.datad(\VGA_unit|VGA_unit|H_Cont [9]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add0~2 .lut_mask = 16'h03FC;
defparam \VGA_unit|VGA_unit|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N2
cycloneive_lcell_comb \VGA_unit|LessThan2~0 (
// Equation(s):
// \VGA_unit|LessThan2~0_combout  = (\VGA_unit|VGA_unit|H_Cont [7] & ((\VGA_unit|VGA_unit|H_Cont [5]) # ((\VGA_unit|VGA_unit|H_Cont [4]) # (\VGA_unit|VGA_unit|H_Cont [6])))) # (!\VGA_unit|VGA_unit|H_Cont [7] & (((!\VGA_unit|VGA_unit|H_Cont [5] & 
// !\VGA_unit|VGA_unit|H_Cont [4])) # (!\VGA_unit|VGA_unit|H_Cont [6])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [7]),
	.datab(\VGA_unit|VGA_unit|H_Cont [5]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan2~0 .lut_mask = 16'hABFD;
defparam \VGA_unit|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N20
cycloneive_lcell_comb \VGA_unit|LessThan2~1 (
// Equation(s):
// \VGA_unit|LessThan2~1_combout  = (\VGA_unit|VGA_unit|H_Cont [4] & (((!\VGA_unit|VGA_unit|H_Cont [5])))) # (!\VGA_unit|VGA_unit|H_Cont [4] & (\VGA_unit|VGA_unit|H_Cont [5] & ((!\VGA_unit|VGA_unit|H_Cont [1]) # (!\VGA_unit|Equal0~2_combout ))))

	.dataa(\VGA_unit|VGA_unit|H_Cont [4]),
	.datab(\VGA_unit|Equal0~2_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [1]),
	.datad(\VGA_unit|VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan2~1 .lut_mask = 16'h15AA;
defparam \VGA_unit|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N6
cycloneive_lcell_comb \VGA_unit|LessThan2~2 (
// Equation(s):
// \VGA_unit|LessThan2~2_combout  = (\VGA_unit|LessThan2~0_combout ) # ((\VGA_unit|LessThan2~1_combout ) # (\VGA_unit|VGA_unit|Add0~0_combout  $ (\VGA_unit|VGA_unit|H_Cont [8])))

	.dataa(\VGA_unit|LessThan2~0_combout ),
	.datab(\VGA_unit|VGA_unit|Add0~0_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [8]),
	.datad(\VGA_unit|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan2~2 .lut_mask = 16'hFFBE;
defparam \VGA_unit|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N28
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state.state_bit_1~0 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state.state_bit_1~0_combout  = (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (\VGA_unit|VGA_unit|Add0~2_combout  & \VGA_unit|LessThan2~2_combout )))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.datac(\VGA_unit|VGA_unit|Add0~2_combout ),
	.datad(\VGA_unit|LessThan2~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state.state_bit_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.state_bit_1~0 .lut_mask = 16'h4000;
defparam \VGA_unit|VGA_SRAM_state.state_bit_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N2
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state.state_bit_0~0 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state.state_bit_0~0_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_1~q  & (\VGA_unit|VGA_SRAM_state.state_bit_3~q  $ ((\VGA_unit|VGA_SRAM_state.state_bit_0~q )))) # (!\VGA_unit|VGA_SRAM_state.state_bit_1~q  & 
// (\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_0~q ) # (!\VGA_unit|VGA_SRAM_state.state_bit_2~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_1~q ),
	.datac(\VGA_unit|VGA_SRAM_state.state_bit_0~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state.state_bit_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.state_bit_0~0 .lut_mask = 16'h686A;
defparam \VGA_unit|VGA_SRAM_state.state_bit_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N4
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state.state_bit_0~1 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state.state_bit_0~1_combout  = (\VGA_enable~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_1~0_combout ) # ((\VGA_unit|VGA_SRAM_state.state_bit_0~0_combout )))) # (!\VGA_enable~q  & (((\VGA_unit|VGA_SRAM_state.state_bit_0~q ))))

	.dataa(\VGA_enable~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_1~0_combout ),
	.datac(\VGA_unit|VGA_SRAM_state.state_bit_0~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_0~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state.state_bit_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.state_bit_0~1 .lut_mask = 16'hFAD8;
defparam \VGA_unit|VGA_SRAM_state.state_bit_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N5
dffeas \VGA_unit|VGA_SRAM_state.state_bit_0 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_SRAM_state.state_bit_0~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_SRAM_state.state_bit_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.state_bit_0 .is_wysiwyg = "true";
defparam \VGA_unit|VGA_SRAM_state.state_bit_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N30
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state.state_bit_1~1 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state.state_bit_1~1_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_0~q  & (\VGA_unit|VGA_SRAM_state.state_bit_3~q  $ (!\VGA_unit|VGA_SRAM_state.state_bit_1~q )))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_1~q ),
	.datac(\VGA_unit|VGA_SRAM_state.state_bit_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state.state_bit_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.state_bit_1~1 .lut_mask = 16'h9090;
defparam \VGA_unit|VGA_SRAM_state.state_bit_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N16
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state.state_bit_1~2 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state.state_bit_1~2_combout  = (\VGA_enable~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_1~0_combout ) # (\VGA_unit|VGA_SRAM_state.state_bit_1~1_combout  $ (\VGA_unit|VGA_SRAM_state.state_bit_1~q )))) # (!\VGA_enable~q  & 
// (((\VGA_unit|VGA_SRAM_state.state_bit_1~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_1~1_combout ),
	.datab(\VGA_enable~q ),
	.datac(\VGA_unit|VGA_SRAM_state.state_bit_1~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_1~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state.state_bit_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.state_bit_1~2 .lut_mask = 16'hFC78;
defparam \VGA_unit|VGA_SRAM_state.state_bit_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N17
dffeas \VGA_unit|VGA_SRAM_state.state_bit_1 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_SRAM_state.state_bit_1~2_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_SRAM_state.state_bit_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.state_bit_1 .is_wysiwyg = "true";
defparam \VGA_unit|VGA_SRAM_state.state_bit_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N12
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state.state_bit_3~1 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state.state_bit_3~1_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_1~q  & (!\VGA_unit|VGA_SRAM_state.state_bit_0~q )) # (!\VGA_unit|VGA_SRAM_state.state_bit_1~q  & 
// ((\VGA_unit|VGA_SRAM_state.state_bit_0~q ) # (\VGA_unit|VGA_SRAM_state.state_bit_2~q ))))) # (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (\VGA_unit|VGA_SRAM_state.state_bit_1~q ))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_1~q ),
	.datac(\VGA_unit|VGA_SRAM_state.state_bit_0~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state.state_bit_3~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.state_bit_3~1 .lut_mask = 16'h6E6C;
defparam \VGA_unit|VGA_SRAM_state.state_bit_3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N22
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state.state_bit_3~2 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state.state_bit_3~2_combout  = (\VGA_enable~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_3~0_combout ) # (\VGA_unit|VGA_SRAM_state.state_bit_3~q  $ (\VGA_unit|VGA_SRAM_state.state_bit_3~1_combout )))) # (!\VGA_enable~q  & 
// (((\VGA_unit|VGA_SRAM_state.state_bit_3~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_3~0_combout ),
	.datab(\VGA_enable~q ),
	.datac(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_3~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state.state_bit_3~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.state_bit_3~2 .lut_mask = 16'hBCF8;
defparam \VGA_unit|VGA_SRAM_state.state_bit_3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N23
dffeas \VGA_unit|VGA_SRAM_state.state_bit_3 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_SRAM_state.state_bit_3~2_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.state_bit_3 .is_wysiwyg = "true";
defparam \VGA_unit|VGA_SRAM_state.state_bit_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N8
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  = (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (!\VGA_unit|VGA_SRAM_state.state_bit_1~q  & (!\VGA_unit|VGA_SRAM_state.state_bit_0~q  & !\VGA_unit|VGA_SRAM_state.state_bit_2~q )))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_1~q ),
	.datac(\VGA_unit|VGA_SRAM_state.state_bit_0~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N24
cycloneive_lcell_comb \VGA_unit|Equal1~1 (
// Equation(s):
// \VGA_unit|Equal1~1_combout  = (\VGA_unit|VGA_unit|Add1~6_combout  & (\VGA_unit|VGA_unit|Add1~10_combout  & (\VGA_unit|VGA_unit|Add1~12_combout  & \VGA_unit|VGA_unit|Add1~8_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~6_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~10_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~12_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~8_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal1~1 .lut_mask = 16'h8000;
defparam \VGA_unit|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N0
cycloneive_lcell_comb \VGA_unit|Equal1~0 (
// Equation(s):
// \VGA_unit|Equal1~0_combout  = (!\VGA_unit|VGA_unit|Add1~4_combout  & (!\VGA_unit|VGA_unit|Add1~0_combout  & (!\VGA_unit|VGA_unit|Add1~14_combout  & !\VGA_unit|VGA_unit|Add1~2_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~4_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~0_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~14_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal1~0 .lut_mask = 16'h0001;
defparam \VGA_unit|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N10
cycloneive_lcell_comb \VGA_unit|Equal1~2 (
// Equation(s):
// \VGA_unit|Equal1~2_combout  = (\VGA_unit|Equal1~1_combout  & (!\VGA_unit|VGA_unit|Add1~18_combout  & (\VGA_unit|Equal1~0_combout  & !\VGA_unit|VGA_unit|Add1~16_combout )))

	.dataa(\VGA_unit|Equal1~1_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~18_combout ),
	.datac(\VGA_unit|Equal1~0_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal1~2 .lut_mask = 16'h0020;
defparam \VGA_unit|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N0
cycloneive_lcell_comb \VGA_unit|Add0~0 (
// Equation(s):
// \VGA_unit|Add0~0_combout  = \VGA_unit|SRAM_address [2] $ (VCC)
// \VGA_unit|Add0~1  = CARRY(\VGA_unit|SRAM_address [2])

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|Add0~0_combout ),
	.cout(\VGA_unit|Add0~1 ));
// synopsys translate_off
defparam \VGA_unit|Add0~0 .lut_mask = 16'h33CC;
defparam \VGA_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N14
cycloneive_lcell_comb \VGA_unit|Add1~0 (
// Equation(s):
// \VGA_unit|Add1~0_combout  = \VGA_unit|SRAM_address [0] $ (VCC)
// \VGA_unit|Add1~1  = CARRY(\VGA_unit|SRAM_address [0])

	.dataa(\VGA_unit|SRAM_address [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|Add1~0_combout ),
	.cout(\VGA_unit|Add1~1 ));
// synopsys translate_off
defparam \VGA_unit|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N10
cycloneive_lcell_comb \VGA_unit|Add1~53 (
// Equation(s):
// \VGA_unit|Add1~53_combout  = (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & \VGA_unit|Add1~0_combout )

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(gnd),
	.datac(\VGA_unit|Add1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|Add1~53_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~53 .lut_mask = 16'h5050;
defparam \VGA_unit|Add1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N26
cycloneive_lcell_comb \VGA_unit|SRAM_address[4]~0 (
// Equation(s):
// \VGA_unit|SRAM_address[4]~0_combout  = (\VGA_enable~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_3~q  $ (\VGA_unit|VGA_SRAM_state.state_bit_1~q )) # (!\VGA_unit|VGA_SRAM_state.state_bit_0~q )))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_1~q ),
	.datac(\VGA_unit|VGA_SRAM_state.state_bit_0~q ),
	.datad(\VGA_enable~q ),
	.cin(gnd),
	.combout(\VGA_unit|SRAM_address[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|SRAM_address[4]~0 .lut_mask = 16'h6F00;
defparam \VGA_unit|SRAM_address[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N28
cycloneive_lcell_comb \VGA_unit|SRAM_address[1]~3 (
// Equation(s):
// \VGA_unit|SRAM_address[1]~3_combout  = (\VGA_unit|SRAM_address[4]~0_combout  & (((\VGA_unit|Equal0~4_combout  & \VGA_unit|Equal1~2_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout )))

	.dataa(\VGA_unit|Equal0~4_combout ),
	.datab(\VGA_unit|Equal1~2_combout ),
	.datac(\VGA_unit|SRAM_address[4]~0_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|SRAM_address[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|SRAM_address[1]~3 .lut_mask = 16'h80F0;
defparam \VGA_unit|SRAM_address[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N11
dffeas \VGA_unit|SRAM_address[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Add1~53_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[0] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N16
cycloneive_lcell_comb \VGA_unit|Add1~2 (
// Equation(s):
// \VGA_unit|Add1~2_combout  = (\VGA_unit|SRAM_address [1] & (!\VGA_unit|Add1~1 )) # (!\VGA_unit|SRAM_address [1] & ((\VGA_unit|Add1~1 ) # (GND)))
// \VGA_unit|Add1~3  = CARRY((!\VGA_unit|Add1~1 ) # (!\VGA_unit|SRAM_address [1]))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~1 ),
	.combout(\VGA_unit|Add1~2_combout ),
	.cout(\VGA_unit|Add1~3 ));
// synopsys translate_off
defparam \VGA_unit|Add1~2 .lut_mask = 16'h3C3F;
defparam \VGA_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N8
cycloneive_lcell_comb \VGA_unit|Add1~52 (
// Equation(s):
// \VGA_unit|Add1~52_combout  = (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & \VGA_unit|Add1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datad(\VGA_unit|Add1~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Add1~52_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~52 .lut_mask = 16'h0F00;
defparam \VGA_unit|Add1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N9
dffeas \VGA_unit|SRAM_address[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Add1~52_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[1] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N18
cycloneive_lcell_comb \VGA_unit|Add1~4 (
// Equation(s):
// \VGA_unit|Add1~4_combout  = (\VGA_unit|SRAM_address [2] & (\VGA_unit|Add1~3  $ (GND))) # (!\VGA_unit|SRAM_address [2] & (!\VGA_unit|Add1~3  & VCC))
// \VGA_unit|Add1~5  = CARRY((\VGA_unit|SRAM_address [2] & !\VGA_unit|Add1~3 ))

	.dataa(\VGA_unit|SRAM_address [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~3 ),
	.combout(\VGA_unit|Add1~4_combout ),
	.cout(\VGA_unit|Add1~5 ));
// synopsys translate_off
defparam \VGA_unit|Add1~4 .lut_mask = 16'hA50A;
defparam \VGA_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N8
cycloneive_lcell_comb \VGA_unit|Add1~51 (
// Equation(s):
// \VGA_unit|Add1~51_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add0~0_combout  & ((!\VGA_unit|Equal1~2_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~4_combout ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|Add0~0_combout ),
	.datac(\VGA_unit|Add1~4_combout ),
	.datad(\VGA_unit|Equal1~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Add1~51_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~51 .lut_mask = 16'h50D8;
defparam \VGA_unit|Add1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N18
cycloneive_lcell_comb \VGA_unit|SRAM_address[4]~2 (
// Equation(s):
// \VGA_unit|SRAM_address[4]~2_combout  = (\VGA_unit|SRAM_address[4]~0_combout  & (((\VGA_unit|Equal0~4_combout  & \VGA_unit|SRAM_address[4]~1_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout )))

	.dataa(\VGA_unit|SRAM_address[4]~0_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Equal0~4_combout ),
	.datad(\VGA_unit|SRAM_address[4]~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|SRAM_address[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|SRAM_address[4]~2 .lut_mask = 16'hA222;
defparam \VGA_unit|SRAM_address[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N9
dffeas \VGA_unit|SRAM_address[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Add1~51_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[2] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N2
cycloneive_lcell_comb \VGA_unit|Add0~2 (
// Equation(s):
// \VGA_unit|Add0~2_combout  = (\VGA_unit|SRAM_address [3] & (\VGA_unit|Add0~1  & VCC)) # (!\VGA_unit|SRAM_address [3] & (!\VGA_unit|Add0~1 ))
// \VGA_unit|Add0~3  = CARRY((!\VGA_unit|SRAM_address [3] & !\VGA_unit|Add0~1 ))

	.dataa(\VGA_unit|SRAM_address [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~1 ),
	.combout(\VGA_unit|Add0~2_combout ),
	.cout(\VGA_unit|Add0~3 ));
// synopsys translate_off
defparam \VGA_unit|Add0~2 .lut_mask = 16'hA505;
defparam \VGA_unit|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N20
cycloneive_lcell_comb \VGA_unit|Add1~6 (
// Equation(s):
// \VGA_unit|Add1~6_combout  = (\VGA_unit|SRAM_address [3] & (!\VGA_unit|Add1~5 )) # (!\VGA_unit|SRAM_address [3] & ((\VGA_unit|Add1~5 ) # (GND)))
// \VGA_unit|Add1~7  = CARRY((!\VGA_unit|Add1~5 ) # (!\VGA_unit|SRAM_address [3]))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~5 ),
	.combout(\VGA_unit|Add1~6_combout ),
	.cout(\VGA_unit|Add1~7 ));
// synopsys translate_off
defparam \VGA_unit|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGA_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N30
cycloneive_lcell_comb \VGA_unit|Add1~50 (
// Equation(s):
// \VGA_unit|Add1~50_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add0~2_combout  & (!\VGA_unit|Equal1~2_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~6_combout ))))

	.dataa(\VGA_unit|Add0~2_combout ),
	.datab(\VGA_unit|Equal1~2_combout ),
	.datac(\VGA_unit|Add1~6_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~50 .lut_mask = 16'h22F0;
defparam \VGA_unit|Add1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N31
dffeas \VGA_unit|SRAM_address[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Add1~50_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[3] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N4
cycloneive_lcell_comb \VGA_unit|Add0~4 (
// Equation(s):
// \VGA_unit|Add0~4_combout  = (\VGA_unit|SRAM_address [4] & ((GND) # (!\VGA_unit|Add0~3 ))) # (!\VGA_unit|SRAM_address [4] & (\VGA_unit|Add0~3  $ (GND)))
// \VGA_unit|Add0~5  = CARRY((\VGA_unit|SRAM_address [4]) # (!\VGA_unit|Add0~3 ))

	.dataa(\VGA_unit|SRAM_address [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~3 ),
	.combout(\VGA_unit|Add0~4_combout ),
	.cout(\VGA_unit|Add0~5 ));
// synopsys translate_off
defparam \VGA_unit|Add0~4 .lut_mask = 16'h5AAF;
defparam \VGA_unit|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N22
cycloneive_lcell_comb \VGA_unit|Add1~8 (
// Equation(s):
// \VGA_unit|Add1~8_combout  = (\VGA_unit|SRAM_address [4] & (\VGA_unit|Add1~7  $ (GND))) # (!\VGA_unit|SRAM_address [4] & (!\VGA_unit|Add1~7  & VCC))
// \VGA_unit|Add1~9  = CARRY((\VGA_unit|SRAM_address [4] & !\VGA_unit|Add1~7 ))

	.dataa(\VGA_unit|SRAM_address [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~7 ),
	.combout(\VGA_unit|Add1~8_combout ),
	.cout(\VGA_unit|Add1~9 ));
// synopsys translate_off
defparam \VGA_unit|Add1~8 .lut_mask = 16'hA50A;
defparam \VGA_unit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N0
cycloneive_lcell_comb \VGA_unit|Add1~10 (
// Equation(s):
// \VGA_unit|Add1~10_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (!\VGA_unit|Equal1~2_combout  & (\VGA_unit|Add0~4_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~8_combout ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|Equal1~2_combout ),
	.datac(\VGA_unit|Add0~4_combout ),
	.datad(\VGA_unit|Add1~8_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~10 .lut_mask = 16'h7520;
defparam \VGA_unit|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N1
dffeas \VGA_unit|SRAM_address[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Add1~10_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[4] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N24
cycloneive_lcell_comb \VGA_unit|Add1~11 (
// Equation(s):
// \VGA_unit|Add1~11_combout  = (\VGA_unit|SRAM_address [5] & (!\VGA_unit|Add1~9 )) # (!\VGA_unit|SRAM_address [5] & ((\VGA_unit|Add1~9 ) # (GND)))
// \VGA_unit|Add1~12  = CARRY((!\VGA_unit|Add1~9 ) # (!\VGA_unit|SRAM_address [5]))

	.dataa(\VGA_unit|SRAM_address [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~9 ),
	.combout(\VGA_unit|Add1~11_combout ),
	.cout(\VGA_unit|Add1~12 ));
// synopsys translate_off
defparam \VGA_unit|Add1~11 .lut_mask = 16'h5A5F;
defparam \VGA_unit|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N6
cycloneive_lcell_comb \VGA_unit|Add0~6 (
// Equation(s):
// \VGA_unit|Add0~6_combout  = (\VGA_unit|SRAM_address [5] & (\VGA_unit|Add0~5  & VCC)) # (!\VGA_unit|SRAM_address [5] & (!\VGA_unit|Add0~5 ))
// \VGA_unit|Add0~7  = CARRY((!\VGA_unit|SRAM_address [5] & !\VGA_unit|Add0~5 ))

	.dataa(\VGA_unit|SRAM_address [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~5 ),
	.combout(\VGA_unit|Add0~6_combout ),
	.cout(\VGA_unit|Add0~7 ));
// synopsys translate_off
defparam \VGA_unit|Add0~6 .lut_mask = 16'hA505;
defparam \VGA_unit|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N10
cycloneive_lcell_comb \VGA_unit|Add1~13 (
// Equation(s):
// \VGA_unit|Add1~13_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((!\VGA_unit|Equal1~2_combout  & \VGA_unit|Add0~6_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add1~11_combout ))

	.dataa(\VGA_unit|Add1~11_combout ),
	.datab(\VGA_unit|Equal1~2_combout ),
	.datac(\VGA_unit|Add0~6_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~13 .lut_mask = 16'h30AA;
defparam \VGA_unit|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N11
dffeas \VGA_unit|SRAM_address[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Add1~13_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[5] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N0
cycloneive_lcell_comb \M3_Unit|SRAM_read_counter[0]~12 (
// Equation(s):
// \M3_Unit|SRAM_read_counter[0]~12_combout  = \M3_Unit|SRAM_read_counter [0] $ (VCC)
// \M3_Unit|SRAM_read_counter[0]~13  = CARRY(\M3_Unit|SRAM_read_counter [0])

	.dataa(gnd),
	.datab(\M3_Unit|SRAM_read_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\M3_Unit|SRAM_read_counter[0]~12_combout ),
	.cout(\M3_Unit|SRAM_read_counter[0]~13 ));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[0]~12 .lut_mask = 16'h33CC;
defparam \M3_Unit|SRAM_read_counter[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \M3_Unit|shift_counter[0]~8 (
// Equation(s):
// \M3_Unit|shift_counter[0]~8_combout  = \M3_Unit|shift_counter [0] $ (VCC)
// \M3_Unit|shift_counter[0]~9  = CARRY(\M3_Unit|shift_counter [0])

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\M3_Unit|shift_counter[0]~8_combout ),
	.cout(\M3_Unit|shift_counter[0]~9 ));
// synopsys translate_off
defparam \M3_Unit|shift_counter[0]~8 .lut_mask = 16'h33CC;
defparam \M3_Unit|shift_counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \M3_Unit|M3_state.state_bit_3~0 (
// Equation(s):
// \M3_Unit|M3_state.state_bit_3~0_combout  = (\M3_Unit|M3_state.state_bit_2~q  & (\M3_Unit|M3_state.state_bit_0~q  & (\M3_Unit|M3_state.state_bit_1~q  & !\SWITCH_I[17]~input_o )))

	.dataa(\M3_Unit|M3_state.state_bit_2~q ),
	.datab(\M3_Unit|M3_state.state_bit_0~q ),
	.datac(\M3_Unit|M3_state.state_bit_1~q ),
	.datad(\SWITCH_I[17]~input_o ),
	.cin(gnd),
	.combout(\M3_Unit|M3_state.state_bit_3~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|M3_state.state_bit_3~0 .lut_mask = 16'h0080;
defparam \M3_Unit|M3_state.state_bit_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \M3_Unit|M3_state.state_bit_3~1 (
// Equation(s):
// \M3_Unit|M3_state.state_bit_3~1_combout  = (\M3_Unit|M3_state.state_bit_3~q ) # (\M3_Unit|M3_state.state_bit_3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\M3_Unit|M3_state.state_bit_3~q ),
	.datad(\M3_Unit|M3_state.state_bit_3~0_combout ),
	.cin(gnd),
	.combout(\M3_Unit|M3_state.state_bit_3~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|M3_state.state_bit_3~1 .lut_mask = 16'hFFF0;
defparam \M3_Unit|M3_state.state_bit_3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N9
dffeas \M3_Unit|M3_state.state_bit_3 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|M3_state.state_bit_3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|M3_state.state_bit_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|M3_state.state_bit_3 .is_wysiwyg = "true";
defparam \M3_Unit|M3_state.state_bit_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \M3_Unit|shift_counter[3]~14 (
// Equation(s):
// \M3_Unit|shift_counter[3]~14_combout  = (\M3_Unit|shift_counter [3] & (\M3_Unit|shift_counter[2]~13  & VCC)) # (!\M3_Unit|shift_counter [3] & (!\M3_Unit|shift_counter[2]~13 ))
// \M3_Unit|shift_counter[3]~15  = CARRY((!\M3_Unit|shift_counter [3] & !\M3_Unit|shift_counter[2]~13 ))

	.dataa(\M3_Unit|shift_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|shift_counter[2]~13 ),
	.combout(\M3_Unit|shift_counter[3]~14_combout ),
	.cout(\M3_Unit|shift_counter[3]~15 ));
// synopsys translate_off
defparam \M3_Unit|shift_counter[3]~14 .lut_mask = 16'hA505;
defparam \M3_Unit|shift_counter[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \M3_Unit|shift_counter[4]~16 (
// Equation(s):
// \M3_Unit|shift_counter[4]~16_combout  = (\M3_Unit|shift_counter [4] & (\M3_Unit|shift_counter[3]~15  $ (GND))) # (!\M3_Unit|shift_counter [4] & (!\M3_Unit|shift_counter[3]~15  & VCC))
// \M3_Unit|shift_counter[4]~17  = CARRY((\M3_Unit|shift_counter [4] & !\M3_Unit|shift_counter[3]~15 ))

	.dataa(\M3_Unit|shift_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|shift_counter[3]~15 ),
	.combout(\M3_Unit|shift_counter[4]~16_combout ),
	.cout(\M3_Unit|shift_counter[4]~17 ));
// synopsys translate_off
defparam \M3_Unit|shift_counter[4]~16 .lut_mask = 16'hA50A;
defparam \M3_Unit|shift_counter[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \M3_Unit|Selector98~0 (
// Equation(s):
// \M3_Unit|Selector98~0_combout  = (\M3_Unit|M3_state.S_THE_HUB~0_combout  & \M3_Unit|shift_counter [4])

	.dataa(gnd),
	.datab(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datac(gnd),
	.datad(\M3_Unit|shift_counter [4]),
	.cin(gnd),
	.combout(\M3_Unit|Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector98~0 .lut_mask = 16'hCC00;
defparam \M3_Unit|Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \M3_Unit|M3_state.S_00X~0 (
// Equation(s):
// \M3_Unit|M3_state.S_00X~0_combout  = (!\M3_Unit|M3_state.state_bit_2~q  & (\M3_Unit|M3_state.state_bit_0~q  & (\M3_Unit|M3_state.state_bit_3~q  & !\M3_Unit|M3_state.state_bit_1~q )))

	.dataa(\M3_Unit|M3_state.state_bit_2~q ),
	.datab(\M3_Unit|M3_state.state_bit_0~q ),
	.datac(\M3_Unit|M3_state.state_bit_3~q ),
	.datad(\M3_Unit|M3_state.state_bit_1~q ),
	.cin(gnd),
	.combout(\M3_Unit|M3_state.S_00X~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|M3_state.S_00X~0 .lut_mask = 16'h0040;
defparam \M3_Unit|M3_state.S_00X~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N13
dffeas \M3_Unit|shift_counter[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|shift_counter[4]~16_combout ),
	.asdata(\M3_Unit|Selector98~0_combout ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\M3_Unit|M3_state.S_00X~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|shift_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|shift_counter[4] .is_wysiwyg = "true";
defparam \M3_Unit|shift_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \M3_Unit|shift_counter[5]~18 (
// Equation(s):
// \M3_Unit|shift_counter[5]~18_combout  = (\M3_Unit|shift_counter [5] & (!\M3_Unit|shift_counter[4]~17 )) # (!\M3_Unit|shift_counter [5] & ((\M3_Unit|shift_counter[4]~17 ) # (GND)))
// \M3_Unit|shift_counter[5]~19  = CARRY((!\M3_Unit|shift_counter[4]~17 ) # (!\M3_Unit|shift_counter [5]))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|shift_counter[4]~17 ),
	.combout(\M3_Unit|shift_counter[5]~18_combout ),
	.cout(\M3_Unit|shift_counter[5]~19 ));
// synopsys translate_off
defparam \M3_Unit|shift_counter[5]~18 .lut_mask = 16'h3C3F;
defparam \M3_Unit|shift_counter[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \M3_Unit|Selector97~0 (
// Equation(s):
// \M3_Unit|Selector97~0_combout  = (\M3_Unit|shift_counter [5] & \M3_Unit|M3_state.S_THE_HUB~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [5]),
	.datad(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector97~0 .lut_mask = 16'hF000;
defparam \M3_Unit|Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N15
dffeas \M3_Unit|shift_counter[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|shift_counter[5]~18_combout ),
	.asdata(\M3_Unit|Selector97~0_combout ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\M3_Unit|M3_state.S_00X~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|shift_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|shift_counter[5] .is_wysiwyg = "true";
defparam \M3_Unit|shift_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \M3_Unit|shift_counter[6]~20 (
// Equation(s):
// \M3_Unit|shift_counter[6]~20_combout  = (\M3_Unit|shift_counter [6] & (\M3_Unit|shift_counter[5]~19  $ (GND))) # (!\M3_Unit|shift_counter [6] & (!\M3_Unit|shift_counter[5]~19  & VCC))
// \M3_Unit|shift_counter[6]~21  = CARRY((\M3_Unit|shift_counter [6] & !\M3_Unit|shift_counter[5]~19 ))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|shift_counter[5]~19 ),
	.combout(\M3_Unit|shift_counter[6]~20_combout ),
	.cout(\M3_Unit|shift_counter[6]~21 ));
// synopsys translate_off
defparam \M3_Unit|shift_counter[6]~20 .lut_mask = 16'hC30C;
defparam \M3_Unit|shift_counter[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \M3_Unit|Selector96~0 (
// Equation(s):
// \M3_Unit|Selector96~0_combout  = (\M3_Unit|M3_state.S_THE_HUB~0_combout  & \M3_Unit|shift_counter [6])

	.dataa(gnd),
	.datab(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datac(gnd),
	.datad(\M3_Unit|shift_counter [6]),
	.cin(gnd),
	.combout(\M3_Unit|Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector96~0 .lut_mask = 16'hCC00;
defparam \M3_Unit|Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N17
dffeas \M3_Unit|shift_counter[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|shift_counter[6]~20_combout ),
	.asdata(\M3_Unit|Selector96~0_combout ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\M3_Unit|M3_state.S_00X~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|shift_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|shift_counter[6] .is_wysiwyg = "true";
defparam \M3_Unit|shift_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \M3_Unit|shift_counter[7]~22 (
// Equation(s):
// \M3_Unit|shift_counter[7]~22_combout  = \M3_Unit|shift_counter[6]~21  $ (\M3_Unit|shift_counter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\M3_Unit|shift_counter [7]),
	.cin(\M3_Unit|shift_counter[6]~21 ),
	.combout(\M3_Unit|shift_counter[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|shift_counter[7]~22 .lut_mask = 16'h0FF0;
defparam \M3_Unit|shift_counter[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \M3_Unit|Selector95~0 (
// Equation(s):
// \M3_Unit|Selector95~0_combout  = (\M3_Unit|M3_state.S_THE_HUB~0_combout  & \M3_Unit|shift_counter [7])

	.dataa(gnd),
	.datab(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datac(gnd),
	.datad(\M3_Unit|shift_counter [7]),
	.cin(gnd),
	.combout(\M3_Unit|Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector95~0 .lut_mask = 16'hCC00;
defparam \M3_Unit|Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N19
dffeas \M3_Unit|shift_counter[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|shift_counter[7]~22_combout ),
	.asdata(\M3_Unit|Selector95~0_combout ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\M3_Unit|M3_state.S_00X~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|shift_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|shift_counter[7] .is_wysiwyg = "true";
defparam \M3_Unit|shift_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \M3_Unit|mic_data[62]~21 (
// Equation(s):
// \M3_Unit|mic_data[62]~21_combout  = (!\M3_Unit|shift_counter [5] & (!\M3_Unit|shift_counter [7] & !\M3_Unit|shift_counter [6]))

	.dataa(\M3_Unit|shift_counter [5]),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [7]),
	.datad(\M3_Unit|shift_counter [6]),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[62]~21_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[62]~21 .lut_mask = 16'h0005;
defparam \M3_Unit|mic_data[62]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \M3_Unit|mic_data[62]~22 (
// Equation(s):
// \M3_Unit|mic_data[62]~22_combout  = (!\M3_Unit|M3_state.S_THE_HUB~0_combout  & ((\M3_Unit|shift_counter [4]) # (!\M3_Unit|mic_data[62]~21_combout )))

	.dataa(\M3_Unit|mic_data[62]~21_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [4]),
	.datad(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[62]~22_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[62]~22 .lut_mask = 16'h00F5;
defparam \M3_Unit|mic_data[62]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_DATA_IO[6]~input (
	.i(SRAM_DATA_IO[6]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[6]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y28_N13
dffeas \SRAM_unit|SRAM_read_data[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[6]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[6] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \SRAM_DATA_IO[1]~input (
	.i(SRAM_DATA_IO[1]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[1]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y18_N15
dffeas \SRAM_unit|SRAM_read_data[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[1]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[1] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~41 (
// Equation(s):
// \M3_Unit|ShiftLeft0~41_combout  = (!\M3_Unit|shift_counter [3] & !\M3_Unit|shift_counter [2])

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [3]),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~41 .lut_mask = 16'h0303;
defparam \M3_Unit|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~181 (
// Equation(s):
// \M3_Unit|ShiftLeft0~181_combout  = (!\M3_Unit|shift_counter [4] & (\M3_Unit|ShiftLeft0~41_combout  & (\M3_Unit|ShiftLeft0~74_combout  & !\M3_Unit|shift_counter [1])))

	.dataa(\M3_Unit|shift_counter [4]),
	.datab(\M3_Unit|ShiftLeft0~41_combout ),
	.datac(\M3_Unit|ShiftLeft0~74_combout ),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~181_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~181 .lut_mask = 16'h0040;
defparam \M3_Unit|ShiftLeft0~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \M3_Unit|Selector93~0 (
// Equation(s):
// \M3_Unit|Selector93~0_combout  = (\M3_Unit|SRAM_address[11]~0_combout  & (((\M3_Unit|mic_data[62]~21_combout  & \M3_Unit|ShiftLeft0~181_combout )))) # (!\M3_Unit|SRAM_address[11]~0_combout  & (\SRAM_unit|SRAM_read_data [1]))

	.dataa(\M3_Unit|SRAM_address[11]~0_combout ),
	.datab(\SRAM_unit|SRAM_read_data [1]),
	.datac(\M3_Unit|mic_data[62]~21_combout ),
	.datad(\M3_Unit|ShiftLeft0~181_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector93~0 .lut_mask = 16'hE444;
defparam \M3_Unit|Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \M3_Unit|WideOr7~0 (
// Equation(s):
// \M3_Unit|WideOr7~0_combout  = (\M3_Unit|M3_state.state_bit_2~q  & (((!\M3_Unit|M3_state.state_bit_3~q )))) # (!\M3_Unit|M3_state.state_bit_2~q  & (!\M3_Unit|M3_state.state_bit_0~q  & (\M3_Unit|M3_state.state_bit_3~q  & !\M3_Unit|M3_state.state_bit_1~q )))

	.dataa(\M3_Unit|M3_state.state_bit_2~q ),
	.datab(\M3_Unit|M3_state.state_bit_0~q ),
	.datac(\M3_Unit|M3_state.state_bit_3~q ),
	.datad(\M3_Unit|M3_state.state_bit_1~q ),
	.cin(gnd),
	.combout(\M3_Unit|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|WideOr7~0 .lut_mask = 16'h0A1A;
defparam \M3_Unit|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N3
dffeas \M3_Unit|mic_data[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector93~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[1] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~173 (
// Equation(s):
// \M3_Unit|ShiftLeft0~173_combout  = (!\M3_Unit|shift_counter [0] & (\M3_Unit|mic_data [0] & !\M3_Unit|shift_counter [1]))

	.dataa(\M3_Unit|shift_counter [0]),
	.datab(\M3_Unit|mic_data [0]),
	.datac(gnd),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~173_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~173 .lut_mask = 16'h0044;
defparam \M3_Unit|ShiftLeft0~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~274 (
// Equation(s):
// \M3_Unit|ShiftLeft0~274_combout  = (!\M3_Unit|shift_counter [4] & (!\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~173_combout  & !\M3_Unit|shift_counter [2])))

	.dataa(\M3_Unit|shift_counter [4]),
	.datab(\M3_Unit|shift_counter [3]),
	.datac(\M3_Unit|ShiftLeft0~173_combout ),
	.datad(\M3_Unit|shift_counter [2]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~274_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~274 .lut_mask = 16'h0010;
defparam \M3_Unit|ShiftLeft0~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \SRAM_DATA_IO[0]~input (
	.i(SRAM_DATA_IO[0]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[0]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y18_N21
dffeas \SRAM_unit|SRAM_read_data[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[0]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[0] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \M3_Unit|Selector94~0 (
// Equation(s):
// \M3_Unit|Selector94~0_combout  = (\M3_Unit|SRAM_address[11]~0_combout  & (\M3_Unit|ShiftLeft0~274_combout  & (\M3_Unit|mic_data[62]~21_combout ))) # (!\M3_Unit|SRAM_address[11]~0_combout  & (((\SRAM_unit|SRAM_read_data [0]))))

	.dataa(\M3_Unit|SRAM_address[11]~0_combout ),
	.datab(\M3_Unit|ShiftLeft0~274_combout ),
	.datac(\M3_Unit|mic_data[62]~21_combout ),
	.datad(\SRAM_unit|SRAM_read_data [0]),
	.cin(gnd),
	.combout(\M3_Unit|Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector94~0 .lut_mask = 16'hD580;
defparam \M3_Unit|Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N1
dffeas \M3_Unit|mic_data[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector94~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[0] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~74 (
// Equation(s):
// \M3_Unit|ShiftLeft0~74_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|mic_data [0]))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|mic_data [1]))

	.dataa(\M3_Unit|shift_counter [0]),
	.datab(\M3_Unit|mic_data [1]),
	.datac(gnd),
	.datad(\M3_Unit|mic_data [0]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~74 .lut_mask = 16'hEE44;
defparam \M3_Unit|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SRAM_DATA_IO[2]~input (
	.i(SRAM_DATA_IO[2]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[2]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y18_N9
dffeas \SRAM_unit|SRAM_read_data[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[2]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[2] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~153 (
// Equation(s):
// \M3_Unit|ShiftLeft0~153_combout  = (!\M3_Unit|shift_counter [0] & ((\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [0]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [2]))))

	.dataa(\M3_Unit|shift_counter [1]),
	.datab(\M3_Unit|mic_data [2]),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|mic_data [0]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~153_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~153 .lut_mask = 16'h0E04;
defparam \M3_Unit|ShiftLeft0~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~154 (
// Equation(s):
// \M3_Unit|ShiftLeft0~154_combout  = (\M3_Unit|ShiftLeft0~153_combout ) # ((\M3_Unit|mic_data [1] & (\M3_Unit|shift_counter [0] & !\M3_Unit|shift_counter [1])))

	.dataa(\M3_Unit|ShiftLeft0~153_combout ),
	.datab(\M3_Unit|mic_data [1]),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~154_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~154 .lut_mask = 16'hAAEA;
defparam \M3_Unit|ShiftLeft0~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~275 (
// Equation(s):
// \M3_Unit|ShiftLeft0~275_combout  = (!\M3_Unit|shift_counter [4] & (\M3_Unit|ShiftLeft0~154_combout  & (!\M3_Unit|shift_counter [2] & !\M3_Unit|shift_counter [3])))

	.dataa(\M3_Unit|shift_counter [4]),
	.datab(\M3_Unit|ShiftLeft0~154_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|shift_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~275_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~275 .lut_mask = 16'h0004;
defparam \M3_Unit|ShiftLeft0~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
cycloneive_lcell_comb \M3_Unit|Selector92~0 (
// Equation(s):
// \M3_Unit|Selector92~0_combout  = (\M3_Unit|SRAM_address[11]~0_combout  & (((\M3_Unit|ShiftLeft0~275_combout  & \M3_Unit|mic_data[62]~21_combout )))) # (!\M3_Unit|SRAM_address[11]~0_combout  & (\SRAM_unit|SRAM_read_data [2]))

	.dataa(\SRAM_unit|SRAM_read_data [2]),
	.datab(\M3_Unit|SRAM_address[11]~0_combout ),
	.datac(\M3_Unit|ShiftLeft0~275_combout ),
	.datad(\M3_Unit|mic_data[62]~21_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector92~0 .lut_mask = 16'hE222;
defparam \M3_Unit|Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N1
dffeas \M3_Unit|mic_data[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector92~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[2] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~122 (
// Equation(s):
// \M3_Unit|ShiftLeft0~122_combout  = (!\M3_Unit|shift_counter [1] & ((\M3_Unit|shift_counter [0] & ((\M3_Unit|mic_data [2]))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|mic_data [3]))))

	.dataa(\M3_Unit|shift_counter [0]),
	.datab(\M3_Unit|mic_data [3]),
	.datac(\M3_Unit|mic_data [2]),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~122_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~122 .lut_mask = 16'h00E4;
defparam \M3_Unit|ShiftLeft0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~129 (
// Equation(s):
// \M3_Unit|ShiftLeft0~129_combout  = (!\M3_Unit|shift_counter [2] & (!\M3_Unit|shift_counter [3] & !\M3_Unit|shift_counter [4]))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|shift_counter [4]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~129_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~129 .lut_mask = 16'h0005;
defparam \M3_Unit|ShiftLeft0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~203 (
// Equation(s):
// \M3_Unit|ShiftLeft0~203_combout  = (\M3_Unit|ShiftLeft0~129_combout  & ((\M3_Unit|ShiftLeft0~122_combout ) # ((\M3_Unit|shift_counter [1] & \M3_Unit|ShiftLeft0~74_combout ))))

	.dataa(\M3_Unit|shift_counter [1]),
	.datab(\M3_Unit|ShiftLeft0~74_combout ),
	.datac(\M3_Unit|ShiftLeft0~122_combout ),
	.datad(\M3_Unit|ShiftLeft0~129_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~203_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~203 .lut_mask = 16'hF800;
defparam \M3_Unit|ShiftLeft0~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \SRAM_DATA_IO[3]~input (
	.i(SRAM_DATA_IO[3]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[3]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y18_N19
dffeas \SRAM_unit|SRAM_read_data[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[3]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[3] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
cycloneive_lcell_comb \M3_Unit|Selector91~0 (
// Equation(s):
// \M3_Unit|Selector91~0_combout  = (\M3_Unit|SRAM_address[11]~0_combout  & (\M3_Unit|ShiftLeft0~203_combout  & (\M3_Unit|mic_data[62]~21_combout ))) # (!\M3_Unit|SRAM_address[11]~0_combout  & (((\SRAM_unit|SRAM_read_data [3]))))

	.dataa(\M3_Unit|ShiftLeft0~203_combout ),
	.datab(\M3_Unit|mic_data[62]~21_combout ),
	.datac(\M3_Unit|SRAM_address[11]~0_combout ),
	.datad(\SRAM_unit|SRAM_read_data [3]),
	.cin(gnd),
	.combout(\M3_Unit|Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector91~0 .lut_mask = 16'h8F80;
defparam \M3_Unit|Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N7
dffeas \M3_Unit|mic_data[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\M3_Unit|Selector91~0_combout ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M3_Unit|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[3] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SRAM_DATA_IO[5]~input (
	.i(SRAM_DATA_IO[5]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[5]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
cycloneive_lcell_comb \SRAM_unit|SRAM_read_data[5]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_read_data[5]~feeder_combout  = \SRAM_DATA_IO[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DATA_IO[5]~input_o ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_read_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[5]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_read_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N3
dffeas \SRAM_unit|SRAM_read_data[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_read_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[5] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \SRAM_DATA_IO[4]~input (
	.i(SRAM_DATA_IO[4]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[4]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y28_N9
dffeas \SRAM_unit|SRAM_read_data[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[4]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[4] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~158 (
// Equation(s):
// \M3_Unit|ShiftLeft0~158_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [1]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [3]))))

	.dataa(\M3_Unit|mic_data [3]),
	.datab(\M3_Unit|mic_data [1]),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~158_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~158 .lut_mask = 16'hC0A0;
defparam \M3_Unit|ShiftLeft0~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~159 (
// Equation(s):
// \M3_Unit|ShiftLeft0~159_combout  = (\M3_Unit|ShiftLeft0~158_combout ) # ((!\M3_Unit|shift_counter [0] & \M3_Unit|ShiftLeft0~71_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~158_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~159_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~159 .lut_mask = 16'hCFCC;
defparam \M3_Unit|ShiftLeft0~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~194 (
// Equation(s):
// \M3_Unit|ShiftLeft0~194_combout  = (\M3_Unit|shift_counter [4]) # (\M3_Unit|shift_counter [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [4]),
	.datad(\M3_Unit|shift_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~194_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~194 .lut_mask = 16'hFFF0;
defparam \M3_Unit|ShiftLeft0~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~195 (
// Equation(s):
// \M3_Unit|ShiftLeft0~195_combout  = (!\M3_Unit|ShiftLeft0~194_combout  & ((\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~173_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~159_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~159_combout ),
	.datab(\M3_Unit|ShiftLeft0~194_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~173_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~195_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~195 .lut_mask = 16'h3202;
defparam \M3_Unit|ShiftLeft0~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
cycloneive_lcell_comb \M3_Unit|Selector90~0 (
// Equation(s):
// \M3_Unit|Selector90~0_combout  = (\M3_Unit|SRAM_address[11]~0_combout  & (((\M3_Unit|ShiftLeft0~195_combout  & \M3_Unit|mic_data[62]~21_combout )))) # (!\M3_Unit|SRAM_address[11]~0_combout  & (\SRAM_unit|SRAM_read_data [4]))

	.dataa(\SRAM_unit|SRAM_read_data [4]),
	.datab(\M3_Unit|ShiftLeft0~195_combout ),
	.datac(\M3_Unit|SRAM_address[11]~0_combout ),
	.datad(\M3_Unit|mic_data[62]~21_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector90~0 .lut_mask = 16'hCA0A;
defparam \M3_Unit|Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N3
dffeas \M3_Unit|mic_data[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector90~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[4] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~71 (
// Equation(s):
// \M3_Unit|ShiftLeft0~71_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [2]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [4]))

	.dataa(gnd),
	.datab(\M3_Unit|mic_data [4]),
	.datac(\M3_Unit|mic_data [2]),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~71 .lut_mask = 16'hF0CC;
defparam \M3_Unit|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~73 (
// Equation(s):
// \M3_Unit|ShiftLeft0~73_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~71_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~72_combout ))

	.dataa(\M3_Unit|ShiftLeft0~72_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~73 .lut_mask = 16'hFA0A;
defparam \M3_Unit|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~75 (
// Equation(s):
// \M3_Unit|ShiftLeft0~75_combout  = (\M3_Unit|shift_counter [2] & (((!\M3_Unit|shift_counter [1] & \M3_Unit|ShiftLeft0~74_combout )))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~73_combout ))

	.dataa(\M3_Unit|ShiftLeft0~73_combout ),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~75 .lut_mask = 16'h3A0A;
defparam \M3_Unit|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~276 (
// Equation(s):
// \M3_Unit|ShiftLeft0~276_combout  = (\M3_Unit|ShiftLeft0~75_combout  & (!\M3_Unit|shift_counter [4] & !\M3_Unit|shift_counter [3]))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~75_combout ),
	.datac(\M3_Unit|shift_counter [4]),
	.datad(\M3_Unit|shift_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~276_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~276 .lut_mask = 16'h000C;
defparam \M3_Unit|ShiftLeft0~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \M3_Unit|Selector89~0 (
// Equation(s):
// \M3_Unit|Selector89~0_combout  = (\M3_Unit|SRAM_address[11]~0_combout  & (((\M3_Unit|ShiftLeft0~276_combout  & \M3_Unit|mic_data[62]~21_combout )))) # (!\M3_Unit|SRAM_address[11]~0_combout  & (\SRAM_unit|SRAM_read_data [5]))

	.dataa(\SRAM_unit|SRAM_read_data [5]),
	.datab(\M3_Unit|ShiftLeft0~276_combout ),
	.datac(\M3_Unit|SRAM_address[11]~0_combout ),
	.datad(\M3_Unit|mic_data[62]~21_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector89~0 .lut_mask = 16'hCA0A;
defparam \M3_Unit|Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N25
dffeas \M3_Unit|mic_data[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector89~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[5] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~72 (
// Equation(s):
// \M3_Unit|ShiftLeft0~72_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [3])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [5])))

	.dataa(\M3_Unit|mic_data [3]),
	.datab(\M3_Unit|mic_data [5]),
	.datac(gnd),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~72 .lut_mask = 16'hAACC;
defparam \M3_Unit|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~155 (
// Equation(s):
// \M3_Unit|ShiftLeft0~155_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~72_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~124_combout )))

	.dataa(\M3_Unit|ShiftLeft0~72_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~124_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~155_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~155 .lut_mask = 16'hAFA0;
defparam \M3_Unit|ShiftLeft0~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~212 (
// Equation(s):
// \M3_Unit|ShiftLeft0~212_combout  = (!\M3_Unit|ShiftLeft0~194_combout  & ((\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~154_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~155_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~155_combout ),
	.datab(\M3_Unit|ShiftLeft0~154_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~194_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~212_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~212 .lut_mask = 16'h00CA;
defparam \M3_Unit|ShiftLeft0~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \M3_Unit|Selector88~0 (
// Equation(s):
// \M3_Unit|Selector88~0_combout  = (\M3_Unit|SRAM_address[11]~0_combout  & (((\M3_Unit|ShiftLeft0~212_combout  & \M3_Unit|mic_data[62]~21_combout )))) # (!\M3_Unit|SRAM_address[11]~0_combout  & (\SRAM_unit|SRAM_read_data [6]))

	.dataa(\SRAM_unit|SRAM_read_data [6]),
	.datab(\M3_Unit|SRAM_address[11]~0_combout ),
	.datac(\M3_Unit|ShiftLeft0~212_combout ),
	.datad(\M3_Unit|mic_data[62]~21_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector88~0 .lut_mask = 16'hE222;
defparam \M3_Unit|Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N19
dffeas \M3_Unit|mic_data[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector88~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[6] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~124 (
// Equation(s):
// \M3_Unit|ShiftLeft0~124_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [4]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [6]))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(\M3_Unit|mic_data [6]),
	.datad(\M3_Unit|mic_data [4]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~124_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~124 .lut_mask = 16'hFC30;
defparam \M3_Unit|ShiftLeft0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \SRAM_DATA_IO[7]~input (
	.i(SRAM_DATA_IO[7]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[7]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N14
cycloneive_lcell_comb \SRAM_unit|SRAM_read_data[7]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_read_data[7]~feeder_combout  = \SRAM_DATA_IO[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DATA_IO[7]~input_o ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_read_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[7]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_read_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N15
dffeas \SRAM_unit|SRAM_read_data[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_read_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[7] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~123 (
// Equation(s):
// \M3_Unit|ShiftLeft0~123_combout  = (\M3_Unit|ShiftLeft0~122_combout ) # ((\M3_Unit|shift_counter [1] & \M3_Unit|ShiftLeft0~74_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(\M3_Unit|ShiftLeft0~74_combout ),
	.datad(\M3_Unit|ShiftLeft0~122_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~123_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~123 .lut_mask = 16'hFFC0;
defparam \M3_Unit|ShiftLeft0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~225 (
// Equation(s):
// \M3_Unit|ShiftLeft0~225_combout  = (!\M3_Unit|ShiftLeft0~194_combout  & ((\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~123_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~126_combout )))))

	.dataa(\M3_Unit|ShiftLeft0~123_combout ),
	.datab(\M3_Unit|ShiftLeft0~126_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~194_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~225_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~225 .lut_mask = 16'h00AC;
defparam \M3_Unit|ShiftLeft0~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \M3_Unit|Selector87~0 (
// Equation(s):
// \M3_Unit|Selector87~0_combout  = (\M3_Unit|SRAM_address[11]~0_combout  & (((\M3_Unit|mic_data[62]~21_combout  & \M3_Unit|ShiftLeft0~225_combout )))) # (!\M3_Unit|SRAM_address[11]~0_combout  & (\SRAM_unit|SRAM_read_data [7]))

	.dataa(\SRAM_unit|SRAM_read_data [7]),
	.datab(\M3_Unit|mic_data[62]~21_combout ),
	.datac(\M3_Unit|SRAM_address[11]~0_combout ),
	.datad(\M3_Unit|ShiftLeft0~225_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector87~0 .lut_mask = 16'hCA0A;
defparam \M3_Unit|Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N13
dffeas \M3_Unit|mic_data[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector87~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[7] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~125 (
// Equation(s):
// \M3_Unit|ShiftLeft0~125_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [5])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [7])))

	.dataa(gnd),
	.datab(\M3_Unit|mic_data [5]),
	.datac(\M3_Unit|mic_data [7]),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~125_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~125 .lut_mask = 16'hCCF0;
defparam \M3_Unit|ShiftLeft0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~126 (
// Equation(s):
// \M3_Unit|ShiftLeft0~126_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~124_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~125_combout )))

	.dataa(\M3_Unit|shift_counter [0]),
	.datab(gnd),
	.datac(\M3_Unit|ShiftLeft0~124_combout ),
	.datad(\M3_Unit|ShiftLeft0~125_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~126_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~126 .lut_mask = 16'hF5A0;
defparam \M3_Unit|ShiftLeft0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~260 (
// Equation(s):
// \M3_Unit|ShiftLeft0~260_combout  = (!\M3_Unit|shift_counter [3] & ((\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~123_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~126_combout ))))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(\M3_Unit|ShiftLeft0~126_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~123_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~260_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~260 .lut_mask = 16'h0E04;
defparam \M3_Unit|ShiftLeft0~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \SRAM_DATA_IO[15]~input (
	.i(SRAM_DATA_IO[15]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[15]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y32_N7
dffeas \SRAM_unit|SRAM_read_data[15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[15]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[15] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~127 (
// Equation(s):
// \M3_Unit|ShiftLeft0~127_combout  = (\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~123_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~126_combout )))

	.dataa(\M3_Unit|ShiftLeft0~123_combout ),
	.datab(\M3_Unit|ShiftLeft0~126_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~127_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~127 .lut_mask = 16'hACAC;
defparam \M3_Unit|ShiftLeft0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~65 (
// Equation(s):
// \M3_Unit|ShiftLeft0~65_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [7])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [9])))

	.dataa(\M3_Unit|shift_counter [1]),
	.datab(gnd),
	.datac(\M3_Unit|mic_data [7]),
	.datad(\M3_Unit|mic_data [9]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~65 .lut_mask = 16'hF5A0;
defparam \M3_Unit|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \M3_Unit|mic_data[59]~20 (
// Equation(s):
// \M3_Unit|mic_data[59]~20_combout  = (!\M3_Unit|shift_counter [3] & \M3_Unit|shift_counter [2])

	.dataa(\M3_Unit|shift_counter [3]),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[59]~20_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[59]~20 .lut_mask = 16'h5050;
defparam \M3_Unit|mic_data[59]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~162 (
// Equation(s):
// \M3_Unit|ShiftLeft0~162_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~125_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~64_combout ))

	.dataa(\M3_Unit|shift_counter [0]),
	.datab(gnd),
	.datac(\M3_Unit|ShiftLeft0~64_combout ),
	.datad(\M3_Unit|ShiftLeft0~125_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~162_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~162 .lut_mask = 16'hFA50;
defparam \M3_Unit|ShiftLeft0~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~219 (
// Equation(s):
// \M3_Unit|ShiftLeft0~219_combout  = (!\M3_Unit|shift_counter [2] & ((\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~173_combout ))) # (!\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~162_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~162_combout ),
	.datab(\M3_Unit|shift_counter [2]),
	.datac(\M3_Unit|ShiftLeft0~173_combout ),
	.datad(\M3_Unit|shift_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~219_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~219 .lut_mask = 16'h3022;
defparam \M3_Unit|ShiftLeft0~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~220 (
// Equation(s):
// \M3_Unit|ShiftLeft0~220_combout  = (!\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~219_combout ) # ((\M3_Unit|mic_data[59]~20_combout  & \M3_Unit|ShiftLeft0~159_combout ))))

	.dataa(\M3_Unit|shift_counter [4]),
	.datab(\M3_Unit|mic_data[59]~20_combout ),
	.datac(\M3_Unit|ShiftLeft0~159_combout ),
	.datad(\M3_Unit|ShiftLeft0~219_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~220_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~220 .lut_mask = 16'h5540;
defparam \M3_Unit|ShiftLeft0~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \SRAM_DATA_IO[8]~input (
	.i(SRAM_DATA_IO[8]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[8]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y33_N17
dffeas \SRAM_unit|SRAM_read_data[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[8]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[8] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \M3_Unit|Selector86~0 (
// Equation(s):
// \M3_Unit|Selector86~0_combout  = (\M3_Unit|SRAM_address[11]~0_combout  & (\M3_Unit|ShiftLeft0~220_combout  & (\M3_Unit|mic_data[62]~21_combout ))) # (!\M3_Unit|SRAM_address[11]~0_combout  & (((\SRAM_unit|SRAM_read_data [8]))))

	.dataa(\M3_Unit|ShiftLeft0~220_combout ),
	.datab(\M3_Unit|SRAM_address[11]~0_combout ),
	.datac(\M3_Unit|mic_data[62]~21_combout ),
	.datad(\SRAM_unit|SRAM_read_data [8]),
	.cin(gnd),
	.combout(\M3_Unit|Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector86~0 .lut_mask = 16'hB380;
defparam \M3_Unit|Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N9
dffeas \M3_Unit|mic_data[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector86~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[8] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~64 (
// Equation(s):
// \M3_Unit|ShiftLeft0~64_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [6])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [8])))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(\M3_Unit|mic_data [6]),
	.datad(\M3_Unit|mic_data [8]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~64 .lut_mask = 16'hF3C0;
defparam \M3_Unit|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~66 (
// Equation(s):
// \M3_Unit|ShiftLeft0~66_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~64_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~65_combout ))

	.dataa(\M3_Unit|ShiftLeft0~65_combout ),
	.datab(gnd),
	.datac(\M3_Unit|ShiftLeft0~64_combout ),
	.datad(\M3_Unit|shift_counter [0]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~66 .lut_mask = 16'hF0AA;
defparam \M3_Unit|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~231 (
// Equation(s):
// \M3_Unit|ShiftLeft0~231_combout  = (\M3_Unit|shift_counter [3] & (((!\M3_Unit|shift_counter [1] & \M3_Unit|ShiftLeft0~74_combout )))) # (!\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~66_combout ))

	.dataa(\M3_Unit|ShiftLeft0~66_combout ),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(\M3_Unit|ShiftLeft0~74_combout ),
	.datad(\M3_Unit|shift_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~231_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~231 .lut_mask = 16'h30AA;
defparam \M3_Unit|ShiftLeft0~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~277 (
// Equation(s):
// \M3_Unit|ShiftLeft0~277_combout  = (\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~73_combout  & ((!\M3_Unit|shift_counter [3])))) # (!\M3_Unit|shift_counter [2] & (((\M3_Unit|ShiftLeft0~231_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~73_combout ),
	.datab(\M3_Unit|ShiftLeft0~231_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|shift_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~277_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~277 .lut_mask = 16'h0CAC;
defparam \M3_Unit|ShiftLeft0~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~232 (
// Equation(s):
// \M3_Unit|ShiftLeft0~232_combout  = (\M3_Unit|ShiftLeft0~277_combout  & !\M3_Unit|shift_counter [4])

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~277_combout ),
	.datac(\M3_Unit|shift_counter [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~232_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~232 .lut_mask = 16'h0C0C;
defparam \M3_Unit|ShiftLeft0~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \SRAM_DATA_IO[9]~input (
	.i(SRAM_DATA_IO[9]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[9]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneive_lcell_comb \SRAM_unit|SRAM_read_data[9]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_read_data[9]~feeder_combout  = \SRAM_DATA_IO[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DATA_IO[9]~input_o ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_read_data[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[9]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_read_data[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N1
dffeas \SRAM_unit|SRAM_read_data[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_read_data[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[9] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \M3_Unit|Selector85~0 (
// Equation(s):
// \M3_Unit|Selector85~0_combout  = (\M3_Unit|SRAM_address[11]~0_combout  & (\M3_Unit|ShiftLeft0~232_combout  & ((\M3_Unit|mic_data[62]~21_combout )))) # (!\M3_Unit|SRAM_address[11]~0_combout  & (((\SRAM_unit|SRAM_read_data [9]))))

	.dataa(\M3_Unit|ShiftLeft0~232_combout ),
	.datab(\M3_Unit|SRAM_address[11]~0_combout ),
	.datac(\SRAM_unit|SRAM_read_data [9]),
	.datad(\M3_Unit|mic_data[62]~21_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector85~0 .lut_mask = 16'hB830;
defparam \M3_Unit|Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N31
dffeas \M3_Unit|mic_data[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector85~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[9] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \SRAM_DATA_IO[11]~input (
	.i(SRAM_DATA_IO[11]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[11]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
cycloneive_lcell_comb \SRAM_unit|SRAM_read_data[11]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_read_data[11]~feeder_combout  = \SRAM_DATA_IO[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DATA_IO[11]~input_o ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_read_data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[11]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_read_data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N11
dffeas \SRAM_unit|SRAM_read_data[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_read_data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[11] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~255 (
// Equation(s):
// \M3_Unit|ShiftLeft0~255_combout  = (!\M3_Unit|shift_counter [2] & ((\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~123_combout )) # (!\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~117_combout )))))

	.dataa(\M3_Unit|ShiftLeft0~123_combout ),
	.datab(\M3_Unit|shift_counter [3]),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~117_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~255_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~255 .lut_mask = 16'h0B08;
defparam \M3_Unit|ShiftLeft0~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~256 (
// Equation(s):
// \M3_Unit|ShiftLeft0~256_combout  = (!\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~255_combout ) # ((\M3_Unit|ShiftLeft0~126_combout  & \M3_Unit|mic_data[59]~20_combout ))))

	.dataa(\M3_Unit|shift_counter [4]),
	.datab(\M3_Unit|ShiftLeft0~126_combout ),
	.datac(\M3_Unit|ShiftLeft0~255_combout ),
	.datad(\M3_Unit|mic_data[59]~20_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~256_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~256 .lut_mask = 16'h5450;
defparam \M3_Unit|ShiftLeft0~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \M3_Unit|Selector83~0 (
// Equation(s):
// \M3_Unit|Selector83~0_combout  = (\M3_Unit|SRAM_address[11]~0_combout  & (((\M3_Unit|ShiftLeft0~256_combout  & \M3_Unit|mic_data[62]~21_combout )))) # (!\M3_Unit|SRAM_address[11]~0_combout  & (\SRAM_unit|SRAM_read_data [11]))

	.dataa(\SRAM_unit|SRAM_read_data [11]),
	.datab(\M3_Unit|SRAM_address[11]~0_combout ),
	.datac(\M3_Unit|ShiftLeft0~256_combout ),
	.datad(\M3_Unit|mic_data[62]~21_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector83~0 .lut_mask = 16'hE222;
defparam \M3_Unit|Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N11
dffeas \M3_Unit|mic_data[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector83~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[11] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~116 (
// Equation(s):
// \M3_Unit|ShiftLeft0~116_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [9])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [11])))

	.dataa(\M3_Unit|mic_data [9]),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(\M3_Unit|mic_data [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~116_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~116 .lut_mask = 16'hB8B8;
defparam \M3_Unit|ShiftLeft0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~150 (
// Equation(s):
// \M3_Unit|ShiftLeft0~150_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~65_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~115_combout )))

	.dataa(\M3_Unit|ShiftLeft0~65_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~115_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~150_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~150 .lut_mask = 16'hAFA0;
defparam \M3_Unit|ShiftLeft0~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~238 (
// Equation(s):
// \M3_Unit|ShiftLeft0~238_combout  = (!\M3_Unit|shift_counter [2] & ((\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~154_combout ))) # (!\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~150_combout ))))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(\M3_Unit|shift_counter [3]),
	.datac(\M3_Unit|ShiftLeft0~150_combout ),
	.datad(\M3_Unit|ShiftLeft0~154_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~238_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~238 .lut_mask = 16'h5410;
defparam \M3_Unit|ShiftLeft0~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~239 (
// Equation(s):
// \M3_Unit|ShiftLeft0~239_combout  = (!\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~238_combout ) # ((\M3_Unit|ShiftLeft0~155_combout  & \M3_Unit|mic_data[59]~20_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~155_combout ),
	.datab(\M3_Unit|mic_data[59]~20_combout ),
	.datac(\M3_Unit|ShiftLeft0~238_combout ),
	.datad(\M3_Unit|shift_counter [4]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~239_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~239 .lut_mask = 16'h00F8;
defparam \M3_Unit|ShiftLeft0~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \SRAM_DATA_IO[10]~input (
	.i(SRAM_DATA_IO[10]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[10]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y32_N19
dffeas \SRAM_unit|SRAM_read_data[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[10]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[10] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \M3_Unit|Selector84~0 (
// Equation(s):
// \M3_Unit|Selector84~0_combout  = (\M3_Unit|SRAM_address[11]~0_combout  & (\M3_Unit|ShiftLeft0~239_combout  & (\M3_Unit|mic_data[62]~21_combout ))) # (!\M3_Unit|SRAM_address[11]~0_combout  & (((\SRAM_unit|SRAM_read_data [10]))))

	.dataa(\M3_Unit|SRAM_address[11]~0_combout ),
	.datab(\M3_Unit|ShiftLeft0~239_combout ),
	.datac(\M3_Unit|mic_data[62]~21_combout ),
	.datad(\SRAM_unit|SRAM_read_data [10]),
	.cin(gnd),
	.combout(\M3_Unit|Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector84~0 .lut_mask = 16'hD580;
defparam \M3_Unit|Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N7
dffeas \M3_Unit|mic_data[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector84~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[10] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~115 (
// Equation(s):
// \M3_Unit|ShiftLeft0~115_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [8])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [10])))

	.dataa(\M3_Unit|mic_data [8]),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(\M3_Unit|mic_data [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~115_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~115 .lut_mask = 16'hB8B8;
defparam \M3_Unit|ShiftLeft0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~117 (
// Equation(s):
// \M3_Unit|ShiftLeft0~117_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~115_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~116_combout ))

	.dataa(\M3_Unit|ShiftLeft0~116_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~115_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~117_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~117 .lut_mask = 16'hFA0A;
defparam \M3_Unit|ShiftLeft0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~121 (
// Equation(s):
// \M3_Unit|ShiftLeft0~121_combout  = (!\M3_Unit|shift_counter [3] & ((\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~117_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~120_combout ))))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(\M3_Unit|ShiftLeft0~120_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~117_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~121_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~121 .lut_mask = 16'h0E04;
defparam \M3_Unit|ShiftLeft0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~270 (
// Equation(s):
// \M3_Unit|ShiftLeft0~270_combout  = (!\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~121_combout ) # ((\M3_Unit|ShiftLeft0~127_combout  & \M3_Unit|shift_counter [3]))))

	.dataa(\M3_Unit|shift_counter [4]),
	.datab(\M3_Unit|ShiftLeft0~127_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~121_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~270_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~270 .lut_mask = 16'h5540;
defparam \M3_Unit|ShiftLeft0~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \M3_Unit|Selector79~0 (
// Equation(s):
// \M3_Unit|Selector79~0_combout  = (\M3_Unit|SRAM_address[11]~0_combout  & (((\M3_Unit|ShiftLeft0~270_combout  & \M3_Unit|mic_data[62]~21_combout )))) # (!\M3_Unit|SRAM_address[11]~0_combout  & (\SRAM_unit|SRAM_read_data [15]))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\M3_Unit|SRAM_address[11]~0_combout ),
	.datac(\M3_Unit|ShiftLeft0~270_combout ),
	.datad(\M3_Unit|mic_data[62]~21_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector79~0 .lut_mask = 16'hE222;
defparam \M3_Unit|Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N9
dffeas \M3_Unit|mic_data[15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector79~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[15] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~247 (
// Equation(s):
// \M3_Unit|ShiftLeft0~247_combout  = (\M3_Unit|shift_counter [3] & ((\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~173_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~159_combout )))))

	.dataa(\M3_Unit|ShiftLeft0~173_combout ),
	.datab(\M3_Unit|shift_counter [2]),
	.datac(\M3_Unit|ShiftLeft0~159_combout ),
	.datad(\M3_Unit|shift_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~247_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~247 .lut_mask = 16'hB800;
defparam \M3_Unit|ShiftLeft0~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~160 (
// Equation(s):
// \M3_Unit|ShiftLeft0~160_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~116_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~67_combout ))

	.dataa(\M3_Unit|shift_counter [0]),
	.datab(gnd),
	.datac(\M3_Unit|ShiftLeft0~67_combout ),
	.datad(\M3_Unit|ShiftLeft0~116_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~160_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~160 .lut_mask = 16'hFA50;
defparam \M3_Unit|ShiftLeft0~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~248 (
// Equation(s):
// \M3_Unit|ShiftLeft0~248_combout  = (!\M3_Unit|shift_counter [3] & ((\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~162_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~160_combout ))))

	.dataa(\M3_Unit|shift_counter [3]),
	.datab(\M3_Unit|ShiftLeft0~160_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~162_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~248_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~248 .lut_mask = 16'h5404;
defparam \M3_Unit|ShiftLeft0~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~249 (
// Equation(s):
// \M3_Unit|ShiftLeft0~249_combout  = (!\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~247_combout ) # (\M3_Unit|ShiftLeft0~248_combout )))

	.dataa(\M3_Unit|ShiftLeft0~247_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [4]),
	.datad(\M3_Unit|ShiftLeft0~248_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~249_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~249 .lut_mask = 16'h0F0A;
defparam \M3_Unit|ShiftLeft0~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \SRAM_DATA_IO[12]~input (
	.i(SRAM_DATA_IO[12]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[12]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y32_N17
dffeas \SRAM_unit|SRAM_read_data[12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[12]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[12] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \M3_Unit|Selector82~0 (
// Equation(s):
// \M3_Unit|Selector82~0_combout  = (\M3_Unit|SRAM_address[11]~0_combout  & (\M3_Unit|ShiftLeft0~249_combout  & ((\M3_Unit|mic_data[62]~21_combout )))) # (!\M3_Unit|SRAM_address[11]~0_combout  & (((\SRAM_unit|SRAM_read_data [12]))))

	.dataa(\M3_Unit|ShiftLeft0~249_combout ),
	.datab(\SRAM_unit|SRAM_read_data [12]),
	.datac(\M3_Unit|SRAM_address[11]~0_combout ),
	.datad(\M3_Unit|mic_data[62]~21_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector82~0 .lut_mask = 16'hAC0C;
defparam \M3_Unit|Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N1
dffeas \M3_Unit|mic_data[12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector82~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[12] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~67 (
// Equation(s):
// \M3_Unit|ShiftLeft0~67_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [10]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [12]))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(\M3_Unit|mic_data [12]),
	.datad(\M3_Unit|mic_data [10]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~67 .lut_mask = 16'hFC30;
defparam \M3_Unit|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~68 (
// Equation(s):
// \M3_Unit|ShiftLeft0~68_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [11]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [13]))

	.dataa(gnd),
	.datab(\M3_Unit|mic_data [13]),
	.datac(\M3_Unit|shift_counter [1]),
	.datad(\M3_Unit|mic_data [11]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~68 .lut_mask = 16'hFC0C;
defparam \M3_Unit|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~69 (
// Equation(s):
// \M3_Unit|ShiftLeft0~69_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~67_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~68_combout )))

	.dataa(\M3_Unit|ShiftLeft0~67_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~69 .lut_mask = 16'hAFA0;
defparam \M3_Unit|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~70 (
// Equation(s):
// \M3_Unit|ShiftLeft0~70_combout  = (!\M3_Unit|shift_counter [3] & ((\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~66_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~69_combout )))))

	.dataa(\M3_Unit|ShiftLeft0~66_combout ),
	.datab(\M3_Unit|ShiftLeft0~69_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|shift_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~70 .lut_mask = 16'h00AC;
defparam \M3_Unit|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~257 (
// Equation(s):
// \M3_Unit|ShiftLeft0~257_combout  = (!\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~70_combout ) # ((\M3_Unit|ShiftLeft0~75_combout  & \M3_Unit|shift_counter [3]))))

	.dataa(\M3_Unit|ShiftLeft0~70_combout ),
	.datab(\M3_Unit|ShiftLeft0~75_combout ),
	.datac(\M3_Unit|shift_counter [4]),
	.datad(\M3_Unit|shift_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~257_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~257 .lut_mask = 16'h0E0A;
defparam \M3_Unit|ShiftLeft0~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \SRAM_DATA_IO[13]~input (
	.i(SRAM_DATA_IO[13]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[13]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y32_N3
dffeas \SRAM_unit|SRAM_read_data[13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[13]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[13] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \M3_Unit|Selector81~0 (
// Equation(s):
// \M3_Unit|Selector81~0_combout  = (\M3_Unit|SRAM_address[11]~0_combout  & (\M3_Unit|ShiftLeft0~257_combout  & ((\M3_Unit|mic_data[62]~21_combout )))) # (!\M3_Unit|SRAM_address[11]~0_combout  & (((\SRAM_unit|SRAM_read_data [13]))))

	.dataa(\M3_Unit|ShiftLeft0~257_combout ),
	.datab(\M3_Unit|SRAM_address[11]~0_combout ),
	.datac(\SRAM_unit|SRAM_read_data [13]),
	.datad(\M3_Unit|mic_data[62]~21_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector81~0 .lut_mask = 16'hB830;
defparam \M3_Unit|Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N29
dffeas \M3_Unit|mic_data[13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector81~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[13] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~119 (
// Equation(s):
// \M3_Unit|ShiftLeft0~119_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [13]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [15]))

	.dataa(\M3_Unit|mic_data [15]),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [1]),
	.datad(\M3_Unit|mic_data [13]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~119_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~119 .lut_mask = 16'hFA0A;
defparam \M3_Unit|ShiftLeft0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~156 (
// Equation(s):
// \M3_Unit|ShiftLeft0~156_combout  = (\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~154_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~155_combout ))

	.dataa(\M3_Unit|ShiftLeft0~155_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~154_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~156_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~156 .lut_mask = 16'hFA0A;
defparam \M3_Unit|ShiftLeft0~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~151 (
// Equation(s):
// \M3_Unit|ShiftLeft0~151_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~68_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~118_combout ))

	.dataa(\M3_Unit|ShiftLeft0~118_combout ),
	.datab(\M3_Unit|ShiftLeft0~68_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~151_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~151 .lut_mask = 16'hCACA;
defparam \M3_Unit|ShiftLeft0~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~152 (
// Equation(s):
// \M3_Unit|ShiftLeft0~152_combout  = (!\M3_Unit|shift_counter [3] & ((\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~150_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~151_combout ))))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(\M3_Unit|ShiftLeft0~151_combout ),
	.datac(\M3_Unit|ShiftLeft0~150_combout ),
	.datad(\M3_Unit|shift_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~152_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~152 .lut_mask = 16'h00E4;
defparam \M3_Unit|ShiftLeft0~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~269 (
// Equation(s):
// \M3_Unit|ShiftLeft0~269_combout  = (!\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~152_combout ) # ((\M3_Unit|ShiftLeft0~156_combout  & \M3_Unit|shift_counter [3]))))

	.dataa(\M3_Unit|shift_counter [4]),
	.datab(\M3_Unit|ShiftLeft0~156_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~152_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~269_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~269 .lut_mask = 16'h5540;
defparam \M3_Unit|ShiftLeft0~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \SRAM_DATA_IO[14]~input (
	.i(SRAM_DATA_IO[14]),
	.ibar(gnd),
	.o(\SRAM_DATA_IO[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DATA_IO[14]~input .bus_hold = "false";
defparam \SRAM_DATA_IO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y32_N29
dffeas \SRAM_unit|SRAM_read_data[14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DATA_IO[14]~input_o ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_read_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_read_data[14] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_read_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \M3_Unit|Selector80~0 (
// Equation(s):
// \M3_Unit|Selector80~0_combout  = (\M3_Unit|SRAM_address[11]~0_combout  & (\M3_Unit|ShiftLeft0~269_combout  & ((\M3_Unit|mic_data[62]~21_combout )))) # (!\M3_Unit|SRAM_address[11]~0_combout  & (((\SRAM_unit|SRAM_read_data [14]))))

	.dataa(\M3_Unit|ShiftLeft0~269_combout ),
	.datab(\SRAM_unit|SRAM_read_data [14]),
	.datac(\M3_Unit|SRAM_address[11]~0_combout ),
	.datad(\M3_Unit|mic_data[62]~21_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector80~0 .lut_mask = 16'hAC0C;
defparam \M3_Unit|Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N15
dffeas \M3_Unit|mic_data[14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector80~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[14] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~118 (
// Equation(s):
// \M3_Unit|ShiftLeft0~118_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [12]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [14]))

	.dataa(\M3_Unit|mic_data [14]),
	.datab(\M3_Unit|mic_data [12]),
	.datac(\M3_Unit|shift_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~118_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~118 .lut_mask = 16'hCACA;
defparam \M3_Unit|ShiftLeft0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~120 (
// Equation(s):
// \M3_Unit|ShiftLeft0~120_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~118_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~119_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~119_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~118_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~120_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~120 .lut_mask = 16'hFC0C;
defparam \M3_Unit|ShiftLeft0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~271 (
// Equation(s):
// \M3_Unit|ShiftLeft0~271_combout  = (!\M3_Unit|shift_counter [3] & ((\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~173_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~159_combout )))))

	.dataa(\M3_Unit|ShiftLeft0~173_combout ),
	.datab(\M3_Unit|shift_counter [2]),
	.datac(\M3_Unit|ShiftLeft0~159_combout ),
	.datad(\M3_Unit|shift_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~271_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~271 .lut_mask = 16'h00B8;
defparam \M3_Unit|ShiftLeft0~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~281 (
// Equation(s):
// \M3_Unit|ShiftLeft0~281_combout  = (!\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~173_combout  & !\M3_Unit|shift_counter [2]))

	.dataa(\M3_Unit|shift_counter [3]),
	.datab(gnd),
	.datac(\M3_Unit|ShiftLeft0~173_combout ),
	.datad(\M3_Unit|shift_counter [2]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~281_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~281 .lut_mask = 16'h0050;
defparam \M3_Unit|ShiftLeft0~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~161 (
// Equation(s):
// \M3_Unit|ShiftLeft0~161_combout  = (\M3_Unit|shift_counter [2] & ((\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~159_combout )) # (!\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~160_combout )))))

	.dataa(\M3_Unit|shift_counter [3]),
	.datab(\M3_Unit|shift_counter [2]),
	.datac(\M3_Unit|ShiftLeft0~159_combout ),
	.datad(\M3_Unit|ShiftLeft0~160_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~161_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~161 .lut_mask = 16'hC480;
defparam \M3_Unit|ShiftLeft0~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~165 (
// Equation(s):
// \M3_Unit|ShiftLeft0~165_combout  = (\M3_Unit|ShiftLeft0~161_combout ) # ((\M3_Unit|ShiftLeft0~164_combout  & !\M3_Unit|shift_counter [2]))

	.dataa(\M3_Unit|ShiftLeft0~164_combout ),
	.datab(\M3_Unit|shift_counter [2]),
	.datac(gnd),
	.datad(\M3_Unit|ShiftLeft0~161_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~165_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~165 .lut_mask = 16'hFF22;
defparam \M3_Unit|ShiftLeft0~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \M3_Unit|mic_data[16]~15 (
// Equation(s):
// \M3_Unit|mic_data[16]~15_combout  = (\M3_Unit|shift_counter [4] & (\M3_Unit|ShiftLeft0~281_combout )) # (!\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~165_combout )))

	.dataa(\M3_Unit|shift_counter [4]),
	.datab(\M3_Unit|ShiftLeft0~281_combout ),
	.datac(gnd),
	.datad(\M3_Unit|ShiftLeft0~165_combout ),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[16]~15 .lut_mask = 16'hDD88;
defparam \M3_Unit|mic_data[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \M3_Unit|mic_data[18]~30 (
// Equation(s):
// \M3_Unit|mic_data[18]~30_combout  = (!\M3_Unit|M3_state.S_THE_HUB~0_combout  & ((\M3_Unit|shift_counter [7]) # ((\M3_Unit|shift_counter [5]) # (\M3_Unit|shift_counter [6]))))

	.dataa(\M3_Unit|shift_counter [7]),
	.datab(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datac(\M3_Unit|shift_counter [5]),
	.datad(\M3_Unit|shift_counter [6]),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[18]~30 .lut_mask = 16'h3332;
defparam \M3_Unit|mic_data[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \M3_Unit|WideOr5~0 (
// Equation(s):
// \M3_Unit|WideOr5~0_combout  = (\M3_Unit|M3_state.state_bit_2~q  & (!\M3_Unit|M3_state.state_bit_3~q  & ((\M3_Unit|M3_state.state_bit_0~q ) # (\M3_Unit|M3_state.state_bit_1~q )))) # (!\M3_Unit|M3_state.state_bit_2~q  & (!\M3_Unit|M3_state.state_bit_0~q  & 
// (\M3_Unit|M3_state.state_bit_3~q  & !\M3_Unit|M3_state.state_bit_1~q )))

	.dataa(\M3_Unit|M3_state.state_bit_2~q ),
	.datab(\M3_Unit|M3_state.state_bit_0~q ),
	.datac(\M3_Unit|M3_state.state_bit_3~q ),
	.datad(\M3_Unit|M3_state.state_bit_1~q ),
	.cin(gnd),
	.combout(\M3_Unit|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|WideOr5~0 .lut_mask = 16'h0A18;
defparam \M3_Unit|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N29
dffeas \M3_Unit|mic_data[16] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|mic_data[16]~15_combout ),
	.asdata(\M3_Unit|mic_data [0]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M3_Unit|mic_data[18]~30_combout ),
	.sload(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.ena(\M3_Unit|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[16] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~53 (
// Equation(s):
// \M3_Unit|ShiftLeft0~53_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [14]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [16]))

	.dataa(\M3_Unit|mic_data [16]),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [1]),
	.datad(\M3_Unit|mic_data [14]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~53 .lut_mask = 16'hFA0A;
defparam \M3_Unit|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~163 (
// Equation(s):
// \M3_Unit|ShiftLeft0~163_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~119_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~53_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~119_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~163_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~163 .lut_mask = 16'hCFC0;
defparam \M3_Unit|ShiftLeft0~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~164 (
// Equation(s):
// \M3_Unit|ShiftLeft0~164_combout  = (\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~162_combout )) # (!\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~163_combout )))

	.dataa(\M3_Unit|ShiftLeft0~162_combout ),
	.datab(gnd),
	.datac(\M3_Unit|ShiftLeft0~163_combout ),
	.datad(\M3_Unit|shift_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~164_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~164 .lut_mask = 16'hAAF0;
defparam \M3_Unit|ShiftLeft0~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~282 (
// Equation(s):
// \M3_Unit|ShiftLeft0~282_combout  = (!\M3_Unit|shift_counter [3] & (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~74_combout  & !\M3_Unit|shift_counter [1])))

	.dataa(\M3_Unit|shift_counter [3]),
	.datab(\M3_Unit|shift_counter [2]),
	.datac(\M3_Unit|ShiftLeft0~74_combout ),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~282_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~282 .lut_mask = 16'h0010;
defparam \M3_Unit|ShiftLeft0~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~174 (
// Equation(s):
// \M3_Unit|ShiftLeft0~174_combout  = (\M3_Unit|shift_counter [2] & ((\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~73_combout )) # (!\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~69_combout )))))

	.dataa(\M3_Unit|shift_counter [3]),
	.datab(\M3_Unit|ShiftLeft0~73_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~69_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~174_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~174 .lut_mask = 16'hD080;
defparam \M3_Unit|ShiftLeft0~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~55 (
// Equation(s):
// \M3_Unit|ShiftLeft0~55_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~53_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~54_combout ))

	.dataa(\M3_Unit|ShiftLeft0~54_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~55 .lut_mask = 16'hFA0A;
defparam \M3_Unit|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~175 (
// Equation(s):
// \M3_Unit|ShiftLeft0~175_combout  = (\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~66_combout )) # (!\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~55_combout )))

	.dataa(\M3_Unit|shift_counter [3]),
	.datab(gnd),
	.datac(\M3_Unit|ShiftLeft0~66_combout ),
	.datad(\M3_Unit|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~175_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~175 .lut_mask = 16'hF5A0;
defparam \M3_Unit|ShiftLeft0~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~176 (
// Equation(s):
// \M3_Unit|ShiftLeft0~176_combout  = (\M3_Unit|ShiftLeft0~174_combout ) # ((!\M3_Unit|shift_counter [2] & \M3_Unit|ShiftLeft0~175_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~174_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~175_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~176_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~176 .lut_mask = 16'hCFCC;
defparam \M3_Unit|ShiftLeft0~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \M3_Unit|mic_data[17]~14 (
// Equation(s):
// \M3_Unit|mic_data[17]~14_combout  = (\M3_Unit|shift_counter [4] & (\M3_Unit|ShiftLeft0~282_combout )) # (!\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~176_combout )))

	.dataa(\M3_Unit|ShiftLeft0~282_combout ),
	.datab(\M3_Unit|ShiftLeft0~176_combout ),
	.datac(gnd),
	.datad(\M3_Unit|shift_counter [4]),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[17]~14 .lut_mask = 16'hAACC;
defparam \M3_Unit|mic_data[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N17
dffeas \M3_Unit|mic_data[17] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|mic_data[17]~14_combout ),
	.asdata(\M3_Unit|mic_data [1]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M3_Unit|mic_data[18]~30_combout ),
	.sload(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.ena(\M3_Unit|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[17] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~54 (
// Equation(s):
// \M3_Unit|ShiftLeft0~54_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [15]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [17]))

	.dataa(\M3_Unit|mic_data [17]),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [1]),
	.datad(\M3_Unit|mic_data [15]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~54 .lut_mask = 16'hFA0A;
defparam \M3_Unit|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~104 (
// Equation(s):
// \M3_Unit|ShiftLeft0~104_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [16])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [18])))

	.dataa(\M3_Unit|mic_data [16]),
	.datab(\M3_Unit|mic_data [18]),
	.datac(\M3_Unit|shift_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~104 .lut_mask = 16'hACAC;
defparam \M3_Unit|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~145 (
// Equation(s):
// \M3_Unit|ShiftLeft0~145_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~54_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~104_combout )))

	.dataa(\M3_Unit|ShiftLeft0~54_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~104_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~145_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~145 .lut_mask = 16'hAFA0;
defparam \M3_Unit|ShiftLeft0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~183 (
// Equation(s):
// \M3_Unit|ShiftLeft0~183_combout  = (\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~150_combout )) # (!\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~145_combout )))

	.dataa(\M3_Unit|ShiftLeft0~150_combout ),
	.datab(\M3_Unit|ShiftLeft0~145_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~183_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~183 .lut_mask = 16'hACAC;
defparam \M3_Unit|ShiftLeft0~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~182 (
// Equation(s):
// \M3_Unit|ShiftLeft0~182_combout  = (\M3_Unit|shift_counter [2] & ((\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~155_combout )) # (!\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~151_combout )))))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(\M3_Unit|shift_counter [3]),
	.datac(\M3_Unit|ShiftLeft0~155_combout ),
	.datad(\M3_Unit|ShiftLeft0~151_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~182_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~182 .lut_mask = 16'hA280;
defparam \M3_Unit|ShiftLeft0~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~184 (
// Equation(s):
// \M3_Unit|ShiftLeft0~184_combout  = (\M3_Unit|ShiftLeft0~182_combout ) # ((\M3_Unit|ShiftLeft0~183_combout  & !\M3_Unit|shift_counter [2]))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~183_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~182_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~184_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~184 .lut_mask = 16'hFF0C;
defparam \M3_Unit|ShiftLeft0~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~283 (
// Equation(s):
// \M3_Unit|ShiftLeft0~283_combout  = (!\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~154_combout  & !\M3_Unit|shift_counter [2]))

	.dataa(\M3_Unit|shift_counter [3]),
	.datab(\M3_Unit|ShiftLeft0~154_combout ),
	.datac(gnd),
	.datad(\M3_Unit|shift_counter [2]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~283_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~283 .lut_mask = 16'h0044;
defparam \M3_Unit|ShiftLeft0~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \M3_Unit|mic_data[18]~13 (
// Equation(s):
// \M3_Unit|mic_data[18]~13_combout  = (\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~283_combout ))) # (!\M3_Unit|shift_counter [4] & (\M3_Unit|ShiftLeft0~184_combout ))

	.dataa(\M3_Unit|ShiftLeft0~184_combout ),
	.datab(\M3_Unit|shift_counter [4]),
	.datac(gnd),
	.datad(\M3_Unit|ShiftLeft0~283_combout ),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[18]~13 .lut_mask = 16'hEE22;
defparam \M3_Unit|mic_data[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N25
dffeas \M3_Unit|mic_data[18] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|mic_data[18]~13_combout ),
	.asdata(\M3_Unit|mic_data [2]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M3_Unit|mic_data[18]~30_combout ),
	.sload(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.ena(\M3_Unit|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[18] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~56 (
// Equation(s):
// \M3_Unit|ShiftLeft0~56_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [18]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [20]))

	.dataa(\M3_Unit|mic_data [20]),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(\M3_Unit|mic_data [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~56 .lut_mask = 16'hE2E2;
defparam \M3_Unit|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~196 (
// Equation(s):
// \M3_Unit|ShiftLeft0~196_combout  = (\M3_Unit|shift_counter [2] & ((\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~126_combout )) # (!\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~120_combout )))))

	.dataa(\M3_Unit|shift_counter [3]),
	.datab(\M3_Unit|ShiftLeft0~126_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~120_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~196_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~196 .lut_mask = 16'hD080;
defparam \M3_Unit|ShiftLeft0~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~106 (
// Equation(s):
// \M3_Unit|ShiftLeft0~106_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~104_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~105_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~104_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~105_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~106 .lut_mask = 16'hCFC0;
defparam \M3_Unit|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~197 (
// Equation(s):
// \M3_Unit|ShiftLeft0~197_combout  = (\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~117_combout ))) # (!\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~106_combout ))

	.dataa(\M3_Unit|ShiftLeft0~106_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~117_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~197_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~197 .lut_mask = 16'hFA0A;
defparam \M3_Unit|ShiftLeft0~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~198 (
// Equation(s):
// \M3_Unit|ShiftLeft0~198_combout  = (\M3_Unit|ShiftLeft0~196_combout ) # ((!\M3_Unit|shift_counter [2] & \M3_Unit|ShiftLeft0~197_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [2]),
	.datac(\M3_Unit|ShiftLeft0~196_combout ),
	.datad(\M3_Unit|ShiftLeft0~197_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~198_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~198 .lut_mask = 16'hF3F0;
defparam \M3_Unit|ShiftLeft0~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~272 (
// Equation(s):
// \M3_Unit|ShiftLeft0~272_combout  = (\M3_Unit|ShiftLeft0~41_combout  & ((\M3_Unit|ShiftLeft0~122_combout ) # ((\M3_Unit|ShiftLeft0~74_combout  & \M3_Unit|shift_counter [1]))))

	.dataa(\M3_Unit|ShiftLeft0~41_combout ),
	.datab(\M3_Unit|ShiftLeft0~122_combout ),
	.datac(\M3_Unit|ShiftLeft0~74_combout ),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~272_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~272 .lut_mask = 16'hA888;
defparam \M3_Unit|ShiftLeft0~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \M3_Unit|mic_data[19]~12 (
// Equation(s):
// \M3_Unit|mic_data[19]~12_combout  = (\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~272_combout ))) # (!\M3_Unit|shift_counter [4] & (\M3_Unit|ShiftLeft0~198_combout ))

	.dataa(\M3_Unit|shift_counter [4]),
	.datab(\M3_Unit|ShiftLeft0~198_combout ),
	.datac(gnd),
	.datad(\M3_Unit|ShiftLeft0~272_combout ),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[19]~12 .lut_mask = 16'hEE44;
defparam \M3_Unit|mic_data[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N19
dffeas \M3_Unit|mic_data[19] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|mic_data[19]~12_combout ),
	.asdata(\M3_Unit|mic_data [3]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M3_Unit|mic_data[18]~30_combout ),
	.sload(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.ena(\M3_Unit|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[19] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~105 (
// Equation(s):
// \M3_Unit|ShiftLeft0~105_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [17])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [19])))

	.dataa(\M3_Unit|mic_data [17]),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [1]),
	.datad(\M3_Unit|mic_data [19]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~105 .lut_mask = 16'hAFA0;
defparam \M3_Unit|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~166 (
// Equation(s):
// \M3_Unit|ShiftLeft0~166_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~105_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~56_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [0]),
	.datac(\M3_Unit|ShiftLeft0~56_combout ),
	.datad(\M3_Unit|ShiftLeft0~105_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~166_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~166 .lut_mask = 16'hFC30;
defparam \M3_Unit|ShiftLeft0~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~189 (
// Equation(s):
// \M3_Unit|ShiftLeft0~189_combout  = (\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~160_combout )) # (!\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~166_combout )))

	.dataa(\M3_Unit|shift_counter [3]),
	.datab(\M3_Unit|ShiftLeft0~160_combout ),
	.datac(gnd),
	.datad(\M3_Unit|ShiftLeft0~166_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~189_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~189 .lut_mask = 16'hDD88;
defparam \M3_Unit|ShiftLeft0~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~190 (
// Equation(s):
// \M3_Unit|ShiftLeft0~190_combout  = (\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~164_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~189_combout )))

	.dataa(\M3_Unit|ShiftLeft0~164_combout ),
	.datab(\M3_Unit|shift_counter [2]),
	.datac(gnd),
	.datad(\M3_Unit|ShiftLeft0~189_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~190_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~190 .lut_mask = 16'hBB88;
defparam \M3_Unit|ShiftLeft0~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \M3_Unit|mic_data[20]~11 (
// Equation(s):
// \M3_Unit|mic_data[20]~11_combout  = (\M3_Unit|shift_counter [4] & (\M3_Unit|ShiftLeft0~271_combout )) # (!\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~190_combout )))

	.dataa(\M3_Unit|shift_counter [4]),
	.datab(\M3_Unit|ShiftLeft0~271_combout ),
	.datac(gnd),
	.datad(\M3_Unit|ShiftLeft0~190_combout ),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[20]~11 .lut_mask = 16'hDD88;
defparam \M3_Unit|mic_data[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N23
dffeas \M3_Unit|mic_data[20] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|mic_data[20]~11_combout ),
	.asdata(\M3_Unit|mic_data [4]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M3_Unit|mic_data[18]~30_combout ),
	.sload(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.ena(\M3_Unit|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[20] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~262 (
// Equation(s):
// \M3_Unit|ShiftLeft0~262_combout  = (!\M3_Unit|shift_counter [3] & ((\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~154_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~155_combout ))))

	.dataa(\M3_Unit|shift_counter [3]),
	.datab(\M3_Unit|shift_counter [2]),
	.datac(\M3_Unit|ShiftLeft0~155_combout ),
	.datad(\M3_Unit|ShiftLeft0~154_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~262_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~262 .lut_mask = 16'h5410;
defparam \M3_Unit|ShiftLeft0~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~58 (
// Equation(s):
// \M3_Unit|ShiftLeft0~58_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~56_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~57_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [0]),
	.datac(\M3_Unit|ShiftLeft0~56_combout ),
	.datad(\M3_Unit|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~58 .lut_mask = 16'hF3C0;
defparam \M3_Unit|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~204 (
// Equation(s):
// \M3_Unit|ShiftLeft0~204_combout  = (\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~69_combout )) # (!\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~58_combout )))

	.dataa(\M3_Unit|shift_counter [3]),
	.datab(\M3_Unit|ShiftLeft0~69_combout ),
	.datac(gnd),
	.datad(\M3_Unit|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~204_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~204 .lut_mask = 16'hDD88;
defparam \M3_Unit|ShiftLeft0~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~205 (
// Equation(s):
// \M3_Unit|ShiftLeft0~205_combout  = (\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~175_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~204_combout ))

	.dataa(\M3_Unit|ShiftLeft0~204_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~175_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~205_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~205 .lut_mask = 16'hFA0A;
defparam \M3_Unit|ShiftLeft0~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~273 (
// Equation(s):
// \M3_Unit|ShiftLeft0~273_combout  = (\M3_Unit|ShiftLeft0~75_combout  & !\M3_Unit|shift_counter [3])

	.dataa(\M3_Unit|ShiftLeft0~75_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\M3_Unit|shift_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~273_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~273 .lut_mask = 16'h00AA;
defparam \M3_Unit|ShiftLeft0~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \M3_Unit|mic_data[21]~10 (
// Equation(s):
// \M3_Unit|mic_data[21]~10_combout  = (\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~273_combout ))) # (!\M3_Unit|shift_counter [4] & (\M3_Unit|ShiftLeft0~205_combout ))

	.dataa(\M3_Unit|ShiftLeft0~205_combout ),
	.datab(\M3_Unit|ShiftLeft0~273_combout ),
	.datac(gnd),
	.datad(\M3_Unit|shift_counter [4]),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[21]~10 .lut_mask = 16'hCCAA;
defparam \M3_Unit|mic_data[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N19
dffeas \M3_Unit|mic_data[21] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|mic_data[21]~10_combout ),
	.asdata(\M3_Unit|mic_data [5]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M3_Unit|mic_data[18]~30_combout ),
	.sload(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.ena(\M3_Unit|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[21] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~57 (
// Equation(s):
// \M3_Unit|ShiftLeft0~57_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [19]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [21]))

	.dataa(gnd),
	.datab(\M3_Unit|mic_data [21]),
	.datac(\M3_Unit|shift_counter [1]),
	.datad(\M3_Unit|mic_data [19]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~57 .lut_mask = 16'hFC0C;
defparam \M3_Unit|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~146 (
// Equation(s):
// \M3_Unit|ShiftLeft0~146_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~57_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~107_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [0]),
	.datac(\M3_Unit|ShiftLeft0~107_combout ),
	.datad(\M3_Unit|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~146_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~146 .lut_mask = 16'hFC30;
defparam \M3_Unit|ShiftLeft0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~208 (
// Equation(s):
// \M3_Unit|ShiftLeft0~208_combout  = (\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~151_combout ))) # (!\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~146_combout ))

	.dataa(\M3_Unit|ShiftLeft0~146_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~151_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~208_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~208 .lut_mask = 16'hFA0A;
defparam \M3_Unit|ShiftLeft0~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~209 (
// Equation(s):
// \M3_Unit|ShiftLeft0~209_combout  = (\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~183_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~208_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~208_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~183_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~209_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~209 .lut_mask = 16'hFC0C;
defparam \M3_Unit|ShiftLeft0~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \M3_Unit|mic_data[22]~9 (
// Equation(s):
// \M3_Unit|mic_data[22]~9_combout  = (\M3_Unit|shift_counter [4] & (\M3_Unit|ShiftLeft0~262_combout )) # (!\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~209_combout )))

	.dataa(\M3_Unit|shift_counter [4]),
	.datab(\M3_Unit|ShiftLeft0~262_combout ),
	.datac(gnd),
	.datad(\M3_Unit|ShiftLeft0~209_combout ),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[22]~9 .lut_mask = 16'hDD88;
defparam \M3_Unit|mic_data[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N25
dffeas \M3_Unit|mic_data[22] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|mic_data[22]~9_combout ),
	.asdata(\M3_Unit|mic_data [6]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M3_Unit|mic_data[18]~30_combout ),
	.sload(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.ena(\M3_Unit|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[22] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~107 (
// Equation(s):
// \M3_Unit|ShiftLeft0~107_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [20])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [22])))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(\M3_Unit|mic_data [20]),
	.datad(\M3_Unit|mic_data [22]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~107 .lut_mask = 16'hF3C0;
defparam \M3_Unit|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~108 (
// Equation(s):
// \M3_Unit|ShiftLeft0~108_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [21]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [23]))

	.dataa(\M3_Unit|mic_data [23]),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(gnd),
	.datad(\M3_Unit|mic_data [21]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~108_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~108 .lut_mask = 16'hEE22;
defparam \M3_Unit|ShiftLeft0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~109 (
// Equation(s):
// \M3_Unit|ShiftLeft0~109_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~107_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~108_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [0]),
	.datac(\M3_Unit|ShiftLeft0~107_combout ),
	.datad(\M3_Unit|ShiftLeft0~108_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~109_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~109 .lut_mask = 16'hF3C0;
defparam \M3_Unit|ShiftLeft0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~221 (
// Equation(s):
// \M3_Unit|ShiftLeft0~221_combout  = (\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~120_combout )) # (!\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~109_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~120_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~109_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~221_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~221 .lut_mask = 16'hCFC0;
defparam \M3_Unit|ShiftLeft0~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~222 (
// Equation(s):
// \M3_Unit|ShiftLeft0~222_combout  = (\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~197_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~221_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~221_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~197_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~222_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~222 .lut_mask = 16'hFC0C;
defparam \M3_Unit|ShiftLeft0~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \M3_Unit|mic_data[23]~8 (
// Equation(s):
// \M3_Unit|mic_data[23]~8_combout  = (\M3_Unit|shift_counter [4] & (\M3_Unit|ShiftLeft0~260_combout )) # (!\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~222_combout )))

	.dataa(\M3_Unit|ShiftLeft0~260_combout ),
	.datab(\M3_Unit|ShiftLeft0~222_combout ),
	.datac(gnd),
	.datad(\M3_Unit|shift_counter [4]),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[23]~8 .lut_mask = 16'hAACC;
defparam \M3_Unit|mic_data[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N17
dffeas \M3_Unit|mic_data[23] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|mic_data[23]~8_combout ),
	.asdata(\M3_Unit|mic_data [7]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M3_Unit|mic_data[18]~30_combout ),
	.sload(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.ena(\M3_Unit|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[23] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \M3_Unit|mic_data[62]~19 (
// Equation(s):
// \M3_Unit|mic_data[62]~19_combout  = (\M3_Unit|shift_counter [7]) # ((\M3_Unit|M3_state.S_THE_HUB~0_combout ) # ((\M3_Unit|shift_counter [5]) # (\M3_Unit|shift_counter [6])))

	.dataa(\M3_Unit|shift_counter [7]),
	.datab(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datac(\M3_Unit|shift_counter [5]),
	.datad(\M3_Unit|shift_counter [6]),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[62]~19_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[62]~19 .lut_mask = 16'hFFFE;
defparam \M3_Unit|mic_data[62]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~76 (
// Equation(s):
// \M3_Unit|ShiftLeft0~76_combout  = (\M3_Unit|ShiftLeft0~70_combout ) # ((\M3_Unit|ShiftLeft0~75_combout  & \M3_Unit|shift_counter [3]))

	.dataa(\M3_Unit|ShiftLeft0~70_combout ),
	.datab(\M3_Unit|ShiftLeft0~75_combout ),
	.datac(gnd),
	.datad(\M3_Unit|shift_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~76 .lut_mask = 16'hEEAA;
defparam \M3_Unit|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~59 (
// Equation(s):
// \M3_Unit|ShiftLeft0~59_combout  = (\M3_Unit|shift_counter [3] & ((\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~55_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~58_combout ))))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(\M3_Unit|ShiftLeft0~58_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~59 .lut_mask = 16'hE040;
defparam \M3_Unit|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~279 (
// Equation(s):
// \M3_Unit|ShiftLeft0~279_combout  = (\M3_Unit|ShiftLeft0~255_combout ) # ((!\M3_Unit|shift_counter [3] & (\M3_Unit|shift_counter [2] & \M3_Unit|ShiftLeft0~126_combout )))

	.dataa(\M3_Unit|shift_counter [3]),
	.datab(\M3_Unit|ShiftLeft0~255_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~126_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~279_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~279 .lut_mask = 16'hDCCC;
defparam \M3_Unit|ShiftLeft0~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~280 (
// Equation(s):
// \M3_Unit|ShiftLeft0~280_combout  = (\M3_Unit|ShiftLeft0~219_combout ) # ((!\M3_Unit|shift_counter [3] & (\M3_Unit|shift_counter [2] & \M3_Unit|ShiftLeft0~159_combout )))

	.dataa(\M3_Unit|shift_counter [3]),
	.datab(\M3_Unit|shift_counter [2]),
	.datac(\M3_Unit|ShiftLeft0~159_combout ),
	.datad(\M3_Unit|ShiftLeft0~219_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~280_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~280 .lut_mask = 16'hFF40;
defparam \M3_Unit|ShiftLeft0~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~50 (
// Equation(s):
// \M3_Unit|ShiftLeft0~50_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [22]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [24]))

	.dataa(gnd),
	.datab(\M3_Unit|mic_data [24]),
	.datac(\M3_Unit|shift_counter [1]),
	.datad(\M3_Unit|mic_data [22]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~50 .lut_mask = 16'hFC0C;
defparam \M3_Unit|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~169 (
// Equation(s):
// \M3_Unit|ShiftLeft0~169_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~108_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~50_combout )))

	.dataa(\M3_Unit|ShiftLeft0~108_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~169_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~169 .lut_mask = 16'hAFA0;
defparam \M3_Unit|ShiftLeft0~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~213 (
// Equation(s):
// \M3_Unit|ShiftLeft0~213_combout  = (!\M3_Unit|shift_counter [2] & ((\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~163_combout ))) # (!\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~169_combout ))))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(\M3_Unit|ShiftLeft0~169_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~163_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~213_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~213 .lut_mask = 16'h5404;
defparam \M3_Unit|ShiftLeft0~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~214 (
// Equation(s):
// \M3_Unit|ShiftLeft0~214_combout  = (\M3_Unit|ShiftLeft0~213_combout ) # ((\M3_Unit|ShiftLeft0~189_combout  & \M3_Unit|shift_counter [2]))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~213_combout ),
	.datac(\M3_Unit|ShiftLeft0~189_combout ),
	.datad(\M3_Unit|shift_counter [2]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~214_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~214 .lut_mask = 16'hFCCC;
defparam \M3_Unit|ShiftLeft0~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \M3_Unit|mic_data[24]~7 (
// Equation(s):
// \M3_Unit|mic_data[24]~7_combout  = (\M3_Unit|shift_counter [4] & (\M3_Unit|ShiftLeft0~280_combout )) # (!\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~214_combout )))

	.dataa(\M3_Unit|ShiftLeft0~280_combout ),
	.datab(\M3_Unit|ShiftLeft0~214_combout ),
	.datac(gnd),
	.datad(\M3_Unit|shift_counter [4]),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[24]~7 .lut_mask = 16'hAACC;
defparam \M3_Unit|mic_data[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N3
dffeas \M3_Unit|mic_data[24] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|mic_data[24]~7_combout ),
	.asdata(\M3_Unit|mic_data [8]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M3_Unit|mic_data[18]~30_combout ),
	.sload(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.ena(\M3_Unit|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[24] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~178 (
// Equation(s):
// \M3_Unit|ShiftLeft0~178_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~50_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~51_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~50_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~178_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~178 .lut_mask = 16'hCFC0;
defparam \M3_Unit|ShiftLeft0~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~226 (
// Equation(s):
// \M3_Unit|ShiftLeft0~226_combout  = (!\M3_Unit|shift_counter [2] & ((\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~55_combout )) # (!\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~178_combout )))))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(\M3_Unit|ShiftLeft0~55_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~178_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~226_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~226 .lut_mask = 16'h4540;
defparam \M3_Unit|ShiftLeft0~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~227 (
// Equation(s):
// \M3_Unit|ShiftLeft0~227_combout  = (\M3_Unit|ShiftLeft0~226_combout ) # ((\M3_Unit|shift_counter [2] & \M3_Unit|ShiftLeft0~204_combout ))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(gnd),
	.datac(\M3_Unit|ShiftLeft0~204_combout ),
	.datad(\M3_Unit|ShiftLeft0~226_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~227_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~227 .lut_mask = 16'hFFA0;
defparam \M3_Unit|ShiftLeft0~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \M3_Unit|mic_data[25]~6 (
// Equation(s):
// \M3_Unit|mic_data[25]~6_combout  = (\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~277_combout ))) # (!\M3_Unit|shift_counter [4] & (\M3_Unit|ShiftLeft0~227_combout ))

	.dataa(\M3_Unit|ShiftLeft0~227_combout ),
	.datab(\M3_Unit|shift_counter [4]),
	.datac(gnd),
	.datad(\M3_Unit|ShiftLeft0~277_combout ),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[25]~6 .lut_mask = 16'hEE22;
defparam \M3_Unit|mic_data[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N11
dffeas \M3_Unit|mic_data[25] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|mic_data[25]~6_combout ),
	.asdata(\M3_Unit|mic_data [9]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M3_Unit|mic_data[18]~30_combout ),
	.sload(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.ena(\M3_Unit|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[25] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~51 (
// Equation(s):
// \M3_Unit|ShiftLeft0~51_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [23]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [25]))

	.dataa(\M3_Unit|mic_data [25]),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(gnd),
	.datad(\M3_Unit|mic_data [23]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~51 .lut_mask = 16'hEE22;
defparam \M3_Unit|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~186 (
// Equation(s):
// \M3_Unit|ShiftLeft0~186_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~51_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~101_combout ))

	.dataa(\M3_Unit|shift_counter [0]),
	.datab(gnd),
	.datac(\M3_Unit|ShiftLeft0~101_combout ),
	.datad(\M3_Unit|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~186_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~186 .lut_mask = 16'hFA50;
defparam \M3_Unit|ShiftLeft0~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~233 (
// Equation(s):
// \M3_Unit|ShiftLeft0~233_combout  = (!\M3_Unit|shift_counter [2] & ((\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~145_combout )) # (!\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~186_combout )))))

	.dataa(\M3_Unit|ShiftLeft0~145_combout ),
	.datab(\M3_Unit|shift_counter [3]),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~186_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~233_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~233 .lut_mask = 16'h0B08;
defparam \M3_Unit|ShiftLeft0~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~234 (
// Equation(s):
// \M3_Unit|ShiftLeft0~234_combout  = (\M3_Unit|ShiftLeft0~233_combout ) # ((\M3_Unit|ShiftLeft0~208_combout  & \M3_Unit|shift_counter [2]))

	.dataa(\M3_Unit|ShiftLeft0~208_combout ),
	.datab(\M3_Unit|ShiftLeft0~233_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~234_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~234 .lut_mask = 16'hECEC;
defparam \M3_Unit|ShiftLeft0~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~278 (
// Equation(s):
// \M3_Unit|ShiftLeft0~278_combout  = (\M3_Unit|ShiftLeft0~238_combout ) # ((\M3_Unit|ShiftLeft0~155_combout  & (!\M3_Unit|shift_counter [3] & \M3_Unit|shift_counter [2])))

	.dataa(\M3_Unit|ShiftLeft0~155_combout ),
	.datab(\M3_Unit|shift_counter [3]),
	.datac(\M3_Unit|ShiftLeft0~238_combout ),
	.datad(\M3_Unit|shift_counter [2]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~278_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~278 .lut_mask = 16'hF2F0;
defparam \M3_Unit|ShiftLeft0~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \M3_Unit|mic_data[26]~5 (
// Equation(s):
// \M3_Unit|mic_data[26]~5_combout  = (\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~278_combout ))) # (!\M3_Unit|shift_counter [4] & (\M3_Unit|ShiftLeft0~234_combout ))

	.dataa(\M3_Unit|shift_counter [4]),
	.datab(\M3_Unit|ShiftLeft0~234_combout ),
	.datac(gnd),
	.datad(\M3_Unit|ShiftLeft0~278_combout ),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[26]~5 .lut_mask = 16'hEE44;
defparam \M3_Unit|mic_data[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N1
dffeas \M3_Unit|mic_data[26] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|mic_data[26]~5_combout ),
	.asdata(\M3_Unit|mic_data [10]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M3_Unit|mic_data[18]~30_combout ),
	.sload(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.ena(\M3_Unit|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[26] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~101 (
// Equation(s):
// \M3_Unit|ShiftLeft0~101_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [24])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [26])))

	.dataa(gnd),
	.datab(\M3_Unit|mic_data [24]),
	.datac(\M3_Unit|shift_counter [1]),
	.datad(\M3_Unit|mic_data [26]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~101 .lut_mask = 16'hCFC0;
defparam \M3_Unit|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~102 (
// Equation(s):
// \M3_Unit|ShiftLeft0~102_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [25])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [27])))

	.dataa(\M3_Unit|mic_data [25]),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(gnd),
	.datad(\M3_Unit|mic_data [27]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~102 .lut_mask = 16'hBB88;
defparam \M3_Unit|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~200 (
// Equation(s):
// \M3_Unit|ShiftLeft0~200_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~101_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~102_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [0]),
	.datac(\M3_Unit|ShiftLeft0~101_combout ),
	.datad(\M3_Unit|ShiftLeft0~102_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~200_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~200 .lut_mask = 16'hF3C0;
defparam \M3_Unit|ShiftLeft0~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~250 (
// Equation(s):
// \M3_Unit|ShiftLeft0~250_combout  = (!\M3_Unit|shift_counter [2] & ((\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~106_combout )) # (!\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~200_combout )))))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(\M3_Unit|ShiftLeft0~106_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~200_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~250_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~250 .lut_mask = 16'h4540;
defparam \M3_Unit|ShiftLeft0~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~251 (
// Equation(s):
// \M3_Unit|ShiftLeft0~251_combout  = (\M3_Unit|ShiftLeft0~250_combout ) # ((\M3_Unit|shift_counter [2] & \M3_Unit|ShiftLeft0~221_combout ))

	.dataa(\M3_Unit|ShiftLeft0~250_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~221_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~251_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~251 .lut_mask = 16'hFAAA;
defparam \M3_Unit|ShiftLeft0~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \M3_Unit|mic_data[27]~4 (
// Equation(s):
// \M3_Unit|mic_data[27]~4_combout  = (\M3_Unit|shift_counter [4] & (\M3_Unit|ShiftLeft0~279_combout )) # (!\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~251_combout )))

	.dataa(\M3_Unit|ShiftLeft0~279_combout ),
	.datab(\M3_Unit|shift_counter [4]),
	.datac(gnd),
	.datad(\M3_Unit|ShiftLeft0~251_combout ),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[27]~4 .lut_mask = 16'hBB88;
defparam \M3_Unit|mic_data[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N29
dffeas \M3_Unit|mic_data[27] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|mic_data[27]~4_combout ),
	.asdata(\M3_Unit|mic_data [11]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M3_Unit|mic_data[18]~30_combout ),
	.sload(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.ena(\M3_Unit|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[27] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~61 (
// Equation(s):
// \M3_Unit|ShiftLeft0~61_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [27]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [29]))

	.dataa(\M3_Unit|mic_data [29]),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(gnd),
	.datad(\M3_Unit|mic_data [27]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~61 .lut_mask = 16'hEE22;
defparam \M3_Unit|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~241 (
// Equation(s):
// \M3_Unit|ShiftLeft0~241_combout  = (\M3_Unit|shift_counter [3] & ((\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~163_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~166_combout ))))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(\M3_Unit|ShiftLeft0~166_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~163_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~241_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~241 .lut_mask = 16'hE040;
defparam \M3_Unit|ShiftLeft0~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~240 (
// Equation(s):
// \M3_Unit|ShiftLeft0~240_combout  = (\M3_Unit|mic_data[59]~20_combout  & ((\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~108_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~50_combout )))))

	.dataa(\M3_Unit|ShiftLeft0~108_combout ),
	.datab(\M3_Unit|shift_counter [0]),
	.datac(\M3_Unit|mic_data[59]~20_combout ),
	.datad(\M3_Unit|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~240_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~240 .lut_mask = 16'hB080;
defparam \M3_Unit|ShiftLeft0~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~167 (
// Equation(s):
// \M3_Unit|ShiftLeft0~167_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~102_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~60_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~102_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~167_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~167 .lut_mask = 16'hCFC0;
defparam \M3_Unit|ShiftLeft0~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~242 (
// Equation(s):
// \M3_Unit|ShiftLeft0~242_combout  = (\M3_Unit|ShiftLeft0~241_combout ) # ((\M3_Unit|ShiftLeft0~240_combout ) # ((\M3_Unit|ShiftLeft0~41_combout  & \M3_Unit|ShiftLeft0~167_combout )))

	.dataa(\M3_Unit|ShiftLeft0~41_combout ),
	.datab(\M3_Unit|ShiftLeft0~241_combout ),
	.datac(\M3_Unit|ShiftLeft0~240_combout ),
	.datad(\M3_Unit|ShiftLeft0~167_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~242_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~242 .lut_mask = 16'hFEFC;
defparam \M3_Unit|ShiftLeft0~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~268 (
// Equation(s):
// \M3_Unit|ShiftLeft0~268_combout  = (\M3_Unit|ShiftLeft0~247_combout ) # (\M3_Unit|ShiftLeft0~248_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\M3_Unit|ShiftLeft0~247_combout ),
	.datad(\M3_Unit|ShiftLeft0~248_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~268_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~268 .lut_mask = 16'hFFF0;
defparam \M3_Unit|ShiftLeft0~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \M3_Unit|mic_data[28]~3 (
// Equation(s):
// \M3_Unit|mic_data[28]~3_combout  = (\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~268_combout ))) # (!\M3_Unit|shift_counter [4] & (\M3_Unit|ShiftLeft0~242_combout ))

	.dataa(\M3_Unit|shift_counter [4]),
	.datab(\M3_Unit|ShiftLeft0~242_combout ),
	.datac(gnd),
	.datad(\M3_Unit|ShiftLeft0~268_combout ),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[28]~3 .lut_mask = 16'hEE44;
defparam \M3_Unit|mic_data[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N11
dffeas \M3_Unit|mic_data[28] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|mic_data[28]~3_combout ),
	.asdata(\M3_Unit|mic_data [12]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M3_Unit|mic_data[18]~30_combout ),
	.sload(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.ena(\M3_Unit|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[28] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~60 (
// Equation(s):
// \M3_Unit|ShiftLeft0~60_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [26])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [28])))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(\M3_Unit|mic_data [26]),
	.datad(\M3_Unit|mic_data [28]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~60 .lut_mask = 16'hF3C0;
defparam \M3_Unit|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~62 (
// Equation(s):
// \M3_Unit|ShiftLeft0~62_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~60_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~61_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~61_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~62 .lut_mask = 16'hFC0C;
defparam \M3_Unit|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~52 (
// Equation(s):
// \M3_Unit|ShiftLeft0~52_combout  = (\M3_Unit|mic_data[59]~20_combout  & ((\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~50_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~51_combout )))))

	.dataa(\M3_Unit|mic_data[59]~20_combout ),
	.datab(\M3_Unit|shift_counter [0]),
	.datac(\M3_Unit|ShiftLeft0~50_combout ),
	.datad(\M3_Unit|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~52 .lut_mask = 16'hA280;
defparam \M3_Unit|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~63 (
// Equation(s):
// \M3_Unit|ShiftLeft0~63_combout  = (\M3_Unit|ShiftLeft0~59_combout ) # ((\M3_Unit|ShiftLeft0~52_combout ) # ((\M3_Unit|ShiftLeft0~62_combout  & \M3_Unit|ShiftLeft0~41_combout )))

	.dataa(\M3_Unit|ShiftLeft0~59_combout ),
	.datab(\M3_Unit|ShiftLeft0~62_combout ),
	.datac(\M3_Unit|ShiftLeft0~41_combout ),
	.datad(\M3_Unit|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~63 .lut_mask = 16'hFFEA;
defparam \M3_Unit|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \M3_Unit|mic_data[29]~2 (
// Equation(s):
// \M3_Unit|mic_data[29]~2_combout  = (\M3_Unit|shift_counter [4] & (\M3_Unit|ShiftLeft0~76_combout )) # (!\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~63_combout )))

	.dataa(\M3_Unit|ShiftLeft0~76_combout ),
	.datab(\M3_Unit|shift_counter [4]),
	.datac(gnd),
	.datad(\M3_Unit|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[29]~2 .lut_mask = 16'hBB88;
defparam \M3_Unit|mic_data[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N7
dffeas \M3_Unit|mic_data[29] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|mic_data[29]~2_combout ),
	.asdata(\M3_Unit|mic_data [13]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M3_Unit|mic_data[18]~30_combout ),
	.sload(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.ena(\M3_Unit|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[29] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~128 (
// Equation(s):
// \M3_Unit|ShiftLeft0~128_combout  = (\M3_Unit|ShiftLeft0~121_combout ) # ((\M3_Unit|ShiftLeft0~127_combout  & \M3_Unit|shift_counter [3]))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~127_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~121_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~128_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~128 .lut_mask = 16'hFFC0;
defparam \M3_Unit|ShiftLeft0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~103 (
// Equation(s):
// \M3_Unit|ShiftLeft0~103_combout  = (\M3_Unit|mic_data[59]~20_combout  & ((\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~101_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~102_combout )))))

	.dataa(\M3_Unit|mic_data[59]~20_combout ),
	.datab(\M3_Unit|shift_counter [0]),
	.datac(\M3_Unit|ShiftLeft0~101_combout ),
	.datad(\M3_Unit|ShiftLeft0~102_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~103 .lut_mask = 16'hA280;
defparam \M3_Unit|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~110 (
// Equation(s):
// \M3_Unit|ShiftLeft0~110_combout  = (\M3_Unit|shift_counter [3] & ((\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~106_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~109_combout )))))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(\M3_Unit|ShiftLeft0~106_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~109_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~110_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~110 .lut_mask = 16'hD080;
defparam \M3_Unit|ShiftLeft0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~114 (
// Equation(s):
// \M3_Unit|ShiftLeft0~114_combout  = (\M3_Unit|ShiftLeft0~103_combout ) # ((\M3_Unit|ShiftLeft0~110_combout ) # ((\M3_Unit|ShiftLeft0~41_combout  & \M3_Unit|ShiftLeft0~113_combout )))

	.dataa(\M3_Unit|ShiftLeft0~41_combout ),
	.datab(\M3_Unit|ShiftLeft0~103_combout ),
	.datac(\M3_Unit|ShiftLeft0~113_combout ),
	.datad(\M3_Unit|ShiftLeft0~110_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~114_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~114 .lut_mask = 16'hFFEC;
defparam \M3_Unit|ShiftLeft0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \M3_Unit|mic_data[31]~0 (
// Equation(s):
// \M3_Unit|mic_data[31]~0_combout  = (\M3_Unit|shift_counter [4] & (\M3_Unit|ShiftLeft0~128_combout )) # (!\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~114_combout )))

	.dataa(\M3_Unit|ShiftLeft0~128_combout ),
	.datab(\M3_Unit|shift_counter [4]),
	.datac(gnd),
	.datad(\M3_Unit|ShiftLeft0~114_combout ),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[31]~0 .lut_mask = 16'hBB88;
defparam \M3_Unit|mic_data[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N25
dffeas \M3_Unit|mic_data[31] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|mic_data[31]~0_combout ),
	.asdata(\M3_Unit|mic_data [15]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M3_Unit|mic_data[18]~30_combout ),
	.sload(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.ena(\M3_Unit|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[31] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~112 (
// Equation(s):
// \M3_Unit|ShiftLeft0~112_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [29])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [31])))

	.dataa(\M3_Unit|mic_data [29]),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(gnd),
	.datad(\M3_Unit|mic_data [31]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~112_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~112 .lut_mask = 16'hBB88;
defparam \M3_Unit|ShiftLeft0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~147 (
// Equation(s):
// \M3_Unit|ShiftLeft0~147_combout  = (\M3_Unit|shift_counter [3] & ((\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~145_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~146_combout )))))

	.dataa(\M3_Unit|shift_counter [3]),
	.datab(\M3_Unit|shift_counter [2]),
	.datac(\M3_Unit|ShiftLeft0~145_combout ),
	.datad(\M3_Unit|ShiftLeft0~146_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~147_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~147 .lut_mask = 16'hA280;
defparam \M3_Unit|ShiftLeft0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~148 (
// Equation(s):
// \M3_Unit|ShiftLeft0~148_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~61_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~111_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~111_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~148_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~148 .lut_mask = 16'hFC0C;
defparam \M3_Unit|ShiftLeft0~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~144 (
// Equation(s):
// \M3_Unit|ShiftLeft0~144_combout  = (\M3_Unit|mic_data[59]~20_combout  & ((\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~51_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~101_combout ))))

	.dataa(\M3_Unit|shift_counter [0]),
	.datab(\M3_Unit|mic_data[59]~20_combout ),
	.datac(\M3_Unit|ShiftLeft0~101_combout ),
	.datad(\M3_Unit|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~144_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~144 .lut_mask = 16'hC840;
defparam \M3_Unit|ShiftLeft0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~149 (
// Equation(s):
// \M3_Unit|ShiftLeft0~149_combout  = (\M3_Unit|ShiftLeft0~147_combout ) # ((\M3_Unit|ShiftLeft0~144_combout ) # ((\M3_Unit|ShiftLeft0~41_combout  & \M3_Unit|ShiftLeft0~148_combout )))

	.dataa(\M3_Unit|ShiftLeft0~41_combout ),
	.datab(\M3_Unit|ShiftLeft0~147_combout ),
	.datac(\M3_Unit|ShiftLeft0~148_combout ),
	.datad(\M3_Unit|ShiftLeft0~144_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~149_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~149 .lut_mask = 16'hFFEC;
defparam \M3_Unit|ShiftLeft0~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~157 (
// Equation(s):
// \M3_Unit|ShiftLeft0~157_combout  = (\M3_Unit|ShiftLeft0~152_combout ) # ((\M3_Unit|ShiftLeft0~156_combout  & \M3_Unit|shift_counter [3]))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~156_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~152_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~157_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~157 .lut_mask = 16'hFFC0;
defparam \M3_Unit|ShiftLeft0~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \M3_Unit|mic_data[30]~1 (
// Equation(s):
// \M3_Unit|mic_data[30]~1_combout  = (\M3_Unit|shift_counter [4] & ((\M3_Unit|ShiftLeft0~157_combout ))) # (!\M3_Unit|shift_counter [4] & (\M3_Unit|ShiftLeft0~149_combout ))

	.dataa(\M3_Unit|shift_counter [4]),
	.datab(\M3_Unit|ShiftLeft0~149_combout ),
	.datac(gnd),
	.datad(\M3_Unit|ShiftLeft0~157_combout ),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[30]~1 .lut_mask = 16'hEE44;
defparam \M3_Unit|mic_data[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N1
dffeas \M3_Unit|mic_data[30] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|mic_data[30]~1_combout ),
	.asdata(\M3_Unit|mic_data [14]),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(\M3_Unit|mic_data[18]~30_combout ),
	.sload(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.ena(\M3_Unit|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[30] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~111 (
// Equation(s):
// \M3_Unit|ShiftLeft0~111_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [28])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [30])))

	.dataa(\M3_Unit|mic_data [28]),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(gnd),
	.datad(\M3_Unit|mic_data [30]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~111_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~111 .lut_mask = 16'hBB88;
defparam \M3_Unit|ShiftLeft0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~113 (
// Equation(s):
// \M3_Unit|ShiftLeft0~113_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~111_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~112_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~112_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~111_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~113_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~113 .lut_mask = 16'hFC0C;
defparam \M3_Unit|ShiftLeft0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~168 (
// Equation(s):
// \M3_Unit|ShiftLeft0~168_combout  = (\M3_Unit|shift_counter [2] & ((\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~166_combout )) # (!\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~167_combout )))))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(\M3_Unit|ShiftLeft0~166_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~167_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~168_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~168 .lut_mask = 16'h8A80;
defparam \M3_Unit|ShiftLeft0~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~22 (
// Equation(s):
// \M3_Unit|ShiftLeft0~22_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [30]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [32]))

	.dataa(\M3_Unit|shift_counter [1]),
	.datab(gnd),
	.datac(\M3_Unit|mic_data [32]),
	.datad(\M3_Unit|mic_data [30]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~22 .lut_mask = 16'hFA50;
defparam \M3_Unit|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~170 (
// Equation(s):
// \M3_Unit|ShiftLeft0~170_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~112_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~22_combout )))

	.dataa(\M3_Unit|ShiftLeft0~112_combout ),
	.datab(\M3_Unit|ShiftLeft0~22_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~170_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~170 .lut_mask = 16'hACAC;
defparam \M3_Unit|ShiftLeft0~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~171 (
// Equation(s):
// \M3_Unit|ShiftLeft0~171_combout  = (\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~169_combout ))) # (!\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~170_combout ))

	.dataa(\M3_Unit|ShiftLeft0~170_combout ),
	.datab(\M3_Unit|ShiftLeft0~169_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~171_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~171 .lut_mask = 16'hCACA;
defparam \M3_Unit|ShiftLeft0~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~172 (
// Equation(s):
// \M3_Unit|ShiftLeft0~172_combout  = (\M3_Unit|ShiftLeft0~168_combout ) # ((\M3_Unit|ShiftLeft0~171_combout  & !\M3_Unit|shift_counter [2]))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~168_combout ),
	.datac(\M3_Unit|ShiftLeft0~171_combout ),
	.datad(\M3_Unit|shift_counter [2]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~172_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~172 .lut_mask = 16'hCCFC;
defparam \M3_Unit|ShiftLeft0~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \M3_Unit|Selector62~0 (
// Equation(s):
// \M3_Unit|Selector62~0_combout  = (\M3_Unit|mic_data[62]~19_combout  & ((\M3_Unit|mic_data [16]) # ((\M3_Unit|mic_data[62]~22_combout )))) # (!\M3_Unit|mic_data[62]~19_combout  & (((\M3_Unit|ShiftLeft0~172_combout  & !\M3_Unit|mic_data[62]~22_combout ))))

	.dataa(\M3_Unit|mic_data [16]),
	.datab(\M3_Unit|mic_data[62]~19_combout ),
	.datac(\M3_Unit|ShiftLeft0~172_combout ),
	.datad(\M3_Unit|mic_data[62]~22_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector62~0 .lut_mask = 16'hCCB8;
defparam \M3_Unit|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \M3_Unit|Selector62~1 (
// Equation(s):
// \M3_Unit|Selector62~1_combout  = (\M3_Unit|mic_data[62]~22_combout  & ((\M3_Unit|Selector62~0_combout  & ((\M3_Unit|ShiftLeft0~274_combout ))) # (!\M3_Unit|Selector62~0_combout  & (\M3_Unit|ShiftLeft0~165_combout )))) # (!\M3_Unit|mic_data[62]~22_combout  
// & (((\M3_Unit|Selector62~0_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~165_combout ),
	.datab(\M3_Unit|mic_data[62]~22_combout ),
	.datac(\M3_Unit|Selector62~0_combout ),
	.datad(\M3_Unit|ShiftLeft0~274_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector62~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector62~1 .lut_mask = 16'hF838;
defparam \M3_Unit|Selector62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \M3_Unit|Selector62~2 (
// Equation(s):
// \M3_Unit|Selector62~2_combout  = (\M3_Unit|Selector62~1_combout  & (((!\M3_Unit|shift_counter [6] & !\M3_Unit|shift_counter [7])) # (!\M3_Unit|mic_data[62]~22_combout )))

	.dataa(\M3_Unit|shift_counter [6]),
	.datab(\M3_Unit|Selector62~1_combout ),
	.datac(\M3_Unit|shift_counter [7]),
	.datad(\M3_Unit|mic_data[62]~22_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector62~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector62~2 .lut_mask = 16'h04CC;
defparam \M3_Unit|Selector62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \M3_Unit|WideOr4~0 (
// Equation(s):
// \M3_Unit|WideOr4~0_combout  = (\M3_Unit|M3_state.state_bit_2~q  & (((!\M3_Unit|M3_state.state_bit_3~q  & \M3_Unit|M3_state.state_bit_1~q )))) # (!\M3_Unit|M3_state.state_bit_2~q  & (!\M3_Unit|M3_state.state_bit_0~q  & (\M3_Unit|M3_state.state_bit_3~q  & 
// !\M3_Unit|M3_state.state_bit_1~q )))

	.dataa(\M3_Unit|M3_state.state_bit_2~q ),
	.datab(\M3_Unit|M3_state.state_bit_0~q ),
	.datac(\M3_Unit|M3_state.state_bit_3~q ),
	.datad(\M3_Unit|M3_state.state_bit_1~q ),
	.cin(gnd),
	.combout(\M3_Unit|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|WideOr4~0 .lut_mask = 16'h0A10;
defparam \M3_Unit|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N17
dffeas \M3_Unit|mic_data[32] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector62~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [32]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[32] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~77 (
// Equation(s):
// \M3_Unit|ShiftLeft0~77_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [32]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [34]))

	.dataa(gnd),
	.datab(\M3_Unit|mic_data [34]),
	.datac(\M3_Unit|shift_counter [1]),
	.datad(\M3_Unit|mic_data [32]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~77 .lut_mask = 16'hFC0C;
defparam \M3_Unit|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~177 (
// Equation(s):
// \M3_Unit|ShiftLeft0~177_combout  = (\M3_Unit|shift_counter [2] & ((\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~58_combout ))) # (!\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~62_combout ))))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(\M3_Unit|shift_counter [3]),
	.datac(\M3_Unit|ShiftLeft0~62_combout ),
	.datad(\M3_Unit|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~177_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~177 .lut_mask = 16'hA820;
defparam \M3_Unit|ShiftLeft0~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~24 (
// Equation(s):
// \M3_Unit|ShiftLeft0~24_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~22_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~23_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~22_combout ),
	.datac(\M3_Unit|ShiftLeft0~23_combout ),
	.datad(\M3_Unit|shift_counter [0]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~24 .lut_mask = 16'hCCF0;
defparam \M3_Unit|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~179 (
// Equation(s):
// \M3_Unit|ShiftLeft0~179_combout  = (\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~178_combout ))) # (!\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~24_combout ))

	.dataa(\M3_Unit|ShiftLeft0~24_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~178_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~179_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~179 .lut_mask = 16'hFA0A;
defparam \M3_Unit|ShiftLeft0~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~180 (
// Equation(s):
// \M3_Unit|ShiftLeft0~180_combout  = (\M3_Unit|ShiftLeft0~177_combout ) # ((!\M3_Unit|shift_counter [2] & \M3_Unit|ShiftLeft0~179_combout ))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(gnd),
	.datac(\M3_Unit|ShiftLeft0~177_combout ),
	.datad(\M3_Unit|ShiftLeft0~179_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~180_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~180 .lut_mask = 16'hF5F0;
defparam \M3_Unit|ShiftLeft0~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \M3_Unit|Selector61~0 (
// Equation(s):
// \M3_Unit|Selector61~0_combout  = (\M3_Unit|mic_data[62]~19_combout  & (((\M3_Unit|mic_data[62]~22_combout )))) # (!\M3_Unit|mic_data[62]~19_combout  & ((\M3_Unit|mic_data[62]~22_combout  & ((\M3_Unit|ShiftLeft0~176_combout ))) # 
// (!\M3_Unit|mic_data[62]~22_combout  & (\M3_Unit|ShiftLeft0~180_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~180_combout ),
	.datab(\M3_Unit|mic_data[62]~19_combout ),
	.datac(\M3_Unit|ShiftLeft0~176_combout ),
	.datad(\M3_Unit|mic_data[62]~22_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector61~0 .lut_mask = 16'hFC22;
defparam \M3_Unit|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \M3_Unit|Selector61~1 (
// Equation(s):
// \M3_Unit|Selector61~1_combout  = (\M3_Unit|Selector61~0_combout  & ((\M3_Unit|ShiftLeft0~181_combout ) # ((!\M3_Unit|mic_data[62]~19_combout )))) # (!\M3_Unit|Selector61~0_combout  & (((\M3_Unit|mic_data [17] & \M3_Unit|mic_data[62]~19_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~181_combout ),
	.datab(\M3_Unit|Selector61~0_combout ),
	.datac(\M3_Unit|mic_data [17]),
	.datad(\M3_Unit|mic_data[62]~19_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector61~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector61~1 .lut_mask = 16'hB8CC;
defparam \M3_Unit|Selector61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \M3_Unit|Selector61~2 (
// Equation(s):
// \M3_Unit|Selector61~2_combout  = (\M3_Unit|Selector61~1_combout  & (((!\M3_Unit|shift_counter [7] & !\M3_Unit|shift_counter [6])) # (!\M3_Unit|mic_data[62]~22_combout )))

	.dataa(\M3_Unit|mic_data[62]~22_combout ),
	.datab(\M3_Unit|Selector61~1_combout ),
	.datac(\M3_Unit|shift_counter [7]),
	.datad(\M3_Unit|shift_counter [6]),
	.cin(gnd),
	.combout(\M3_Unit|Selector61~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector61~2 .lut_mask = 16'h444C;
defparam \M3_Unit|Selector61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N25
dffeas \M3_Unit|mic_data[33] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector61~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [33]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[33] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~23 (
// Equation(s):
// \M3_Unit|ShiftLeft0~23_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [31]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [33]))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(\M3_Unit|mic_data [33]),
	.datad(\M3_Unit|mic_data [31]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~23 .lut_mask = 16'hFC30;
defparam \M3_Unit|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~130 (
// Equation(s):
// \M3_Unit|ShiftLeft0~130_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~23_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~77_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~77_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~130_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~130 .lut_mask = 16'hFC0C;
defparam \M3_Unit|ShiftLeft0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~187 (
// Equation(s):
// \M3_Unit|ShiftLeft0~187_combout  = (\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~186_combout ))) # (!\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~130_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~130_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~186_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~187_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~187 .lut_mask = 16'hFC0C;
defparam \M3_Unit|ShiftLeft0~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~185 (
// Equation(s):
// \M3_Unit|ShiftLeft0~185_combout  = (\M3_Unit|shift_counter [2] & ((\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~146_combout )) # (!\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~148_combout )))))

	.dataa(\M3_Unit|ShiftLeft0~146_combout ),
	.datab(\M3_Unit|shift_counter [2]),
	.datac(\M3_Unit|ShiftLeft0~148_combout ),
	.datad(\M3_Unit|shift_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~185_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~185 .lut_mask = 16'h88C0;
defparam \M3_Unit|ShiftLeft0~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~188 (
// Equation(s):
// \M3_Unit|ShiftLeft0~188_combout  = (\M3_Unit|ShiftLeft0~185_combout ) # ((\M3_Unit|ShiftLeft0~187_combout  & !\M3_Unit|shift_counter [2]))

	.dataa(\M3_Unit|ShiftLeft0~187_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~185_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~188_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~188 .lut_mask = 16'hFF0A;
defparam \M3_Unit|ShiftLeft0~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \M3_Unit|Selector60~0 (
// Equation(s):
// \M3_Unit|Selector60~0_combout  = (\M3_Unit|mic_data[62]~19_combout  & ((\M3_Unit|mic_data [18]) # ((\M3_Unit|mic_data[62]~22_combout )))) # (!\M3_Unit|mic_data[62]~19_combout  & (((\M3_Unit|ShiftLeft0~188_combout  & !\M3_Unit|mic_data[62]~22_combout ))))

	.dataa(\M3_Unit|mic_data [18]),
	.datab(\M3_Unit|mic_data[62]~19_combout ),
	.datac(\M3_Unit|ShiftLeft0~188_combout ),
	.datad(\M3_Unit|mic_data[62]~22_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector60~0 .lut_mask = 16'hCCB8;
defparam \M3_Unit|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \M3_Unit|Selector60~1 (
// Equation(s):
// \M3_Unit|Selector60~1_combout  = (\M3_Unit|Selector60~0_combout  & (((\M3_Unit|ShiftLeft0~275_combout ) # (!\M3_Unit|mic_data[62]~22_combout )))) # (!\M3_Unit|Selector60~0_combout  & (\M3_Unit|ShiftLeft0~184_combout  & ((\M3_Unit|mic_data[62]~22_combout 
// ))))

	.dataa(\M3_Unit|ShiftLeft0~184_combout ),
	.datab(\M3_Unit|Selector60~0_combout ),
	.datac(\M3_Unit|ShiftLeft0~275_combout ),
	.datad(\M3_Unit|mic_data[62]~22_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector60~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector60~1 .lut_mask = 16'hE2CC;
defparam \M3_Unit|Selector60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \M3_Unit|Selector60~2 (
// Equation(s):
// \M3_Unit|Selector60~2_combout  = (\M3_Unit|Selector60~1_combout  & (((!\M3_Unit|shift_counter [6] & !\M3_Unit|shift_counter [7])) # (!\M3_Unit|mic_data[62]~22_combout )))

	.dataa(\M3_Unit|shift_counter [6]),
	.datab(\M3_Unit|mic_data[62]~22_combout ),
	.datac(\M3_Unit|Selector60~1_combout ),
	.datad(\M3_Unit|shift_counter [7]),
	.cin(gnd),
	.combout(\M3_Unit|Selector60~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector60~2 .lut_mask = 16'h3070;
defparam \M3_Unit|Selector60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N27
dffeas \M3_Unit|mic_data[34] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector60~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [34]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[34] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~25 (
// Equation(s):
// \M3_Unit|ShiftLeft0~25_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [34])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [36])))

	.dataa(gnd),
	.datab(\M3_Unit|mic_data [34]),
	.datac(\M3_Unit|shift_counter [1]),
	.datad(\M3_Unit|mic_data [36]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~25 .lut_mask = 16'hCFC0;
defparam \M3_Unit|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~199 (
// Equation(s):
// \M3_Unit|ShiftLeft0~199_combout  = (\M3_Unit|shift_counter [2] & ((\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~109_combout ))) # (!\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~113_combout ))))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(\M3_Unit|ShiftLeft0~113_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~109_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~199_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~199 .lut_mask = 16'hA808;
defparam \M3_Unit|ShiftLeft0~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~79 (
// Equation(s):
// \M3_Unit|ShiftLeft0~79_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~77_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~78_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~77_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~79 .lut_mask = 16'hCFC0;
defparam \M3_Unit|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~201 (
// Equation(s):
// \M3_Unit|ShiftLeft0~201_combout  = (\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~200_combout ))) # (!\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~79_combout ))

	.dataa(\M3_Unit|ShiftLeft0~79_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~200_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~201_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~201 .lut_mask = 16'hFA0A;
defparam \M3_Unit|ShiftLeft0~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~202 (
// Equation(s):
// \M3_Unit|ShiftLeft0~202_combout  = (\M3_Unit|ShiftLeft0~199_combout ) # ((!\M3_Unit|shift_counter [2] & \M3_Unit|ShiftLeft0~201_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~199_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~201_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~202_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~202 .lut_mask = 16'hCFCC;
defparam \M3_Unit|ShiftLeft0~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \M3_Unit|Selector59~0 (
// Equation(s):
// \M3_Unit|Selector59~0_combout  = (\M3_Unit|mic_data[62]~19_combout  & (((\M3_Unit|mic_data[62]~22_combout )))) # (!\M3_Unit|mic_data[62]~19_combout  & ((\M3_Unit|mic_data[62]~22_combout  & ((\M3_Unit|ShiftLeft0~198_combout ))) # 
// (!\M3_Unit|mic_data[62]~22_combout  & (\M3_Unit|ShiftLeft0~202_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~202_combout ),
	.datab(\M3_Unit|ShiftLeft0~198_combout ),
	.datac(\M3_Unit|mic_data[62]~19_combout ),
	.datad(\M3_Unit|mic_data[62]~22_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector59~0 .lut_mask = 16'hFC0A;
defparam \M3_Unit|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \M3_Unit|Selector59~1 (
// Equation(s):
// \M3_Unit|Selector59~1_combout  = (\M3_Unit|Selector59~0_combout  & (((\M3_Unit|ShiftLeft0~203_combout ) # (!\M3_Unit|mic_data[62]~19_combout )))) # (!\M3_Unit|Selector59~0_combout  & (\M3_Unit|mic_data [19] & (\M3_Unit|mic_data[62]~19_combout )))

	.dataa(\M3_Unit|mic_data [19]),
	.datab(\M3_Unit|Selector59~0_combout ),
	.datac(\M3_Unit|mic_data[62]~19_combout ),
	.datad(\M3_Unit|ShiftLeft0~203_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector59~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector59~1 .lut_mask = 16'hEC2C;
defparam \M3_Unit|Selector59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \M3_Unit|Selector59~2 (
// Equation(s):
// \M3_Unit|Selector59~2_combout  = (\M3_Unit|Selector59~1_combout  & (((!\M3_Unit|shift_counter [7] & !\M3_Unit|shift_counter [6])) # (!\M3_Unit|mic_data[62]~22_combout )))

	.dataa(\M3_Unit|shift_counter [7]),
	.datab(\M3_Unit|shift_counter [6]),
	.datac(\M3_Unit|mic_data[62]~22_combout ),
	.datad(\M3_Unit|Selector59~1_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector59~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector59~2 .lut_mask = 16'h1F00;
defparam \M3_Unit|Selector59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N3
dffeas \M3_Unit|mic_data[35] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector59~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [35]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[35] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~78 (
// Equation(s):
// \M3_Unit|ShiftLeft0~78_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [33]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [35]))

	.dataa(gnd),
	.datab(\M3_Unit|mic_data [35]),
	.datac(\M3_Unit|shift_counter [1]),
	.datad(\M3_Unit|mic_data [33]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~78 .lut_mask = 16'hFC0C;
defparam \M3_Unit|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~191 (
// Equation(s):
// \M3_Unit|ShiftLeft0~191_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~78_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~25_combout ))

	.dataa(\M3_Unit|ShiftLeft0~25_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~191_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~191 .lut_mask = 16'hFA0A;
defparam \M3_Unit|ShiftLeft0~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~192 (
// Equation(s):
// \M3_Unit|ShiftLeft0~192_combout  = (!\M3_Unit|shift_counter [2] & ((\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~167_combout ))) # (!\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~191_combout ))))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(\M3_Unit|ShiftLeft0~191_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~167_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~192_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~192 .lut_mask = 16'h5404;
defparam \M3_Unit|ShiftLeft0~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~193 (
// Equation(s):
// \M3_Unit|ShiftLeft0~193_combout  = (\M3_Unit|ShiftLeft0~192_combout ) # ((\M3_Unit|ShiftLeft0~171_combout  & \M3_Unit|shift_counter [2]))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~192_combout ),
	.datac(\M3_Unit|ShiftLeft0~171_combout ),
	.datad(\M3_Unit|shift_counter [2]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~193_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~193 .lut_mask = 16'hFCCC;
defparam \M3_Unit|ShiftLeft0~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \M3_Unit|Selector58~0 (
// Equation(s):
// \M3_Unit|Selector58~0_combout  = (\M3_Unit|mic_data[62]~22_combout  & (\M3_Unit|mic_data[62]~19_combout )) # (!\M3_Unit|mic_data[62]~22_combout  & ((\M3_Unit|mic_data[62]~19_combout  & ((\M3_Unit|mic_data [20]))) # (!\M3_Unit|mic_data[62]~19_combout  & 
// (\M3_Unit|ShiftLeft0~193_combout ))))

	.dataa(\M3_Unit|mic_data[62]~22_combout ),
	.datab(\M3_Unit|mic_data[62]~19_combout ),
	.datac(\M3_Unit|ShiftLeft0~193_combout ),
	.datad(\M3_Unit|mic_data [20]),
	.cin(gnd),
	.combout(\M3_Unit|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector58~0 .lut_mask = 16'hDC98;
defparam \M3_Unit|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \M3_Unit|Selector58~1 (
// Equation(s):
// \M3_Unit|Selector58~1_combout  = (\M3_Unit|mic_data[62]~22_combout  & ((\M3_Unit|Selector58~0_combout  & (\M3_Unit|ShiftLeft0~195_combout )) # (!\M3_Unit|Selector58~0_combout  & ((\M3_Unit|ShiftLeft0~190_combout ))))) # (!\M3_Unit|mic_data[62]~22_combout  
// & (((\M3_Unit|Selector58~0_combout ))))

	.dataa(\M3_Unit|mic_data[62]~22_combout ),
	.datab(\M3_Unit|ShiftLeft0~195_combout ),
	.datac(\M3_Unit|ShiftLeft0~190_combout ),
	.datad(\M3_Unit|Selector58~0_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector58~1 .lut_mask = 16'hDDA0;
defparam \M3_Unit|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \M3_Unit|Selector58~2 (
// Equation(s):
// \M3_Unit|Selector58~2_combout  = (\M3_Unit|Selector58~1_combout  & (((!\M3_Unit|shift_counter [6] & !\M3_Unit|shift_counter [7])) # (!\M3_Unit|mic_data[62]~22_combout )))

	.dataa(\M3_Unit|shift_counter [6]),
	.datab(\M3_Unit|mic_data[62]~22_combout ),
	.datac(\M3_Unit|Selector58~1_combout ),
	.datad(\M3_Unit|shift_counter [7]),
	.cin(gnd),
	.combout(\M3_Unit|Selector58~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector58~2 .lut_mask = 16'h3070;
defparam \M3_Unit|Selector58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N1
dffeas \M3_Unit|mic_data[36] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector58~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [36]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[36] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~27 (
// Equation(s):
// \M3_Unit|ShiftLeft0~27_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~25_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~26_combout )))

	.dataa(\M3_Unit|ShiftLeft0~25_combout ),
	.datab(\M3_Unit|shift_counter [0]),
	.datac(\M3_Unit|ShiftLeft0~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~27 .lut_mask = 16'hB8B8;
defparam \M3_Unit|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~206 (
// Equation(s):
// \M3_Unit|ShiftLeft0~206_combout  = (!\M3_Unit|shift_counter [2] & ((\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~62_combout ))) # (!\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~27_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~27_combout ),
	.datab(\M3_Unit|ShiftLeft0~62_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|shift_counter [2]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~206_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~206 .lut_mask = 16'h00CA;
defparam \M3_Unit|ShiftLeft0~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~207 (
// Equation(s):
// \M3_Unit|ShiftLeft0~207_combout  = (\M3_Unit|ShiftLeft0~206_combout ) # ((\M3_Unit|shift_counter [2] & \M3_Unit|ShiftLeft0~179_combout ))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(\M3_Unit|ShiftLeft0~179_combout ),
	.datac(\M3_Unit|ShiftLeft0~206_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~207_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~207 .lut_mask = 16'hF8F8;
defparam \M3_Unit|ShiftLeft0~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \M3_Unit|Selector57~0 (
// Equation(s):
// \M3_Unit|Selector57~0_combout  = (\M3_Unit|mic_data[62]~19_combout  & (((\M3_Unit|mic_data[62]~22_combout )))) # (!\M3_Unit|mic_data[62]~19_combout  & ((\M3_Unit|mic_data[62]~22_combout  & ((\M3_Unit|ShiftLeft0~205_combout ))) # 
// (!\M3_Unit|mic_data[62]~22_combout  & (\M3_Unit|ShiftLeft0~207_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~207_combout ),
	.datab(\M3_Unit|ShiftLeft0~205_combout ),
	.datac(\M3_Unit|mic_data[62]~19_combout ),
	.datad(\M3_Unit|mic_data[62]~22_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector57~0 .lut_mask = 16'hFC0A;
defparam \M3_Unit|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \M3_Unit|Selector57~1 (
// Equation(s):
// \M3_Unit|Selector57~1_combout  = (\M3_Unit|mic_data[62]~19_combout  & ((\M3_Unit|Selector57~0_combout  & (\M3_Unit|ShiftLeft0~276_combout )) # (!\M3_Unit|Selector57~0_combout  & ((\M3_Unit|mic_data [21]))))) # (!\M3_Unit|mic_data[62]~19_combout  & 
// (((\M3_Unit|Selector57~0_combout ))))

	.dataa(\M3_Unit|mic_data[62]~19_combout ),
	.datab(\M3_Unit|ShiftLeft0~276_combout ),
	.datac(\M3_Unit|mic_data [21]),
	.datad(\M3_Unit|Selector57~0_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector57~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector57~1 .lut_mask = 16'hDDA0;
defparam \M3_Unit|Selector57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \M3_Unit|Selector57~2 (
// Equation(s):
// \M3_Unit|Selector57~2_combout  = (\M3_Unit|Selector57~1_combout  & (((!\M3_Unit|shift_counter [7] & !\M3_Unit|shift_counter [6])) # (!\M3_Unit|mic_data[62]~22_combout )))

	.dataa(\M3_Unit|shift_counter [7]),
	.datab(\M3_Unit|shift_counter [6]),
	.datac(\M3_Unit|mic_data[62]~22_combout ),
	.datad(\M3_Unit|Selector57~1_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector57~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector57~2 .lut_mask = 16'h1F00;
defparam \M3_Unit|Selector57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N13
dffeas \M3_Unit|mic_data[37] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector57~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [37]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[37] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~26 (
// Equation(s):
// \M3_Unit|ShiftLeft0~26_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [35]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [37]))

	.dataa(\M3_Unit|mic_data [37]),
	.datab(\M3_Unit|mic_data [35]),
	.datac(\M3_Unit|shift_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~26 .lut_mask = 16'hCACA;
defparam \M3_Unit|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~131 (
// Equation(s):
// \M3_Unit|ShiftLeft0~131_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~26_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~80_combout )))

	.dataa(\M3_Unit|ShiftLeft0~26_combout ),
	.datab(\M3_Unit|ShiftLeft0~80_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~131_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~131 .lut_mask = 16'hACAC;
defparam \M3_Unit|ShiftLeft0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~210 (
// Equation(s):
// \M3_Unit|ShiftLeft0~210_combout  = (!\M3_Unit|shift_counter [2] & ((\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~148_combout )) # (!\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~131_combout )))))

	.dataa(\M3_Unit|ShiftLeft0~148_combout ),
	.datab(\M3_Unit|shift_counter [3]),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~131_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~210_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~210 .lut_mask = 16'h0B08;
defparam \M3_Unit|ShiftLeft0~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~211 (
// Equation(s):
// \M3_Unit|ShiftLeft0~211_combout  = (\M3_Unit|ShiftLeft0~210_combout ) # ((\M3_Unit|ShiftLeft0~187_combout  & \M3_Unit|shift_counter [2]))

	.dataa(\M3_Unit|ShiftLeft0~187_combout ),
	.datab(\M3_Unit|ShiftLeft0~210_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~211_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~211 .lut_mask = 16'hECEC;
defparam \M3_Unit|ShiftLeft0~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \M3_Unit|Selector56~0 (
// Equation(s):
// \M3_Unit|Selector56~0_combout  = (\M3_Unit|mic_data[62]~22_combout  & (((\M3_Unit|mic_data[62]~19_combout )))) # (!\M3_Unit|mic_data[62]~22_combout  & ((\M3_Unit|mic_data[62]~19_combout  & (\M3_Unit|mic_data [22])) # (!\M3_Unit|mic_data[62]~19_combout  & 
// ((\M3_Unit|ShiftLeft0~211_combout )))))

	.dataa(\M3_Unit|mic_data[62]~22_combout ),
	.datab(\M3_Unit|mic_data [22]),
	.datac(\M3_Unit|mic_data[62]~19_combout ),
	.datad(\M3_Unit|ShiftLeft0~211_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector56~0 .lut_mask = 16'hE5E0;
defparam \M3_Unit|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \M3_Unit|Selector56~1 (
// Equation(s):
// \M3_Unit|Selector56~1_combout  = (\M3_Unit|mic_data[62]~22_combout  & ((\M3_Unit|Selector56~0_combout  & ((\M3_Unit|ShiftLeft0~212_combout ))) # (!\M3_Unit|Selector56~0_combout  & (\M3_Unit|ShiftLeft0~209_combout )))) # (!\M3_Unit|mic_data[62]~22_combout  
// & (((\M3_Unit|Selector56~0_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~209_combout ),
	.datab(\M3_Unit|mic_data[62]~22_combout ),
	.datac(\M3_Unit|Selector56~0_combout ),
	.datad(\M3_Unit|ShiftLeft0~212_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector56~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector56~1 .lut_mask = 16'hF838;
defparam \M3_Unit|Selector56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \M3_Unit|Selector56~2 (
// Equation(s):
// \M3_Unit|Selector56~2_combout  = (\M3_Unit|Selector56~1_combout  & (((!\M3_Unit|shift_counter [6] & !\M3_Unit|shift_counter [7])) # (!\M3_Unit|mic_data[62]~22_combout )))

	.dataa(\M3_Unit|shift_counter [6]),
	.datab(\M3_Unit|mic_data[62]~22_combout ),
	.datac(\M3_Unit|Selector56~1_combout ),
	.datad(\M3_Unit|shift_counter [7]),
	.cin(gnd),
	.combout(\M3_Unit|Selector56~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector56~2 .lut_mask = 16'h3070;
defparam \M3_Unit|Selector56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N11
dffeas \M3_Unit|mic_data[38] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector56~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [38]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[38] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~80 (
// Equation(s):
// \M3_Unit|ShiftLeft0~80_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [36])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [38])))

	.dataa(gnd),
	.datab(\M3_Unit|mic_data [36]),
	.datac(\M3_Unit|shift_counter [1]),
	.datad(\M3_Unit|mic_data [38]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~80 .lut_mask = 16'hCFC0;
defparam \M3_Unit|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~81 (
// Equation(s):
// \M3_Unit|ShiftLeft0~81_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [37])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [39])))

	.dataa(\M3_Unit|mic_data [37]),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(\M3_Unit|mic_data [39]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~81 .lut_mask = 16'hB8B8;
defparam \M3_Unit|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~82 (
// Equation(s):
// \M3_Unit|ShiftLeft0~82_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~80_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~81_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~80_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~82 .lut_mask = 16'hCFC0;
defparam \M3_Unit|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~223 (
// Equation(s):
// \M3_Unit|ShiftLeft0~223_combout  = (!\M3_Unit|shift_counter [2] & ((\M3_Unit|shift_counter [3] & (\M3_Unit|ShiftLeft0~113_combout )) # (!\M3_Unit|shift_counter [3] & ((\M3_Unit|ShiftLeft0~82_combout )))))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(\M3_Unit|shift_counter [3]),
	.datac(\M3_Unit|ShiftLeft0~113_combout ),
	.datad(\M3_Unit|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~223_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~223 .lut_mask = 16'h5140;
defparam \M3_Unit|ShiftLeft0~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~224 (
// Equation(s):
// \M3_Unit|ShiftLeft0~224_combout  = (\M3_Unit|ShiftLeft0~223_combout ) # ((\M3_Unit|shift_counter [2] & \M3_Unit|ShiftLeft0~201_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~223_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~201_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~224_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~224 .lut_mask = 16'hFCCC;
defparam \M3_Unit|ShiftLeft0~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \M3_Unit|Selector55~0 (
// Equation(s):
// \M3_Unit|Selector55~0_combout  = (\M3_Unit|mic_data[62]~22_combout  & ((\M3_Unit|mic_data[62]~19_combout ) # ((\M3_Unit|ShiftLeft0~222_combout )))) # (!\M3_Unit|mic_data[62]~22_combout  & (!\M3_Unit|mic_data[62]~19_combout  & 
// (\M3_Unit|ShiftLeft0~224_combout )))

	.dataa(\M3_Unit|mic_data[62]~22_combout ),
	.datab(\M3_Unit|mic_data[62]~19_combout ),
	.datac(\M3_Unit|ShiftLeft0~224_combout ),
	.datad(\M3_Unit|ShiftLeft0~222_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector55~0 .lut_mask = 16'hBA98;
defparam \M3_Unit|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \M3_Unit|Selector55~1 (
// Equation(s):
// \M3_Unit|Selector55~1_combout  = (\M3_Unit|Selector55~0_combout  & (((\M3_Unit|ShiftLeft0~225_combout ) # (!\M3_Unit|mic_data[62]~19_combout )))) # (!\M3_Unit|Selector55~0_combout  & (\M3_Unit|mic_data [23] & (\M3_Unit|mic_data[62]~19_combout )))

	.dataa(\M3_Unit|mic_data [23]),
	.datab(\M3_Unit|Selector55~0_combout ),
	.datac(\M3_Unit|mic_data[62]~19_combout ),
	.datad(\M3_Unit|ShiftLeft0~225_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector55~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector55~1 .lut_mask = 16'hEC2C;
defparam \M3_Unit|Selector55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \M3_Unit|Selector55~2 (
// Equation(s):
// \M3_Unit|Selector55~2_combout  = (\M3_Unit|Selector55~1_combout  & (((!\M3_Unit|shift_counter [6] & !\M3_Unit|shift_counter [7])) # (!\M3_Unit|mic_data[62]~22_combout )))

	.dataa(\M3_Unit|mic_data[62]~22_combout ),
	.datab(\M3_Unit|shift_counter [6]),
	.datac(\M3_Unit|shift_counter [7]),
	.datad(\M3_Unit|Selector55~1_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector55~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector55~2 .lut_mask = 16'h5700;
defparam \M3_Unit|Selector55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N9
dffeas \M3_Unit|mic_data[39] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector55~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [39]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[39] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \M3_Unit|mic_data[55]~28 (
// Equation(s):
// \M3_Unit|mic_data[55]~28_combout  = (\M3_Unit|shift_counter [5]) # (\M3_Unit|shift_counter [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [5]),
	.datad(\M3_Unit|shift_counter [4]),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[55]~28_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[55]~28 .lut_mask = 16'hFFF0;
defparam \M3_Unit|mic_data[55]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \M3_Unit|mic_data[55]~29 (
// Equation(s):
// \M3_Unit|mic_data[55]~29_combout  = (\M3_Unit|shift_counter [5]) # ((!\M3_Unit|shift_counter [4] & \M3_Unit|shift_counter [3]))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [4]),
	.datac(\M3_Unit|shift_counter [5]),
	.datad(\M3_Unit|shift_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[55]~29_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[55]~29 .lut_mask = 16'hF3F0;
defparam \M3_Unit|mic_data[55]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~215 (
// Equation(s):
// \M3_Unit|ShiftLeft0~215_combout  = (\M3_Unit|shift_counter [3] & ((\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~167_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~170_combout ))))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(\M3_Unit|shift_counter [3]),
	.datac(\M3_Unit|ShiftLeft0~170_combout ),
	.datad(\M3_Unit|ShiftLeft0~167_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~215_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~215 .lut_mask = 16'hC840;
defparam \M3_Unit|ShiftLeft0~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~29 (
// Equation(s):
// \M3_Unit|ShiftLeft0~29_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [38]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [40]))

	.dataa(\M3_Unit|mic_data [40]),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [1]),
	.datad(\M3_Unit|mic_data [38]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~29 .lut_mask = 16'hFA0A;
defparam \M3_Unit|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~216 (
// Equation(s):
// \M3_Unit|ShiftLeft0~216_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~81_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~29_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~29_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~216_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~216 .lut_mask = 16'hFC0C;
defparam \M3_Unit|ShiftLeft0~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~217 (
// Equation(s):
// \M3_Unit|ShiftLeft0~217_combout  = (\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~191_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~216_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~191_combout ),
	.datac(\M3_Unit|ShiftLeft0~216_combout ),
	.datad(\M3_Unit|shift_counter [2]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~217_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~217 .lut_mask = 16'hCCF0;
defparam \M3_Unit|ShiftLeft0~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~218 (
// Equation(s):
// \M3_Unit|ShiftLeft0~218_combout  = (\M3_Unit|ShiftLeft0~215_combout ) # ((\M3_Unit|ShiftLeft0~217_combout  & !\M3_Unit|shift_counter [3]))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~215_combout ),
	.datac(\M3_Unit|ShiftLeft0~217_combout ),
	.datad(\M3_Unit|shift_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~218_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~218 .lut_mask = 16'hCCFC;
defparam \M3_Unit|ShiftLeft0~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \M3_Unit|Selector54~0 (
// Equation(s):
// \M3_Unit|Selector54~0_combout  = (\M3_Unit|mic_data[62]~19_combout  & (((\M3_Unit|mic_data [24]) # (\M3_Unit|mic_data[62]~22_combout )))) # (!\M3_Unit|mic_data[62]~19_combout  & (\M3_Unit|ShiftLeft0~218_combout  & ((!\M3_Unit|mic_data[62]~22_combout ))))

	.dataa(\M3_Unit|mic_data[62]~19_combout ),
	.datab(\M3_Unit|ShiftLeft0~218_combout ),
	.datac(\M3_Unit|mic_data [24]),
	.datad(\M3_Unit|mic_data[62]~22_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector54~0 .lut_mask = 16'hAAE4;
defparam \M3_Unit|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \M3_Unit|Selector54~1 (
// Equation(s):
// \M3_Unit|Selector54~1_combout  = (\M3_Unit|Selector54~0_combout  & ((\M3_Unit|ShiftLeft0~220_combout ) # ((!\M3_Unit|mic_data[62]~22_combout )))) # (!\M3_Unit|Selector54~0_combout  & (((\M3_Unit|ShiftLeft0~214_combout  & \M3_Unit|mic_data[62]~22_combout 
// ))))

	.dataa(\M3_Unit|ShiftLeft0~220_combout ),
	.datab(\M3_Unit|ShiftLeft0~214_combout ),
	.datac(\M3_Unit|Selector54~0_combout ),
	.datad(\M3_Unit|mic_data[62]~22_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector54~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector54~1 .lut_mask = 16'hACF0;
defparam \M3_Unit|Selector54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \M3_Unit|Selector54~2 (
// Equation(s):
// \M3_Unit|Selector54~2_combout  = (\M3_Unit|Selector54~1_combout  & (((!\M3_Unit|shift_counter [6] & !\M3_Unit|shift_counter [7])) # (!\M3_Unit|mic_data[62]~22_combout )))

	.dataa(\M3_Unit|shift_counter [6]),
	.datab(\M3_Unit|Selector54~1_combout ),
	.datac(\M3_Unit|shift_counter [7]),
	.datad(\M3_Unit|mic_data[62]~22_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector54~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector54~2 .lut_mask = 16'h04CC;
defparam \M3_Unit|Selector54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N25
dffeas \M3_Unit|mic_data[40] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector54~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [40]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[40] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~31 (
// Equation(s):
// \M3_Unit|ShiftLeft0~31_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~29_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~30_combout ))

	.dataa(\M3_Unit|ShiftLeft0~30_combout ),
	.datab(gnd),
	.datac(\M3_Unit|ShiftLeft0~29_combout ),
	.datad(\M3_Unit|shift_counter [0]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~31 .lut_mask = 16'hF0AA;
defparam \M3_Unit|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~229 (
// Equation(s):
// \M3_Unit|ShiftLeft0~229_combout  = (\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~27_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~31_combout )))

	.dataa(\M3_Unit|ShiftLeft0~27_combout ),
	.datab(\M3_Unit|ShiftLeft0~31_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~229_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~229 .lut_mask = 16'hACAC;
defparam \M3_Unit|ShiftLeft0~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~228 (
// Equation(s):
// \M3_Unit|ShiftLeft0~228_combout  = (\M3_Unit|shift_counter [3] & ((\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~62_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~24_combout )))))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(\M3_Unit|ShiftLeft0~62_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~228_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~228 .lut_mask = 16'hD080;
defparam \M3_Unit|ShiftLeft0~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~230 (
// Equation(s):
// \M3_Unit|ShiftLeft0~230_combout  = (\M3_Unit|ShiftLeft0~228_combout ) # ((\M3_Unit|ShiftLeft0~229_combout  & !\M3_Unit|shift_counter [3]))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~229_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~228_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~230_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~230 .lut_mask = 16'hFF0C;
defparam \M3_Unit|ShiftLeft0~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \M3_Unit|Selector53~0 (
// Equation(s):
// \M3_Unit|Selector53~0_combout  = (\M3_Unit|mic_data[62]~19_combout  & (((\M3_Unit|mic_data[62]~22_combout )))) # (!\M3_Unit|mic_data[62]~19_combout  & ((\M3_Unit|mic_data[62]~22_combout  & (\M3_Unit|ShiftLeft0~227_combout )) # 
// (!\M3_Unit|mic_data[62]~22_combout  & ((\M3_Unit|ShiftLeft0~230_combout )))))

	.dataa(\M3_Unit|ShiftLeft0~227_combout ),
	.datab(\M3_Unit|mic_data[62]~19_combout ),
	.datac(\M3_Unit|mic_data[62]~22_combout ),
	.datad(\M3_Unit|ShiftLeft0~230_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector53~0 .lut_mask = 16'hE3E0;
defparam \M3_Unit|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \M3_Unit|Selector53~1 (
// Equation(s):
// \M3_Unit|Selector53~1_combout  = (\M3_Unit|mic_data[62]~19_combout  & ((\M3_Unit|Selector53~0_combout  & ((\M3_Unit|ShiftLeft0~232_combout ))) # (!\M3_Unit|Selector53~0_combout  & (\M3_Unit|mic_data [25])))) # (!\M3_Unit|mic_data[62]~19_combout  & 
// (((\M3_Unit|Selector53~0_combout ))))

	.dataa(\M3_Unit|mic_data [25]),
	.datab(\M3_Unit|mic_data[62]~19_combout ),
	.datac(\M3_Unit|Selector53~0_combout ),
	.datad(\M3_Unit|ShiftLeft0~232_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector53~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector53~1 .lut_mask = 16'hF838;
defparam \M3_Unit|Selector53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \M3_Unit|Selector53~2 (
// Equation(s):
// \M3_Unit|Selector53~2_combout  = (\M3_Unit|Selector53~1_combout  & (((!\M3_Unit|shift_counter [6] & !\M3_Unit|shift_counter [7])) # (!\M3_Unit|mic_data[62]~22_combout )))

	.dataa(\M3_Unit|shift_counter [6]),
	.datab(\M3_Unit|mic_data[62]~22_combout ),
	.datac(\M3_Unit|Selector53~1_combout ),
	.datad(\M3_Unit|shift_counter [7]),
	.cin(gnd),
	.combout(\M3_Unit|Selector53~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector53~2 .lut_mask = 16'h3070;
defparam \M3_Unit|Selector53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N5
dffeas \M3_Unit|mic_data[41] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector53~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [41]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[41] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~30 (
// Equation(s):
// \M3_Unit|ShiftLeft0~30_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [39])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [41])))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(\M3_Unit|mic_data [39]),
	.datad(\M3_Unit|mic_data [41]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~30 .lut_mask = 16'hF3C0;
defparam \M3_Unit|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~133 (
// Equation(s):
// \M3_Unit|ShiftLeft0~133_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~30_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~84_combout )))

	.dataa(\M3_Unit|ShiftLeft0~30_combout ),
	.datab(gnd),
	.datac(\M3_Unit|ShiftLeft0~84_combout ),
	.datad(\M3_Unit|shift_counter [0]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~133_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~133 .lut_mask = 16'hAAF0;
defparam \M3_Unit|ShiftLeft0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~236 (
// Equation(s):
// \M3_Unit|ShiftLeft0~236_combout  = (\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~131_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~133_combout )))

	.dataa(\M3_Unit|ShiftLeft0~131_combout ),
	.datab(gnd),
	.datac(\M3_Unit|ShiftLeft0~133_combout ),
	.datad(\M3_Unit|shift_counter [2]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~236_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~236 .lut_mask = 16'hAAF0;
defparam \M3_Unit|ShiftLeft0~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~235 (
// Equation(s):
// \M3_Unit|ShiftLeft0~235_combout  = (\M3_Unit|shift_counter [3] & ((\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~148_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~130_combout ))))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(\M3_Unit|shift_counter [3]),
	.datac(\M3_Unit|ShiftLeft0~130_combout ),
	.datad(\M3_Unit|ShiftLeft0~148_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~235_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~235 .lut_mask = 16'hC840;
defparam \M3_Unit|ShiftLeft0~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~237 (
// Equation(s):
// \M3_Unit|ShiftLeft0~237_combout  = (\M3_Unit|ShiftLeft0~235_combout ) # ((\M3_Unit|ShiftLeft0~236_combout  & !\M3_Unit|shift_counter [3]))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~236_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~235_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~237_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~237 .lut_mask = 16'hFF0C;
defparam \M3_Unit|ShiftLeft0~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \M3_Unit|Selector52~0 (
// Equation(s):
// \M3_Unit|Selector52~0_combout  = (\M3_Unit|mic_data[62]~19_combout  & (((\M3_Unit|mic_data [26]) # (\M3_Unit|mic_data[62]~22_combout )))) # (!\M3_Unit|mic_data[62]~19_combout  & (\M3_Unit|ShiftLeft0~237_combout  & ((!\M3_Unit|mic_data[62]~22_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~237_combout ),
	.datab(\M3_Unit|mic_data[62]~19_combout ),
	.datac(\M3_Unit|mic_data [26]),
	.datad(\M3_Unit|mic_data[62]~22_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector52~0 .lut_mask = 16'hCCE2;
defparam \M3_Unit|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \M3_Unit|Selector52~1 (
// Equation(s):
// \M3_Unit|Selector52~1_combout  = (\M3_Unit|mic_data[62]~22_combout  & ((\M3_Unit|Selector52~0_combout  & ((\M3_Unit|ShiftLeft0~239_combout ))) # (!\M3_Unit|Selector52~0_combout  & (\M3_Unit|ShiftLeft0~234_combout )))) # (!\M3_Unit|mic_data[62]~22_combout  
// & (((\M3_Unit|Selector52~0_combout ))))

	.dataa(\M3_Unit|mic_data[62]~22_combout ),
	.datab(\M3_Unit|ShiftLeft0~234_combout ),
	.datac(\M3_Unit|Selector52~0_combout ),
	.datad(\M3_Unit|ShiftLeft0~239_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector52~1 .lut_mask = 16'hF858;
defparam \M3_Unit|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \M3_Unit|Selector52~2 (
// Equation(s):
// \M3_Unit|Selector52~2_combout  = (\M3_Unit|Selector52~1_combout  & (((!\M3_Unit|shift_counter [6] & !\M3_Unit|shift_counter [7])) # (!\M3_Unit|mic_data[62]~22_combout )))

	.dataa(\M3_Unit|shift_counter [6]),
	.datab(\M3_Unit|Selector52~1_combout ),
	.datac(\M3_Unit|mic_data[62]~22_combout ),
	.datad(\M3_Unit|shift_counter [7]),
	.cin(gnd),
	.combout(\M3_Unit|Selector52~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector52~2 .lut_mask = 16'h0C4C;
defparam \M3_Unit|Selector52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N13
dffeas \M3_Unit|mic_data[42] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector52~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [42]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[42] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~84 (
// Equation(s):
// \M3_Unit|ShiftLeft0~84_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [40])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [42])))

	.dataa(\M3_Unit|mic_data [40]),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(gnd),
	.datad(\M3_Unit|mic_data [42]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~84 .lut_mask = 16'hBB88;
defparam \M3_Unit|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~252 (
// Equation(s):
// \M3_Unit|ShiftLeft0~252_combout  = (\M3_Unit|shift_counter [3] & ((\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~113_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~79_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~79_combout ),
	.datab(\M3_Unit|ShiftLeft0~113_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|shift_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~252_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~252 .lut_mask = 16'hCA00;
defparam \M3_Unit|ShiftLeft0~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~253 (
// Equation(s):
// \M3_Unit|ShiftLeft0~253_combout  = (\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~82_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~86_combout ))

	.dataa(\M3_Unit|shift_counter [2]),
	.datab(gnd),
	.datac(\M3_Unit|ShiftLeft0~86_combout ),
	.datad(\M3_Unit|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~253_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~253 .lut_mask = 16'hFA50;
defparam \M3_Unit|ShiftLeft0~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~254 (
// Equation(s):
// \M3_Unit|ShiftLeft0~254_combout  = (\M3_Unit|ShiftLeft0~252_combout ) # ((!\M3_Unit|shift_counter [3] & \M3_Unit|ShiftLeft0~253_combout ))

	.dataa(\M3_Unit|ShiftLeft0~252_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~253_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~254_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~254 .lut_mask = 16'hAFAA;
defparam \M3_Unit|ShiftLeft0~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \M3_Unit|Selector51~0 (
// Equation(s):
// \M3_Unit|Selector51~0_combout  = (\M3_Unit|mic_data[62]~22_combout  & ((\M3_Unit|mic_data[62]~19_combout ) # ((\M3_Unit|ShiftLeft0~251_combout )))) # (!\M3_Unit|mic_data[62]~22_combout  & (!\M3_Unit|mic_data[62]~19_combout  & 
// (\M3_Unit|ShiftLeft0~254_combout )))

	.dataa(\M3_Unit|mic_data[62]~22_combout ),
	.datab(\M3_Unit|mic_data[62]~19_combout ),
	.datac(\M3_Unit|ShiftLeft0~254_combout ),
	.datad(\M3_Unit|ShiftLeft0~251_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector51~0 .lut_mask = 16'hBA98;
defparam \M3_Unit|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \M3_Unit|Selector51~1 (
// Equation(s):
// \M3_Unit|Selector51~1_combout  = (\M3_Unit|mic_data[62]~19_combout  & ((\M3_Unit|Selector51~0_combout  & (\M3_Unit|ShiftLeft0~256_combout )) # (!\M3_Unit|Selector51~0_combout  & ((\M3_Unit|mic_data [27]))))) # (!\M3_Unit|mic_data[62]~19_combout  & 
// (((\M3_Unit|Selector51~0_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~256_combout ),
	.datab(\M3_Unit|mic_data[62]~19_combout ),
	.datac(\M3_Unit|Selector51~0_combout ),
	.datad(\M3_Unit|mic_data [27]),
	.cin(gnd),
	.combout(\M3_Unit|Selector51~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector51~1 .lut_mask = 16'hBCB0;
defparam \M3_Unit|Selector51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \M3_Unit|Selector51~2 (
// Equation(s):
// \M3_Unit|Selector51~2_combout  = (\M3_Unit|Selector51~1_combout  & (((!\M3_Unit|shift_counter [6] & !\M3_Unit|shift_counter [7])) # (!\M3_Unit|mic_data[62]~22_combout )))

	.dataa(\M3_Unit|shift_counter [6]),
	.datab(\M3_Unit|Selector51~1_combout ),
	.datac(\M3_Unit|shift_counter [7]),
	.datad(\M3_Unit|mic_data[62]~22_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector51~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector51~2 .lut_mask = 16'h04CC;
defparam \M3_Unit|Selector51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N7
dffeas \M3_Unit|mic_data[43] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector51~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [43]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[43] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~85 (
// Equation(s):
// \M3_Unit|ShiftLeft0~85_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [41]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [43]))

	.dataa(gnd),
	.datab(\M3_Unit|mic_data [43]),
	.datac(\M3_Unit|shift_counter [1]),
	.datad(\M3_Unit|mic_data [41]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~85 .lut_mask = 16'hFC0C;
defparam \M3_Unit|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~86 (
// Equation(s):
// \M3_Unit|ShiftLeft0~86_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~84_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~85_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~84_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~86 .lut_mask = 16'hCFC0;
defparam \M3_Unit|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~83 (
// Equation(s):
// \M3_Unit|ShiftLeft0~83_combout  = (\M3_Unit|shift_counter [3] & ((\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~79_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~82_combout )))))

	.dataa(\M3_Unit|ShiftLeft0~79_combout ),
	.datab(\M3_Unit|ShiftLeft0~82_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|shift_counter [2]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~83 .lut_mask = 16'hA0C0;
defparam \M3_Unit|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~91 (
// Equation(s):
// \M3_Unit|ShiftLeft0~91_combout  = (\M3_Unit|ShiftLeft0~83_combout ) # ((\M3_Unit|ShiftLeft0~90_combout  & !\M3_Unit|shift_counter [3]))

	.dataa(\M3_Unit|ShiftLeft0~83_combout ),
	.datab(\M3_Unit|ShiftLeft0~90_combout ),
	.datac(gnd),
	.datad(\M3_Unit|shift_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~91 .lut_mask = 16'hAAEE;
defparam \M3_Unit|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \M3_Unit|Selector47~0 (
// Equation(s):
// \M3_Unit|Selector47~0_combout  = (\M3_Unit|mic_data[62]~19_combout  & (((\M3_Unit|mic_data[62]~22_combout )))) # (!\M3_Unit|mic_data[62]~19_combout  & ((\M3_Unit|mic_data[62]~22_combout  & (\M3_Unit|ShiftLeft0~114_combout )) # 
// (!\M3_Unit|mic_data[62]~22_combout  & ((\M3_Unit|ShiftLeft0~91_combout )))))

	.dataa(\M3_Unit|ShiftLeft0~114_combout ),
	.datab(\M3_Unit|mic_data[62]~19_combout ),
	.datac(\M3_Unit|ShiftLeft0~91_combout ),
	.datad(\M3_Unit|mic_data[62]~22_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector47~0 .lut_mask = 16'hEE30;
defparam \M3_Unit|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \M3_Unit|Selector47~1 (
// Equation(s):
// \M3_Unit|Selector47~1_combout  = (\M3_Unit|mic_data[62]~19_combout  & ((\M3_Unit|Selector47~0_combout  & ((\M3_Unit|ShiftLeft0~270_combout ))) # (!\M3_Unit|Selector47~0_combout  & (\M3_Unit|mic_data [31])))) # (!\M3_Unit|mic_data[62]~19_combout  & 
// (((\M3_Unit|Selector47~0_combout ))))

	.dataa(\M3_Unit|mic_data [31]),
	.datab(\M3_Unit|mic_data[62]~19_combout ),
	.datac(\M3_Unit|Selector47~0_combout ),
	.datad(\M3_Unit|ShiftLeft0~270_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector47~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector47~1 .lut_mask = 16'hF838;
defparam \M3_Unit|Selector47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \M3_Unit|Selector47~2 (
// Equation(s):
// \M3_Unit|Selector47~2_combout  = (\M3_Unit|Selector47~1_combout  & (((!\M3_Unit|shift_counter [6] & !\M3_Unit|shift_counter [7])) # (!\M3_Unit|mic_data[62]~22_combout )))

	.dataa(\M3_Unit|shift_counter [6]),
	.datab(\M3_Unit|Selector47~1_combout ),
	.datac(\M3_Unit|shift_counter [7]),
	.datad(\M3_Unit|mic_data[62]~22_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector47~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector47~2 .lut_mask = 16'h04CC;
defparam \M3_Unit|Selector47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N11
dffeas \M3_Unit|mic_data[47] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector47~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [47]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[47] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~33 (
// Equation(s):
// \M3_Unit|ShiftLeft0~33_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [43])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [45])))

	.dataa(\M3_Unit|mic_data [43]),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(gnd),
	.datad(\M3_Unit|mic_data [45]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~33 .lut_mask = 16'hBB88;
defparam \M3_Unit|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~243 (
// Equation(s):
// \M3_Unit|ShiftLeft0~243_combout  = (\M3_Unit|shift_counter [3] & ((\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~170_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~191_combout )))))

	.dataa(\M3_Unit|ShiftLeft0~170_combout ),
	.datab(\M3_Unit|ShiftLeft0~191_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|shift_counter [2]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~243_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~243 .lut_mask = 16'hA0C0;
defparam \M3_Unit|ShiftLeft0~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~244 (
// Equation(s):
// \M3_Unit|ShiftLeft0~244_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~85_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~32_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~85_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~244_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~244 .lut_mask = 16'hCFC0;
defparam \M3_Unit|ShiftLeft0~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~245 (
// Equation(s):
// \M3_Unit|ShiftLeft0~245_combout  = (\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~216_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~244_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [2]),
	.datac(\M3_Unit|ShiftLeft0~216_combout ),
	.datad(\M3_Unit|ShiftLeft0~244_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~245_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~245 .lut_mask = 16'hF3C0;
defparam \M3_Unit|ShiftLeft0~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~246 (
// Equation(s):
// \M3_Unit|ShiftLeft0~246_combout  = (\M3_Unit|ShiftLeft0~243_combout ) # ((!\M3_Unit|shift_counter [3] & \M3_Unit|ShiftLeft0~245_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [3]),
	.datac(\M3_Unit|ShiftLeft0~243_combout ),
	.datad(\M3_Unit|ShiftLeft0~245_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~246_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~246 .lut_mask = 16'hF3F0;
defparam \M3_Unit|ShiftLeft0~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \M3_Unit|Selector50~0 (
// Equation(s):
// \M3_Unit|Selector50~0_combout  = (\M3_Unit|mic_data[62]~19_combout  & ((\M3_Unit|mic_data [28]) # ((\M3_Unit|mic_data[62]~22_combout )))) # (!\M3_Unit|mic_data[62]~19_combout  & (((\M3_Unit|ShiftLeft0~246_combout  & !\M3_Unit|mic_data[62]~22_combout ))))

	.dataa(\M3_Unit|mic_data [28]),
	.datab(\M3_Unit|mic_data[62]~19_combout ),
	.datac(\M3_Unit|ShiftLeft0~246_combout ),
	.datad(\M3_Unit|mic_data[62]~22_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector50~0 .lut_mask = 16'hCCB8;
defparam \M3_Unit|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \M3_Unit|Selector50~1 (
// Equation(s):
// \M3_Unit|Selector50~1_combout  = (\M3_Unit|mic_data[62]~22_combout  & ((\M3_Unit|Selector50~0_combout  & ((\M3_Unit|ShiftLeft0~249_combout ))) # (!\M3_Unit|Selector50~0_combout  & (\M3_Unit|ShiftLeft0~242_combout )))) # (!\M3_Unit|mic_data[62]~22_combout  
// & (\M3_Unit|Selector50~0_combout ))

	.dataa(\M3_Unit|mic_data[62]~22_combout ),
	.datab(\M3_Unit|Selector50~0_combout ),
	.datac(\M3_Unit|ShiftLeft0~242_combout ),
	.datad(\M3_Unit|ShiftLeft0~249_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector50~1 .lut_mask = 16'hEC64;
defparam \M3_Unit|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \M3_Unit|Selector50~2 (
// Equation(s):
// \M3_Unit|Selector50~2_combout  = (\M3_Unit|Selector50~1_combout  & (((!\M3_Unit|shift_counter [6] & !\M3_Unit|shift_counter [7])) # (!\M3_Unit|mic_data[62]~22_combout )))

	.dataa(\M3_Unit|shift_counter [6]),
	.datab(\M3_Unit|mic_data[62]~22_combout ),
	.datac(\M3_Unit|Selector50~1_combout ),
	.datad(\M3_Unit|shift_counter [7]),
	.cin(gnd),
	.combout(\M3_Unit|Selector50~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector50~2 .lut_mask = 16'h3070;
defparam \M3_Unit|Selector50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N7
dffeas \M3_Unit|mic_data[44] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector50~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [44]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[44] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~32 (
// Equation(s):
// \M3_Unit|ShiftLeft0~32_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [42]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [44]))

	.dataa(\M3_Unit|mic_data [44]),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [1]),
	.datad(\M3_Unit|mic_data [42]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~32 .lut_mask = 16'hFA0A;
defparam \M3_Unit|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~34 (
// Equation(s):
// \M3_Unit|ShiftLeft0~34_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~32_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~33_combout ))

	.dataa(\M3_Unit|shift_counter [0]),
	.datab(\M3_Unit|ShiftLeft0~33_combout ),
	.datac(gnd),
	.datad(\M3_Unit|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~34 .lut_mask = 16'hEE44;
defparam \M3_Unit|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~35 (
// Equation(s):
// \M3_Unit|ShiftLeft0~35_combout  = (\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~31_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~34_combout ))

	.dataa(\M3_Unit|ShiftLeft0~34_combout ),
	.datab(\M3_Unit|ShiftLeft0~31_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~35 .lut_mask = 16'hCACA;
defparam \M3_Unit|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~28 (
// Equation(s):
// \M3_Unit|ShiftLeft0~28_combout  = (\M3_Unit|shift_counter [3] & ((\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~24_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~27_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~27_combout ),
	.datab(\M3_Unit|shift_counter [2]),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~28 .lut_mask = 16'hE020;
defparam \M3_Unit|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~36 (
// Equation(s):
// \M3_Unit|ShiftLeft0~36_combout  = (\M3_Unit|ShiftLeft0~28_combout ) # ((!\M3_Unit|shift_counter [3] & \M3_Unit|ShiftLeft0~35_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [3]),
	.datac(\M3_Unit|ShiftLeft0~35_combout ),
	.datad(\M3_Unit|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~36 .lut_mask = 16'hFF30;
defparam \M3_Unit|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \M3_Unit|Selector49~0 (
// Equation(s):
// \M3_Unit|Selector49~0_combout  = (\M3_Unit|mic_data[62]~22_combout  & ((\M3_Unit|mic_data[62]~19_combout ) # ((\M3_Unit|ShiftLeft0~63_combout )))) # (!\M3_Unit|mic_data[62]~22_combout  & (!\M3_Unit|mic_data[62]~19_combout  & 
// (\M3_Unit|ShiftLeft0~36_combout )))

	.dataa(\M3_Unit|mic_data[62]~22_combout ),
	.datab(\M3_Unit|mic_data[62]~19_combout ),
	.datac(\M3_Unit|ShiftLeft0~36_combout ),
	.datad(\M3_Unit|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector49~0 .lut_mask = 16'hBA98;
defparam \M3_Unit|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \M3_Unit|Selector49~1 (
// Equation(s):
// \M3_Unit|Selector49~1_combout  = (\M3_Unit|mic_data[62]~19_combout  & ((\M3_Unit|Selector49~0_combout  & ((\M3_Unit|ShiftLeft0~257_combout ))) # (!\M3_Unit|Selector49~0_combout  & (\M3_Unit|mic_data [29])))) # (!\M3_Unit|mic_data[62]~19_combout  & 
// (((\M3_Unit|Selector49~0_combout ))))

	.dataa(\M3_Unit|mic_data [29]),
	.datab(\M3_Unit|mic_data[62]~19_combout ),
	.datac(\M3_Unit|ShiftLeft0~257_combout ),
	.datad(\M3_Unit|Selector49~0_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector49~1 .lut_mask = 16'hF388;
defparam \M3_Unit|Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \M3_Unit|Selector49~2 (
// Equation(s):
// \M3_Unit|Selector49~2_combout  = (\M3_Unit|Selector49~1_combout  & (((!\M3_Unit|shift_counter [6] & !\M3_Unit|shift_counter [7])) # (!\M3_Unit|mic_data[62]~22_combout )))

	.dataa(\M3_Unit|shift_counter [6]),
	.datab(\M3_Unit|mic_data[62]~22_combout ),
	.datac(\M3_Unit|Selector49~1_combout ),
	.datad(\M3_Unit|shift_counter [7]),
	.cin(gnd),
	.combout(\M3_Unit|Selector49~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector49~2 .lut_mask = 16'h3070;
defparam \M3_Unit|Selector49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N25
dffeas \M3_Unit|mic_data[45] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector49~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [45]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[45] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~88 (
// Equation(s):
// \M3_Unit|ShiftLeft0~88_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [45]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [47]))

	.dataa(\M3_Unit|mic_data [47]),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(gnd),
	.datad(\M3_Unit|mic_data [45]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~88 .lut_mask = 16'hEE22;
defparam \M3_Unit|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~134 (
// Equation(s):
// \M3_Unit|ShiftLeft0~134_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~33_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~87_combout ))

	.dataa(\M3_Unit|ShiftLeft0~87_combout ),
	.datab(\M3_Unit|ShiftLeft0~33_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~134_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~134 .lut_mask = 16'hCACA;
defparam \M3_Unit|ShiftLeft0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~135 (
// Equation(s):
// \M3_Unit|ShiftLeft0~135_combout  = (\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~133_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~134_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~134_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~133_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~135_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~135 .lut_mask = 16'hFC0C;
defparam \M3_Unit|ShiftLeft0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~132 (
// Equation(s):
// \M3_Unit|ShiftLeft0~132_combout  = (\M3_Unit|shift_counter [3] & ((\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~130_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~131_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~131_combout ),
	.datab(\M3_Unit|shift_counter [2]),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(\M3_Unit|ShiftLeft0~130_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~132_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~132 .lut_mask = 16'hE020;
defparam \M3_Unit|ShiftLeft0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~136 (
// Equation(s):
// \M3_Unit|ShiftLeft0~136_combout  = (\M3_Unit|ShiftLeft0~132_combout ) # ((\M3_Unit|ShiftLeft0~135_combout  & !\M3_Unit|shift_counter [3]))

	.dataa(\M3_Unit|ShiftLeft0~135_combout ),
	.datab(\M3_Unit|ShiftLeft0~132_combout ),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~136_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~136 .lut_mask = 16'hCECE;
defparam \M3_Unit|ShiftLeft0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \M3_Unit|Selector48~0 (
// Equation(s):
// \M3_Unit|Selector48~0_combout  = (\M3_Unit|mic_data[62]~19_combout  & (((\M3_Unit|mic_data [30]) # (\M3_Unit|mic_data[62]~22_combout )))) # (!\M3_Unit|mic_data[62]~19_combout  & (\M3_Unit|ShiftLeft0~136_combout  & ((!\M3_Unit|mic_data[62]~22_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~136_combout ),
	.datab(\M3_Unit|mic_data [30]),
	.datac(\M3_Unit|mic_data[62]~19_combout ),
	.datad(\M3_Unit|mic_data[62]~22_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector48~0 .lut_mask = 16'hF0CA;
defparam \M3_Unit|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \M3_Unit|Selector48~1 (
// Equation(s):
// \M3_Unit|Selector48~1_combout  = (\M3_Unit|mic_data[62]~22_combout  & ((\M3_Unit|Selector48~0_combout  & ((\M3_Unit|ShiftLeft0~269_combout ))) # (!\M3_Unit|Selector48~0_combout  & (\M3_Unit|ShiftLeft0~149_combout )))) # (!\M3_Unit|mic_data[62]~22_combout  
// & (((\M3_Unit|Selector48~0_combout ))))

	.dataa(\M3_Unit|mic_data[62]~22_combout ),
	.datab(\M3_Unit|ShiftLeft0~149_combout ),
	.datac(\M3_Unit|Selector48~0_combout ),
	.datad(\M3_Unit|ShiftLeft0~269_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector48~1 .lut_mask = 16'hF858;
defparam \M3_Unit|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \M3_Unit|Selector48~2 (
// Equation(s):
// \M3_Unit|Selector48~2_combout  = (\M3_Unit|Selector48~1_combout  & (((!\M3_Unit|shift_counter [6] & !\M3_Unit|shift_counter [7])) # (!\M3_Unit|mic_data[62]~22_combout )))

	.dataa(\M3_Unit|shift_counter [6]),
	.datab(\M3_Unit|mic_data[62]~22_combout ),
	.datac(\M3_Unit|shift_counter [7]),
	.datad(\M3_Unit|Selector48~1_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector48~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector48~2 .lut_mask = 16'h3700;
defparam \M3_Unit|Selector48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N31
dffeas \M3_Unit|mic_data[46] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector48~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [46]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[46] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~87 (
// Equation(s):
// \M3_Unit|ShiftLeft0~87_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [44]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [46]))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(\M3_Unit|mic_data [46]),
	.datad(\M3_Unit|mic_data [44]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~87 .lut_mask = 16'hFC30;
defparam \M3_Unit|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~89 (
// Equation(s):
// \M3_Unit|ShiftLeft0~89_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~87_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~88_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~88_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~89 .lut_mask = 16'hFC0C;
defparam \M3_Unit|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~90 (
// Equation(s):
// \M3_Unit|ShiftLeft0~90_combout  = (\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~86_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~89_combout )))

	.dataa(\M3_Unit|ShiftLeft0~86_combout ),
	.datab(\M3_Unit|ShiftLeft0~89_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~90 .lut_mask = 16'hACAC;
defparam \M3_Unit|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \M3_Unit|Selector35~0 (
// Equation(s):
// \M3_Unit|Selector35~0_combout  = (!\M3_Unit|M3_state.S_THE_HUB~0_combout  & (!\M3_Unit|shift_counter [7] & !\M3_Unit|shift_counter [6]))

	.dataa(gnd),
	.datab(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datac(\M3_Unit|shift_counter [7]),
	.datad(\M3_Unit|shift_counter [6]),
	.cin(gnd),
	.combout(\M3_Unit|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector35~0 .lut_mask = 16'h0003;
defparam \M3_Unit|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~43 (
// Equation(s):
// \M3_Unit|ShiftLeft0~43_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [46]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [48]))

	.dataa(\M3_Unit|mic_data [48]),
	.datab(gnd),
	.datac(\M3_Unit|mic_data [46]),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~43 .lut_mask = 16'hF0AA;
defparam \M3_Unit|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~264 (
// Equation(s):
// \M3_Unit|ShiftLeft0~264_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~88_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~43_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~88_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(\M3_Unit|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~264_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~264 .lut_mask = 16'hCFC0;
defparam \M3_Unit|ShiftLeft0~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~265 (
// Equation(s):
// \M3_Unit|ShiftLeft0~265_combout  = (\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~244_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~264_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~244_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~264_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~265_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~265 .lut_mask = 16'hCFC0;
defparam \M3_Unit|ShiftLeft0~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \M3_Unit|Selector46~0 (
// Equation(s):
// \M3_Unit|Selector46~0_combout  = (\M3_Unit|mic_data[55]~28_combout  & (((\M3_Unit|mic_data[55]~29_combout ) # (\M3_Unit|ShiftLeft0~172_combout )))) # (!\M3_Unit|mic_data[55]~28_combout  & (\M3_Unit|ShiftLeft0~265_combout  & 
// (!\M3_Unit|mic_data[55]~29_combout )))

	.dataa(\M3_Unit|mic_data[55]~28_combout ),
	.datab(\M3_Unit|ShiftLeft0~265_combout ),
	.datac(\M3_Unit|mic_data[55]~29_combout ),
	.datad(\M3_Unit|ShiftLeft0~172_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector46~0 .lut_mask = 16'hAEA4;
defparam \M3_Unit|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \M3_Unit|Selector46~1 (
// Equation(s):
// \M3_Unit|Selector46~1_combout  = (\M3_Unit|Selector46~0_combout  & (((\M3_Unit|mic_data[16]~15_combout ) # (!\M3_Unit|mic_data[55]~29_combout )))) # (!\M3_Unit|Selector46~0_combout  & (\M3_Unit|ShiftLeft0~217_combout  & (\M3_Unit|mic_data[55]~29_combout 
// )))

	.dataa(\M3_Unit|ShiftLeft0~217_combout ),
	.datab(\M3_Unit|Selector46~0_combout ),
	.datac(\M3_Unit|mic_data[55]~29_combout ),
	.datad(\M3_Unit|mic_data[16]~15_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector46~1 .lut_mask = 16'hEC2C;
defparam \M3_Unit|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \M3_Unit|Selector46~2 (
// Equation(s):
// \M3_Unit|Selector46~2_combout  = (\M3_Unit|mic_data [32] & ((\M3_Unit|M3_state.S_THE_HUB~0_combout ) # ((\M3_Unit|Selector35~0_combout  & \M3_Unit|Selector46~1_combout )))) # (!\M3_Unit|mic_data [32] & (((\M3_Unit|Selector35~0_combout  & 
// \M3_Unit|Selector46~1_combout ))))

	.dataa(\M3_Unit|mic_data [32]),
	.datab(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datac(\M3_Unit|Selector35~0_combout ),
	.datad(\M3_Unit|Selector46~1_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector46~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector46~2 .lut_mask = 16'hF888;
defparam \M3_Unit|Selector46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \M3_Unit|WideOr3~0 (
// Equation(s):
// \M3_Unit|WideOr3~0_combout  = (\M3_Unit|M3_state.state_bit_2~q  & (\M3_Unit|M3_state.state_bit_0~q  & (!\M3_Unit|M3_state.state_bit_3~q  & \M3_Unit|M3_state.state_bit_1~q ))) # (!\M3_Unit|M3_state.state_bit_2~q  & (!\M3_Unit|M3_state.state_bit_0~q  & 
// (\M3_Unit|M3_state.state_bit_3~q  & !\M3_Unit|M3_state.state_bit_1~q )))

	.dataa(\M3_Unit|M3_state.state_bit_2~q ),
	.datab(\M3_Unit|M3_state.state_bit_0~q ),
	.datac(\M3_Unit|M3_state.state_bit_3~q ),
	.datad(\M3_Unit|M3_state.state_bit_1~q ),
	.cin(gnd),
	.combout(\M3_Unit|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|WideOr3~0 .lut_mask = 16'h0810;
defparam \M3_Unit|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N3
dffeas \M3_Unit|mic_data[48] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector46~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [48]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[48] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~45 (
// Equation(s):
// \M3_Unit|ShiftLeft0~45_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~43_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~44_combout ))

	.dataa(\M3_Unit|ShiftLeft0~44_combout ),
	.datab(\M3_Unit|ShiftLeft0~43_combout ),
	.datac(gnd),
	.datad(\M3_Unit|shift_counter [0]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~45 .lut_mask = 16'hCCAA;
defparam \M3_Unit|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~261 (
// Equation(s):
// \M3_Unit|ShiftLeft0~261_combout  = (\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~34_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~45_combout )))

	.dataa(\M3_Unit|ShiftLeft0~34_combout ),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~261_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~261 .lut_mask = 16'hAFA0;
defparam \M3_Unit|ShiftLeft0~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \M3_Unit|Selector45~0 (
// Equation(s):
// \M3_Unit|Selector45~0_combout  = (\M3_Unit|mic_data[55]~29_combout  & (((\M3_Unit|ShiftLeft0~229_combout ) # (\M3_Unit|mic_data[55]~28_combout )))) # (!\M3_Unit|mic_data[55]~29_combout  & (\M3_Unit|ShiftLeft0~261_combout  & 
// ((!\M3_Unit|mic_data[55]~28_combout ))))

	.dataa(\M3_Unit|mic_data[55]~29_combout ),
	.datab(\M3_Unit|ShiftLeft0~261_combout ),
	.datac(\M3_Unit|ShiftLeft0~229_combout ),
	.datad(\M3_Unit|mic_data[55]~28_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector45~0 .lut_mask = 16'hAAE4;
defparam \M3_Unit|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \M3_Unit|Selector45~1 (
// Equation(s):
// \M3_Unit|Selector45~1_combout  = (\M3_Unit|Selector45~0_combout  & (((\M3_Unit|mic_data[17]~14_combout ) # (!\M3_Unit|mic_data[55]~28_combout )))) # (!\M3_Unit|Selector45~0_combout  & (\M3_Unit|ShiftLeft0~180_combout  & (\M3_Unit|mic_data[55]~28_combout 
// )))

	.dataa(\M3_Unit|ShiftLeft0~180_combout ),
	.datab(\M3_Unit|Selector45~0_combout ),
	.datac(\M3_Unit|mic_data[55]~28_combout ),
	.datad(\M3_Unit|mic_data[17]~14_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector45~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector45~1 .lut_mask = 16'hEC2C;
defparam \M3_Unit|Selector45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \M3_Unit|Selector45~2 (
// Equation(s):
// \M3_Unit|Selector45~2_combout  = (\M3_Unit|Selector45~1_combout  & ((\M3_Unit|Selector35~0_combout ) # ((\M3_Unit|mic_data [33] & \M3_Unit|M3_state.S_THE_HUB~0_combout )))) # (!\M3_Unit|Selector45~1_combout  & (\M3_Unit|mic_data [33] & 
// (\M3_Unit|M3_state.S_THE_HUB~0_combout )))

	.dataa(\M3_Unit|Selector45~1_combout ),
	.datab(\M3_Unit|mic_data [33]),
	.datac(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datad(\M3_Unit|Selector35~0_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector45~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector45~2 .lut_mask = 16'hEAC0;
defparam \M3_Unit|Selector45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N31
dffeas \M3_Unit|mic_data[49] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector45~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [49]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[49] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~44 (
// Equation(s):
// \M3_Unit|ShiftLeft0~44_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [47])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [49])))

	.dataa(\M3_Unit|mic_data [47]),
	.datab(gnd),
	.datac(\M3_Unit|mic_data [49]),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~44 .lut_mask = 16'hAAF0;
defparam \M3_Unit|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~141 (
// Equation(s):
// \M3_Unit|ShiftLeft0~141_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~44_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~94_combout )))

	.dataa(\M3_Unit|ShiftLeft0~44_combout ),
	.datab(gnd),
	.datac(\M3_Unit|ShiftLeft0~94_combout ),
	.datad(\M3_Unit|shift_counter [0]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~141_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~141 .lut_mask = 16'hAAF0;
defparam \M3_Unit|ShiftLeft0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~258 (
// Equation(s):
// \M3_Unit|ShiftLeft0~258_combout  = (\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~134_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~141_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~134_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~141_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~258_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~258 .lut_mask = 16'hCFC0;
defparam \M3_Unit|ShiftLeft0~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \M3_Unit|Selector44~0 (
// Equation(s):
// \M3_Unit|Selector44~0_combout  = (\M3_Unit|mic_data[55]~29_combout  & (((\M3_Unit|mic_data[55]~28_combout )))) # (!\M3_Unit|mic_data[55]~29_combout  & ((\M3_Unit|mic_data[55]~28_combout  & ((\M3_Unit|ShiftLeft0~188_combout ))) # 
// (!\M3_Unit|mic_data[55]~28_combout  & (\M3_Unit|ShiftLeft0~258_combout ))))

	.dataa(\M3_Unit|mic_data[55]~29_combout ),
	.datab(\M3_Unit|ShiftLeft0~258_combout ),
	.datac(\M3_Unit|mic_data[55]~28_combout ),
	.datad(\M3_Unit|ShiftLeft0~188_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector44~0 .lut_mask = 16'hF4A4;
defparam \M3_Unit|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \M3_Unit|Selector44~1 (
// Equation(s):
// \M3_Unit|Selector44~1_combout  = (\M3_Unit|mic_data[55]~29_combout  & ((\M3_Unit|Selector44~0_combout  & ((\M3_Unit|mic_data[18]~13_combout ))) # (!\M3_Unit|Selector44~0_combout  & (\M3_Unit|ShiftLeft0~236_combout )))) # (!\M3_Unit|mic_data[55]~29_combout 
//  & (\M3_Unit|Selector44~0_combout ))

	.dataa(\M3_Unit|mic_data[55]~29_combout ),
	.datab(\M3_Unit|Selector44~0_combout ),
	.datac(\M3_Unit|ShiftLeft0~236_combout ),
	.datad(\M3_Unit|mic_data[18]~13_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector44~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector44~1 .lut_mask = 16'hEC64;
defparam \M3_Unit|Selector44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \M3_Unit|Selector44~2 (
// Equation(s):
// \M3_Unit|Selector44~2_combout  = (\M3_Unit|mic_data [34] & ((\M3_Unit|M3_state.S_THE_HUB~0_combout ) # ((\M3_Unit|Selector35~0_combout  & \M3_Unit|Selector44~1_combout )))) # (!\M3_Unit|mic_data [34] & (((\M3_Unit|Selector35~0_combout  & 
// \M3_Unit|Selector44~1_combout ))))

	.dataa(\M3_Unit|mic_data [34]),
	.datab(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datac(\M3_Unit|Selector35~0_combout ),
	.datad(\M3_Unit|Selector44~1_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector44~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector44~2 .lut_mask = 16'hF888;
defparam \M3_Unit|Selector44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N5
dffeas \M3_Unit|mic_data[50] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector44~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [50]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[50] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~94 (
// Equation(s):
// \M3_Unit|ShiftLeft0~94_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [48])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [50])))

	.dataa(\M3_Unit|shift_counter [1]),
	.datab(\M3_Unit|mic_data [48]),
	.datac(\M3_Unit|mic_data [50]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~94 .lut_mask = 16'hD8D8;
defparam \M3_Unit|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~259 (
// Equation(s):
// \M3_Unit|ShiftLeft0~259_combout  = (\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~89_combout ))) # (!\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~96_combout ))

	.dataa(\M3_Unit|ShiftLeft0~96_combout ),
	.datab(\M3_Unit|ShiftLeft0~89_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~259_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~259 .lut_mask = 16'hCACA;
defparam \M3_Unit|ShiftLeft0~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \M3_Unit|Selector43~0 (
// Equation(s):
// \M3_Unit|Selector43~0_combout  = (\M3_Unit|mic_data[55]~28_combout  & (((\M3_Unit|mic_data[55]~29_combout )))) # (!\M3_Unit|mic_data[55]~28_combout  & ((\M3_Unit|mic_data[55]~29_combout  & ((\M3_Unit|ShiftLeft0~253_combout ))) # 
// (!\M3_Unit|mic_data[55]~29_combout  & (\M3_Unit|ShiftLeft0~259_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~259_combout ),
	.datab(\M3_Unit|mic_data[55]~28_combout ),
	.datac(\M3_Unit|mic_data[55]~29_combout ),
	.datad(\M3_Unit|ShiftLeft0~253_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector43~0 .lut_mask = 16'hF2C2;
defparam \M3_Unit|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \M3_Unit|Selector43~1 (
// Equation(s):
// \M3_Unit|Selector43~1_combout  = (\M3_Unit|mic_data[55]~28_combout  & ((\M3_Unit|Selector43~0_combout  & (\M3_Unit|mic_data[19]~12_combout )) # (!\M3_Unit|Selector43~0_combout  & ((\M3_Unit|ShiftLeft0~202_combout ))))) # (!\M3_Unit|mic_data[55]~28_combout 
//  & (((\M3_Unit|Selector43~0_combout ))))

	.dataa(\M3_Unit|mic_data[55]~28_combout ),
	.datab(\M3_Unit|mic_data[19]~12_combout ),
	.datac(\M3_Unit|Selector43~0_combout ),
	.datad(\M3_Unit|ShiftLeft0~202_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector43~1 .lut_mask = 16'hDAD0;
defparam \M3_Unit|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \M3_Unit|Selector43~2 (
// Equation(s):
// \M3_Unit|Selector43~2_combout  = (\M3_Unit|mic_data [35] & ((\M3_Unit|M3_state.S_THE_HUB~0_combout ) # ((\M3_Unit|Selector35~0_combout  & \M3_Unit|Selector43~1_combout )))) # (!\M3_Unit|mic_data [35] & (\M3_Unit|Selector35~0_combout  & 
// ((\M3_Unit|Selector43~1_combout ))))

	.dataa(\M3_Unit|mic_data [35]),
	.datab(\M3_Unit|Selector35~0_combout ),
	.datac(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datad(\M3_Unit|Selector43~1_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector43~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector43~2 .lut_mask = 16'hECA0;
defparam \M3_Unit|Selector43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N1
dffeas \M3_Unit|mic_data[51] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector43~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [51]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[51] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~95 (
// Equation(s):
// \M3_Unit|ShiftLeft0~95_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [49]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [51]))

	.dataa(\M3_Unit|mic_data [51]),
	.datab(gnd),
	.datac(\M3_Unit|mic_data [49]),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~95 .lut_mask = 16'hF0AA;
defparam \M3_Unit|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~96 (
// Equation(s):
// \M3_Unit|ShiftLeft0~96_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~94_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~95_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~94_combout ),
	.datac(\M3_Unit|ShiftLeft0~95_combout ),
	.datad(\M3_Unit|shift_counter [0]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~96 .lut_mask = 16'hCCF0;
defparam \M3_Unit|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~263 (
// Equation(s):
// \M3_Unit|ShiftLeft0~263_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~95_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~46_combout )))

	.dataa(\M3_Unit|ShiftLeft0~95_combout ),
	.datab(\M3_Unit|shift_counter [0]),
	.datac(\M3_Unit|ShiftLeft0~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~263_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~263 .lut_mask = 16'hB8B8;
defparam \M3_Unit|ShiftLeft0~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~267 (
// Equation(s):
// \M3_Unit|ShiftLeft0~267_combout  = (\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~264_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~263_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~264_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~263_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~267_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~267 .lut_mask = 16'hCFC0;
defparam \M3_Unit|ShiftLeft0~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \M3_Unit|Selector42~0 (
// Equation(s):
// \M3_Unit|Selector42~0_combout  = (\M3_Unit|mic_data[55]~29_combout  & (((\M3_Unit|mic_data[55]~28_combout )))) # (!\M3_Unit|mic_data[55]~29_combout  & ((\M3_Unit|mic_data[55]~28_combout  & ((\M3_Unit|ShiftLeft0~193_combout ))) # 
// (!\M3_Unit|mic_data[55]~28_combout  & (\M3_Unit|ShiftLeft0~267_combout ))))

	.dataa(\M3_Unit|mic_data[55]~29_combout ),
	.datab(\M3_Unit|ShiftLeft0~267_combout ),
	.datac(\M3_Unit|ShiftLeft0~193_combout ),
	.datad(\M3_Unit|mic_data[55]~28_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector42~0 .lut_mask = 16'hFA44;
defparam \M3_Unit|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \M3_Unit|Selector42~1 (
// Equation(s):
// \M3_Unit|Selector42~1_combout  = (\M3_Unit|Selector42~0_combout  & (((\M3_Unit|mic_data[20]~11_combout ) # (!\M3_Unit|mic_data[55]~29_combout )))) # (!\M3_Unit|Selector42~0_combout  & (\M3_Unit|ShiftLeft0~245_combout  & ((\M3_Unit|mic_data[55]~29_combout 
// ))))

	.dataa(\M3_Unit|ShiftLeft0~245_combout ),
	.datab(\M3_Unit|Selector42~0_combout ),
	.datac(\M3_Unit|mic_data[20]~11_combout ),
	.datad(\M3_Unit|mic_data[55]~29_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector42~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector42~1 .lut_mask = 16'hE2CC;
defparam \M3_Unit|Selector42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \M3_Unit|Selector42~2 (
// Equation(s):
// \M3_Unit|Selector42~2_combout  = (\M3_Unit|mic_data [36] & ((\M3_Unit|M3_state.S_THE_HUB~0_combout ) # ((\M3_Unit|Selector35~0_combout  & \M3_Unit|Selector42~1_combout )))) # (!\M3_Unit|mic_data [36] & (((\M3_Unit|Selector35~0_combout  & 
// \M3_Unit|Selector42~1_combout ))))

	.dataa(\M3_Unit|mic_data [36]),
	.datab(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datac(\M3_Unit|Selector35~0_combout ),
	.datad(\M3_Unit|Selector42~1_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector42~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector42~2 .lut_mask = 16'hF888;
defparam \M3_Unit|Selector42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N7
dffeas \M3_Unit|mic_data[52] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector42~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [52]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[52] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~46 (
// Equation(s):
// \M3_Unit|ShiftLeft0~46_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [50])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [52])))

	.dataa(\M3_Unit|mic_data [50]),
	.datab(gnd),
	.datac(\M3_Unit|mic_data [52]),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~46 .lut_mask = 16'hAAF0;
defparam \M3_Unit|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~48 (
// Equation(s):
// \M3_Unit|ShiftLeft0~48_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~46_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~47_combout )))

	.dataa(\M3_Unit|ShiftLeft0~46_combout ),
	.datab(gnd),
	.datac(\M3_Unit|ShiftLeft0~47_combout ),
	.datad(\M3_Unit|shift_counter [0]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~48 .lut_mask = 16'hAAF0;
defparam \M3_Unit|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~49 (
// Equation(s):
// \M3_Unit|ShiftLeft0~49_combout  = (\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~45_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~48_combout )))

	.dataa(\M3_Unit|ShiftLeft0~45_combout ),
	.datab(gnd),
	.datac(\M3_Unit|ShiftLeft0~48_combout ),
	.datad(\M3_Unit|shift_counter [2]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~49 .lut_mask = 16'hAAF0;
defparam \M3_Unit|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \M3_Unit|Selector41~0 (
// Equation(s):
// \M3_Unit|Selector41~0_combout  = (\M3_Unit|mic_data[55]~29_combout  & ((\M3_Unit|mic_data[55]~28_combout ) # ((\M3_Unit|ShiftLeft0~35_combout )))) # (!\M3_Unit|mic_data[55]~29_combout  & (!\M3_Unit|mic_data[55]~28_combout  & 
// ((\M3_Unit|ShiftLeft0~49_combout ))))

	.dataa(\M3_Unit|mic_data[55]~29_combout ),
	.datab(\M3_Unit|mic_data[55]~28_combout ),
	.datac(\M3_Unit|ShiftLeft0~35_combout ),
	.datad(\M3_Unit|ShiftLeft0~49_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector41~0 .lut_mask = 16'hB9A8;
defparam \M3_Unit|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \M3_Unit|Selector41~1 (
// Equation(s):
// \M3_Unit|Selector41~1_combout  = (\M3_Unit|mic_data[55]~28_combout  & ((\M3_Unit|Selector41~0_combout  & ((\M3_Unit|mic_data[21]~10_combout ))) # (!\M3_Unit|Selector41~0_combout  & (\M3_Unit|ShiftLeft0~207_combout )))) # (!\M3_Unit|mic_data[55]~28_combout 
//  & (\M3_Unit|Selector41~0_combout ))

	.dataa(\M3_Unit|mic_data[55]~28_combout ),
	.datab(\M3_Unit|Selector41~0_combout ),
	.datac(\M3_Unit|ShiftLeft0~207_combout ),
	.datad(\M3_Unit|mic_data[21]~10_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector41~1 .lut_mask = 16'hEC64;
defparam \M3_Unit|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \M3_Unit|Selector41~2 (
// Equation(s):
// \M3_Unit|Selector41~2_combout  = (\M3_Unit|mic_data [37] & ((\M3_Unit|M3_state.S_THE_HUB~0_combout ) # ((\M3_Unit|Selector41~1_combout  & \M3_Unit|Selector35~0_combout )))) # (!\M3_Unit|mic_data [37] & (((\M3_Unit|Selector41~1_combout  & 
// \M3_Unit|Selector35~0_combout ))))

	.dataa(\M3_Unit|mic_data [37]),
	.datab(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datac(\M3_Unit|Selector41~1_combout ),
	.datad(\M3_Unit|Selector35~0_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector41~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector41~2 .lut_mask = 16'hF888;
defparam \M3_Unit|Selector41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N27
dffeas \M3_Unit|mic_data[53] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector41~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [53]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[53] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~47 (
// Equation(s):
// \M3_Unit|ShiftLeft0~47_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [51])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [53])))

	.dataa(\M3_Unit|mic_data [51]),
	.datab(gnd),
	.datac(\M3_Unit|mic_data [53]),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~47 .lut_mask = 16'hAAF0;
defparam \M3_Unit|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~142 (
// Equation(s):
// \M3_Unit|ShiftLeft0~142_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~47_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~97_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~47_combout ),
	.datac(\M3_Unit|ShiftLeft0~97_combout ),
	.datad(\M3_Unit|shift_counter [0]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~142_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~142 .lut_mask = 16'hCCF0;
defparam \M3_Unit|ShiftLeft0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~143 (
// Equation(s):
// \M3_Unit|ShiftLeft0~143_combout  = (\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~141_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~142_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~141_combout ),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|ShiftLeft0~142_combout ),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~143_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~143 .lut_mask = 16'hCFC0;
defparam \M3_Unit|ShiftLeft0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \M3_Unit|Selector40~0 (
// Equation(s):
// \M3_Unit|Selector40~0_combout  = (\M3_Unit|mic_data[55]~28_combout  & (((\M3_Unit|mic_data[55]~29_combout ) # (\M3_Unit|ShiftLeft0~211_combout )))) # (!\M3_Unit|mic_data[55]~28_combout  & (\M3_Unit|ShiftLeft0~143_combout  & 
// (!\M3_Unit|mic_data[55]~29_combout )))

	.dataa(\M3_Unit|mic_data[55]~28_combout ),
	.datab(\M3_Unit|ShiftLeft0~143_combout ),
	.datac(\M3_Unit|mic_data[55]~29_combout ),
	.datad(\M3_Unit|ShiftLeft0~211_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector40~0 .lut_mask = 16'hAEA4;
defparam \M3_Unit|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \M3_Unit|Selector40~1 (
// Equation(s):
// \M3_Unit|Selector40~1_combout  = (\M3_Unit|Selector40~0_combout  & ((\M3_Unit|mic_data[22]~9_combout ) # ((!\M3_Unit|mic_data[55]~29_combout )))) # (!\M3_Unit|Selector40~0_combout  & (((\M3_Unit|mic_data[55]~29_combout  & \M3_Unit|ShiftLeft0~135_combout 
// ))))

	.dataa(\M3_Unit|mic_data[22]~9_combout ),
	.datab(\M3_Unit|Selector40~0_combout ),
	.datac(\M3_Unit|mic_data[55]~29_combout ),
	.datad(\M3_Unit|ShiftLeft0~135_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector40~1 .lut_mask = 16'hBC8C;
defparam \M3_Unit|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \M3_Unit|Selector40~2 (
// Equation(s):
// \M3_Unit|Selector40~2_combout  = (\M3_Unit|Selector40~1_combout  & ((\M3_Unit|Selector35~0_combout ) # ((\M3_Unit|M3_state.S_THE_HUB~0_combout  & \M3_Unit|mic_data [38])))) # (!\M3_Unit|Selector40~1_combout  & (\M3_Unit|M3_state.S_THE_HUB~0_combout  & 
// ((\M3_Unit|mic_data [38]))))

	.dataa(\M3_Unit|Selector40~1_combout ),
	.datab(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datac(\M3_Unit|Selector35~0_combout ),
	.datad(\M3_Unit|mic_data [38]),
	.cin(gnd),
	.combout(\M3_Unit|Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector40~2 .lut_mask = 16'hECA0;
defparam \M3_Unit|Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N21
dffeas \M3_Unit|mic_data[54] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector40~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [54]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[54] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~97 (
// Equation(s):
// \M3_Unit|ShiftLeft0~97_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [52]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [54]))

	.dataa(gnd),
	.datab(\M3_Unit|mic_data [54]),
	.datac(\M3_Unit|shift_counter [1]),
	.datad(\M3_Unit|mic_data [52]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~97 .lut_mask = 16'hFC0C;
defparam \M3_Unit|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~99 (
// Equation(s):
// \M3_Unit|ShiftLeft0~99_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~97_combout ))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~98_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~98_combout ),
	.datac(\M3_Unit|ShiftLeft0~97_combout ),
	.datad(\M3_Unit|shift_counter [0]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~99 .lut_mask = 16'hF0CC;
defparam \M3_Unit|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~100 (
// Equation(s):
// \M3_Unit|ShiftLeft0~100_combout  = (\M3_Unit|shift_counter [2] & (\M3_Unit|ShiftLeft0~96_combout )) # (!\M3_Unit|shift_counter [2] & ((\M3_Unit|ShiftLeft0~99_combout )))

	.dataa(\M3_Unit|ShiftLeft0~96_combout ),
	.datab(\M3_Unit|shift_counter [2]),
	.datac(\M3_Unit|ShiftLeft0~99_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~100 .lut_mask = 16'hB8B8;
defparam \M3_Unit|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \M3_Unit|Selector39~0 (
// Equation(s):
// \M3_Unit|Selector39~0_combout  = (\M3_Unit|mic_data[55]~28_combout  & (\M3_Unit|mic_data[55]~29_combout )) # (!\M3_Unit|mic_data[55]~28_combout  & ((\M3_Unit|mic_data[55]~29_combout  & (\M3_Unit|ShiftLeft0~90_combout )) # 
// (!\M3_Unit|mic_data[55]~29_combout  & ((\M3_Unit|ShiftLeft0~100_combout )))))

	.dataa(\M3_Unit|mic_data[55]~28_combout ),
	.datab(\M3_Unit|mic_data[55]~29_combout ),
	.datac(\M3_Unit|ShiftLeft0~90_combout ),
	.datad(\M3_Unit|ShiftLeft0~100_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector39~0 .lut_mask = 16'hD9C8;
defparam \M3_Unit|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \M3_Unit|Selector39~1 (
// Equation(s):
// \M3_Unit|Selector39~1_combout  = (\M3_Unit|mic_data[55]~28_combout  & ((\M3_Unit|Selector39~0_combout  & ((\M3_Unit|mic_data[23]~8_combout ))) # (!\M3_Unit|Selector39~0_combout  & (\M3_Unit|ShiftLeft0~224_combout )))) # (!\M3_Unit|mic_data[55]~28_combout  
// & (\M3_Unit|Selector39~0_combout ))

	.dataa(\M3_Unit|mic_data[55]~28_combout ),
	.datab(\M3_Unit|Selector39~0_combout ),
	.datac(\M3_Unit|ShiftLeft0~224_combout ),
	.datad(\M3_Unit|mic_data[23]~8_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector39~1 .lut_mask = 16'hEC64;
defparam \M3_Unit|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \M3_Unit|Selector39~2 (
// Equation(s):
// \M3_Unit|Selector39~2_combout  = (\M3_Unit|mic_data [39] & ((\M3_Unit|M3_state.S_THE_HUB~0_combout ) # ((\M3_Unit|Selector39~1_combout  & \M3_Unit|Selector35~0_combout )))) # (!\M3_Unit|mic_data [39] & (\M3_Unit|Selector39~1_combout  & 
// ((\M3_Unit|Selector35~0_combout ))))

	.dataa(\M3_Unit|mic_data [39]),
	.datab(\M3_Unit|Selector39~1_combout ),
	.datac(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datad(\M3_Unit|Selector35~0_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector39~2 .lut_mask = 16'hECA0;
defparam \M3_Unit|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N21
dffeas \M3_Unit|mic_data[55] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector39~2_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [55]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[55] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~98 (
// Equation(s):
// \M3_Unit|ShiftLeft0~98_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [53]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [55]))

	.dataa(\M3_Unit|mic_data [55]),
	.datab(gnd),
	.datac(\M3_Unit|mic_data [53]),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~98 .lut_mask = 16'hF0AA;
defparam \M3_Unit|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \M3_Unit|mic_data[59]~27 (
// Equation(s):
// \M3_Unit|mic_data[59]~27_combout  = (\M3_Unit|shift_counter [4]) # ((\M3_Unit|shift_counter [2] & !\M3_Unit|shift_counter [3]))

	.dataa(\M3_Unit|shift_counter [4]),
	.datab(\M3_Unit|shift_counter [2]),
	.datac(\M3_Unit|shift_counter [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[59]~27_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[59]~27 .lut_mask = 16'hAEAE;
defparam \M3_Unit|mic_data[59]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \M3_Unit|Selector38~0 (
// Equation(s):
// \M3_Unit|Selector38~0_combout  = (\M3_Unit|ShiftLeft0~194_combout  & (((\M3_Unit|ShiftLeft0~265_combout ) # (\M3_Unit|mic_data[59]~27_combout )))) # (!\M3_Unit|ShiftLeft0~194_combout  & (\M3_Unit|ShiftLeft0~266_combout  & 
// ((!\M3_Unit|mic_data[59]~27_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~266_combout ),
	.datab(\M3_Unit|ShiftLeft0~194_combout ),
	.datac(\M3_Unit|ShiftLeft0~265_combout ),
	.datad(\M3_Unit|mic_data[59]~27_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector38~0 .lut_mask = 16'hCCE2;
defparam \M3_Unit|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \M3_Unit|Selector38~1 (
// Equation(s):
// \M3_Unit|Selector38~1_combout  = (\M3_Unit|Selector38~0_combout  & (((\M3_Unit|ShiftLeft0~218_combout )) # (!\M3_Unit|mic_data[59]~27_combout ))) # (!\M3_Unit|Selector38~0_combout  & (\M3_Unit|mic_data[59]~27_combout  & ((\M3_Unit|ShiftLeft0~263_combout 
// ))))

	.dataa(\M3_Unit|Selector38~0_combout ),
	.datab(\M3_Unit|mic_data[59]~27_combout ),
	.datac(\M3_Unit|ShiftLeft0~218_combout ),
	.datad(\M3_Unit|ShiftLeft0~263_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector38~1 .lut_mask = 16'hE6A2;
defparam \M3_Unit|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \M3_Unit|Selector38~2 (
// Equation(s):
// \M3_Unit|Selector38~2_combout  = (\M3_Unit|Selector35~0_combout  & ((\M3_Unit|shift_counter [5] & ((\M3_Unit|mic_data[24]~7_combout ))) # (!\M3_Unit|shift_counter [5] & (\M3_Unit|Selector38~1_combout ))))

	.dataa(\M3_Unit|Selector38~1_combout ),
	.datab(\M3_Unit|Selector35~0_combout ),
	.datac(\M3_Unit|shift_counter [5]),
	.datad(\M3_Unit|mic_data[24]~7_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector38~2 .lut_mask = 16'hC808;
defparam \M3_Unit|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \M3_Unit|Selector38~3 (
// Equation(s):
// \M3_Unit|Selector38~3_combout  = (\M3_Unit|Selector38~2_combout ) # ((\M3_Unit|M3_state.S_THE_HUB~0_combout  & \M3_Unit|mic_data [40]))

	.dataa(\M3_Unit|Selector38~2_combout ),
	.datab(gnd),
	.datac(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datad(\M3_Unit|mic_data [40]),
	.cin(gnd),
	.combout(\M3_Unit|Selector38~3_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector38~3 .lut_mask = 16'hFAAA;
defparam \M3_Unit|Selector38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N15
dffeas \M3_Unit|mic_data[56] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector38~3_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [56]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[56] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~39 (
// Equation(s):
// \M3_Unit|ShiftLeft0~39_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [54]))) # (!\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [56]))

	.dataa(gnd),
	.datab(\M3_Unit|mic_data [56]),
	.datac(\M3_Unit|mic_data [54]),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~39 .lut_mask = 16'hF0CC;
defparam \M3_Unit|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~266 (
// Equation(s):
// \M3_Unit|ShiftLeft0~266_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|ShiftLeft0~98_combout )) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|ShiftLeft0~39_combout )))

	.dataa(\M3_Unit|ShiftLeft0~98_combout ),
	.datab(\M3_Unit|ShiftLeft0~39_combout ),
	.datac(gnd),
	.datad(\M3_Unit|shift_counter [0]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~266_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~266 .lut_mask = 16'hAACC;
defparam \M3_Unit|ShiftLeft0~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~38 (
// Equation(s):
// \M3_Unit|ShiftLeft0~38_combout  = (!\M3_Unit|shift_counter [0] & ((\M3_Unit|shift_counter [1] & (\M3_Unit|mic_data [55])) # (!\M3_Unit|shift_counter [1] & ((\M3_Unit|mic_data [57])))))

	.dataa(\M3_Unit|shift_counter [0]),
	.datab(\M3_Unit|mic_data [55]),
	.datac(\M3_Unit|mic_data [57]),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~38 .lut_mask = 16'h4450;
defparam \M3_Unit|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~40 (
// Equation(s):
// \M3_Unit|ShiftLeft0~40_combout  = (\M3_Unit|ShiftLeft0~38_combout ) # ((\M3_Unit|ShiftLeft0~39_combout  & \M3_Unit|shift_counter [0]))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~39_combout ),
	.datac(\M3_Unit|ShiftLeft0~38_combout ),
	.datad(\M3_Unit|shift_counter [0]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~40 .lut_mask = 16'hFCF0;
defparam \M3_Unit|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
cycloneive_lcell_comb \M3_Unit|Selector37~0 (
// Equation(s):
// \M3_Unit|Selector37~0_combout  = (\M3_Unit|ShiftLeft0~194_combout  & (((\M3_Unit|ShiftLeft0~261_combout ) # (\M3_Unit|mic_data[59]~27_combout )))) # (!\M3_Unit|ShiftLeft0~194_combout  & (\M3_Unit|ShiftLeft0~40_combout  & 
// ((!\M3_Unit|mic_data[59]~27_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~194_combout ),
	.datab(\M3_Unit|ShiftLeft0~40_combout ),
	.datac(\M3_Unit|ShiftLeft0~261_combout ),
	.datad(\M3_Unit|mic_data[59]~27_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector37~0 .lut_mask = 16'hAAE4;
defparam \M3_Unit|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \M3_Unit|Selector37~1 (
// Equation(s):
// \M3_Unit|Selector37~1_combout  = (\M3_Unit|mic_data[59]~27_combout  & ((\M3_Unit|Selector37~0_combout  & ((\M3_Unit|ShiftLeft0~230_combout ))) # (!\M3_Unit|Selector37~0_combout  & (\M3_Unit|ShiftLeft0~48_combout )))) # (!\M3_Unit|mic_data[59]~27_combout  
// & (((\M3_Unit|Selector37~0_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~48_combout ),
	.datab(\M3_Unit|mic_data[59]~27_combout ),
	.datac(\M3_Unit|Selector37~0_combout ),
	.datad(\M3_Unit|ShiftLeft0~230_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector37~1 .lut_mask = 16'hF838;
defparam \M3_Unit|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \M3_Unit|Selector37~2 (
// Equation(s):
// \M3_Unit|Selector37~2_combout  = (\M3_Unit|Selector35~0_combout  & ((\M3_Unit|shift_counter [5] & ((\M3_Unit|mic_data[25]~6_combout ))) # (!\M3_Unit|shift_counter [5] & (\M3_Unit|Selector37~1_combout ))))

	.dataa(\M3_Unit|Selector37~1_combout ),
	.datab(\M3_Unit|shift_counter [5]),
	.datac(\M3_Unit|Selector35~0_combout ),
	.datad(\M3_Unit|mic_data[25]~6_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector37~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector37~2 .lut_mask = 16'hE020;
defparam \M3_Unit|Selector37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \M3_Unit|Selector37~3 (
// Equation(s):
// \M3_Unit|Selector37~3_combout  = (\M3_Unit|Selector37~2_combout ) # ((\M3_Unit|M3_state.S_THE_HUB~0_combout  & \M3_Unit|mic_data [41]))

	.dataa(\M3_Unit|Selector37~2_combout ),
	.datab(gnd),
	.datac(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datad(\M3_Unit|mic_data [41]),
	.cin(gnd),
	.combout(\M3_Unit|Selector37~3_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector37~3 .lut_mask = 16'hFAAA;
defparam \M3_Unit|Selector37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N27
dffeas \M3_Unit|mic_data[57] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector37~3_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [57]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[57] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N26
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~92 (
// Equation(s):
// \M3_Unit|ShiftLeft0~92_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|shift_counter [0] & ((\M3_Unit|mic_data [56]))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|mic_data [57]))))

	.dataa(\M3_Unit|mic_data [57]),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(\M3_Unit|mic_data [56]),
	.datad(\M3_Unit|shift_counter [0]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~92 .lut_mask = 16'hC088;
defparam \M3_Unit|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N2
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~139 (
// Equation(s):
// \M3_Unit|ShiftLeft0~139_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|mic_data [57])) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|mic_data [58])))

	.dataa(\M3_Unit|mic_data [57]),
	.datab(\M3_Unit|mic_data [58]),
	.datac(gnd),
	.datad(\M3_Unit|shift_counter [0]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~139_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~139 .lut_mask = 16'hAACC;
defparam \M3_Unit|ShiftLeft0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N24
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~138 (
// Equation(s):
// \M3_Unit|ShiftLeft0~138_combout  = (\M3_Unit|shift_counter [1] & ((\M3_Unit|shift_counter [0] & (\M3_Unit|mic_data [55])) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|mic_data [56])))))

	.dataa(\M3_Unit|shift_counter [0]),
	.datab(\M3_Unit|mic_data [55]),
	.datac(\M3_Unit|mic_data [56]),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~138_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~138 .lut_mask = 16'hD800;
defparam \M3_Unit|ShiftLeft0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N12
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~140 (
// Equation(s):
// \M3_Unit|ShiftLeft0~140_combout  = (\M3_Unit|ShiftLeft0~138_combout ) # ((\M3_Unit|ShiftLeft0~139_combout  & !\M3_Unit|shift_counter [1]))

	.dataa(gnd),
	.datab(\M3_Unit|ShiftLeft0~139_combout ),
	.datac(\M3_Unit|ShiftLeft0~138_combout ),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~140_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~140 .lut_mask = 16'hF0FC;
defparam \M3_Unit|ShiftLeft0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneive_lcell_comb \M3_Unit|Selector36~0 (
// Equation(s):
// \M3_Unit|Selector36~0_combout  = (\M3_Unit|ShiftLeft0~194_combout  & ((\M3_Unit|ShiftLeft0~258_combout ) # ((\M3_Unit|mic_data[59]~27_combout )))) # (!\M3_Unit|ShiftLeft0~194_combout  & (((\M3_Unit|ShiftLeft0~140_combout  & 
// !\M3_Unit|mic_data[59]~27_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~194_combout ),
	.datab(\M3_Unit|ShiftLeft0~258_combout ),
	.datac(\M3_Unit|ShiftLeft0~140_combout ),
	.datad(\M3_Unit|mic_data[59]~27_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector36~0 .lut_mask = 16'hAAD8;
defparam \M3_Unit|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \M3_Unit|Selector36~1 (
// Equation(s):
// \M3_Unit|Selector36~1_combout  = (\M3_Unit|Selector36~0_combout  & (((\M3_Unit|ShiftLeft0~237_combout ) # (!\M3_Unit|mic_data[59]~27_combout )))) # (!\M3_Unit|Selector36~0_combout  & (\M3_Unit|ShiftLeft0~142_combout  & ((\M3_Unit|mic_data[59]~27_combout 
// ))))

	.dataa(\M3_Unit|ShiftLeft0~142_combout ),
	.datab(\M3_Unit|Selector36~0_combout ),
	.datac(\M3_Unit|ShiftLeft0~237_combout ),
	.datad(\M3_Unit|mic_data[59]~27_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector36~1 .lut_mask = 16'hE2CC;
defparam \M3_Unit|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \M3_Unit|Selector36~2 (
// Equation(s):
// \M3_Unit|Selector36~2_combout  = (\M3_Unit|Selector35~0_combout  & ((\M3_Unit|shift_counter [5] & ((\M3_Unit|mic_data[26]~5_combout ))) # (!\M3_Unit|shift_counter [5] & (\M3_Unit|Selector36~1_combout ))))

	.dataa(\M3_Unit|Selector36~1_combout ),
	.datab(\M3_Unit|Selector35~0_combout ),
	.datac(\M3_Unit|shift_counter [5]),
	.datad(\M3_Unit|mic_data[26]~5_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector36~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector36~2 .lut_mask = 16'hC808;
defparam \M3_Unit|Selector36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \M3_Unit|Selector36~3 (
// Equation(s):
// \M3_Unit|Selector36~3_combout  = (\M3_Unit|Selector36~2_combout ) # ((\M3_Unit|M3_state.S_THE_HUB~0_combout  & \M3_Unit|mic_data [42]))

	.dataa(gnd),
	.datab(\M3_Unit|Selector36~2_combout ),
	.datac(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datad(\M3_Unit|mic_data [42]),
	.cin(gnd),
	.combout(\M3_Unit|Selector36~3_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector36~3 .lut_mask = 16'hFCCC;
defparam \M3_Unit|Selector36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N25
dffeas \M3_Unit|mic_data[58] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector36~3_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [58]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[58] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~37 (
// Equation(s):
// \M3_Unit|ShiftLeft0~37_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|mic_data [58]))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|mic_data [59]))

	.dataa(\M3_Unit|mic_data [59]),
	.datab(\M3_Unit|mic_data [58]),
	.datac(gnd),
	.datad(\M3_Unit|shift_counter [0]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~37 .lut_mask = 16'hCCAA;
defparam \M3_Unit|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~93 (
// Equation(s):
// \M3_Unit|ShiftLeft0~93_combout  = (\M3_Unit|ShiftLeft0~92_combout ) # ((\M3_Unit|ShiftLeft0~37_combout  & !\M3_Unit|shift_counter [1]))

	.dataa(\M3_Unit|ShiftLeft0~92_combout ),
	.datab(gnd),
	.datac(\M3_Unit|ShiftLeft0~37_combout ),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~93 .lut_mask = 16'hAAFA;
defparam \M3_Unit|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N28
cycloneive_lcell_comb \M3_Unit|Selector35~1 (
// Equation(s):
// \M3_Unit|Selector35~1_combout  = (\M3_Unit|mic_data[59]~27_combout  & (((\M3_Unit|ShiftLeft0~194_combout )))) # (!\M3_Unit|mic_data[59]~27_combout  & ((\M3_Unit|ShiftLeft0~194_combout  & ((\M3_Unit|ShiftLeft0~259_combout ))) # 
// (!\M3_Unit|ShiftLeft0~194_combout  & (\M3_Unit|ShiftLeft0~93_combout ))))

	.dataa(\M3_Unit|mic_data[59]~27_combout ),
	.datab(\M3_Unit|ShiftLeft0~93_combout ),
	.datac(\M3_Unit|ShiftLeft0~194_combout ),
	.datad(\M3_Unit|ShiftLeft0~259_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector35~1 .lut_mask = 16'hF4A4;
defparam \M3_Unit|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \M3_Unit|Selector35~2 (
// Equation(s):
// \M3_Unit|Selector35~2_combout  = (\M3_Unit|Selector35~1_combout  & ((\M3_Unit|ShiftLeft0~254_combout ) # ((!\M3_Unit|mic_data[59]~27_combout )))) # (!\M3_Unit|Selector35~1_combout  & (((\M3_Unit|mic_data[59]~27_combout  & \M3_Unit|ShiftLeft0~99_combout 
// ))))

	.dataa(\M3_Unit|Selector35~1_combout ),
	.datab(\M3_Unit|ShiftLeft0~254_combout ),
	.datac(\M3_Unit|mic_data[59]~27_combout ),
	.datad(\M3_Unit|ShiftLeft0~99_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector35~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector35~2 .lut_mask = 16'hDA8A;
defparam \M3_Unit|Selector35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \M3_Unit|Selector35~3 (
// Equation(s):
// \M3_Unit|Selector35~3_combout  = (\M3_Unit|Selector35~0_combout  & ((\M3_Unit|shift_counter [5] & ((\M3_Unit|mic_data[27]~4_combout ))) # (!\M3_Unit|shift_counter [5] & (\M3_Unit|Selector35~2_combout ))))

	.dataa(\M3_Unit|Selector35~2_combout ),
	.datab(\M3_Unit|Selector35~0_combout ),
	.datac(\M3_Unit|shift_counter [5]),
	.datad(\M3_Unit|mic_data[27]~4_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector35~3_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector35~3 .lut_mask = 16'hC808;
defparam \M3_Unit|Selector35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \M3_Unit|Selector35~4 (
// Equation(s):
// \M3_Unit|Selector35~4_combout  = (\M3_Unit|Selector35~3_combout ) # ((\M3_Unit|M3_state.S_THE_HUB~0_combout  & \M3_Unit|mic_data [43]))

	.dataa(gnd),
	.datab(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datac(\M3_Unit|Selector35~3_combout ),
	.datad(\M3_Unit|mic_data [43]),
	.cin(gnd),
	.combout(\M3_Unit|Selector35~4_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector35~4 .lut_mask = 16'hFCF0;
defparam \M3_Unit|Selector35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N21
dffeas \M3_Unit|mic_data[59] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector35~4_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [59]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[59] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N30
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~137 (
// Equation(s):
// \M3_Unit|ShiftLeft0~137_combout  = (\M3_Unit|shift_counter [0] & (\M3_Unit|mic_data [59])) # (!\M3_Unit|shift_counter [0] & ((\M3_Unit|mic_data [60])))

	.dataa(\M3_Unit|mic_data [59]),
	.datab(gnd),
	.datac(\M3_Unit|mic_data [60]),
	.datad(\M3_Unit|shift_counter [0]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~137_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~137 .lut_mask = 16'hAAF0;
defparam \M3_Unit|ShiftLeft0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N14
cycloneive_lcell_comb \M3_Unit|Selector34~0 (
// Equation(s):
// \M3_Unit|Selector34~0_combout  = (\M3_Unit|mic_data[62]~18_combout  & (((\M3_Unit|ShiftLeft0~139_combout ) # (!\M3_Unit|ShiftLeft0~41_combout )))) # (!\M3_Unit|mic_data[62]~18_combout  & (\M3_Unit|ShiftLeft0~137_combout  & ((\M3_Unit|ShiftLeft0~41_combout 
// ))))

	.dataa(\M3_Unit|ShiftLeft0~137_combout ),
	.datab(\M3_Unit|ShiftLeft0~139_combout ),
	.datac(\M3_Unit|mic_data[62]~18_combout ),
	.datad(\M3_Unit|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector34~0 .lut_mask = 16'hCAF0;
defparam \M3_Unit|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \M3_Unit|Selector34~1 (
// Equation(s):
// \M3_Unit|Selector34~1_combout  = (\M3_Unit|ShiftLeft0~41_combout  & (((\M3_Unit|Selector34~0_combout )))) # (!\M3_Unit|ShiftLeft0~41_combout  & ((\M3_Unit|Selector34~0_combout  & ((\M3_Unit|ShiftLeft0~267_combout ))) # (!\M3_Unit|Selector34~0_combout  & 
// (\M3_Unit|ShiftLeft0~266_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~266_combout ),
	.datab(\M3_Unit|ShiftLeft0~267_combout ),
	.datac(\M3_Unit|ShiftLeft0~41_combout ),
	.datad(\M3_Unit|Selector34~0_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector34~1 .lut_mask = 16'hFC0A;
defparam \M3_Unit|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \M3_Unit|mic_data[62]~23 (
// Equation(s):
// \M3_Unit|mic_data[62]~23_combout  = (\M3_Unit|mic_data[62]~19_combout  & (((!\M3_Unit|shift_counter [6] & !\M3_Unit|shift_counter [7])) # (!\M3_Unit|mic_data[62]~22_combout )))

	.dataa(\M3_Unit|shift_counter [6]),
	.datab(\M3_Unit|mic_data[62]~19_combout ),
	.datac(\M3_Unit|shift_counter [7]),
	.datad(\M3_Unit|mic_data[62]~22_combout ),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[62]~23_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[62]~23 .lut_mask = 16'h04CC;
defparam \M3_Unit|mic_data[62]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \M3_Unit|Selector34~2 (
// Equation(s):
// \M3_Unit|Selector34~2_combout  = (\M3_Unit|mic_data[62]~22_combout  & (\M3_Unit|mic_data[28]~3_combout  & (\M3_Unit|mic_data[62]~23_combout ))) # (!\M3_Unit|mic_data[62]~22_combout  & (((\M3_Unit|mic_data [44]) # (!\M3_Unit|mic_data[62]~23_combout ))))

	.dataa(\M3_Unit|mic_data[28]~3_combout ),
	.datab(\M3_Unit|mic_data[62]~22_combout ),
	.datac(\M3_Unit|mic_data[62]~23_combout ),
	.datad(\M3_Unit|mic_data [44]),
	.cin(gnd),
	.combout(\M3_Unit|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector34~2 .lut_mask = 16'hB383;
defparam \M3_Unit|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \M3_Unit|Selector34 (
// Equation(s):
// \M3_Unit|Selector34~combout  = (\M3_Unit|Selector34~2_combout  & ((\M3_Unit|Selector34~1_combout ) # ((\M3_Unit|mic_data[62]~19_combout )))) # (!\M3_Unit|Selector34~2_combout  & (((\M3_Unit|ShiftLeft0~246_combout  & !\M3_Unit|mic_data[62]~19_combout ))))

	.dataa(\M3_Unit|Selector34~1_combout ),
	.datab(\M3_Unit|Selector34~2_combout ),
	.datac(\M3_Unit|ShiftLeft0~246_combout ),
	.datad(\M3_Unit|mic_data[62]~19_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector34~combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector34 .lut_mask = 16'hCCB8;
defparam \M3_Unit|Selector34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N9
dffeas \M3_Unit|mic_data[60] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector34~combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [60]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[60] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N4
cycloneive_lcell_comb \M3_Unit|ShiftLeft0~42 (
// Equation(s):
// \M3_Unit|ShiftLeft0~42_combout  = (\M3_Unit|shift_counter [0] & ((\M3_Unit|mic_data [60]))) # (!\M3_Unit|shift_counter [0] & (\M3_Unit|mic_data [61]))

	.dataa(\M3_Unit|mic_data [61]),
	.datab(gnd),
	.datac(\M3_Unit|mic_data [60]),
	.datad(\M3_Unit|shift_counter [0]),
	.cin(gnd),
	.combout(\M3_Unit|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|ShiftLeft0~42 .lut_mask = 16'hF0AA;
defparam \M3_Unit|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \M3_Unit|Selector32~2 (
// Equation(s):
// \M3_Unit|Selector32~2_combout  = (\M3_Unit|mic_data[62]~23_combout  & ((\M3_Unit|mic_data[62]~22_combout  & ((\M3_Unit|mic_data[30]~1_combout ))) # (!\M3_Unit|mic_data[62]~22_combout  & (\M3_Unit|mic_data [46])))) # (!\M3_Unit|mic_data[62]~23_combout  & 
// (!\M3_Unit|mic_data[62]~22_combout ))

	.dataa(\M3_Unit|mic_data[62]~23_combout ),
	.datab(\M3_Unit|mic_data[62]~22_combout ),
	.datac(\M3_Unit|mic_data [46]),
	.datad(\M3_Unit|mic_data[30]~1_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector32~2 .lut_mask = 16'hB931;
defparam \M3_Unit|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneive_lcell_comb \M3_Unit|Selector32~0 (
// Equation(s):
// \M3_Unit|Selector32~0_combout  = (\M3_Unit|ShiftLeft0~41_combout  & (\M3_Unit|mic_data [61] & (!\M3_Unit|mic_data[62]~18_combout ))) # (!\M3_Unit|ShiftLeft0~41_combout  & (((\M3_Unit|mic_data[62]~18_combout ) # (\M3_Unit|ShiftLeft0~140_combout ))))

	.dataa(\M3_Unit|mic_data [61]),
	.datab(\M3_Unit|ShiftLeft0~41_combout ),
	.datac(\M3_Unit|mic_data[62]~18_combout ),
	.datad(\M3_Unit|ShiftLeft0~140_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector32~0 .lut_mask = 16'h3B38;
defparam \M3_Unit|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneive_lcell_comb \M3_Unit|Selector32~1 (
// Equation(s):
// \M3_Unit|Selector32~1_combout  = (\M3_Unit|mic_data[62]~18_combout  & ((\M3_Unit|Selector32~0_combout  & ((\M3_Unit|ShiftLeft0~143_combout ))) # (!\M3_Unit|Selector32~0_combout  & (\M3_Unit|ShiftLeft0~137_combout )))) # (!\M3_Unit|mic_data[62]~18_combout  
// & (((\M3_Unit|Selector32~0_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~137_combout ),
	.datab(\M3_Unit|ShiftLeft0~143_combout ),
	.datac(\M3_Unit|mic_data[62]~18_combout ),
	.datad(\M3_Unit|Selector32~0_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector32~1 .lut_mask = 16'hCFA0;
defparam \M3_Unit|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \M3_Unit|Selector32 (
// Equation(s):
// \M3_Unit|Selector32~combout  = (\M3_Unit|Selector32~2_combout  & ((\M3_Unit|mic_data[62]~19_combout ) # ((\M3_Unit|Selector32~1_combout )))) # (!\M3_Unit|Selector32~2_combout  & (!\M3_Unit|mic_data[62]~19_combout  & ((\M3_Unit|ShiftLeft0~136_combout ))))

	.dataa(\M3_Unit|Selector32~2_combout ),
	.datab(\M3_Unit|mic_data[62]~19_combout ),
	.datac(\M3_Unit|Selector32~1_combout ),
	.datad(\M3_Unit|ShiftLeft0~136_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector32~combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector32 .lut_mask = 16'hB9A8;
defparam \M3_Unit|Selector32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \M3_Unit|mic_data[62]~24 (
// Equation(s):
// \M3_Unit|mic_data[62]~24_combout  = (\M3_Unit|M3_state.state_bit_2~q  & (\M3_Unit|M3_state.state_bit_0~q  & (!\M3_Unit|M3_state.state_bit_3~q  & \M3_Unit|M3_state.state_bit_1~q )))

	.dataa(\M3_Unit|M3_state.state_bit_2~q ),
	.datab(\M3_Unit|M3_state.state_bit_0~q ),
	.datac(\M3_Unit|M3_state.state_bit_3~q ),
	.datad(\M3_Unit|M3_state.state_bit_1~q ),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[62]~24_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[62]~24 .lut_mask = 16'h0800;
defparam \M3_Unit|mic_data[62]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \M3_Unit|mic_data[62]~25 (
// Equation(s):
// \M3_Unit|mic_data[62]~25_combout  = (\M3_Unit|shift_counter [0]) # (((\M3_Unit|shift_counter [1]) # (!\M3_Unit|mic_data[62]~21_combout )) # (!\M3_Unit|ShiftLeft0~129_combout ))

	.dataa(\M3_Unit|shift_counter [0]),
	.datab(\M3_Unit|ShiftLeft0~129_combout ),
	.datac(\M3_Unit|mic_data[62]~21_combout ),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[62]~25_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[62]~25 .lut_mask = 16'hFFBF;
defparam \M3_Unit|mic_data[62]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \M3_Unit|mic_data[62]~26 (
// Equation(s):
// \M3_Unit|mic_data[62]~26_combout  = (\M3_Unit|mic_data[62]~24_combout ) # ((!\M3_Unit|M3_state.S_THE_HUB~0_combout  & \M3_Unit|mic_data[62]~25_combout ))

	.dataa(gnd),
	.datab(\M3_Unit|mic_data[62]~24_combout ),
	.datac(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datad(\M3_Unit|mic_data[62]~25_combout ),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[62]~26_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[62]~26 .lut_mask = 16'hCFCC;
defparam \M3_Unit|mic_data[62]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N11
dffeas \M3_Unit|mic_data[62] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector32~combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|mic_data[62]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [62]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[62] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \M3_Unit|Selector31~0 (
// Equation(s):
// \M3_Unit|Selector31~0_combout  = (\M3_Unit|mic_data[62]~18_combout  & (((!\M3_Unit|ShiftLeft0~41_combout )))) # (!\M3_Unit|mic_data[62]~18_combout  & ((\M3_Unit|ShiftLeft0~41_combout  & (\M3_Unit|mic_data [62])) # (!\M3_Unit|ShiftLeft0~41_combout  & 
// ((\M3_Unit|ShiftLeft0~93_combout )))))

	.dataa(\M3_Unit|mic_data [62]),
	.datab(\M3_Unit|mic_data[62]~18_combout ),
	.datac(\M3_Unit|ShiftLeft0~41_combout ),
	.datad(\M3_Unit|ShiftLeft0~93_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector31~0 .lut_mask = 16'h2F2C;
defparam \M3_Unit|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \M3_Unit|Selector31~1 (
// Equation(s):
// \M3_Unit|Selector31~1_combout  = (\M3_Unit|mic_data[62]~18_combout  & ((\M3_Unit|Selector31~0_combout  & ((\M3_Unit|ShiftLeft0~100_combout ))) # (!\M3_Unit|Selector31~0_combout  & (\M3_Unit|ShiftLeft0~42_combout )))) # (!\M3_Unit|mic_data[62]~18_combout  
// & (((\M3_Unit|Selector31~0_combout ))))

	.dataa(\M3_Unit|ShiftLeft0~42_combout ),
	.datab(\M3_Unit|mic_data[62]~18_combout ),
	.datac(\M3_Unit|Selector31~0_combout ),
	.datad(\M3_Unit|ShiftLeft0~100_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector31~1 .lut_mask = 16'hF838;
defparam \M3_Unit|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \M3_Unit|Selector31~2 (
// Equation(s):
// \M3_Unit|Selector31~2_combout  = (\M3_Unit|mic_data[62]~23_combout  & ((\M3_Unit|mic_data[62]~22_combout  & ((\M3_Unit|mic_data[31]~0_combout ))) # (!\M3_Unit|mic_data[62]~22_combout  & (\M3_Unit|mic_data [47])))) # (!\M3_Unit|mic_data[62]~23_combout  & 
// (((!\M3_Unit|mic_data[62]~22_combout ))))

	.dataa(\M3_Unit|mic_data [47]),
	.datab(\M3_Unit|mic_data[31]~0_combout ),
	.datac(\M3_Unit|mic_data[62]~23_combout ),
	.datad(\M3_Unit|mic_data[62]~22_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector31~2 .lut_mask = 16'hC0AF;
defparam \M3_Unit|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \M3_Unit|Selector31 (
// Equation(s):
// \M3_Unit|Selector31~combout  = (\M3_Unit|mic_data[62]~19_combout  & (((\M3_Unit|Selector31~2_combout )))) # (!\M3_Unit|mic_data[62]~19_combout  & ((\M3_Unit|Selector31~2_combout  & (\M3_Unit|Selector31~1_combout )) # (!\M3_Unit|Selector31~2_combout  & 
// ((\M3_Unit|ShiftLeft0~91_combout )))))

	.dataa(\M3_Unit|Selector31~1_combout ),
	.datab(\M3_Unit|ShiftLeft0~91_combout ),
	.datac(\M3_Unit|mic_data[62]~19_combout ),
	.datad(\M3_Unit|Selector31~2_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector31~combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector31 .lut_mask = 16'hFA0C;
defparam \M3_Unit|Selector31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \M3_Unit|mic_data[63] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|Selector31~combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|mic_data[62]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [63]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[63] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \M3_Unit|M3_state.state_bit_2~0 (
// Equation(s):
// \M3_Unit|M3_state.state_bit_2~0_combout  = (\M3_Unit|M3_state.state_bit_0~q  & (\M3_Unit|M3_state.state_bit_1~q  & (!\M3_Unit|M3_state.state_bit_3~q ))) # (!\M3_Unit|M3_state.state_bit_0~q  & (!\M3_Unit|M3_state.state_bit_1~q  & 
// (\M3_Unit|M3_state.state_bit_3~q  & \M3_Unit|mic_data [63])))

	.dataa(\M3_Unit|M3_state.state_bit_0~q ),
	.datab(\M3_Unit|M3_state.state_bit_1~q ),
	.datac(\M3_Unit|M3_state.state_bit_3~q ),
	.datad(\M3_Unit|mic_data [63]),
	.cin(gnd),
	.combout(\M3_Unit|M3_state.state_bit_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|M3_state.state_bit_2~0 .lut_mask = 16'h1808;
defparam \M3_Unit|M3_state.state_bit_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \M3_Unit|M3_state.state_bit_2~1 (
// Equation(s):
// \M3_Unit|M3_state.state_bit_2~1_combout  = (\M3_Unit|M3_state.state_bit_2~0_combout  & ((\M3_Unit|M3_state.state_bit_2~q  $ (!\SWITCH_I[17]~input_o )))) # (!\M3_Unit|M3_state.state_bit_2~0_combout  & (\M3_Unit|M3_state.state_bit_2~q  & 
// ((\SWITCH_I[17]~input_o ) # (!\M3_Unit|M3_state.state_bit_3~q ))))

	.dataa(\M3_Unit|M3_state.state_bit_2~0_combout ),
	.datab(\M3_Unit|M3_state.state_bit_3~q ),
	.datac(\M3_Unit|M3_state.state_bit_2~q ),
	.datad(\SWITCH_I[17]~input_o ),
	.cin(gnd),
	.combout(\M3_Unit|M3_state.state_bit_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|M3_state.state_bit_2~1 .lut_mask = 16'hF01A;
defparam \M3_Unit|M3_state.state_bit_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N7
dffeas \M3_Unit|M3_state.state_bit_2 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|M3_state.state_bit_2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|M3_state.state_bit_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|M3_state.state_bit_2 .is_wysiwyg = "true";
defparam \M3_Unit|M3_state.state_bit_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \M3_Unit|M3_state.state_bit_1~0 (
// Equation(s):
// \M3_Unit|M3_state.state_bit_1~0_combout  = (\M3_Unit|M3_state.state_bit_3~q  & ((\M3_Unit|M3_state.state_bit_2~q ) # ((\M3_Unit|M3_state.state_bit_1~q ) # (\M3_Unit|mic_data [62]))))

	.dataa(\M3_Unit|M3_state.state_bit_2~q ),
	.datab(\M3_Unit|M3_state.state_bit_1~q ),
	.datac(\M3_Unit|mic_data [62]),
	.datad(\M3_Unit|M3_state.state_bit_3~q ),
	.cin(gnd),
	.combout(\M3_Unit|M3_state.state_bit_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|M3_state.state_bit_1~0 .lut_mask = 16'hFE00;
defparam \M3_Unit|M3_state.state_bit_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \M3_Unit|M3_state.state_bit_1~1 (
// Equation(s):
// \M3_Unit|M3_state.state_bit_1~1_combout  = (\SWITCH_I[17]~input_o  & (((\M3_Unit|M3_state.state_bit_1~q )))) # (!\SWITCH_I[17]~input_o  & ((\M3_Unit|M3_state.state_bit_1~0_combout ) # (\M3_Unit|M3_state.state_bit_1~q  $ (\M3_Unit|M3_state.state_bit_0~q 
// ))))

	.dataa(\SWITCH_I[17]~input_o ),
	.datab(\M3_Unit|M3_state.state_bit_1~0_combout ),
	.datac(\M3_Unit|M3_state.state_bit_1~q ),
	.datad(\M3_Unit|M3_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\M3_Unit|M3_state.state_bit_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|M3_state.state_bit_1~1 .lut_mask = 16'hE5F4;
defparam \M3_Unit|M3_state.state_bit_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N29
dffeas \M3_Unit|M3_state.state_bit_1 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|M3_state.state_bit_1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|M3_state.state_bit_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|M3_state.state_bit_1 .is_wysiwyg = "true";
defparam \M3_Unit|M3_state.state_bit_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \M3_Unit|M3_state.S_THE_HUB~0 (
// Equation(s):
// \M3_Unit|M3_state.S_THE_HUB~0_combout  = (\M3_Unit|M3_state.state_bit_1~q ) # ((\M3_Unit|M3_state.state_bit_0~q ) # ((\M3_Unit|M3_state.state_bit_2~q ) # (!\M3_Unit|M3_state.state_bit_3~q )))

	.dataa(\M3_Unit|M3_state.state_bit_1~q ),
	.datab(\M3_Unit|M3_state.state_bit_0~q ),
	.datac(\M3_Unit|M3_state.state_bit_2~q ),
	.datad(\M3_Unit|M3_state.state_bit_3~q ),
	.cin(gnd),
	.combout(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|M3_state.S_THE_HUB~0 .lut_mask = 16'hFEFF;
defparam \M3_Unit|M3_state.S_THE_HUB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \M3_Unit|Selector102~0 (
// Equation(s):
// \M3_Unit|Selector102~0_combout  = (\M3_Unit|M3_state.S_THE_HUB~0_combout  & \M3_Unit|shift_counter [0])

	.dataa(gnd),
	.datab(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datac(\M3_Unit|shift_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|Selector102~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector102~0 .lut_mask = 16'hC0C0;
defparam \M3_Unit|Selector102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N5
dffeas \M3_Unit|shift_counter[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|shift_counter[0]~8_combout ),
	.asdata(\M3_Unit|Selector102~0_combout ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\M3_Unit|M3_state.S_00X~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|shift_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|shift_counter[0] .is_wysiwyg = "true";
defparam \M3_Unit|shift_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \M3_Unit|shift_counter[1]~10 (
// Equation(s):
// \M3_Unit|shift_counter[1]~10_combout  = (\M3_Unit|shift_counter [1] & (\M3_Unit|shift_counter[0]~9  & VCC)) # (!\M3_Unit|shift_counter [1] & (!\M3_Unit|shift_counter[0]~9 ))
// \M3_Unit|shift_counter[1]~11  = CARRY((!\M3_Unit|shift_counter [1] & !\M3_Unit|shift_counter[0]~9 ))

	.dataa(\M3_Unit|shift_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|shift_counter[0]~9 ),
	.combout(\M3_Unit|shift_counter[1]~10_combout ),
	.cout(\M3_Unit|shift_counter[1]~11 ));
// synopsys translate_off
defparam \M3_Unit|shift_counter[1]~10 .lut_mask = 16'hA505;
defparam \M3_Unit|shift_counter[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \M3_Unit|Selector101~0 (
// Equation(s):
// \M3_Unit|Selector101~0_combout  = (\M3_Unit|M3_state.S_THE_HUB~0_combout  & \M3_Unit|shift_counter [1])

	.dataa(gnd),
	.datab(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datac(gnd),
	.datad(\M3_Unit|shift_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector101~0 .lut_mask = 16'hCC00;
defparam \M3_Unit|Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N7
dffeas \M3_Unit|shift_counter[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|shift_counter[1]~10_combout ),
	.asdata(\M3_Unit|Selector101~0_combout ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\M3_Unit|M3_state.S_00X~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|shift_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|shift_counter[1] .is_wysiwyg = "true";
defparam \M3_Unit|shift_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \M3_Unit|shift_counter[2]~12 (
// Equation(s):
// \M3_Unit|shift_counter[2]~12_combout  = (\M3_Unit|shift_counter [2] & (\M3_Unit|shift_counter[1]~11  $ (GND))) # (!\M3_Unit|shift_counter [2] & (!\M3_Unit|shift_counter[1]~11  & VCC))
// \M3_Unit|shift_counter[2]~13  = CARRY((\M3_Unit|shift_counter [2] & !\M3_Unit|shift_counter[1]~11 ))

	.dataa(gnd),
	.datab(\M3_Unit|shift_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|shift_counter[1]~11 ),
	.combout(\M3_Unit|shift_counter[2]~12_combout ),
	.cout(\M3_Unit|shift_counter[2]~13 ));
// synopsys translate_off
defparam \M3_Unit|shift_counter[2]~12 .lut_mask = 16'hC30C;
defparam \M3_Unit|shift_counter[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \M3_Unit|Selector100~0 (
// Equation(s):
// \M3_Unit|Selector100~0_combout  = (\M3_Unit|shift_counter [2] & \M3_Unit|M3_state.S_THE_HUB~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector100~0 .lut_mask = 16'hF000;
defparam \M3_Unit|Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N9
dffeas \M3_Unit|shift_counter[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|shift_counter[2]~12_combout ),
	.asdata(\M3_Unit|Selector100~0_combout ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\M3_Unit|M3_state.S_00X~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|shift_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|shift_counter[2] .is_wysiwyg = "true";
defparam \M3_Unit|shift_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \M3_Unit|Selector99~0 (
// Equation(s):
// \M3_Unit|Selector99~0_combout  = (\M3_Unit|M3_state.S_THE_HUB~0_combout  & \M3_Unit|shift_counter [3])

	.dataa(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\M3_Unit|shift_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector99~0 .lut_mask = 16'hAA00;
defparam \M3_Unit|Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N11
dffeas \M3_Unit|shift_counter[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|shift_counter[3]~14_combout ),
	.asdata(\M3_Unit|Selector99~0_combout ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\M3_Unit|M3_state.S_00X~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|shift_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|shift_counter[3] .is_wysiwyg = "true";
defparam \M3_Unit|shift_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \M3_Unit|mic_data[62]~18 (
// Equation(s):
// \M3_Unit|mic_data[62]~18_combout  = (\M3_Unit|shift_counter [3]) # ((\M3_Unit|shift_counter [1] & !\M3_Unit|shift_counter [2]))

	.dataa(\M3_Unit|shift_counter [3]),
	.datab(\M3_Unit|shift_counter [1]),
	.datac(\M3_Unit|shift_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M3_Unit|mic_data[62]~18_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|mic_data[62]~18 .lut_mask = 16'hAEAE;
defparam \M3_Unit|mic_data[62]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N22
cycloneive_lcell_comb \M3_Unit|Selector33~0 (
// Equation(s):
// \M3_Unit|Selector33~0_combout  = (\M3_Unit|mic_data[62]~18_combout  & (((!\M3_Unit|ShiftLeft0~41_combout )))) # (!\M3_Unit|mic_data[62]~18_combout  & ((\M3_Unit|ShiftLeft0~41_combout  & ((\M3_Unit|ShiftLeft0~42_combout ))) # 
// (!\M3_Unit|ShiftLeft0~41_combout  & (\M3_Unit|ShiftLeft0~40_combout ))))

	.dataa(\M3_Unit|mic_data[62]~18_combout ),
	.datab(\M3_Unit|ShiftLeft0~40_combout ),
	.datac(\M3_Unit|ShiftLeft0~42_combout ),
	.datad(\M3_Unit|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector33~0 .lut_mask = 16'h50EE;
defparam \M3_Unit|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N16
cycloneive_lcell_comb \M3_Unit|Selector33~1 (
// Equation(s):
// \M3_Unit|Selector33~1_combout  = (\M3_Unit|Selector33~0_combout  & (((\M3_Unit|ShiftLeft0~49_combout ) # (!\M3_Unit|mic_data[62]~18_combout )))) # (!\M3_Unit|Selector33~0_combout  & (\M3_Unit|ShiftLeft0~37_combout  & (\M3_Unit|mic_data[62]~18_combout )))

	.dataa(\M3_Unit|Selector33~0_combout ),
	.datab(\M3_Unit|ShiftLeft0~37_combout ),
	.datac(\M3_Unit|mic_data[62]~18_combout ),
	.datad(\M3_Unit|ShiftLeft0~49_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector33~1 .lut_mask = 16'hEA4A;
defparam \M3_Unit|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \M3_Unit|Selector33~2 (
// Equation(s):
// \M3_Unit|Selector33~2_combout  = (\M3_Unit|mic_data[62]~23_combout  & ((\M3_Unit|mic_data[62]~22_combout  & (\M3_Unit|mic_data[29]~2_combout )) # (!\M3_Unit|mic_data[62]~22_combout  & ((\M3_Unit|mic_data [45]))))) # (!\M3_Unit|mic_data[62]~23_combout  & 
// (((!\M3_Unit|mic_data[62]~22_combout ))))

	.dataa(\M3_Unit|mic_data[29]~2_combout ),
	.datab(\M3_Unit|mic_data [45]),
	.datac(\M3_Unit|mic_data[62]~23_combout ),
	.datad(\M3_Unit|mic_data[62]~22_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector33~2 .lut_mask = 16'hA0CF;
defparam \M3_Unit|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \M3_Unit|Selector33 (
// Equation(s):
// \M3_Unit|Selector33~combout  = (\M3_Unit|mic_data[62]~19_combout  & (((\M3_Unit|Selector33~2_combout )))) # (!\M3_Unit|mic_data[62]~19_combout  & ((\M3_Unit|Selector33~2_combout  & (\M3_Unit|Selector33~1_combout )) # (!\M3_Unit|Selector33~2_combout  & 
// ((\M3_Unit|ShiftLeft0~36_combout )))))

	.dataa(\M3_Unit|Selector33~1_combout ),
	.datab(\M3_Unit|mic_data[62]~19_combout ),
	.datac(\M3_Unit|ShiftLeft0~36_combout ),
	.datad(\M3_Unit|Selector33~2_combout ),
	.cin(gnd),
	.combout(\M3_Unit|Selector33~combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|Selector33 .lut_mask = 16'hEE30;
defparam \M3_Unit|Selector33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N13
dffeas \M3_Unit|mic_data[61] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\M3_Unit|Selector33~combout ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M3_Unit|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|mic_data [61]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|mic_data[61] .is_wysiwyg = "true";
defparam \M3_Unit|mic_data[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \M3_Unit|M3_state.S_THE_HUB~1 (
// Equation(s):
// \M3_Unit|M3_state.S_THE_HUB~1_combout  = (!\M3_Unit|M3_state.state_bit_2~q  & (!\M3_Unit|M3_state.state_bit_1~q  & \M3_Unit|M3_state.state_bit_3~q ))

	.dataa(\M3_Unit|M3_state.state_bit_2~q ),
	.datab(\M3_Unit|M3_state.state_bit_1~q ),
	.datac(gnd),
	.datad(\M3_Unit|M3_state.state_bit_3~q ),
	.cin(gnd),
	.combout(\M3_Unit|M3_state.S_THE_HUB~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|M3_state.S_THE_HUB~1 .lut_mask = 16'h1100;
defparam \M3_Unit|M3_state.S_THE_HUB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \M3_Unit|M3_state.state_bit_0~0 (
// Equation(s):
// \M3_Unit|M3_state.state_bit_0~0_combout  = ((\M3_Unit|mic_data [63] & (\M3_Unit|mic_data [61])) # (!\M3_Unit|mic_data [63] & ((!\M3_Unit|mic_data [62])))) # (!\M3_Unit|M3_state.S_THE_HUB~1_combout )

	.dataa(\M3_Unit|mic_data [61]),
	.datab(\M3_Unit|mic_data [62]),
	.datac(\M3_Unit|M3_state.S_THE_HUB~1_combout ),
	.datad(\M3_Unit|mic_data [63]),
	.cin(gnd),
	.combout(\M3_Unit|M3_state.state_bit_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|M3_state.state_bit_0~0 .lut_mask = 16'hAF3F;
defparam \M3_Unit|M3_state.state_bit_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \M3_Unit|M3_state.state_bit_0~1 (
// Equation(s):
// \M3_Unit|M3_state.state_bit_0~1_combout  = (\M3_Unit|M3_state.state_bit_0~q  & (((\M3_Unit|M3_state.state_bit_3~q ) # (\SWITCH_I[17]~input_o )))) # (!\M3_Unit|M3_state.state_bit_0~q  & (\M3_Unit|M3_state.state_bit_0~0_combout  & ((!\SWITCH_I[17]~input_o 
// ))))

	.dataa(\M3_Unit|M3_state.state_bit_0~0_combout ),
	.datab(\M3_Unit|M3_state.state_bit_3~q ),
	.datac(\M3_Unit|M3_state.state_bit_0~q ),
	.datad(\SWITCH_I[17]~input_o ),
	.cin(gnd),
	.combout(\M3_Unit|M3_state.state_bit_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|M3_state.state_bit_0~1 .lut_mask = 16'hF0CA;
defparam \M3_Unit|M3_state.state_bit_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N19
dffeas \M3_Unit|M3_state.state_bit_0 (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|M3_state.state_bit_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|M3_state.state_bit_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|M3_state.state_bit_0 .is_wysiwyg = "true";
defparam \M3_Unit|M3_state.state_bit_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \M3_Unit|element_counter[0]~20 (
// Equation(s):
// \M3_Unit|element_counter[0]~20_combout  = \M3_Unit|element_counter [0] $ (((\M3_Unit|M3_state.state_bit_0~q  & \M3_Unit|M3_state.S_THE_HUB~1_combout )))

	.dataa(gnd),
	.datab(\M3_Unit|M3_state.state_bit_0~q ),
	.datac(\M3_Unit|element_counter [0]),
	.datad(\M3_Unit|M3_state.S_THE_HUB~1_combout ),
	.cin(gnd),
	.combout(\M3_Unit|element_counter[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|element_counter[0]~20 .lut_mask = 16'h3CF0;
defparam \M3_Unit|element_counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N7
dffeas \M3_Unit|element_counter[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|element_counter[0]~20_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|element_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|element_counter[0] .is_wysiwyg = "true";
defparam \M3_Unit|element_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \M3_Unit|element_counter[1]~7 (
// Equation(s):
// \M3_Unit|element_counter[1]~7_cout  = CARRY(\M3_Unit|element_counter [0])

	.dataa(\M3_Unit|element_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\M3_Unit|element_counter[1]~7_cout ));
// synopsys translate_off
defparam \M3_Unit|element_counter[1]~7 .lut_mask = 16'h00AA;
defparam \M3_Unit|element_counter[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \M3_Unit|element_counter[1]~8 (
// Equation(s):
// \M3_Unit|element_counter[1]~8_combout  = (\M3_Unit|element_counter [1] & (\M3_Unit|element_counter[1]~7_cout  & VCC)) # (!\M3_Unit|element_counter [1] & (!\M3_Unit|element_counter[1]~7_cout ))
// \M3_Unit|element_counter[1]~9  = CARRY((!\M3_Unit|element_counter [1] & !\M3_Unit|element_counter[1]~7_cout ))

	.dataa(gnd),
	.datab(\M3_Unit|element_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|element_counter[1]~7_cout ),
	.combout(\M3_Unit|element_counter[1]~8_combout ),
	.cout(\M3_Unit|element_counter[1]~9 ));
// synopsys translate_off
defparam \M3_Unit|element_counter[1]~8 .lut_mask = 16'hC303;
defparam \M3_Unit|element_counter[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N21
dffeas \M3_Unit|element_counter[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|element_counter[1]~8_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|M3_state.S_00X~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|element_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|element_counter[1] .is_wysiwyg = "true";
defparam \M3_Unit|element_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneive_lcell_comb \M3_Unit|element_counter[2]~10 (
// Equation(s):
// \M3_Unit|element_counter[2]~10_combout  = (\M3_Unit|element_counter [2] & (\M3_Unit|element_counter[1]~9  $ (GND))) # (!\M3_Unit|element_counter [2] & (!\M3_Unit|element_counter[1]~9  & VCC))
// \M3_Unit|element_counter[2]~11  = CARRY((\M3_Unit|element_counter [2] & !\M3_Unit|element_counter[1]~9 ))

	.dataa(\M3_Unit|element_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|element_counter[1]~9 ),
	.combout(\M3_Unit|element_counter[2]~10_combout ),
	.cout(\M3_Unit|element_counter[2]~11 ));
// synopsys translate_off
defparam \M3_Unit|element_counter[2]~10 .lut_mask = 16'hA50A;
defparam \M3_Unit|element_counter[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N23
dffeas \M3_Unit|element_counter[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|element_counter[2]~10_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|M3_state.S_00X~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|element_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|element_counter[2] .is_wysiwyg = "true";
defparam \M3_Unit|element_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \M3_Unit|element_counter[3]~12 (
// Equation(s):
// \M3_Unit|element_counter[3]~12_combout  = (\M3_Unit|element_counter [3] & (\M3_Unit|element_counter[2]~11  & VCC)) # (!\M3_Unit|element_counter [3] & (!\M3_Unit|element_counter[2]~11 ))
// \M3_Unit|element_counter[3]~13  = CARRY((!\M3_Unit|element_counter [3] & !\M3_Unit|element_counter[2]~11 ))

	.dataa(gnd),
	.datab(\M3_Unit|element_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|element_counter[2]~11 ),
	.combout(\M3_Unit|element_counter[3]~12_combout ),
	.cout(\M3_Unit|element_counter[3]~13 ));
// synopsys translate_off
defparam \M3_Unit|element_counter[3]~12 .lut_mask = 16'hC303;
defparam \M3_Unit|element_counter[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N25
dffeas \M3_Unit|element_counter[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|element_counter[3]~12_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|M3_state.S_00X~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|element_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|element_counter[3] .is_wysiwyg = "true";
defparam \M3_Unit|element_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \M3_Unit|element_counter[4]~14 (
// Equation(s):
// \M3_Unit|element_counter[4]~14_combout  = (\M3_Unit|element_counter [4] & (\M3_Unit|element_counter[3]~13  $ (GND))) # (!\M3_Unit|element_counter [4] & (!\M3_Unit|element_counter[3]~13  & VCC))
// \M3_Unit|element_counter[4]~15  = CARRY((\M3_Unit|element_counter [4] & !\M3_Unit|element_counter[3]~13 ))

	.dataa(\M3_Unit|element_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|element_counter[3]~13 ),
	.combout(\M3_Unit|element_counter[4]~14_combout ),
	.cout(\M3_Unit|element_counter[4]~15 ));
// synopsys translate_off
defparam \M3_Unit|element_counter[4]~14 .lut_mask = 16'hA50A;
defparam \M3_Unit|element_counter[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N27
dffeas \M3_Unit|element_counter[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|element_counter[4]~14_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|M3_state.S_00X~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|element_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|element_counter[4] .is_wysiwyg = "true";
defparam \M3_Unit|element_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \M3_Unit|element_counter[5]~16 (
// Equation(s):
// \M3_Unit|element_counter[5]~16_combout  = (\M3_Unit|element_counter [5] & (!\M3_Unit|element_counter[4]~15 )) # (!\M3_Unit|element_counter [5] & ((\M3_Unit|element_counter[4]~15 ) # (GND)))
// \M3_Unit|element_counter[5]~17  = CARRY((!\M3_Unit|element_counter[4]~15 ) # (!\M3_Unit|element_counter [5]))

	.dataa(gnd),
	.datab(\M3_Unit|element_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|element_counter[4]~15 ),
	.combout(\M3_Unit|element_counter[5]~16_combout ),
	.cout(\M3_Unit|element_counter[5]~17 ));
// synopsys translate_off
defparam \M3_Unit|element_counter[5]~16 .lut_mask = 16'h3C3F;
defparam \M3_Unit|element_counter[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N29
dffeas \M3_Unit|element_counter[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|element_counter[5]~16_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|M3_state.S_00X~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|element_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|element_counter[5] .is_wysiwyg = "true";
defparam \M3_Unit|element_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \M3_Unit|element_counter[6]~18 (
// Equation(s):
// \M3_Unit|element_counter[6]~18_combout  = \M3_Unit|element_counter [6] $ (!\M3_Unit|element_counter[5]~17 )

	.dataa(\M3_Unit|element_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\M3_Unit|element_counter[5]~17 ),
	.combout(\M3_Unit|element_counter[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|element_counter[6]~18 .lut_mask = 16'hA5A5;
defparam \M3_Unit|element_counter[6]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N31
dffeas \M3_Unit|element_counter[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|element_counter[6]~18_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|M3_state.S_00X~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|element_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|element_counter[6] .is_wysiwyg = "true";
defparam \M3_Unit|element_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \M3_Unit|SRAM_address[11]~0 (
// Equation(s):
// \M3_Unit|SRAM_address[11]~0_combout  = (!\M3_Unit|element_counter [6] & (!\M3_Unit|element_counter [5] & (!\M3_Unit|element_counter [4] & !\M3_Unit|M3_state.S_THE_HUB~0_combout )))

	.dataa(\M3_Unit|element_counter [6]),
	.datab(\M3_Unit|element_counter [5]),
	.datac(\M3_Unit|element_counter [4]),
	.datad(\M3_Unit|M3_state.S_THE_HUB~0_combout ),
	.cin(gnd),
	.combout(\M3_Unit|SRAM_address[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|SRAM_address[11]~0 .lut_mask = 16'h0001;
defparam \M3_Unit|SRAM_address[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \M3_Unit|WideOr1~0 (
// Equation(s):
// \M3_Unit|WideOr1~0_combout  = (\M3_Unit|M3_state.state_bit_2~q  & ((\M3_Unit|M3_state.state_bit_0~q ) # ((\M3_Unit|M3_state.state_bit_3~q ) # (\M3_Unit|M3_state.state_bit_1~q )))) # (!\M3_Unit|M3_state.state_bit_2~q  & (\M3_Unit|M3_state.state_bit_3~q  $ 
// (((!\M3_Unit|M3_state.state_bit_0~q  & !\M3_Unit|M3_state.state_bit_1~q )))))

	.dataa(\M3_Unit|M3_state.state_bit_2~q ),
	.datab(\M3_Unit|M3_state.state_bit_0~q ),
	.datac(\M3_Unit|M3_state.state_bit_3~q ),
	.datad(\M3_Unit|M3_state.state_bit_1~q ),
	.cin(gnd),
	.combout(\M3_Unit|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|WideOr1~0 .lut_mask = 16'hFAE9;
defparam \M3_Unit|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N28
cycloneive_lcell_comb \M3_Unit|SRAM_address[11]~2 (
// Equation(s):
// \M3_Unit|SRAM_address[11]~2_combout  = (!\M3_Unit|SRAM_address[11]~0_combout  & !\M3_Unit|WideOr1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\M3_Unit|SRAM_address[11]~0_combout ),
	.datad(\M3_Unit|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\M3_Unit|SRAM_address[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|SRAM_address[11]~2 .lut_mask = 16'h000F;
defparam \M3_Unit|SRAM_address[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N1
dffeas \M3_Unit|SRAM_read_counter[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|SRAM_read_counter[0]~12_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|SRAM_address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_read_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[0] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_read_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N2
cycloneive_lcell_comb \M3_Unit|SRAM_read_counter[1]~14 (
// Equation(s):
// \M3_Unit|SRAM_read_counter[1]~14_combout  = (\M3_Unit|SRAM_read_counter [1] & (!\M3_Unit|SRAM_read_counter[0]~13 )) # (!\M3_Unit|SRAM_read_counter [1] & ((\M3_Unit|SRAM_read_counter[0]~13 ) # (GND)))
// \M3_Unit|SRAM_read_counter[1]~15  = CARRY((!\M3_Unit|SRAM_read_counter[0]~13 ) # (!\M3_Unit|SRAM_read_counter [1]))

	.dataa(gnd),
	.datab(\M3_Unit|SRAM_read_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|SRAM_read_counter[0]~13 ),
	.combout(\M3_Unit|SRAM_read_counter[1]~14_combout ),
	.cout(\M3_Unit|SRAM_read_counter[1]~15 ));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \M3_Unit|SRAM_read_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y27_N3
dffeas \M3_Unit|SRAM_read_counter[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|SRAM_read_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|SRAM_address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_read_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[1] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_read_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N4
cycloneive_lcell_comb \M3_Unit|SRAM_read_counter[2]~16 (
// Equation(s):
// \M3_Unit|SRAM_read_counter[2]~16_combout  = (\M3_Unit|SRAM_read_counter [2] & (\M3_Unit|SRAM_read_counter[1]~15  $ (GND))) # (!\M3_Unit|SRAM_read_counter [2] & (!\M3_Unit|SRAM_read_counter[1]~15  & VCC))
// \M3_Unit|SRAM_read_counter[2]~17  = CARRY((\M3_Unit|SRAM_read_counter [2] & !\M3_Unit|SRAM_read_counter[1]~15 ))

	.dataa(gnd),
	.datab(\M3_Unit|SRAM_read_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|SRAM_read_counter[1]~15 ),
	.combout(\M3_Unit|SRAM_read_counter[2]~16_combout ),
	.cout(\M3_Unit|SRAM_read_counter[2]~17 ));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[2]~16 .lut_mask = 16'hC30C;
defparam \M3_Unit|SRAM_read_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y27_N5
dffeas \M3_Unit|SRAM_read_counter[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|SRAM_read_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|SRAM_address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_read_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[2] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_read_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N6
cycloneive_lcell_comb \M3_Unit|SRAM_read_counter[3]~18 (
// Equation(s):
// \M3_Unit|SRAM_read_counter[3]~18_combout  = (\M3_Unit|SRAM_read_counter [3] & (!\M3_Unit|SRAM_read_counter[2]~17 )) # (!\M3_Unit|SRAM_read_counter [3] & ((\M3_Unit|SRAM_read_counter[2]~17 ) # (GND)))
// \M3_Unit|SRAM_read_counter[3]~19  = CARRY((!\M3_Unit|SRAM_read_counter[2]~17 ) # (!\M3_Unit|SRAM_read_counter [3]))

	.dataa(\M3_Unit|SRAM_read_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|SRAM_read_counter[2]~17 ),
	.combout(\M3_Unit|SRAM_read_counter[3]~18_combout ),
	.cout(\M3_Unit|SRAM_read_counter[3]~19 ));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \M3_Unit|SRAM_read_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y27_N7
dffeas \M3_Unit|SRAM_read_counter[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|SRAM_read_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|SRAM_address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_read_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[3] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_read_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N8
cycloneive_lcell_comb \M3_Unit|SRAM_read_counter[4]~20 (
// Equation(s):
// \M3_Unit|SRAM_read_counter[4]~20_combout  = (\M3_Unit|SRAM_read_counter [4] & (\M3_Unit|SRAM_read_counter[3]~19  $ (GND))) # (!\M3_Unit|SRAM_read_counter [4] & (!\M3_Unit|SRAM_read_counter[3]~19  & VCC))
// \M3_Unit|SRAM_read_counter[4]~21  = CARRY((\M3_Unit|SRAM_read_counter [4] & !\M3_Unit|SRAM_read_counter[3]~19 ))

	.dataa(gnd),
	.datab(\M3_Unit|SRAM_read_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|SRAM_read_counter[3]~19 ),
	.combout(\M3_Unit|SRAM_read_counter[4]~20_combout ),
	.cout(\M3_Unit|SRAM_read_counter[4]~21 ));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[4]~20 .lut_mask = 16'hC30C;
defparam \M3_Unit|SRAM_read_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y27_N9
dffeas \M3_Unit|SRAM_read_counter[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|SRAM_read_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|SRAM_address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_read_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[4] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_read_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N10
cycloneive_lcell_comb \M3_Unit|SRAM_read_counter[5]~22 (
// Equation(s):
// \M3_Unit|SRAM_read_counter[5]~22_combout  = (\M3_Unit|SRAM_read_counter [5] & (!\M3_Unit|SRAM_read_counter[4]~21 )) # (!\M3_Unit|SRAM_read_counter [5] & ((\M3_Unit|SRAM_read_counter[4]~21 ) # (GND)))
// \M3_Unit|SRAM_read_counter[5]~23  = CARRY((!\M3_Unit|SRAM_read_counter[4]~21 ) # (!\M3_Unit|SRAM_read_counter [5]))

	.dataa(gnd),
	.datab(\M3_Unit|SRAM_read_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|SRAM_read_counter[4]~21 ),
	.combout(\M3_Unit|SRAM_read_counter[5]~22_combout ),
	.cout(\M3_Unit|SRAM_read_counter[5]~23 ));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[5]~22 .lut_mask = 16'h3C3F;
defparam \M3_Unit|SRAM_read_counter[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y27_N11
dffeas \M3_Unit|SRAM_read_counter[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|SRAM_read_counter[5]~22_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|SRAM_address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_read_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[5] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_read_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N24
cycloneive_lcell_comb \M3_Unit|SRAM_address[4]~1 (
// Equation(s):
// \M3_Unit|SRAM_address[4]~1_combout  = (!\SWITCH_I[17]~input_o  & (!\M3_Unit|SRAM_address[11]~0_combout  & !\M3_Unit|WideOr1~0_combout ))

	.dataa(\SWITCH_I[17]~input_o ),
	.datab(\M3_Unit|SRAM_address[11]~0_combout ),
	.datac(gnd),
	.datad(\M3_Unit|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\M3_Unit|SRAM_address[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|SRAM_address[4]~1 .lut_mask = 16'h0011;
defparam \M3_Unit|SRAM_address[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N25
dffeas \M3_Unit|SRAM_address[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\M3_Unit|SRAM_read_counter [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M3_Unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_address[5] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N30
cycloneive_lcell_comb \SRAM_address[5]~4 (
// Equation(s):
// \SRAM_address[5]~4_combout  = (\SRAM_address[5]~3_combout  & ((\SRAM_address[3]~0_combout ) # ((\M3_Unit|SRAM_address [5])))) # (!\SRAM_address[5]~3_combout  & (!\SRAM_address[3]~0_combout  & (\VGA_unit|SRAM_address [5])))

	.dataa(\SRAM_address[5]~3_combout ),
	.datab(\SRAM_address[3]~0_combout ),
	.datac(\VGA_unit|SRAM_address [5]),
	.datad(\M3_Unit|SRAM_address [5]),
	.cin(gnd),
	.combout(\SRAM_address[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[5]~4 .lut_mask = 16'hBA98;
defparam \SRAM_address[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N24
cycloneive_lcell_comb \SRAM_address[4]~1 (
// Equation(s):
// \SRAM_address[4]~1_combout  = (\top_state.state_bit_1~q  & (!\top_state.state_bit_0~q )) # (!\top_state.state_bit_1~q  & (\top_state.state_bit_0~q  & \UART_unit|SRAM_address [4]))

	.dataa(gnd),
	.datab(\top_state.state_bit_1~q ),
	.datac(\top_state.state_bit_0~q ),
	.datad(\UART_unit|SRAM_address [4]),
	.cin(gnd),
	.combout(\SRAM_address[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[4]~1 .lut_mask = 16'h3C0C;
defparam \SRAM_address[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N9
dffeas \M3_Unit|SRAM_address[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\M3_Unit|SRAM_read_counter [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M3_Unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_address[4] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N18
cycloneive_lcell_comb \SRAM_address[4]~2 (
// Equation(s):
// \SRAM_address[4]~2_combout  = (\SRAM_address[3]~0_combout  & (((\SRAM_address[4]~1_combout )))) # (!\SRAM_address[3]~0_combout  & ((\SRAM_address[4]~1_combout  & ((\M3_Unit|SRAM_address [4]))) # (!\SRAM_address[4]~1_combout  & (\VGA_unit|SRAM_address 
// [4]))))

	.dataa(\VGA_unit|SRAM_address [4]),
	.datab(\SRAM_address[3]~0_combout ),
	.datac(\SRAM_address[4]~1_combout ),
	.datad(\M3_Unit|SRAM_address [4]),
	.cin(gnd),
	.combout(\SRAM_address[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[4]~2 .lut_mask = 16'hF2C2;
defparam \SRAM_address[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N8
cycloneive_lcell_comb \SRAM_address[7]~7 (
// Equation(s):
// \SRAM_address[7]~7_combout  = (\top_state.state_bit_1~q  & (!\top_state.state_bit_0~q )) # (!\top_state.state_bit_1~q  & (\top_state.state_bit_0~q  & \UART_unit|SRAM_address [7]))

	.dataa(gnd),
	.datab(\top_state.state_bit_1~q ),
	.datac(\top_state.state_bit_0~q ),
	.datad(\UART_unit|SRAM_address [7]),
	.cin(gnd),
	.combout(\SRAM_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[7]~7 .lut_mask = 16'h3C0C;
defparam \SRAM_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N8
cycloneive_lcell_comb \VGA_unit|Add0~8 (
// Equation(s):
// \VGA_unit|Add0~8_combout  = (\VGA_unit|SRAM_address [6] & ((GND) # (!\VGA_unit|Add0~7 ))) # (!\VGA_unit|SRAM_address [6] & (\VGA_unit|Add0~7  $ (GND)))
// \VGA_unit|Add0~9  = CARRY((\VGA_unit|SRAM_address [6]) # (!\VGA_unit|Add0~7 ))

	.dataa(\VGA_unit|SRAM_address [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~7 ),
	.combout(\VGA_unit|Add0~8_combout ),
	.cout(\VGA_unit|Add0~9 ));
// synopsys translate_off
defparam \VGA_unit|Add0~8 .lut_mask = 16'h5AAF;
defparam \VGA_unit|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N26
cycloneive_lcell_comb \VGA_unit|Add1~14 (
// Equation(s):
// \VGA_unit|Add1~14_combout  = (\VGA_unit|SRAM_address [6] & (\VGA_unit|Add1~12  $ (GND))) # (!\VGA_unit|SRAM_address [6] & (!\VGA_unit|Add1~12  & VCC))
// \VGA_unit|Add1~15  = CARRY((\VGA_unit|SRAM_address [6] & !\VGA_unit|Add1~12 ))

	.dataa(\VGA_unit|SRAM_address [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~12 ),
	.combout(\VGA_unit|Add1~14_combout ),
	.cout(\VGA_unit|Add1~15 ));
// synopsys translate_off
defparam \VGA_unit|Add1~14 .lut_mask = 16'hA50A;
defparam \VGA_unit|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N12
cycloneive_lcell_comb \VGA_unit|Add1~16 (
// Equation(s):
// \VGA_unit|Add1~16_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (!\VGA_unit|Equal1~2_combout  & (\VGA_unit|Add0~8_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~14_combout ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|Equal1~2_combout ),
	.datac(\VGA_unit|Add0~8_combout ),
	.datad(\VGA_unit|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~16 .lut_mask = 16'h7520;
defparam \VGA_unit|Add1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N13
dffeas \VGA_unit|SRAM_address[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Add1~16_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[6] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N10
cycloneive_lcell_comb \VGA_unit|Add0~10 (
// Equation(s):
// \VGA_unit|Add0~10_combout  = (\VGA_unit|SRAM_address [7] & (\VGA_unit|Add0~9  & VCC)) # (!\VGA_unit|SRAM_address [7] & (!\VGA_unit|Add0~9 ))
// \VGA_unit|Add0~11  = CARRY((!\VGA_unit|SRAM_address [7] & !\VGA_unit|Add0~9 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~9 ),
	.combout(\VGA_unit|Add0~10_combout ),
	.cout(\VGA_unit|Add0~11 ));
// synopsys translate_off
defparam \VGA_unit|Add0~10 .lut_mask = 16'hC303;
defparam \VGA_unit|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N28
cycloneive_lcell_comb \VGA_unit|Add1~17 (
// Equation(s):
// \VGA_unit|Add1~17_combout  = (\VGA_unit|SRAM_address [7] & (!\VGA_unit|Add1~15 )) # (!\VGA_unit|SRAM_address [7] & ((\VGA_unit|Add1~15 ) # (GND)))
// \VGA_unit|Add1~18  = CARRY((!\VGA_unit|Add1~15 ) # (!\VGA_unit|SRAM_address [7]))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~15 ),
	.combout(\VGA_unit|Add1~17_combout ),
	.cout(\VGA_unit|Add1~18 ));
// synopsys translate_off
defparam \VGA_unit|Add1~17 .lut_mask = 16'h3C3F;
defparam \VGA_unit|Add1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N22
cycloneive_lcell_comb \VGA_unit|Add1~19 (
// Equation(s):
// \VGA_unit|Add1~19_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (!\VGA_unit|Equal1~2_combout  & (\VGA_unit|Add0~10_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~17_combout ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|Equal1~2_combout ),
	.datac(\VGA_unit|Add0~10_combout ),
	.datad(\VGA_unit|Add1~17_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~19 .lut_mask = 16'h7520;
defparam \VGA_unit|Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N23
dffeas \VGA_unit|SRAM_address[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Add1~19_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[7] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N12
cycloneive_lcell_comb \M3_Unit|SRAM_read_counter[6]~24 (
// Equation(s):
// \M3_Unit|SRAM_read_counter[6]~24_combout  = (\M3_Unit|SRAM_read_counter [6] & (\M3_Unit|SRAM_read_counter[5]~23  $ (GND))) # (!\M3_Unit|SRAM_read_counter [6] & (!\M3_Unit|SRAM_read_counter[5]~23  & VCC))
// \M3_Unit|SRAM_read_counter[6]~25  = CARRY((\M3_Unit|SRAM_read_counter [6] & !\M3_Unit|SRAM_read_counter[5]~23 ))

	.dataa(\M3_Unit|SRAM_read_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|SRAM_read_counter[5]~23 ),
	.combout(\M3_Unit|SRAM_read_counter[6]~24_combout ),
	.cout(\M3_Unit|SRAM_read_counter[6]~25 ));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[6]~24 .lut_mask = 16'hA50A;
defparam \M3_Unit|SRAM_read_counter[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y27_N13
dffeas \M3_Unit|SRAM_read_counter[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|SRAM_read_counter[6]~24_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|SRAM_address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_read_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[6] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_read_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N14
cycloneive_lcell_comb \M3_Unit|SRAM_read_counter[7]~26 (
// Equation(s):
// \M3_Unit|SRAM_read_counter[7]~26_combout  = (\M3_Unit|SRAM_read_counter [7] & (!\M3_Unit|SRAM_read_counter[6]~25 )) # (!\M3_Unit|SRAM_read_counter [7] & ((\M3_Unit|SRAM_read_counter[6]~25 ) # (GND)))
// \M3_Unit|SRAM_read_counter[7]~27  = CARRY((!\M3_Unit|SRAM_read_counter[6]~25 ) # (!\M3_Unit|SRAM_read_counter [7]))

	.dataa(gnd),
	.datab(\M3_Unit|SRAM_read_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|SRAM_read_counter[6]~25 ),
	.combout(\M3_Unit|SRAM_read_counter[7]~26_combout ),
	.cout(\M3_Unit|SRAM_read_counter[7]~27 ));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[7]~26 .lut_mask = 16'h3C3F;
defparam \M3_Unit|SRAM_read_counter[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y27_N15
dffeas \M3_Unit|SRAM_read_counter[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|SRAM_read_counter[7]~26_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|SRAM_address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_read_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[7] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_read_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y27_N31
dffeas \M3_Unit|SRAM_address[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\M3_Unit|SRAM_read_counter [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M3_Unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_address[7] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N26
cycloneive_lcell_comb \SRAM_address[7]~8 (
// Equation(s):
// \SRAM_address[7]~8_combout  = (\SRAM_address[7]~7_combout  & (((\M3_Unit|SRAM_address [7]) # (\SRAM_address[3]~0_combout )))) # (!\SRAM_address[7]~7_combout  & (\VGA_unit|SRAM_address [7] & ((!\SRAM_address[3]~0_combout ))))

	.dataa(\SRAM_address[7]~7_combout ),
	.datab(\VGA_unit|SRAM_address [7]),
	.datac(\M3_Unit|SRAM_address [7]),
	.datad(\SRAM_address[3]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_address[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[7]~8 .lut_mask = 16'hAAE4;
defparam \SRAM_address[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N16
cycloneive_lcell_comb \SRAM_address[6]~5 (
// Equation(s):
// \SRAM_address[6]~5_combout  = (\top_state.state_bit_1~q  & (!\top_state.state_bit_0~q )) # (!\top_state.state_bit_1~q  & (\top_state.state_bit_0~q  & \UART_unit|SRAM_address [6]))

	.dataa(\top_state.state_bit_1~q ),
	.datab(gnd),
	.datac(\top_state.state_bit_0~q ),
	.datad(\UART_unit|SRAM_address [6]),
	.cin(gnd),
	.combout(\SRAM_address[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[6]~5 .lut_mask = 16'h5A0A;
defparam \SRAM_address[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N27
dffeas \M3_Unit|SRAM_address[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\M3_Unit|SRAM_read_counter [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M3_Unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_address[6] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N12
cycloneive_lcell_comb \SRAM_address[6]~6 (
// Equation(s):
// \SRAM_address[6]~6_combout  = (\SRAM_address[6]~5_combout  & ((\SRAM_address[3]~0_combout ) # ((\M3_Unit|SRAM_address [6])))) # (!\SRAM_address[6]~5_combout  & (!\SRAM_address[3]~0_combout  & ((\VGA_unit|SRAM_address [6]))))

	.dataa(\SRAM_address[6]~5_combout ),
	.datab(\SRAM_address[3]~0_combout ),
	.datac(\M3_Unit|SRAM_address [6]),
	.datad(\VGA_unit|SRAM_address [6]),
	.cin(gnd),
	.combout(\SRAM_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[6]~6 .lut_mask = 16'hB9A8;
defparam \SRAM_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N28
cycloneive_lcell_comb \unit0|WideOr6~0 (
// Equation(s):
// \unit0|WideOr6~0_combout  = (\SRAM_address[7]~8_combout  & (\SRAM_address[4]~2_combout  & (\SRAM_address[5]~4_combout  $ (\SRAM_address[6]~6_combout )))) # (!\SRAM_address[7]~8_combout  & (!\SRAM_address[5]~4_combout  & (\SRAM_address[4]~2_combout  $ 
// (\SRAM_address[6]~6_combout ))))

	.dataa(\SRAM_address[5]~4_combout ),
	.datab(\SRAM_address[4]~2_combout ),
	.datac(\SRAM_address[7]~8_combout ),
	.datad(\SRAM_address[6]~6_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr6~0 .lut_mask = 16'h4184;
defparam \unit0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N14
cycloneive_lcell_comb \unit0|WideOr5~0 (
// Equation(s):
// \unit0|WideOr5~0_combout  = (\SRAM_address[5]~4_combout  & ((\SRAM_address[4]~2_combout  & (\SRAM_address[7]~8_combout )) # (!\SRAM_address[4]~2_combout  & ((\SRAM_address[6]~6_combout ))))) # (!\SRAM_address[5]~4_combout  & (\SRAM_address[6]~6_combout  & 
// (\SRAM_address[4]~2_combout  $ (\SRAM_address[7]~8_combout ))))

	.dataa(\SRAM_address[5]~4_combout ),
	.datab(\SRAM_address[4]~2_combout ),
	.datac(\SRAM_address[7]~8_combout ),
	.datad(\SRAM_address[6]~6_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr5~0 .lut_mask = 16'hB680;
defparam \unit0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N0
cycloneive_lcell_comb \unit0|WideOr4~0 (
// Equation(s):
// \unit0|WideOr4~0_combout  = (\SRAM_address[7]~8_combout  & (\SRAM_address[6]~6_combout  & ((\SRAM_address[5]~4_combout ) # (!\SRAM_address[4]~2_combout )))) # (!\SRAM_address[7]~8_combout  & (\SRAM_address[5]~4_combout  & (!\SRAM_address[4]~2_combout  & 
// !\SRAM_address[6]~6_combout )))

	.dataa(\SRAM_address[5]~4_combout ),
	.datab(\SRAM_address[4]~2_combout ),
	.datac(\SRAM_address[7]~8_combout ),
	.datad(\SRAM_address[6]~6_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr4~0 .lut_mask = 16'hB002;
defparam \unit0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N10
cycloneive_lcell_comb \unit0|WideOr3~0 (
// Equation(s):
// \unit0|WideOr3~0_combout  = (\SRAM_address[4]~2_combout  & (\SRAM_address[5]~4_combout  $ (((!\SRAM_address[6]~6_combout ))))) # (!\SRAM_address[4]~2_combout  & ((\SRAM_address[5]~4_combout  & (\SRAM_address[7]~8_combout  & !\SRAM_address[6]~6_combout )) 
// # (!\SRAM_address[5]~4_combout  & (!\SRAM_address[7]~8_combout  & \SRAM_address[6]~6_combout ))))

	.dataa(\SRAM_address[5]~4_combout ),
	.datab(\SRAM_address[4]~2_combout ),
	.datac(\SRAM_address[7]~8_combout ),
	.datad(\SRAM_address[6]~6_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr3~0 .lut_mask = 16'h8964;
defparam \unit0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N12
cycloneive_lcell_comb \unit0|WideOr2~0 (
// Equation(s):
// \unit0|WideOr2~0_combout  = (\SRAM_address[5]~4_combout  & (\SRAM_address[4]~2_combout  & (!\SRAM_address[7]~8_combout ))) # (!\SRAM_address[5]~4_combout  & ((\SRAM_address[6]~6_combout  & ((!\SRAM_address[7]~8_combout ))) # (!\SRAM_address[6]~6_combout  
// & (\SRAM_address[4]~2_combout ))))

	.dataa(\SRAM_address[5]~4_combout ),
	.datab(\SRAM_address[4]~2_combout ),
	.datac(\SRAM_address[7]~8_combout ),
	.datad(\SRAM_address[6]~6_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \unit0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N22
cycloneive_lcell_comb \unit0|WideOr1~0 (
// Equation(s):
// \unit0|WideOr1~0_combout  = (\SRAM_address[5]~4_combout  & (!\SRAM_address[7]~8_combout  & ((\SRAM_address[4]~2_combout ) # (!\SRAM_address[6]~6_combout )))) # (!\SRAM_address[5]~4_combout  & (\SRAM_address[4]~2_combout  & (\SRAM_address[7]~8_combout  $ 
// (!\SRAM_address[6]~6_combout ))))

	.dataa(\SRAM_address[5]~4_combout ),
	.datab(\SRAM_address[4]~2_combout ),
	.datac(\SRAM_address[7]~8_combout ),
	.datad(\SRAM_address[6]~6_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr1~0 .lut_mask = 16'h480E;
defparam \unit0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N16
cycloneive_lcell_comb \unit0|WideOr0~0 (
// Equation(s):
// \unit0|WideOr0~0_combout  = (\SRAM_address[4]~2_combout  & ((\SRAM_address[7]~8_combout ) # (\SRAM_address[5]~4_combout  $ (\SRAM_address[6]~6_combout )))) # (!\SRAM_address[4]~2_combout  & ((\SRAM_address[5]~4_combout ) # (\SRAM_address[7]~8_combout  $ 
// (\SRAM_address[6]~6_combout ))))

	.dataa(\SRAM_address[5]~4_combout ),
	.datab(\SRAM_address[4]~2_combout ),
	.datac(\SRAM_address[7]~8_combout ),
	.datad(\SRAM_address[6]~6_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \unit0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N18
cycloneive_lcell_comb \SRAM_address[10]~13 (
// Equation(s):
// \SRAM_address[10]~13_combout  = (\top_state.state_bit_0~q  & (!\top_state.state_bit_1~q  & \UART_unit|SRAM_address [10])) # (!\top_state.state_bit_0~q  & (\top_state.state_bit_1~q ))

	.dataa(\top_state.state_bit_0~q ),
	.datab(\top_state.state_bit_1~q ),
	.datac(gnd),
	.datad(\UART_unit|SRAM_address [10]),
	.cin(gnd),
	.combout(\SRAM_address[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[10]~13 .lut_mask = 16'h6644;
defparam \SRAM_address[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N30
cycloneive_lcell_comb \VGA_unit|Add1~20 (
// Equation(s):
// \VGA_unit|Add1~20_combout  = (\VGA_unit|SRAM_address [8] & (\VGA_unit|Add1~18  $ (GND))) # (!\VGA_unit|SRAM_address [8] & (!\VGA_unit|Add1~18  & VCC))
// \VGA_unit|Add1~21  = CARRY((\VGA_unit|SRAM_address [8] & !\VGA_unit|Add1~18 ))

	.dataa(\VGA_unit|SRAM_address [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~18 ),
	.combout(\VGA_unit|Add1~20_combout ),
	.cout(\VGA_unit|Add1~21 ));
// synopsys translate_off
defparam \VGA_unit|Add1~20 .lut_mask = 16'hA50A;
defparam \VGA_unit|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N12
cycloneive_lcell_comb \VGA_unit|Add0~12 (
// Equation(s):
// \VGA_unit|Add0~12_combout  = (\VGA_unit|SRAM_address [8] & ((GND) # (!\VGA_unit|Add0~11 ))) # (!\VGA_unit|SRAM_address [8] & (\VGA_unit|Add0~11  $ (GND)))
// \VGA_unit|Add0~13  = CARRY((\VGA_unit|SRAM_address [8]) # (!\VGA_unit|Add0~11 ))

	.dataa(\VGA_unit|SRAM_address [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~11 ),
	.combout(\VGA_unit|Add0~12_combout ),
	.cout(\VGA_unit|Add0~13 ));
// synopsys translate_off
defparam \VGA_unit|Add0~12 .lut_mask = 16'h5AAF;
defparam \VGA_unit|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N24
cycloneive_lcell_comb \VGA_unit|Add1~22 (
// Equation(s):
// \VGA_unit|Add1~22_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((!\VGA_unit|Equal1~2_combout  & \VGA_unit|Add0~12_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add1~20_combout ))

	.dataa(\VGA_unit|Add1~20_combout ),
	.datab(\VGA_unit|Equal1~2_combout ),
	.datac(\VGA_unit|Add0~12_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~22 .lut_mask = 16'h30AA;
defparam \VGA_unit|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N25
dffeas \VGA_unit|SRAM_address[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Add1~22_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[8] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N0
cycloneive_lcell_comb \VGA_unit|Add1~23 (
// Equation(s):
// \VGA_unit|Add1~23_combout  = (\VGA_unit|SRAM_address [9] & (!\VGA_unit|Add1~21 )) # (!\VGA_unit|SRAM_address [9] & ((\VGA_unit|Add1~21 ) # (GND)))
// \VGA_unit|Add1~24  = CARRY((!\VGA_unit|Add1~21 ) # (!\VGA_unit|SRAM_address [9]))

	.dataa(\VGA_unit|SRAM_address [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~21 ),
	.combout(\VGA_unit|Add1~23_combout ),
	.cout(\VGA_unit|Add1~24 ));
// synopsys translate_off
defparam \VGA_unit|Add1~23 .lut_mask = 16'h5A5F;
defparam \VGA_unit|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N14
cycloneive_lcell_comb \VGA_unit|Add0~14 (
// Equation(s):
// \VGA_unit|Add0~14_combout  = (\VGA_unit|SRAM_address [9] & (\VGA_unit|Add0~13  & VCC)) # (!\VGA_unit|SRAM_address [9] & (!\VGA_unit|Add0~13 ))
// \VGA_unit|Add0~15  = CARRY((!\VGA_unit|SRAM_address [9] & !\VGA_unit|Add0~13 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~13 ),
	.combout(\VGA_unit|Add0~14_combout ),
	.cout(\VGA_unit|Add0~15 ));
// synopsys translate_off
defparam \VGA_unit|Add0~14 .lut_mask = 16'hC303;
defparam \VGA_unit|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N26
cycloneive_lcell_comb \VGA_unit|Add1~25 (
// Equation(s):
// \VGA_unit|Add1~25_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add0~14_combout ) # (\VGA_unit|Equal1~2_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add1~23_combout ))

	.dataa(\VGA_unit|Add1~23_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add0~14_combout ),
	.datad(\VGA_unit|Equal1~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~25 .lut_mask = 16'hEEE2;
defparam \VGA_unit|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N27
dffeas \VGA_unit|SRAM_address[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Add1~25_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[9] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N2
cycloneive_lcell_comb \VGA_unit|Add1~26 (
// Equation(s):
// \VGA_unit|Add1~26_combout  = (\VGA_unit|SRAM_address [10] & (\VGA_unit|Add1~24  $ (GND))) # (!\VGA_unit|SRAM_address [10] & (!\VGA_unit|Add1~24  & VCC))
// \VGA_unit|Add1~27  = CARRY((\VGA_unit|SRAM_address [10] & !\VGA_unit|Add1~24 ))

	.dataa(\VGA_unit|SRAM_address [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~24 ),
	.combout(\VGA_unit|Add1~26_combout ),
	.cout(\VGA_unit|Add1~27 ));
// synopsys translate_off
defparam \VGA_unit|Add1~26 .lut_mask = 16'hA50A;
defparam \VGA_unit|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N16
cycloneive_lcell_comb \VGA_unit|Add0~16 (
// Equation(s):
// \VGA_unit|Add0~16_combout  = (\VGA_unit|SRAM_address [10] & ((GND) # (!\VGA_unit|Add0~15 ))) # (!\VGA_unit|SRAM_address [10] & (\VGA_unit|Add0~15  $ (GND)))
// \VGA_unit|Add0~17  = CARRY((\VGA_unit|SRAM_address [10]) # (!\VGA_unit|Add0~15 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~15 ),
	.combout(\VGA_unit|Add0~16_combout ),
	.cout(\VGA_unit|Add0~17 ));
// synopsys translate_off
defparam \VGA_unit|Add0~16 .lut_mask = 16'h3CCF;
defparam \VGA_unit|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N20
cycloneive_lcell_comb \VGA_unit|Add1~28 (
// Equation(s):
// \VGA_unit|Add1~28_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add0~16_combout ) # (\VGA_unit|Equal1~2_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add1~26_combout ))

	.dataa(\VGA_unit|Add1~26_combout ),
	.datab(\VGA_unit|Add0~16_combout ),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datad(\VGA_unit|Equal1~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~28 .lut_mask = 16'hFACA;
defparam \VGA_unit|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N21
dffeas \VGA_unit|SRAM_address[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Add1~28_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[10] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N16
cycloneive_lcell_comb \M3_Unit|SRAM_read_counter[8]~28 (
// Equation(s):
// \M3_Unit|SRAM_read_counter[8]~28_combout  = (\M3_Unit|SRAM_read_counter [8] & (\M3_Unit|SRAM_read_counter[7]~27  $ (GND))) # (!\M3_Unit|SRAM_read_counter [8] & (!\M3_Unit|SRAM_read_counter[7]~27  & VCC))
// \M3_Unit|SRAM_read_counter[8]~29  = CARRY((\M3_Unit|SRAM_read_counter [8] & !\M3_Unit|SRAM_read_counter[7]~27 ))

	.dataa(\M3_Unit|SRAM_read_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|SRAM_read_counter[7]~27 ),
	.combout(\M3_Unit|SRAM_read_counter[8]~28_combout ),
	.cout(\M3_Unit|SRAM_read_counter[8]~29 ));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[8]~28 .lut_mask = 16'hA50A;
defparam \M3_Unit|SRAM_read_counter[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y27_N17
dffeas \M3_Unit|SRAM_read_counter[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|SRAM_read_counter[8]~28_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|SRAM_address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_read_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[8] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_read_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N18
cycloneive_lcell_comb \M3_Unit|SRAM_read_counter[9]~30 (
// Equation(s):
// \M3_Unit|SRAM_read_counter[9]~30_combout  = (\M3_Unit|SRAM_read_counter [9] & (!\M3_Unit|SRAM_read_counter[8]~29 )) # (!\M3_Unit|SRAM_read_counter [9] & ((\M3_Unit|SRAM_read_counter[8]~29 ) # (GND)))
// \M3_Unit|SRAM_read_counter[9]~31  = CARRY((!\M3_Unit|SRAM_read_counter[8]~29 ) # (!\M3_Unit|SRAM_read_counter [9]))

	.dataa(gnd),
	.datab(\M3_Unit|SRAM_read_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|SRAM_read_counter[8]~29 ),
	.combout(\M3_Unit|SRAM_read_counter[9]~30_combout ),
	.cout(\M3_Unit|SRAM_read_counter[9]~31 ));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[9]~30 .lut_mask = 16'h3C3F;
defparam \M3_Unit|SRAM_read_counter[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y27_N19
dffeas \M3_Unit|SRAM_read_counter[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|SRAM_read_counter[9]~30_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|SRAM_address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_read_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[9] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_read_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N20
cycloneive_lcell_comb \M3_Unit|SRAM_read_counter[10]~32 (
// Equation(s):
// \M3_Unit|SRAM_read_counter[10]~32_combout  = (\M3_Unit|SRAM_read_counter [10] & (\M3_Unit|SRAM_read_counter[9]~31  $ (GND))) # (!\M3_Unit|SRAM_read_counter [10] & (!\M3_Unit|SRAM_read_counter[9]~31  & VCC))
// \M3_Unit|SRAM_read_counter[10]~33  = CARRY((\M3_Unit|SRAM_read_counter [10] & !\M3_Unit|SRAM_read_counter[9]~31 ))

	.dataa(gnd),
	.datab(\M3_Unit|SRAM_read_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\M3_Unit|SRAM_read_counter[9]~31 ),
	.combout(\M3_Unit|SRAM_read_counter[10]~32_combout ),
	.cout(\M3_Unit|SRAM_read_counter[10]~33 ));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[10]~32 .lut_mask = 16'hC30C;
defparam \M3_Unit|SRAM_read_counter[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y27_N21
dffeas \M3_Unit|SRAM_read_counter[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|SRAM_read_counter[10]~32_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|SRAM_address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_read_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[10] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_read_counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y27_N5
dffeas \M3_Unit|SRAM_address[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\M3_Unit|SRAM_read_counter [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M3_Unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_address[10] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N12
cycloneive_lcell_comb \SRAM_address[10]~14 (
// Equation(s):
// \SRAM_address[10]~14_combout  = (\SRAM_address[3]~0_combout  & (\SRAM_address[10]~13_combout )) # (!\SRAM_address[3]~0_combout  & ((\SRAM_address[10]~13_combout  & ((\M3_Unit|SRAM_address [10]))) # (!\SRAM_address[10]~13_combout  & (\VGA_unit|SRAM_address 
// [10]))))

	.dataa(\SRAM_address[3]~0_combout ),
	.datab(\SRAM_address[10]~13_combout ),
	.datac(\VGA_unit|SRAM_address [10]),
	.datad(\M3_Unit|SRAM_address [10]),
	.cin(gnd),
	.combout(\SRAM_address[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[10]~14 .lut_mask = 16'hDC98;
defparam \SRAM_address[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N2
cycloneive_lcell_comb \SRAM_address[8]~9 (
// Equation(s):
// \SRAM_address[8]~9_combout  = (\top_state.state_bit_0~q  & (!\top_state.state_bit_1~q  & \UART_unit|SRAM_address [8])) # (!\top_state.state_bit_0~q  & (\top_state.state_bit_1~q ))

	.dataa(\top_state.state_bit_0~q ),
	.datab(gnd),
	.datac(\top_state.state_bit_1~q ),
	.datad(\UART_unit|SRAM_address [8]),
	.cin(gnd),
	.combout(\SRAM_address[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[8]~9 .lut_mask = 16'h5A50;
defparam \SRAM_address[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N25
dffeas \M3_Unit|SRAM_address[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\M3_Unit|SRAM_read_counter [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M3_Unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_address[8] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N4
cycloneive_lcell_comb \SRAM_address[8]~10 (
// Equation(s):
// \SRAM_address[8]~10_combout  = (\SRAM_address[8]~9_combout  & (((\SRAM_address[3]~0_combout ) # (\M3_Unit|SRAM_address [8])))) # (!\SRAM_address[8]~9_combout  & (\VGA_unit|SRAM_address [8] & (!\SRAM_address[3]~0_combout )))

	.dataa(\VGA_unit|SRAM_address [8]),
	.datab(\SRAM_address[8]~9_combout ),
	.datac(\SRAM_address[3]~0_combout ),
	.datad(\M3_Unit|SRAM_address [8]),
	.cin(gnd),
	.combout(\SRAM_address[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[8]~10 .lut_mask = 16'hCEC2;
defparam \SRAM_address[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N6
cycloneive_lcell_comb \SRAM_address[11]~15 (
// Equation(s):
// \SRAM_address[11]~15_combout  = (\top_state.state_bit_1~q  & (!\top_state.state_bit_0~q )) # (!\top_state.state_bit_1~q  & (\top_state.state_bit_0~q  & \UART_unit|SRAM_address [11]))

	.dataa(\top_state.state_bit_1~q ),
	.datab(gnd),
	.datac(\top_state.state_bit_0~q ),
	.datad(\UART_unit|SRAM_address [11]),
	.cin(gnd),
	.combout(\SRAM_address[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[11]~15 .lut_mask = 16'h5A0A;
defparam \SRAM_address[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N22
cycloneive_lcell_comb \M3_Unit|SRAM_read_counter[11]~34 (
// Equation(s):
// \M3_Unit|SRAM_read_counter[11]~34_combout  = \M3_Unit|SRAM_read_counter [11] $ (\M3_Unit|SRAM_read_counter[10]~33 )

	.dataa(\M3_Unit|SRAM_read_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\M3_Unit|SRAM_read_counter[10]~33 ),
	.combout(\M3_Unit|SRAM_read_counter[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[11]~34 .lut_mask = 16'h5A5A;
defparam \M3_Unit|SRAM_read_counter[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y27_N23
dffeas \M3_Unit|SRAM_read_counter[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|SRAM_read_counter[11]~34_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|SRAM_address[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_read_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_read_counter[11] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_read_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N22
cycloneive_lcell_comb \M3_Unit|SRAM_address[11]~feeder (
// Equation(s):
// \M3_Unit|SRAM_address[11]~feeder_combout  = \M3_Unit|SRAM_read_counter [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\M3_Unit|SRAM_read_counter [11]),
	.cin(gnd),
	.combout(\M3_Unit|SRAM_address[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|SRAM_address[11]~feeder .lut_mask = 16'hFF00;
defparam \M3_Unit|SRAM_address[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N23
dffeas \M3_Unit|SRAM_address[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|SRAM_address[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_address[11] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N18
cycloneive_lcell_comb \VGA_unit|Add0~18 (
// Equation(s):
// \VGA_unit|Add0~18_combout  = (\VGA_unit|SRAM_address [11] & (\VGA_unit|Add0~17  & VCC)) # (!\VGA_unit|SRAM_address [11] & (!\VGA_unit|Add0~17 ))
// \VGA_unit|Add0~19  = CARRY((!\VGA_unit|SRAM_address [11] & !\VGA_unit|Add0~17 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~17 ),
	.combout(\VGA_unit|Add0~18_combout ),
	.cout(\VGA_unit|Add0~19 ));
// synopsys translate_off
defparam \VGA_unit|Add0~18 .lut_mask = 16'hC303;
defparam \VGA_unit|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N4
cycloneive_lcell_comb \VGA_unit|Add1~29 (
// Equation(s):
// \VGA_unit|Add1~29_combout  = (\VGA_unit|SRAM_address [11] & (!\VGA_unit|Add1~27 )) # (!\VGA_unit|SRAM_address [11] & ((\VGA_unit|Add1~27 ) # (GND)))
// \VGA_unit|Add1~30  = CARRY((!\VGA_unit|Add1~27 ) # (!\VGA_unit|SRAM_address [11]))

	.dataa(\VGA_unit|SRAM_address [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~27 ),
	.combout(\VGA_unit|Add1~29_combout ),
	.cout(\VGA_unit|Add1~30 ));
// synopsys translate_off
defparam \VGA_unit|Add1~29 .lut_mask = 16'h5A5F;
defparam \VGA_unit|Add1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N26
cycloneive_lcell_comb \VGA_unit|Add1~31 (
// Equation(s):
// \VGA_unit|Add1~31_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & ((\VGA_unit|Equal1~2_combout ) # ((\VGA_unit|Add0~18_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~29_combout 
// ))))

	.dataa(\VGA_unit|Equal1~2_combout ),
	.datab(\VGA_unit|Add0~18_combout ),
	.datac(\VGA_unit|Add1~29_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Add1~31_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~31 .lut_mask = 16'hEEF0;
defparam \VGA_unit|Add1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N27
dffeas \VGA_unit|SRAM_address[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Add1~31_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[11] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N8
cycloneive_lcell_comb \SRAM_address[11]~16 (
// Equation(s):
// \SRAM_address[11]~16_combout  = (\SRAM_address[11]~15_combout  & ((\M3_Unit|SRAM_address [11]) # ((\SRAM_address[3]~0_combout )))) # (!\SRAM_address[11]~15_combout  & (((!\SRAM_address[3]~0_combout  & \VGA_unit|SRAM_address [11]))))

	.dataa(\SRAM_address[11]~15_combout ),
	.datab(\M3_Unit|SRAM_address [11]),
	.datac(\SRAM_address[3]~0_combout ),
	.datad(\VGA_unit|SRAM_address [11]),
	.cin(gnd),
	.combout(\SRAM_address[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[11]~16 .lut_mask = 16'hADA8;
defparam \SRAM_address[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N22
cycloneive_lcell_comb \SRAM_address[9]~11 (
// Equation(s):
// \SRAM_address[9]~11_combout  = (\top_state.state_bit_1~q  & ((!\top_state.state_bit_0~q ))) # (!\top_state.state_bit_1~q  & (\UART_unit|SRAM_address [9] & \top_state.state_bit_0~q ))

	.dataa(\top_state.state_bit_1~q ),
	.datab(\UART_unit|SRAM_address [9]),
	.datac(\top_state.state_bit_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_address[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[9]~11 .lut_mask = 16'h4A4A;
defparam \SRAM_address[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N18
cycloneive_lcell_comb \M3_Unit|SRAM_address[9]~feeder (
// Equation(s):
// \M3_Unit|SRAM_address[9]~feeder_combout  = \M3_Unit|SRAM_read_counter [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\M3_Unit|SRAM_read_counter [9]),
	.cin(gnd),
	.combout(\M3_Unit|SRAM_address[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|SRAM_address[9]~feeder .lut_mask = 16'hFF00;
defparam \M3_Unit|SRAM_address[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N19
dffeas \M3_Unit|SRAM_address[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|SRAM_address[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_address[9] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N24
cycloneive_lcell_comb \SRAM_address[9]~12 (
// Equation(s):
// \SRAM_address[9]~12_combout  = (\SRAM_address[9]~11_combout  & (((\SRAM_address[3]~0_combout ) # (\M3_Unit|SRAM_address [9])))) # (!\SRAM_address[9]~11_combout  & (\VGA_unit|SRAM_address [9] & (!\SRAM_address[3]~0_combout )))

	.dataa(\SRAM_address[9]~11_combout ),
	.datab(\VGA_unit|SRAM_address [9]),
	.datac(\SRAM_address[3]~0_combout ),
	.datad(\M3_Unit|SRAM_address [9]),
	.cin(gnd),
	.combout(\SRAM_address[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[9]~12 .lut_mask = 16'hAEA4;
defparam \SRAM_address[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N26
cycloneive_lcell_comb \unit1|WideOr6~0 (
// Equation(s):
// \unit1|WideOr6~0_combout  = (\SRAM_address[10]~14_combout  & (!\SRAM_address[9]~12_combout  & (\SRAM_address[8]~10_combout  $ (!\SRAM_address[11]~16_combout )))) # (!\SRAM_address[10]~14_combout  & (\SRAM_address[8]~10_combout  & 
// (\SRAM_address[11]~16_combout  $ (!\SRAM_address[9]~12_combout ))))

	.dataa(\SRAM_address[10]~14_combout ),
	.datab(\SRAM_address[8]~10_combout ),
	.datac(\SRAM_address[11]~16_combout ),
	.datad(\SRAM_address[9]~12_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr6~0 .lut_mask = 16'h4086;
defparam \unit1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N20
cycloneive_lcell_comb \unit1|WideOr5~0 (
// Equation(s):
// \unit1|WideOr5~0_combout  = (\SRAM_address[11]~16_combout  & ((\SRAM_address[8]~10_combout  & ((\SRAM_address[9]~12_combout ))) # (!\SRAM_address[8]~10_combout  & (\SRAM_address[10]~14_combout )))) # (!\SRAM_address[11]~16_combout  & 
// (\SRAM_address[10]~14_combout  & (\SRAM_address[8]~10_combout  $ (\SRAM_address[9]~12_combout ))))

	.dataa(\SRAM_address[10]~14_combout ),
	.datab(\SRAM_address[8]~10_combout ),
	.datac(\SRAM_address[11]~16_combout ),
	.datad(\SRAM_address[9]~12_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr5~0 .lut_mask = 16'hE228;
defparam \unit1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N30
cycloneive_lcell_comb \unit1|WideOr4~0 (
// Equation(s):
// \unit1|WideOr4~0_combout  = (\SRAM_address[10]~14_combout  & (\SRAM_address[11]~16_combout  & ((\SRAM_address[9]~12_combout ) # (!\SRAM_address[8]~10_combout )))) # (!\SRAM_address[10]~14_combout  & (!\SRAM_address[8]~10_combout  & 
// (!\SRAM_address[11]~16_combout  & \SRAM_address[9]~12_combout )))

	.dataa(\SRAM_address[10]~14_combout ),
	.datab(\SRAM_address[8]~10_combout ),
	.datac(\SRAM_address[11]~16_combout ),
	.datad(\SRAM_address[9]~12_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr4~0 .lut_mask = 16'hA120;
defparam \unit1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N0
cycloneive_lcell_comb \unit1|WideOr3~0 (
// Equation(s):
// \unit1|WideOr3~0_combout  = (\SRAM_address[8]~10_combout  & (\SRAM_address[10]~14_combout  $ (((!\SRAM_address[9]~12_combout ))))) # (!\SRAM_address[8]~10_combout  & ((\SRAM_address[10]~14_combout  & (!\SRAM_address[11]~16_combout  & 
// !\SRAM_address[9]~12_combout )) # (!\SRAM_address[10]~14_combout  & (\SRAM_address[11]~16_combout  & \SRAM_address[9]~12_combout ))))

	.dataa(\SRAM_address[10]~14_combout ),
	.datab(\SRAM_address[8]~10_combout ),
	.datac(\SRAM_address[11]~16_combout ),
	.datad(\SRAM_address[9]~12_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr3~0 .lut_mask = 16'h9846;
defparam \unit1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N10
cycloneive_lcell_comb \unit1|WideOr2~0 (
// Equation(s):
// \unit1|WideOr2~0_combout  = (\SRAM_address[9]~12_combout  & (((\SRAM_address[8]~10_combout  & !\SRAM_address[11]~16_combout )))) # (!\SRAM_address[9]~12_combout  & ((\SRAM_address[10]~14_combout  & ((!\SRAM_address[11]~16_combout ))) # 
// (!\SRAM_address[10]~14_combout  & (\SRAM_address[8]~10_combout ))))

	.dataa(\SRAM_address[10]~14_combout ),
	.datab(\SRAM_address[8]~10_combout ),
	.datac(\SRAM_address[11]~16_combout ),
	.datad(\SRAM_address[9]~12_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr2~0 .lut_mask = 16'h0C4E;
defparam \unit1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N28
cycloneive_lcell_comb \unit1|WideOr1~0 (
// Equation(s):
// \unit1|WideOr1~0_combout  = (\SRAM_address[10]~14_combout  & (\SRAM_address[8]~10_combout  & (\SRAM_address[11]~16_combout  $ (\SRAM_address[9]~12_combout )))) # (!\SRAM_address[10]~14_combout  & (!\SRAM_address[11]~16_combout  & 
// ((\SRAM_address[8]~10_combout ) # (\SRAM_address[9]~12_combout ))))

	.dataa(\SRAM_address[10]~14_combout ),
	.datab(\SRAM_address[8]~10_combout ),
	.datac(\SRAM_address[11]~16_combout ),
	.datad(\SRAM_address[9]~12_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr1~0 .lut_mask = 16'h0D84;
defparam \unit1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N14
cycloneive_lcell_comb \unit1|WideOr0~0 (
// Equation(s):
// \unit1|WideOr0~0_combout  = (\SRAM_address[8]~10_combout  & ((\SRAM_address[11]~16_combout ) # (\SRAM_address[10]~14_combout  $ (\SRAM_address[9]~12_combout )))) # (!\SRAM_address[8]~10_combout  & ((\SRAM_address[9]~12_combout ) # 
// (\SRAM_address[10]~14_combout  $ (\SRAM_address[11]~16_combout ))))

	.dataa(\SRAM_address[10]~14_combout ),
	.datab(\SRAM_address[8]~10_combout ),
	.datac(\SRAM_address[11]~16_combout ),
	.datad(\SRAM_address[9]~12_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr0~0 .lut_mask = 16'hF7DA;
defparam \unit1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N20
cycloneive_lcell_comb \VGA_unit|Add0~20 (
// Equation(s):
// \VGA_unit|Add0~20_combout  = (\VGA_unit|SRAM_address [12] & ((GND) # (!\VGA_unit|Add0~19 ))) # (!\VGA_unit|SRAM_address [12] & (\VGA_unit|Add0~19  $ (GND)))
// \VGA_unit|Add0~21  = CARRY((\VGA_unit|SRAM_address [12]) # (!\VGA_unit|Add0~19 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~19 ),
	.combout(\VGA_unit|Add0~20_combout ),
	.cout(\VGA_unit|Add0~21 ));
// synopsys translate_off
defparam \VGA_unit|Add0~20 .lut_mask = 16'h3CCF;
defparam \VGA_unit|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N6
cycloneive_lcell_comb \VGA_unit|Add1~32 (
// Equation(s):
// \VGA_unit|Add1~32_combout  = (\VGA_unit|SRAM_address [12] & (\VGA_unit|Add1~30  $ (GND))) # (!\VGA_unit|SRAM_address [12] & (!\VGA_unit|Add1~30  & VCC))
// \VGA_unit|Add1~33  = CARRY((\VGA_unit|SRAM_address [12] & !\VGA_unit|Add1~30 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~30 ),
	.combout(\VGA_unit|Add1~32_combout ),
	.cout(\VGA_unit|Add1~33 ));
// synopsys translate_off
defparam \VGA_unit|Add1~32 .lut_mask = 16'hC30C;
defparam \VGA_unit|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N28
cycloneive_lcell_comb \VGA_unit|Add1~34 (
// Equation(s):
// \VGA_unit|Add1~34_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & ((\VGA_unit|Add0~20_combout ) # ((\VGA_unit|Equal1~2_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~32_combout 
// ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|Add0~20_combout ),
	.datac(\VGA_unit|Equal1~2_combout ),
	.datad(\VGA_unit|Add1~32_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~34 .lut_mask = 16'hFDA8;
defparam \VGA_unit|Add1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N29
dffeas \VGA_unit|SRAM_address[12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Add1~34_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[12] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N24
cycloneive_lcell_comb \SRAM_address[12]~17 (
// Equation(s):
// \SRAM_address[12]~17_combout  = (\top_state.state_bit_0~q  & ((\top_state.state_bit_1~q  & ((\VGA_unit|SRAM_address [12]))) # (!\top_state.state_bit_1~q  & (\UART_unit|SRAM_address [12])))) # (!\top_state.state_bit_0~q  & (((!\top_state.state_bit_1~q  & 
// \VGA_unit|SRAM_address [12]))))

	.dataa(\UART_unit|SRAM_address [12]),
	.datab(\top_state.state_bit_0~q ),
	.datac(\top_state.state_bit_1~q ),
	.datad(\VGA_unit|SRAM_address [12]),
	.cin(gnd),
	.combout(\SRAM_address[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[12]~17 .lut_mask = 16'hCB08;
defparam \SRAM_address[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N22
cycloneive_lcell_comb \VGA_unit|Add0~22 (
// Equation(s):
// \VGA_unit|Add0~22_combout  = (\VGA_unit|SRAM_address [13] & (\VGA_unit|Add0~21  & VCC)) # (!\VGA_unit|SRAM_address [13] & (!\VGA_unit|Add0~21 ))
// \VGA_unit|Add0~23  = CARRY((!\VGA_unit|SRAM_address [13] & !\VGA_unit|Add0~21 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~21 ),
	.combout(\VGA_unit|Add0~22_combout ),
	.cout(\VGA_unit|Add0~23 ));
// synopsys translate_off
defparam \VGA_unit|Add0~22 .lut_mask = 16'hC303;
defparam \VGA_unit|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N8
cycloneive_lcell_comb \VGA_unit|Add1~35 (
// Equation(s):
// \VGA_unit|Add1~35_combout  = (\VGA_unit|SRAM_address [13] & (!\VGA_unit|Add1~33 )) # (!\VGA_unit|SRAM_address [13] & ((\VGA_unit|Add1~33 ) # (GND)))
// \VGA_unit|Add1~36  = CARRY((!\VGA_unit|Add1~33 ) # (!\VGA_unit|SRAM_address [13]))

	.dataa(\VGA_unit|SRAM_address [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~33 ),
	.combout(\VGA_unit|Add1~35_combout ),
	.cout(\VGA_unit|Add1~36 ));
// synopsys translate_off
defparam \VGA_unit|Add1~35 .lut_mask = 16'h5A5F;
defparam \VGA_unit|Add1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N22
cycloneive_lcell_comb \VGA_unit|Add1~37 (
// Equation(s):
// \VGA_unit|Add1~37_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & ((\VGA_unit|Equal1~2_combout ) # ((\VGA_unit|Add0~22_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~35_combout 
// ))))

	.dataa(\VGA_unit|Equal1~2_combout ),
	.datab(\VGA_unit|Add0~22_combout ),
	.datac(\VGA_unit|Add1~35_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Add1~37_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~37 .lut_mask = 16'hEEF0;
defparam \VGA_unit|Add1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N23
dffeas \VGA_unit|SRAM_address[13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Add1~37_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[13] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N24
cycloneive_lcell_comb \VGA_unit|Add0~24 (
// Equation(s):
// \VGA_unit|Add0~24_combout  = (\VGA_unit|SRAM_address [14] & ((GND) # (!\VGA_unit|Add0~23 ))) # (!\VGA_unit|SRAM_address [14] & (\VGA_unit|Add0~23  $ (GND)))
// \VGA_unit|Add0~25  = CARRY((\VGA_unit|SRAM_address [14]) # (!\VGA_unit|Add0~23 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~23 ),
	.combout(\VGA_unit|Add0~24_combout ),
	.cout(\VGA_unit|Add0~25 ));
// synopsys translate_off
defparam \VGA_unit|Add0~24 .lut_mask = 16'h3CCF;
defparam \VGA_unit|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N10
cycloneive_lcell_comb \VGA_unit|Add1~38 (
// Equation(s):
// \VGA_unit|Add1~38_combout  = (\VGA_unit|SRAM_address [14] & (\VGA_unit|Add1~36  $ (GND))) # (!\VGA_unit|SRAM_address [14] & (!\VGA_unit|Add1~36  & VCC))
// \VGA_unit|Add1~39  = CARRY((\VGA_unit|SRAM_address [14] & !\VGA_unit|Add1~36 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~36 ),
	.combout(\VGA_unit|Add1~38_combout ),
	.cout(\VGA_unit|Add1~39 ));
// synopsys translate_off
defparam \VGA_unit|Add1~38 .lut_mask = 16'hC30C;
defparam \VGA_unit|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N24
cycloneive_lcell_comb \VGA_unit|Add1~40 (
// Equation(s):
// \VGA_unit|Add1~40_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add0~24_combout  & (!\VGA_unit|Equal1~2_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~38_combout ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|Add0~24_combout ),
	.datac(\VGA_unit|Equal1~2_combout ),
	.datad(\VGA_unit|Add1~38_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Add1~40_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~40 .lut_mask = 16'h5D08;
defparam \VGA_unit|Add1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N25
dffeas \VGA_unit|SRAM_address[14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Add1~40_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[14] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N26
cycloneive_lcell_comb \VGA_unit|Add0~26 (
// Equation(s):
// \VGA_unit|Add0~26_combout  = (\VGA_unit|SRAM_address [15] & (\VGA_unit|Add0~25  & VCC)) # (!\VGA_unit|SRAM_address [15] & (!\VGA_unit|Add0~25 ))
// \VGA_unit|Add0~27  = CARRY((!\VGA_unit|SRAM_address [15] & !\VGA_unit|Add0~25 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~25 ),
	.combout(\VGA_unit|Add0~26_combout ),
	.cout(\VGA_unit|Add0~27 ));
// synopsys translate_off
defparam \VGA_unit|Add0~26 .lut_mask = 16'hC303;
defparam \VGA_unit|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N12
cycloneive_lcell_comb \VGA_unit|Add1~41 (
// Equation(s):
// \VGA_unit|Add1~41_combout  = (\VGA_unit|SRAM_address [15] & (!\VGA_unit|Add1~39 )) # (!\VGA_unit|SRAM_address [15] & ((\VGA_unit|Add1~39 ) # (GND)))
// \VGA_unit|Add1~42  = CARRY((!\VGA_unit|Add1~39 ) # (!\VGA_unit|SRAM_address [15]))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~39 ),
	.combout(\VGA_unit|Add1~41_combout ),
	.cout(\VGA_unit|Add1~42 ));
// synopsys translate_off
defparam \VGA_unit|Add1~41 .lut_mask = 16'h3C3F;
defparam \VGA_unit|Add1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N18
cycloneive_lcell_comb \VGA_unit|Add1~43 (
// Equation(s):
// \VGA_unit|Add1~43_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (!\VGA_unit|Equal1~2_combout  & (\VGA_unit|Add0~26_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~41_combout ))))

	.dataa(\VGA_unit|Equal1~2_combout ),
	.datab(\VGA_unit|Add0~26_combout ),
	.datac(\VGA_unit|Add1~41_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Add1~43_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~43 .lut_mask = 16'h44F0;
defparam \VGA_unit|Add1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N19
dffeas \VGA_unit|SRAM_address[15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Add1~43_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[15] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N22
cycloneive_lcell_comb \SRAM_address[15]~20 (
// Equation(s):
// \SRAM_address[15]~20_combout  = (\top_state.state_bit_1~q  & (((\VGA_unit|SRAM_address [15] & \top_state.state_bit_0~q )))) # (!\top_state.state_bit_1~q  & ((\top_state.state_bit_0~q  & (\UART_unit|SRAM_address [15])) # (!\top_state.state_bit_0~q  & 
// ((\VGA_unit|SRAM_address [15])))))

	.dataa(\UART_unit|SRAM_address [15]),
	.datab(\top_state.state_bit_1~q ),
	.datac(\VGA_unit|SRAM_address [15]),
	.datad(\top_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\SRAM_address[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[15]~20 .lut_mask = 16'hE230;
defparam \SRAM_address[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N26
cycloneive_lcell_comb \SRAM_address[13]~18 (
// Equation(s):
// \SRAM_address[13]~18_combout  = (\top_state.state_bit_0~q  & ((\top_state.state_bit_1~q  & ((\VGA_unit|SRAM_address [13]))) # (!\top_state.state_bit_1~q  & (\UART_unit|SRAM_address [13])))) # (!\top_state.state_bit_0~q  & (((!\top_state.state_bit_1~q  & 
// \VGA_unit|SRAM_address [13]))))

	.dataa(\UART_unit|SRAM_address [13]),
	.datab(\top_state.state_bit_0~q ),
	.datac(\top_state.state_bit_1~q ),
	.datad(\VGA_unit|SRAM_address [13]),
	.cin(gnd),
	.combout(\SRAM_address[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[13]~18 .lut_mask = 16'hCB08;
defparam \SRAM_address[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N20
cycloneive_lcell_comb \SRAM_address[14]~19 (
// Equation(s):
// \SRAM_address[14]~19_combout  = (\top_state.state_bit_1~q  & (((\VGA_unit|SRAM_address [14] & \top_state.state_bit_0~q )))) # (!\top_state.state_bit_1~q  & ((\top_state.state_bit_0~q  & (\UART_unit|SRAM_address [14])) # (!\top_state.state_bit_0~q  & 
// ((\VGA_unit|SRAM_address [14])))))

	.dataa(\UART_unit|SRAM_address [14]),
	.datab(\top_state.state_bit_1~q ),
	.datac(\VGA_unit|SRAM_address [14]),
	.datad(\top_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\SRAM_address[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[14]~19 .lut_mask = 16'hE230;
defparam \SRAM_address[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N8
cycloneive_lcell_comb \unit2|WideOr6~0 (
// Equation(s):
// \unit2|WideOr6~0_combout  = (\SRAM_address[15]~20_combout  & (\SRAM_address[12]~17_combout  & (\SRAM_address[13]~18_combout  $ (\SRAM_address[14]~19_combout )))) # (!\SRAM_address[15]~20_combout  & (!\SRAM_address[13]~18_combout  & 
// (\SRAM_address[12]~17_combout  $ (\SRAM_address[14]~19_combout ))))

	.dataa(\SRAM_address[12]~17_combout ),
	.datab(\SRAM_address[15]~20_combout ),
	.datac(\SRAM_address[13]~18_combout ),
	.datad(\SRAM_address[14]~19_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr6~0 .lut_mask = 16'h0982;
defparam \unit2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N18
cycloneive_lcell_comb \unit2|WideOr5~0 (
// Equation(s):
// \unit2|WideOr5~0_combout  = (\SRAM_address[15]~20_combout  & ((\SRAM_address[12]~17_combout  & (\SRAM_address[13]~18_combout )) # (!\SRAM_address[12]~17_combout  & ((\SRAM_address[14]~19_combout ))))) # (!\SRAM_address[15]~20_combout  & 
// (\SRAM_address[14]~19_combout  & (\SRAM_address[12]~17_combout  $ (\SRAM_address[13]~18_combout ))))

	.dataa(\SRAM_address[12]~17_combout ),
	.datab(\SRAM_address[15]~20_combout ),
	.datac(\SRAM_address[13]~18_combout ),
	.datad(\SRAM_address[14]~19_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr5~0 .lut_mask = 16'hD680;
defparam \unit2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N28
cycloneive_lcell_comb \unit2|WideOr4~0 (
// Equation(s):
// \unit2|WideOr4~0_combout  = (\SRAM_address[15]~20_combout  & (\SRAM_address[14]~19_combout  & ((\SRAM_address[13]~18_combout ) # (!\SRAM_address[12]~17_combout )))) # (!\SRAM_address[15]~20_combout  & (!\SRAM_address[12]~17_combout  & 
// (\SRAM_address[13]~18_combout  & !\SRAM_address[14]~19_combout )))

	.dataa(\SRAM_address[12]~17_combout ),
	.datab(\SRAM_address[15]~20_combout ),
	.datac(\SRAM_address[13]~18_combout ),
	.datad(\SRAM_address[14]~19_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr4~0 .lut_mask = 16'hC410;
defparam \unit2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N30
cycloneive_lcell_comb \unit2|WideOr3~0 (
// Equation(s):
// \unit2|WideOr3~0_combout  = (\SRAM_address[12]~17_combout  & ((\SRAM_address[13]~18_combout  $ (!\SRAM_address[14]~19_combout )))) # (!\SRAM_address[12]~17_combout  & ((\SRAM_address[15]~20_combout  & (\SRAM_address[13]~18_combout  & 
// !\SRAM_address[14]~19_combout )) # (!\SRAM_address[15]~20_combout  & (!\SRAM_address[13]~18_combout  & \SRAM_address[14]~19_combout ))))

	.dataa(\SRAM_address[12]~17_combout ),
	.datab(\SRAM_address[15]~20_combout ),
	.datac(\SRAM_address[13]~18_combout ),
	.datad(\SRAM_address[14]~19_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr3~0 .lut_mask = 16'hA14A;
defparam \unit2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N16
cycloneive_lcell_comb \unit2|WideOr2~0 (
// Equation(s):
// \unit2|WideOr2~0_combout  = (\SRAM_address[13]~18_combout  & (\SRAM_address[12]~17_combout  & (!\SRAM_address[15]~20_combout ))) # (!\SRAM_address[13]~18_combout  & ((\SRAM_address[14]~19_combout  & ((!\SRAM_address[15]~20_combout ))) # 
// (!\SRAM_address[14]~19_combout  & (\SRAM_address[12]~17_combout ))))

	.dataa(\SRAM_address[12]~17_combout ),
	.datab(\SRAM_address[15]~20_combout ),
	.datac(\SRAM_address[13]~18_combout ),
	.datad(\SRAM_address[14]~19_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr2~0 .lut_mask = 16'h232A;
defparam \unit2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N10
cycloneive_lcell_comb \unit2|WideOr1~0 (
// Equation(s):
// \unit2|WideOr1~0_combout  = (\SRAM_address[12]~17_combout  & (\SRAM_address[15]~20_combout  $ (((\SRAM_address[13]~18_combout ) # (!\SRAM_address[14]~19_combout ))))) # (!\SRAM_address[12]~17_combout  & (!\SRAM_address[15]~20_combout  & 
// (\SRAM_address[13]~18_combout  & !\SRAM_address[14]~19_combout )))

	.dataa(\SRAM_address[12]~17_combout ),
	.datab(\SRAM_address[15]~20_combout ),
	.datac(\SRAM_address[13]~18_combout ),
	.datad(\SRAM_address[14]~19_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr1~0 .lut_mask = 16'h2832;
defparam \unit2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N12
cycloneive_lcell_comb \unit2|WideOr0~0 (
// Equation(s):
// \unit2|WideOr0~0_combout  = (\SRAM_address[12]~17_combout  & ((\SRAM_address[15]~20_combout ) # (\SRAM_address[13]~18_combout  $ (\SRAM_address[14]~19_combout )))) # (!\SRAM_address[12]~17_combout  & ((\SRAM_address[13]~18_combout ) # 
// (\SRAM_address[15]~20_combout  $ (\SRAM_address[14]~19_combout ))))

	.dataa(\SRAM_address[12]~17_combout ),
	.datab(\SRAM_address[15]~20_combout ),
	.datac(\SRAM_address[13]~18_combout ),
	.datad(\SRAM_address[14]~19_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr0~0 .lut_mask = 16'hDBFC;
defparam \unit2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N28
cycloneive_lcell_comb \VGA_unit|Add0~28 (
// Equation(s):
// \VGA_unit|Add0~28_combout  = (\VGA_unit|SRAM_address [16] & ((GND) # (!\VGA_unit|Add0~27 ))) # (!\VGA_unit|SRAM_address [16] & (\VGA_unit|Add0~27  $ (GND)))
// \VGA_unit|Add0~29  = CARRY((\VGA_unit|SRAM_address [16]) # (!\VGA_unit|Add0~27 ))

	.dataa(\VGA_unit|SRAM_address [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add0~27 ),
	.combout(\VGA_unit|Add0~28_combout ),
	.cout(\VGA_unit|Add0~29 ));
// synopsys translate_off
defparam \VGA_unit|Add0~28 .lut_mask = 16'h5AAF;
defparam \VGA_unit|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N14
cycloneive_lcell_comb \VGA_unit|Add1~44 (
// Equation(s):
// \VGA_unit|Add1~44_combout  = (\VGA_unit|SRAM_address [16] & (\VGA_unit|Add1~42  $ (GND))) # (!\VGA_unit|SRAM_address [16] & (!\VGA_unit|Add1~42  & VCC))
// \VGA_unit|Add1~45  = CARRY((\VGA_unit|SRAM_address [16] & !\VGA_unit|Add1~42 ))

	.dataa(gnd),
	.datab(\VGA_unit|SRAM_address [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_unit|Add1~42 ),
	.combout(\VGA_unit|Add1~44_combout ),
	.cout(\VGA_unit|Add1~45 ));
// synopsys translate_off
defparam \VGA_unit|Add1~44 .lut_mask = 16'hC30C;
defparam \VGA_unit|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N20
cycloneive_lcell_comb \VGA_unit|Add1~46 (
// Equation(s):
// \VGA_unit|Add1~46_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (!\VGA_unit|Equal1~2_combout  & (\VGA_unit|Add0~28_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~44_combout ))))

	.dataa(\VGA_unit|Equal1~2_combout ),
	.datab(\VGA_unit|Add0~28_combout ),
	.datac(\VGA_unit|Add1~44_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~46 .lut_mask = 16'h44F0;
defparam \VGA_unit|Add1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N21
dffeas \VGA_unit|SRAM_address[16] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Add1~46_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [16]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[16] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N16
cycloneive_lcell_comb \SRAM_address[16]~21 (
// Equation(s):
// \SRAM_address[16]~21_combout  = (\top_state.state_bit_1~q  & (((\top_state.state_bit_0~q  & \VGA_unit|SRAM_address [16])))) # (!\top_state.state_bit_1~q  & ((\top_state.state_bit_0~q  & (\UART_unit|SRAM_address [16])) # (!\top_state.state_bit_0~q  & 
// ((\VGA_unit|SRAM_address [16])))))

	.dataa(\UART_unit|SRAM_address [16]),
	.datab(\top_state.state_bit_1~q ),
	.datac(\top_state.state_bit_0~q ),
	.datad(\VGA_unit|SRAM_address [16]),
	.cin(gnd),
	.combout(\SRAM_address[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[16]~21 .lut_mask = 16'hE320;
defparam \SRAM_address[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N30
cycloneive_lcell_comb \VGA_unit|Add0~30 (
// Equation(s):
// \VGA_unit|Add0~30_combout  = \VGA_unit|SRAM_address [17] $ (!\VGA_unit|Add0~29 )

	.dataa(\VGA_unit|SRAM_address [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA_unit|Add0~29 ),
	.combout(\VGA_unit|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add0~30 .lut_mask = 16'hA5A5;
defparam \VGA_unit|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N16
cycloneive_lcell_comb \VGA_unit|Add1~47 (
// Equation(s):
// \VGA_unit|Add1~47_combout  = \VGA_unit|SRAM_address [17] $ (\VGA_unit|Add1~45 )

	.dataa(\VGA_unit|SRAM_address [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA_unit|Add1~45 ),
	.combout(\VGA_unit|Add1~47_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~47 .lut_mask = 16'h5A5A;
defparam \VGA_unit|Add1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N30
cycloneive_lcell_comb \VGA_unit|Add1~49 (
// Equation(s):
// \VGA_unit|Add1~49_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & ((\VGA_unit|Add0~30_combout ) # ((\VGA_unit|Equal1~2_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~47_combout 
// ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|Add0~30_combout ),
	.datac(\VGA_unit|Equal1~2_combout ),
	.datad(\VGA_unit|Add1~47_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Add1~49_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~49 .lut_mask = 16'hFDA8;
defparam \VGA_unit|Add1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N31
dffeas \VGA_unit|SRAM_address[17] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|Add1~49_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|SRAM_address [17]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|SRAM_address[17] .is_wysiwyg = "true";
defparam \VGA_unit|SRAM_address[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N26
cycloneive_lcell_comb \SRAM_address[17]~22 (
// Equation(s):
// \SRAM_address[17]~22_combout  = (\top_state.state_bit_1~q  & (((\top_state.state_bit_0~q  & \VGA_unit|SRAM_address [17])))) # (!\top_state.state_bit_1~q  & ((\top_state.state_bit_0~q  & (\UART_unit|SRAM_address [17])) # (!\top_state.state_bit_0~q  & 
// ((\VGA_unit|SRAM_address [17])))))

	.dataa(\UART_unit|SRAM_address [17]),
	.datab(\top_state.state_bit_1~q ),
	.datac(\top_state.state_bit_0~q ),
	.datad(\VGA_unit|SRAM_address [17]),
	.cin(gnd),
	.combout(\SRAM_address[17]~22_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[17]~22 .lut_mask = 16'hE320;
defparam \SRAM_address[17]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y1_N0
cycloneive_lcell_comb \unit3|Decoder0~0 (
// Equation(s):
// \unit3|Decoder0~0_combout  = (\SRAM_address[16]~21_combout  & !\SRAM_address[17]~22_combout )

	.dataa(\SRAM_address[16]~21_combout ),
	.datab(gnd),
	.datac(\SRAM_address[17]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\unit3|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|Decoder0~0 .lut_mask = 16'h0A0A;
defparam \unit3|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y1_N26
cycloneive_lcell_comb \unit3|Decoder0~1 (
// Equation(s):
// \unit3|Decoder0~1_combout  = (!\SRAM_address[16]~21_combout  & \SRAM_address[17]~22_combout )

	.dataa(\SRAM_address[16]~21_combout ),
	.datab(gnd),
	.datac(\SRAM_address[17]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\unit3|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|Decoder0~1 .lut_mask = 16'h5050;
defparam \unit3|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y1_N28
cycloneive_lcell_comb \unit3|Decoder0~2 (
// Equation(s):
// \unit3|Decoder0~2_combout  = (\SRAM_address[16]~21_combout ) # (\SRAM_address[17]~22_combout )

	.dataa(\SRAM_address[16]~21_combout ),
	.datab(gnd),
	.datac(\SRAM_address[17]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\unit3|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|Decoder0~2 .lut_mask = 16'hFAFA;
defparam \unit3|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneive_lcell_comb \unit4|WideOr6~0 (
// Equation(s):
// \unit4|WideOr6~0_combout  = (\SRAM_unit|SRAM_read_data [2] & (!\SRAM_unit|SRAM_read_data [1] & (\SRAM_unit|SRAM_read_data [0] $ (!\SRAM_unit|SRAM_read_data [3])))) # (!\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [0] & 
// (\SRAM_unit|SRAM_read_data [1] $ (!\SRAM_unit|SRAM_read_data [3]))))

	.dataa(\SRAM_unit|SRAM_read_data [2]),
	.datab(\SRAM_unit|SRAM_read_data [0]),
	.datac(\SRAM_unit|SRAM_read_data [1]),
	.datad(\SRAM_unit|SRAM_read_data [3]),
	.cin(gnd),
	.combout(\unit4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr6~0 .lut_mask = 16'h4806;
defparam \unit4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneive_lcell_comb \unit4|WideOr5~0 (
// Equation(s):
// \unit4|WideOr5~0_combout  = (\SRAM_unit|SRAM_read_data [1] & ((\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [3]))) # (!\SRAM_unit|SRAM_read_data [0] & (\SRAM_unit|SRAM_read_data [2])))) # (!\SRAM_unit|SRAM_read_data [1] & 
// (\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [0] $ (\SRAM_unit|SRAM_read_data [3]))))

	.dataa(\SRAM_unit|SRAM_read_data [2]),
	.datab(\SRAM_unit|SRAM_read_data [0]),
	.datac(\SRAM_unit|SRAM_read_data [1]),
	.datad(\SRAM_unit|SRAM_read_data [3]),
	.cin(gnd),
	.combout(\unit4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr5~0 .lut_mask = 16'hE228;
defparam \unit4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneive_lcell_comb \unit4|WideOr4~0 (
// Equation(s):
// \unit4|WideOr4~0_combout  = (\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [3] & ((\SRAM_unit|SRAM_read_data [1]) # (!\SRAM_unit|SRAM_read_data [0])))) # (!\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [1] & 
// (!\SRAM_unit|SRAM_read_data [0] & !\SRAM_unit|SRAM_read_data [3])))

	.dataa(\SRAM_unit|SRAM_read_data [2]),
	.datab(\SRAM_unit|SRAM_read_data [1]),
	.datac(\SRAM_unit|SRAM_read_data [0]),
	.datad(\SRAM_unit|SRAM_read_data [3]),
	.cin(gnd),
	.combout(\unit4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr4~0 .lut_mask = 16'h8A04;
defparam \unit4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneive_lcell_comb \unit4|WideOr3~0 (
// Equation(s):
// \unit4|WideOr3~0_combout  = (\SRAM_unit|SRAM_read_data [0] & (\SRAM_unit|SRAM_read_data [2] $ ((!\SRAM_unit|SRAM_read_data [1])))) # (!\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [2] & (!\SRAM_unit|SRAM_read_data [1] & 
// !\SRAM_unit|SRAM_read_data [3])) # (!\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [1] & \SRAM_unit|SRAM_read_data [3]))))

	.dataa(\SRAM_unit|SRAM_read_data [2]),
	.datab(\SRAM_unit|SRAM_read_data [0]),
	.datac(\SRAM_unit|SRAM_read_data [1]),
	.datad(\SRAM_unit|SRAM_read_data [3]),
	.cin(gnd),
	.combout(\unit4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr3~0 .lut_mask = 16'h9486;
defparam \unit4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N14
cycloneive_lcell_comb \unit4|WideOr2~0 (
// Equation(s):
// \unit4|WideOr2~0_combout  = (\SRAM_unit|SRAM_read_data [1] & (\SRAM_unit|SRAM_read_data [0] & ((!\SRAM_unit|SRAM_read_data [3])))) # (!\SRAM_unit|SRAM_read_data [1] & ((\SRAM_unit|SRAM_read_data [2] & ((!\SRAM_unit|SRAM_read_data [3]))) # 
// (!\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [0]))))

	.dataa(\SRAM_unit|SRAM_read_data [0]),
	.datab(\SRAM_unit|SRAM_read_data [2]),
	.datac(\SRAM_unit|SRAM_read_data [1]),
	.datad(\SRAM_unit|SRAM_read_data [3]),
	.cin(gnd),
	.combout(\unit4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr2~0 .lut_mask = 16'h02AE;
defparam \unit4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneive_lcell_comb \unit4|WideOr1~0 (
// Equation(s):
// \unit4|WideOr1~0_combout  = (\SRAM_unit|SRAM_read_data [0] & (\SRAM_unit|SRAM_read_data [3] $ (((\SRAM_unit|SRAM_read_data [1]) # (!\SRAM_unit|SRAM_read_data [2]))))) # (!\SRAM_unit|SRAM_read_data [0] & (\SRAM_unit|SRAM_read_data [1] & 
// (!\SRAM_unit|SRAM_read_data [2] & !\SRAM_unit|SRAM_read_data [3])))

	.dataa(\SRAM_unit|SRAM_read_data [0]),
	.datab(\SRAM_unit|SRAM_read_data [1]),
	.datac(\SRAM_unit|SRAM_read_data [2]),
	.datad(\SRAM_unit|SRAM_read_data [3]),
	.cin(gnd),
	.combout(\unit4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr1~0 .lut_mask = 16'h208E;
defparam \unit4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneive_lcell_comb \unit4|WideOr0~0 (
// Equation(s):
// \unit4|WideOr0~0_combout  = (\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [3]) # (\SRAM_unit|SRAM_read_data [2] $ (\SRAM_unit|SRAM_read_data [1])))) # (!\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [1]) # 
// (\SRAM_unit|SRAM_read_data [2] $ (\SRAM_unit|SRAM_read_data [3]))))

	.dataa(\SRAM_unit|SRAM_read_data [2]),
	.datab(\SRAM_unit|SRAM_read_data [1]),
	.datac(\SRAM_unit|SRAM_read_data [3]),
	.datad(\SRAM_unit|SRAM_read_data [0]),
	.cin(gnd),
	.combout(\unit4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \unit4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
cycloneive_lcell_comb \unit5|WideOr6~0 (
// Equation(s):
// \unit5|WideOr6~0_combout  = (\SRAM_unit|SRAM_read_data [6] & (!\SRAM_unit|SRAM_read_data [5] & (\SRAM_unit|SRAM_read_data [7] $ (!\SRAM_unit|SRAM_read_data [4])))) # (!\SRAM_unit|SRAM_read_data [6] & (\SRAM_unit|SRAM_read_data [4] & 
// (\SRAM_unit|SRAM_read_data [5] $ (!\SRAM_unit|SRAM_read_data [7]))))

	.dataa(\SRAM_unit|SRAM_read_data [6]),
	.datab(\SRAM_unit|SRAM_read_data [5]),
	.datac(\SRAM_unit|SRAM_read_data [7]),
	.datad(\SRAM_unit|SRAM_read_data [4]),
	.cin(gnd),
	.combout(\unit5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr6~0 .lut_mask = 16'h6102;
defparam \unit5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
cycloneive_lcell_comb \unit5|WideOr5~0 (
// Equation(s):
// \unit5|WideOr5~0_combout  = (\SRAM_unit|SRAM_read_data [5] & ((\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [7]))) # (!\SRAM_unit|SRAM_read_data [4] & (\SRAM_unit|SRAM_read_data [6])))) # (!\SRAM_unit|SRAM_read_data [5] & 
// (\SRAM_unit|SRAM_read_data [6] & (\SRAM_unit|SRAM_read_data [7] $ (\SRAM_unit|SRAM_read_data [4]))))

	.dataa(\SRAM_unit|SRAM_read_data [6]),
	.datab(\SRAM_unit|SRAM_read_data [5]),
	.datac(\SRAM_unit|SRAM_read_data [7]),
	.datad(\SRAM_unit|SRAM_read_data [4]),
	.cin(gnd),
	.combout(\unit5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \unit5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
cycloneive_lcell_comb \unit5|WideOr4~0 (
// Equation(s):
// \unit5|WideOr4~0_combout  = (\SRAM_unit|SRAM_read_data [6] & (\SRAM_unit|SRAM_read_data [7] & ((\SRAM_unit|SRAM_read_data [5]) # (!\SRAM_unit|SRAM_read_data [4])))) # (!\SRAM_unit|SRAM_read_data [6] & (\SRAM_unit|SRAM_read_data [5] & 
// (!\SRAM_unit|SRAM_read_data [7] & !\SRAM_unit|SRAM_read_data [4])))

	.dataa(\SRAM_unit|SRAM_read_data [6]),
	.datab(\SRAM_unit|SRAM_read_data [5]),
	.datac(\SRAM_unit|SRAM_read_data [7]),
	.datad(\SRAM_unit|SRAM_read_data [4]),
	.cin(gnd),
	.combout(\unit5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr4~0 .lut_mask = 16'h80A4;
defparam \unit5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N6
cycloneive_lcell_comb \unit5|WideOr3~0 (
// Equation(s):
// \unit5|WideOr3~0_combout  = (\SRAM_unit|SRAM_read_data [4] & (\SRAM_unit|SRAM_read_data [6] $ ((!\SRAM_unit|SRAM_read_data [5])))) # (!\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [6] & (!\SRAM_unit|SRAM_read_data [5] & 
// !\SRAM_unit|SRAM_read_data [7])) # (!\SRAM_unit|SRAM_read_data [6] & (\SRAM_unit|SRAM_read_data [5] & \SRAM_unit|SRAM_read_data [7]))))

	.dataa(\SRAM_unit|SRAM_read_data [6]),
	.datab(\SRAM_unit|SRAM_read_data [5]),
	.datac(\SRAM_unit|SRAM_read_data [7]),
	.datad(\SRAM_unit|SRAM_read_data [4]),
	.cin(gnd),
	.combout(\unit5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr3~0 .lut_mask = 16'h9942;
defparam \unit5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N0
cycloneive_lcell_comb \unit5|WideOr2~0 (
// Equation(s):
// \unit5|WideOr2~0_combout  = (\SRAM_unit|SRAM_read_data [5] & (((!\SRAM_unit|SRAM_read_data [7] & \SRAM_unit|SRAM_read_data [4])))) # (!\SRAM_unit|SRAM_read_data [5] & ((\SRAM_unit|SRAM_read_data [6] & (!\SRAM_unit|SRAM_read_data [7])) # 
// (!\SRAM_unit|SRAM_read_data [6] & ((\SRAM_unit|SRAM_read_data [4])))))

	.dataa(\SRAM_unit|SRAM_read_data [6]),
	.datab(\SRAM_unit|SRAM_read_data [5]),
	.datac(\SRAM_unit|SRAM_read_data [7]),
	.datad(\SRAM_unit|SRAM_read_data [4]),
	.cin(gnd),
	.combout(\unit5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr2~0 .lut_mask = 16'h1F02;
defparam \unit5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
cycloneive_lcell_comb \unit5|WideOr1~0 (
// Equation(s):
// \unit5|WideOr1~0_combout  = (\SRAM_unit|SRAM_read_data [6] & (\SRAM_unit|SRAM_read_data [4] & (\SRAM_unit|SRAM_read_data [5] $ (\SRAM_unit|SRAM_read_data [7])))) # (!\SRAM_unit|SRAM_read_data [6] & (!\SRAM_unit|SRAM_read_data [7] & 
// ((\SRAM_unit|SRAM_read_data [5]) # (\SRAM_unit|SRAM_read_data [4]))))

	.dataa(\SRAM_unit|SRAM_read_data [6]),
	.datab(\SRAM_unit|SRAM_read_data [5]),
	.datac(\SRAM_unit|SRAM_read_data [7]),
	.datad(\SRAM_unit|SRAM_read_data [4]),
	.cin(gnd),
	.combout(\unit5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr1~0 .lut_mask = 16'h2D04;
defparam \unit5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
cycloneive_lcell_comb \unit5|WideOr0~0 (
// Equation(s):
// \unit5|WideOr0~0_combout  = (\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [7]) # (\SRAM_unit|SRAM_read_data [6] $ (\SRAM_unit|SRAM_read_data [5])))) # (!\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [5]) # 
// (\SRAM_unit|SRAM_read_data [6] $ (\SRAM_unit|SRAM_read_data [7]))))

	.dataa(\SRAM_unit|SRAM_read_data [6]),
	.datab(\SRAM_unit|SRAM_read_data [5]),
	.datac(\SRAM_unit|SRAM_read_data [7]),
	.datad(\SRAM_unit|SRAM_read_data [4]),
	.cin(gnd),
	.combout(\unit5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \unit5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \unit6|WideOr6~0 (
// Equation(s):
// \unit6|WideOr6~0_combout  = (\SRAM_unit|SRAM_read_data [10] & (!\SRAM_unit|SRAM_read_data [9] & (\SRAM_unit|SRAM_read_data [11] $ (!\SRAM_unit|SRAM_read_data [8])))) # (!\SRAM_unit|SRAM_read_data [10] & (\SRAM_unit|SRAM_read_data [8] & 
// (\SRAM_unit|SRAM_read_data [11] $ (!\SRAM_unit|SRAM_read_data [9]))))

	.dataa(\SRAM_unit|SRAM_read_data [10]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [9]),
	.datad(\SRAM_unit|SRAM_read_data [8]),
	.cin(gnd),
	.combout(\unit6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr6~0 .lut_mask = 16'h4902;
defparam \unit6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \unit6|WideOr5~0 (
// Equation(s):
// \unit6|WideOr5~0_combout  = (\SRAM_unit|SRAM_read_data [11] & ((\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [9]))) # (!\SRAM_unit|SRAM_read_data [8] & (\SRAM_unit|SRAM_read_data [10])))) # (!\SRAM_unit|SRAM_read_data [11] & 
// (\SRAM_unit|SRAM_read_data [10] & (\SRAM_unit|SRAM_read_data [9] $ (\SRAM_unit|SRAM_read_data [8]))))

	.dataa(\SRAM_unit|SRAM_read_data [10]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [9]),
	.datad(\SRAM_unit|SRAM_read_data [8]),
	.cin(gnd),
	.combout(\unit6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \unit6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \unit6|WideOr4~0 (
// Equation(s):
// \unit6|WideOr4~0_combout  = (\SRAM_unit|SRAM_read_data [10] & (\SRAM_unit|SRAM_read_data [11] & ((\SRAM_unit|SRAM_read_data [9]) # (!\SRAM_unit|SRAM_read_data [8])))) # (!\SRAM_unit|SRAM_read_data [10] & (!\SRAM_unit|SRAM_read_data [11] & 
// (\SRAM_unit|SRAM_read_data [9] & !\SRAM_unit|SRAM_read_data [8])))

	.dataa(\SRAM_unit|SRAM_read_data [10]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [9]),
	.datad(\SRAM_unit|SRAM_read_data [8]),
	.cin(gnd),
	.combout(\unit6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr4~0 .lut_mask = 16'h8098;
defparam \unit6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \unit6|WideOr3~0 (
// Equation(s):
// \unit6|WideOr3~0_combout  = (\SRAM_unit|SRAM_read_data [8] & (\SRAM_unit|SRAM_read_data [10] $ (((!\SRAM_unit|SRAM_read_data [9]))))) # (!\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [10] & (!\SRAM_unit|SRAM_read_data [11] & 
// !\SRAM_unit|SRAM_read_data [9])) # (!\SRAM_unit|SRAM_read_data [10] & (\SRAM_unit|SRAM_read_data [11] & \SRAM_unit|SRAM_read_data [9]))))

	.dataa(\SRAM_unit|SRAM_read_data [10]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [9]),
	.datad(\SRAM_unit|SRAM_read_data [8]),
	.cin(gnd),
	.combout(\unit6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr3~0 .lut_mask = 16'hA542;
defparam \unit6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \unit6|WideOr2~0 (
// Equation(s):
// \unit6|WideOr2~0_combout  = (\SRAM_unit|SRAM_read_data [9] & (((!\SRAM_unit|SRAM_read_data [11] & \SRAM_unit|SRAM_read_data [8])))) # (!\SRAM_unit|SRAM_read_data [9] & ((\SRAM_unit|SRAM_read_data [10] & (!\SRAM_unit|SRAM_read_data [11])) # 
// (!\SRAM_unit|SRAM_read_data [10] & ((\SRAM_unit|SRAM_read_data [8])))))

	.dataa(\SRAM_unit|SRAM_read_data [10]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [9]),
	.datad(\SRAM_unit|SRAM_read_data [8]),
	.cin(gnd),
	.combout(\unit6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr2~0 .lut_mask = 16'h3702;
defparam \unit6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \unit6|WideOr1~0 (
// Equation(s):
// \unit6|WideOr1~0_combout  = (\SRAM_unit|SRAM_read_data [10] & (\SRAM_unit|SRAM_read_data [8] & (\SRAM_unit|SRAM_read_data [11] $ (\SRAM_unit|SRAM_read_data [9])))) # (!\SRAM_unit|SRAM_read_data [10] & (!\SRAM_unit|SRAM_read_data [11] & 
// ((\SRAM_unit|SRAM_read_data [9]) # (\SRAM_unit|SRAM_read_data [8]))))

	.dataa(\SRAM_unit|SRAM_read_data [10]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [9]),
	.datad(\SRAM_unit|SRAM_read_data [8]),
	.cin(gnd),
	.combout(\unit6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr1~0 .lut_mask = 16'h3910;
defparam \unit6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \unit6|WideOr0~0 (
// Equation(s):
// \unit6|WideOr0~0_combout  = (\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [11]) # (\SRAM_unit|SRAM_read_data [10] $ (\SRAM_unit|SRAM_read_data [9])))) # (!\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [9]) # 
// (\SRAM_unit|SRAM_read_data [10] $ (\SRAM_unit|SRAM_read_data [11]))))

	.dataa(\SRAM_unit|SRAM_read_data [10]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [9]),
	.datad(\SRAM_unit|SRAM_read_data [8]),
	.cin(gnd),
	.combout(\unit6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr0~0 .lut_mask = 16'hDEF6;
defparam \unit6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N0
cycloneive_lcell_comb \unit7|WideOr6~0 (
// Equation(s):
// \unit7|WideOr6~0_combout  = (\SRAM_unit|SRAM_read_data [15] & (\SRAM_unit|SRAM_read_data [12] & (\SRAM_unit|SRAM_read_data [13] $ (\SRAM_unit|SRAM_read_data [14])))) # (!\SRAM_unit|SRAM_read_data [15] & (!\SRAM_unit|SRAM_read_data [13] & 
// (\SRAM_unit|SRAM_read_data [14] $ (\SRAM_unit|SRAM_read_data [12]))))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\SRAM_unit|SRAM_read_data [13]),
	.datac(\SRAM_unit|SRAM_read_data [14]),
	.datad(\SRAM_unit|SRAM_read_data [12]),
	.cin(gnd),
	.combout(\unit7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr6~0 .lut_mask = 16'h2910;
defparam \unit7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
cycloneive_lcell_comb \unit7|WideOr5~0 (
// Equation(s):
// \unit7|WideOr5~0_combout  = (\SRAM_unit|SRAM_read_data [15] & ((\SRAM_unit|SRAM_read_data [12] & (\SRAM_unit|SRAM_read_data [13])) # (!\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [14]))))) # (!\SRAM_unit|SRAM_read_data [15] & 
// (\SRAM_unit|SRAM_read_data [14] & (\SRAM_unit|SRAM_read_data [13] $ (\SRAM_unit|SRAM_read_data [12]))))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\SRAM_unit|SRAM_read_data [13]),
	.datac(\SRAM_unit|SRAM_read_data [14]),
	.datad(\SRAM_unit|SRAM_read_data [12]),
	.cin(gnd),
	.combout(\unit7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr5~0 .lut_mask = 16'h98E0;
defparam \unit7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N20
cycloneive_lcell_comb \unit7|WideOr4~0 (
// Equation(s):
// \unit7|WideOr4~0_combout  = (\SRAM_unit|SRAM_read_data [15] & (\SRAM_unit|SRAM_read_data [14] & ((\SRAM_unit|SRAM_read_data [13]) # (!\SRAM_unit|SRAM_read_data [12])))) # (!\SRAM_unit|SRAM_read_data [15] & (\SRAM_unit|SRAM_read_data [13] & 
// (!\SRAM_unit|SRAM_read_data [14] & !\SRAM_unit|SRAM_read_data [12])))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\SRAM_unit|SRAM_read_data [13]),
	.datac(\SRAM_unit|SRAM_read_data [14]),
	.datad(\SRAM_unit|SRAM_read_data [12]),
	.cin(gnd),
	.combout(\unit7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr4~0 .lut_mask = 16'h80A4;
defparam \unit7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N14
cycloneive_lcell_comb \unit7|WideOr3~0 (
// Equation(s):
// \unit7|WideOr3~0_combout  = (\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [13] $ (!\SRAM_unit|SRAM_read_data [14])))) # (!\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [15] & (\SRAM_unit|SRAM_read_data [13] & 
// !\SRAM_unit|SRAM_read_data [14])) # (!\SRAM_unit|SRAM_read_data [15] & (!\SRAM_unit|SRAM_read_data [13] & \SRAM_unit|SRAM_read_data [14]))))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\SRAM_unit|SRAM_read_data [13]),
	.datac(\SRAM_unit|SRAM_read_data [14]),
	.datad(\SRAM_unit|SRAM_read_data [12]),
	.cin(gnd),
	.combout(\unit7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr3~0 .lut_mask = 16'hC318;
defparam \unit7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N8
cycloneive_lcell_comb \unit7|WideOr2~0 (
// Equation(s):
// \unit7|WideOr2~0_combout  = (\SRAM_unit|SRAM_read_data [13] & (!\SRAM_unit|SRAM_read_data [15] & ((\SRAM_unit|SRAM_read_data [12])))) # (!\SRAM_unit|SRAM_read_data [13] & ((\SRAM_unit|SRAM_read_data [14] & (!\SRAM_unit|SRAM_read_data [15])) # 
// (!\SRAM_unit|SRAM_read_data [14] & ((\SRAM_unit|SRAM_read_data [12])))))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\SRAM_unit|SRAM_read_data [13]),
	.datac(\SRAM_unit|SRAM_read_data [14]),
	.datad(\SRAM_unit|SRAM_read_data [12]),
	.cin(gnd),
	.combout(\unit7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr2~0 .lut_mask = 16'h5710;
defparam \unit7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N28
cycloneive_lcell_comb \unit7|WideOr1~0 (
// Equation(s):
// \unit7|WideOr1~0_combout  = (\SRAM_unit|SRAM_read_data [13] & (!\SRAM_unit|SRAM_read_data [15] & ((\SRAM_unit|SRAM_read_data [12]) # (!\SRAM_unit|SRAM_read_data [14])))) # (!\SRAM_unit|SRAM_read_data [13] & (\SRAM_unit|SRAM_read_data [12] & 
// (\SRAM_unit|SRAM_read_data [15] $ (!\SRAM_unit|SRAM_read_data [14]))))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\SRAM_unit|SRAM_read_data [13]),
	.datac(\SRAM_unit|SRAM_read_data [14]),
	.datad(\SRAM_unit|SRAM_read_data [12]),
	.cin(gnd),
	.combout(\unit7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr1~0 .lut_mask = 16'h6504;
defparam \unit7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N8
cycloneive_lcell_comb \unit7|WideOr0~0 (
// Equation(s):
// \unit7|WideOr0~0_combout  = (\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [15]) # (\SRAM_unit|SRAM_read_data [13] $ (\SRAM_unit|SRAM_read_data [14])))) # (!\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [13]) # 
// (\SRAM_unit|SRAM_read_data [15] $ (\SRAM_unit|SRAM_read_data [14]))))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\SRAM_unit|SRAM_read_data [13]),
	.datac(\SRAM_unit|SRAM_read_data [14]),
	.datad(\SRAM_unit|SRAM_read_data [12]),
	.cin(gnd),
	.combout(\unit7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \unit7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \PUSH_BUTTON_N_I[0]~input (
	.i(PUSH_BUTTON_N_I[0]),
	.ibar(gnd),
	.o(\PUSH_BUTTON_N_I[0]~input_o ));
// synopsys translate_off
defparam \PUSH_BUTTON_N_I[0]~input .bus_hold = "false";
defparam \PUSH_BUTTON_N_I[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y59_N28
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[0][0]~0 (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][0]~0_combout  = !\PUSH_BUTTON_N_I[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PUSH_BUTTON_N_I[0]~input_o ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][0]~0 .lut_mask = 16'h00FF;
defparam \PB_unit|debounce_shift_reg[0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y59_N0
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[0]~16 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[0]~16_combout  = \PB_unit|clock_1kHz_div_count [0] $ (VCC)
// \PB_unit|clock_1kHz_div_count[0]~17  = CARRY(\PB_unit|clock_1kHz_div_count [0])

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PB_unit|clock_1kHz_div_count[0]~16_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[0]~17 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[0]~16 .lut_mask = 16'h33CC;
defparam \PB_unit|clock_1kHz_div_count[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y59_N12
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[6]~28 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[6]~28_combout  = (\PB_unit|clock_1kHz_div_count [6] & (\PB_unit|clock_1kHz_div_count[5]~27  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [6] & (!\PB_unit|clock_1kHz_div_count[5]~27  & VCC))
// \PB_unit|clock_1kHz_div_count[6]~29  = CARRY((\PB_unit|clock_1kHz_div_count [6] & !\PB_unit|clock_1kHz_div_count[5]~27 ))

	.dataa(\PB_unit|clock_1kHz_div_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[5]~27 ),
	.combout(\PB_unit|clock_1kHz_div_count[6]~28_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[6]~29 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[6]~28 .lut_mask = 16'hA50A;
defparam \PB_unit|clock_1kHz_div_count[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y59_N14
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[7]~30 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[7]~30_combout  = (\PB_unit|clock_1kHz_div_count [7] & (!\PB_unit|clock_1kHz_div_count[6]~29 )) # (!\PB_unit|clock_1kHz_div_count [7] & ((\PB_unit|clock_1kHz_div_count[6]~29 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[7]~31  = CARRY((!\PB_unit|clock_1kHz_div_count[6]~29 ) # (!\PB_unit|clock_1kHz_div_count [7]))

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[6]~29 ),
	.combout(\PB_unit|clock_1kHz_div_count[7]~30_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[7]~31 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[7]~30 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y59_N15
dffeas \PB_unit|clock_1kHz_div_count[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[7]~30_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[7] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y59_N20
cycloneive_lcell_comb \PB_unit|LessThan0~0 (
// Equation(s):
// \PB_unit|LessThan0~0_combout  = ((!\PB_unit|clock_1kHz_div_count [1]) # (!\PB_unit|clock_1kHz_div_count [0])) # (!\PB_unit|clock_1kHz_div_count [2])

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [2]),
	.datac(\PB_unit|clock_1kHz_div_count [0]),
	.datad(\PB_unit|clock_1kHz_div_count [1]),
	.cin(gnd),
	.combout(\PB_unit|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|LessThan0~0 .lut_mask = 16'h3FFF;
defparam \PB_unit|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y59_N28
cycloneive_lcell_comb \PB_unit|Equal0~1 (
// Equation(s):
// \PB_unit|Equal0~1_combout  = (!\PB_unit|clock_1kHz_div_count [3] & !\PB_unit|clock_1kHz_div_count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PB_unit|clock_1kHz_div_count [3]),
	.datad(\PB_unit|clock_1kHz_div_count [4]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~1 .lut_mask = 16'h000F;
defparam \PB_unit|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y59_N2
cycloneive_lcell_comb \PB_unit|LessThan0~1 (
// Equation(s):
// \PB_unit|LessThan0~1_combout  = (!\PB_unit|clock_1kHz_div_count [6] & (((\PB_unit|LessThan0~0_combout  & \PB_unit|Equal0~1_combout )) # (!\PB_unit|clock_1kHz_div_count [5])))

	.dataa(\PB_unit|clock_1kHz_div_count [5]),
	.datab(\PB_unit|LessThan0~0_combout ),
	.datac(\PB_unit|clock_1kHz_div_count [6]),
	.datad(\PB_unit|Equal0~1_combout ),
	.cin(gnd),
	.combout(\PB_unit|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|LessThan0~1 .lut_mask = 16'h0D05;
defparam \PB_unit|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y59_N16
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[8]~32 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[8]~32_combout  = (\PB_unit|clock_1kHz_div_count [8] & (\PB_unit|clock_1kHz_div_count[7]~31  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [8] & (!\PB_unit|clock_1kHz_div_count[7]~31  & VCC))
// \PB_unit|clock_1kHz_div_count[8]~33  = CARRY((\PB_unit|clock_1kHz_div_count [8] & !\PB_unit|clock_1kHz_div_count[7]~31 ))

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[7]~31 ),
	.combout(\PB_unit|clock_1kHz_div_count[8]~32_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[8]~33 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[8]~32 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y59_N17
dffeas \PB_unit|clock_1kHz_div_count[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[8]~32_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[8] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y59_N18
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[9]~34 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[9]~34_combout  = (\PB_unit|clock_1kHz_div_count [9] & (!\PB_unit|clock_1kHz_div_count[8]~33 )) # (!\PB_unit|clock_1kHz_div_count [9] & ((\PB_unit|clock_1kHz_div_count[8]~33 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[9]~35  = CARRY((!\PB_unit|clock_1kHz_div_count[8]~33 ) # (!\PB_unit|clock_1kHz_div_count [9]))

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[8]~33 ),
	.combout(\PB_unit|clock_1kHz_div_count[9]~34_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[9]~35 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[9]~34 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y59_N19
dffeas \PB_unit|clock_1kHz_div_count[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[9]~34_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[9] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y59_N20
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[10]~36 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[10]~36_combout  = (\PB_unit|clock_1kHz_div_count [10] & (\PB_unit|clock_1kHz_div_count[9]~35  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [10] & (!\PB_unit|clock_1kHz_div_count[9]~35  & VCC))
// \PB_unit|clock_1kHz_div_count[10]~37  = CARRY((\PB_unit|clock_1kHz_div_count [10] & !\PB_unit|clock_1kHz_div_count[9]~35 ))

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[9]~35 ),
	.combout(\PB_unit|clock_1kHz_div_count[10]~36_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[10]~37 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[10]~36 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y59_N21
dffeas \PB_unit|clock_1kHz_div_count[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[10]~36_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[10] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y59_N22
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[11]~38 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[11]~38_combout  = (\PB_unit|clock_1kHz_div_count [11] & (!\PB_unit|clock_1kHz_div_count[10]~37 )) # (!\PB_unit|clock_1kHz_div_count [11] & ((\PB_unit|clock_1kHz_div_count[10]~37 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[11]~39  = CARRY((!\PB_unit|clock_1kHz_div_count[10]~37 ) # (!\PB_unit|clock_1kHz_div_count [11]))

	.dataa(\PB_unit|clock_1kHz_div_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[10]~37 ),
	.combout(\PB_unit|clock_1kHz_div_count[11]~38_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[11]~39 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[11]~38 .lut_mask = 16'h5A5F;
defparam \PB_unit|clock_1kHz_div_count[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y59_N23
dffeas \PB_unit|clock_1kHz_div_count[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[11]~38_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[11] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y59_N24
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[12]~40 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[12]~40_combout  = (\PB_unit|clock_1kHz_div_count [12] & (\PB_unit|clock_1kHz_div_count[11]~39  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [12] & (!\PB_unit|clock_1kHz_div_count[11]~39  & VCC))
// \PB_unit|clock_1kHz_div_count[12]~41  = CARRY((\PB_unit|clock_1kHz_div_count [12] & !\PB_unit|clock_1kHz_div_count[11]~39 ))

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[11]~39 ),
	.combout(\PB_unit|clock_1kHz_div_count[12]~40_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[12]~41 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[12]~40 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y59_N25
dffeas \PB_unit|clock_1kHz_div_count[12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[12]~40_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[12] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y59_N10
cycloneive_lcell_comb \PB_unit|Equal0~0 (
// Equation(s):
// \PB_unit|Equal0~0_combout  = (!\PB_unit|clock_1kHz_div_count [10] & (!\PB_unit|clock_1kHz_div_count [11] & (!\PB_unit|clock_1kHz_div_count [12] & !\PB_unit|clock_1kHz_div_count [9])))

	.dataa(\PB_unit|clock_1kHz_div_count [10]),
	.datab(\PB_unit|clock_1kHz_div_count [11]),
	.datac(\PB_unit|clock_1kHz_div_count [12]),
	.datad(\PB_unit|clock_1kHz_div_count [9]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~0 .lut_mask = 16'h0001;
defparam \PB_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y59_N22
cycloneive_lcell_comb \PB_unit|LessThan0~2 (
// Equation(s):
// \PB_unit|LessThan0~2_combout  = (\PB_unit|Equal0~0_combout  & (((\PB_unit|LessThan0~1_combout ) # (!\PB_unit|clock_1kHz_div_count [8])) # (!\PB_unit|clock_1kHz_div_count [7])))

	.dataa(\PB_unit|clock_1kHz_div_count [7]),
	.datab(\PB_unit|LessThan0~1_combout ),
	.datac(\PB_unit|clock_1kHz_div_count [8]),
	.datad(\PB_unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\PB_unit|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|LessThan0~2 .lut_mask = 16'hDF00;
defparam \PB_unit|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y59_N26
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[13]~42 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[13]~42_combout  = (\PB_unit|clock_1kHz_div_count [13] & (!\PB_unit|clock_1kHz_div_count[12]~41 )) # (!\PB_unit|clock_1kHz_div_count [13] & ((\PB_unit|clock_1kHz_div_count[12]~41 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[13]~43  = CARRY((!\PB_unit|clock_1kHz_div_count[12]~41 ) # (!\PB_unit|clock_1kHz_div_count [13]))

	.dataa(\PB_unit|clock_1kHz_div_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[12]~41 ),
	.combout(\PB_unit|clock_1kHz_div_count[13]~42_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[13]~43 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[13]~42 .lut_mask = 16'h5A5F;
defparam \PB_unit|clock_1kHz_div_count[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y59_N27
dffeas \PB_unit|clock_1kHz_div_count[13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[13]~42_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[13] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y59_N28
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[14]~44 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[14]~44_combout  = (\PB_unit|clock_1kHz_div_count [14] & (\PB_unit|clock_1kHz_div_count[13]~43  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [14] & (!\PB_unit|clock_1kHz_div_count[13]~43  & VCC))
// \PB_unit|clock_1kHz_div_count[14]~45  = CARRY((\PB_unit|clock_1kHz_div_count [14] & !\PB_unit|clock_1kHz_div_count[13]~43 ))

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[13]~43 ),
	.combout(\PB_unit|clock_1kHz_div_count[14]~44_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[14]~45 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[14]~44 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y59_N29
dffeas \PB_unit|clock_1kHz_div_count[14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[14]~44_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[14] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y59_N30
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[15]~46 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[15]~46_combout  = \PB_unit|clock_1kHz_div_count [15] $ (\PB_unit|clock_1kHz_div_count[14]~45 )

	.dataa(\PB_unit|clock_1kHz_div_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\PB_unit|clock_1kHz_div_count[14]~45 ),
	.combout(\PB_unit|clock_1kHz_div_count[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[15]~46 .lut_mask = 16'h5A5A;
defparam \PB_unit|clock_1kHz_div_count[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y59_N31
dffeas \PB_unit|clock_1kHz_div_count[15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[15]~46_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[15] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y59_N6
cycloneive_lcell_comb \PB_unit|LessThan0~3 (
// Equation(s):
// \PB_unit|LessThan0~3_combout  = (\PB_unit|clock_1kHz_div_count [15]) # ((!\PB_unit|LessThan0~2_combout  & (\PB_unit|clock_1kHz_div_count [13] & \PB_unit|clock_1kHz_div_count [14])))

	.dataa(\PB_unit|LessThan0~2_combout ),
	.datab(\PB_unit|clock_1kHz_div_count [15]),
	.datac(\PB_unit|clock_1kHz_div_count [13]),
	.datad(\PB_unit|clock_1kHz_div_count [14]),
	.cin(gnd),
	.combout(\PB_unit|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|LessThan0~3 .lut_mask = 16'hDCCC;
defparam \PB_unit|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y59_N1
dffeas \PB_unit|clock_1kHz_div_count[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[0]~16_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[0] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y59_N2
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[1]~18 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[1]~18_combout  = (\PB_unit|clock_1kHz_div_count [1] & (!\PB_unit|clock_1kHz_div_count[0]~17 )) # (!\PB_unit|clock_1kHz_div_count [1] & ((\PB_unit|clock_1kHz_div_count[0]~17 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[1]~19  = CARRY((!\PB_unit|clock_1kHz_div_count[0]~17 ) # (!\PB_unit|clock_1kHz_div_count [1]))

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[0]~17 ),
	.combout(\PB_unit|clock_1kHz_div_count[1]~18_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[1]~19 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[1]~18 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y59_N3
dffeas \PB_unit|clock_1kHz_div_count[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[1] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y59_N4
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[2]~20 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[2]~20_combout  = (\PB_unit|clock_1kHz_div_count [2] & (\PB_unit|clock_1kHz_div_count[1]~19  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [2] & (!\PB_unit|clock_1kHz_div_count[1]~19  & VCC))
// \PB_unit|clock_1kHz_div_count[2]~21  = CARRY((\PB_unit|clock_1kHz_div_count [2] & !\PB_unit|clock_1kHz_div_count[1]~19 ))

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[1]~19 ),
	.combout(\PB_unit|clock_1kHz_div_count[2]~20_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[2]~21 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[2]~20 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y59_N5
dffeas \PB_unit|clock_1kHz_div_count[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[2]~20_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[2] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y59_N6
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[3]~22 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[3]~22_combout  = (\PB_unit|clock_1kHz_div_count [3] & (!\PB_unit|clock_1kHz_div_count[2]~21 )) # (!\PB_unit|clock_1kHz_div_count [3] & ((\PB_unit|clock_1kHz_div_count[2]~21 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[3]~23  = CARRY((!\PB_unit|clock_1kHz_div_count[2]~21 ) # (!\PB_unit|clock_1kHz_div_count [3]))

	.dataa(\PB_unit|clock_1kHz_div_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[2]~21 ),
	.combout(\PB_unit|clock_1kHz_div_count[3]~22_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[3]~23 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[3]~22 .lut_mask = 16'h5A5F;
defparam \PB_unit|clock_1kHz_div_count[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y59_N7
dffeas \PB_unit|clock_1kHz_div_count[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[3] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y59_N8
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[4]~24 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[4]~24_combout  = (\PB_unit|clock_1kHz_div_count [4] & (\PB_unit|clock_1kHz_div_count[3]~23  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [4] & (!\PB_unit|clock_1kHz_div_count[3]~23  & VCC))
// \PB_unit|clock_1kHz_div_count[4]~25  = CARRY((\PB_unit|clock_1kHz_div_count [4] & !\PB_unit|clock_1kHz_div_count[3]~23 ))

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz_div_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[3]~23 ),
	.combout(\PB_unit|clock_1kHz_div_count[4]~24_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[4]~25 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[4]~24 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y59_N9
dffeas \PB_unit|clock_1kHz_div_count[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[4] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y59_N10
cycloneive_lcell_comb \PB_unit|clock_1kHz_div_count[5]~26 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[5]~26_combout  = (\PB_unit|clock_1kHz_div_count [5] & (!\PB_unit|clock_1kHz_div_count[4]~25 )) # (!\PB_unit|clock_1kHz_div_count [5] & ((\PB_unit|clock_1kHz_div_count[4]~25 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[5]~27  = CARRY((!\PB_unit|clock_1kHz_div_count[4]~25 ) # (!\PB_unit|clock_1kHz_div_count [5]))

	.dataa(\PB_unit|clock_1kHz_div_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[4]~25 ),
	.combout(\PB_unit|clock_1kHz_div_count[5]~26_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[5]~27 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[5]~26 .lut_mask = 16'h5A5F;
defparam \PB_unit|clock_1kHz_div_count[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y59_N11
dffeas \PB_unit|clock_1kHz_div_count[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[5]~26_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[5] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y59_N13
dffeas \PB_unit|clock_1kHz_div_count[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz_div_count[6]~28_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_div_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[6] .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_div_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y59_N26
cycloneive_lcell_comb \PB_unit|Equal0~3 (
// Equation(s):
// \PB_unit|Equal0~3_combout  = (!\PB_unit|clock_1kHz_div_count [6] & (!\PB_unit|clock_1kHz_div_count [7] & (!\PB_unit|clock_1kHz_div_count [2] & !\PB_unit|clock_1kHz_div_count [5])))

	.dataa(\PB_unit|clock_1kHz_div_count [6]),
	.datab(\PB_unit|clock_1kHz_div_count [7]),
	.datac(\PB_unit|clock_1kHz_div_count [2]),
	.datad(\PB_unit|clock_1kHz_div_count [5]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~3 .lut_mask = 16'h0001;
defparam \PB_unit|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y59_N14
cycloneive_lcell_comb \PB_unit|Equal0~4 (
// Equation(s):
// \PB_unit|Equal0~4_combout  = (!\PB_unit|clock_1kHz_div_count [13] & (!\PB_unit|clock_1kHz_div_count [15] & (!\PB_unit|clock_1kHz_div_count [8] & !\PB_unit|clock_1kHz_div_count [14])))

	.dataa(\PB_unit|clock_1kHz_div_count [13]),
	.datab(\PB_unit|clock_1kHz_div_count [15]),
	.datac(\PB_unit|clock_1kHz_div_count [8]),
	.datad(\PB_unit|clock_1kHz_div_count [14]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~4 .lut_mask = 16'h0001;
defparam \PB_unit|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y59_N12
cycloneive_lcell_comb \PB_unit|Equal0~2 (
// Equation(s):
// \PB_unit|Equal0~2_combout  = (!\PB_unit|clock_1kHz_div_count [1] & (\PB_unit|Equal0~1_combout  & (!\PB_unit|clock_1kHz_div_count [0] & \PB_unit|Equal0~0_combout )))

	.dataa(\PB_unit|clock_1kHz_div_count [1]),
	.datab(\PB_unit|Equal0~1_combout ),
	.datac(\PB_unit|clock_1kHz_div_count [0]),
	.datad(\PB_unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\PB_unit|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~2 .lut_mask = 16'h0400;
defparam \PB_unit|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y59_N4
cycloneive_lcell_comb \PB_unit|clock_1kHz~0 (
// Equation(s):
// \PB_unit|clock_1kHz~0_combout  = \PB_unit|clock_1kHz~q  $ (((\PB_unit|Equal0~3_combout  & (\PB_unit|Equal0~4_combout  & \PB_unit|Equal0~2_combout ))))

	.dataa(\PB_unit|Equal0~3_combout ),
	.datab(\PB_unit|Equal0~4_combout ),
	.datac(\PB_unit|clock_1kHz~q ),
	.datad(\PB_unit|Equal0~2_combout ),
	.cin(gnd),
	.combout(\PB_unit|clock_1kHz~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|clock_1kHz~0 .lut_mask = 16'h78F0;
defparam \PB_unit|clock_1kHz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y59_N5
dffeas \PB_unit|clock_1kHz (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|clock_1kHz~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y59_N9
dffeas \PB_unit|clock_1kHz_buf (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|clock_1kHz~q ),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|clock_1kHz_buf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_buf .is_wysiwyg = "true";
defparam \PB_unit|clock_1kHz_buf .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y59_N8
cycloneive_lcell_comb \PB_unit|always3~0 (
// Equation(s):
// \PB_unit|always3~0_combout  = (!\PB_unit|clock_1kHz~q  & \PB_unit|clock_1kHz_buf~q )

	.dataa(gnd),
	.datab(\PB_unit|clock_1kHz~q ),
	.datac(\PB_unit|clock_1kHz_buf~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PB_unit|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|always3~0 .lut_mask = 16'h3030;
defparam \PB_unit|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y59_N29
dffeas \PB_unit|debounce_shift_reg[0][0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[0][0]~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][0] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y59_N2
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[0][1]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][1]~feeder_combout  = \PB_unit|debounce_shift_reg[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[0][0]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][1]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y59_N3
dffeas \PB_unit|debounce_shift_reg[0][1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][1] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y59_N24
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[0][2]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][2]~feeder_combout  = \PB_unit|debounce_shift_reg[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[0][1]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][2]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y59_N25
dffeas \PB_unit|debounce_shift_reg[0][2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][2] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y61_N4
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[0][3]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][3]~feeder_combout  = \PB_unit|debounce_shift_reg[0][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[0][2]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][3]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y61_N5
dffeas \PB_unit|debounce_shift_reg[0][3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][3] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y61_N31
dffeas \PB_unit|debounce_shift_reg[0][4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|debounce_shift_reg[0][3]~q ),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][4] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y61_N29
dffeas \PB_unit|debounce_shift_reg[0][5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|debounce_shift_reg[0][4]~q ),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][5] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y61_N7
dffeas \PB_unit|debounce_shift_reg[0][6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|debounce_shift_reg[0][5]~q ),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][6] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y59_N0
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[0][7]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][7]~feeder_combout  = \PB_unit|debounce_shift_reg[0][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[0][6]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][7]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y59_N1
dffeas \PB_unit|debounce_shift_reg[0][7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][7] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y59_N30
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[0][8]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][8]~feeder_combout  = \PB_unit|debounce_shift_reg[0][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[0][7]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][8]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y59_N31
dffeas \PB_unit|debounce_shift_reg[0][8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][8] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y59_N19
dffeas \PB_unit|debounce_shift_reg[0][9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|debounce_shift_reg[0][8]~q ),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][9] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y59_N18
cycloneive_lcell_comb \PB_unit|WideOr0~0 (
// Equation(s):
// \PB_unit|WideOr0~0_combout  = (\PB_unit|debounce_shift_reg[0][8]~q ) # ((\PB_unit|debounce_shift_reg[0][7]~q ) # ((\PB_unit|debounce_shift_reg[0][9]~q ) # (\PB_unit|debounce_shift_reg[0][6]~q )))

	.dataa(\PB_unit|debounce_shift_reg[0][8]~q ),
	.datab(\PB_unit|debounce_shift_reg[0][7]~q ),
	.datac(\PB_unit|debounce_shift_reg[0][9]~q ),
	.datad(\PB_unit|debounce_shift_reg[0][6]~q ),
	.cin(gnd),
	.combout(\PB_unit|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y61_N6
cycloneive_lcell_comb \PB_unit|WideOr0~1 (
// Equation(s):
// \PB_unit|WideOr0~1_combout  = (\PB_unit|debounce_shift_reg[0][4]~q ) # ((\PB_unit|debounce_shift_reg[0][3]~q ) # ((\PB_unit|debounce_shift_reg[0][5]~q ) # (\PB_unit|debounce_shift_reg[0][2]~q )))

	.dataa(\PB_unit|debounce_shift_reg[0][4]~q ),
	.datab(\PB_unit|debounce_shift_reg[0][3]~q ),
	.datac(\PB_unit|debounce_shift_reg[0][5]~q ),
	.datad(\PB_unit|debounce_shift_reg[0][2]~q ),
	.cin(gnd),
	.combout(\PB_unit|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y59_N16
cycloneive_lcell_comb \PB_unit|WideOr0~2 (
// Equation(s):
// \PB_unit|WideOr0~2_combout  = (\PB_unit|debounce_shift_reg[0][1]~q ) # ((\PB_unit|WideOr0~0_combout ) # ((\PB_unit|WideOr0~1_combout ) # (\PB_unit|debounce_shift_reg[0][0]~q )))

	.dataa(\PB_unit|debounce_shift_reg[0][1]~q ),
	.datab(\PB_unit|WideOr0~0_combout ),
	.datac(\PB_unit|WideOr0~1_combout ),
	.datad(\PB_unit|debounce_shift_reg[0][0]~q ),
	.cin(gnd),
	.combout(\PB_unit|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr0~2 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y59_N17
dffeas \PB_unit|push_button_status[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|WideOr0~2_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|push_button_status [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|push_button_status[0] .is_wysiwyg = "true";
defparam \PB_unit|push_button_status[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y59_N11
dffeas \PB_unit|push_button_status_buf[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|push_button_status [0]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|push_button_status_buf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|push_button_status_buf[0] .is_wysiwyg = "true";
defparam \PB_unit|push_button_status_buf[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y59_N10
cycloneive_lcell_comb \PB_unit|PB_pushed[0] (
// Equation(s):
// \PB_unit|PB_pushed [0] = (\PB_unit|push_button_status [0] & !\PB_unit|push_button_status_buf [0])

	.dataa(\PB_unit|push_button_status [0]),
	.datab(gnd),
	.datac(\PB_unit|push_button_status_buf [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PB_unit|PB_pushed [0]),
	.cout());
// synopsys translate_off
defparam \PB_unit|PB_pushed[0] .lut_mask = 16'h0A0A;
defparam \PB_unit|PB_pushed[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \PUSH_BUTTON_N_I[1]~input (
	.i(PUSH_BUTTON_N_I[1]),
	.ibar(gnd),
	.o(\PUSH_BUTTON_N_I[1]~input_o ));
// synopsys translate_off
defparam \PUSH_BUTTON_N_I[1]~input .bus_hold = "false";
defparam \PUSH_BUTTON_N_I[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y59_N30
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[1][0]~1 (
// Equation(s):
// \PB_unit|debounce_shift_reg[1][0]~1_combout  = !\PUSH_BUTTON_N_I[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\PUSH_BUTTON_N_I[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[1][0]~1 .lut_mask = 16'h0F0F;
defparam \PB_unit|debounce_shift_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y59_N31
dffeas \PB_unit|debounce_shift_reg[1][0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[1][0]~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[1][0] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y59_N6
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[1][1]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[1][1]~feeder_combout  = \PB_unit|debounce_shift_reg[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[1][0]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y59_N7
dffeas \PB_unit|debounce_shift_reg[1][1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[1][1] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y59_N25
dffeas \PB_unit|debounce_shift_reg[1][2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|debounce_shift_reg[1][1]~q ),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[1][2] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y59_N26
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[1][3]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[1][3]~feeder_combout  = \PB_unit|debounce_shift_reg[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[1][2]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y59_N27
dffeas \PB_unit|debounce_shift_reg[1][3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[1][3] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y59_N4
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[1][4]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[1][4]~feeder_combout  = \PB_unit|debounce_shift_reg[1][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[1][3]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y59_N5
dffeas \PB_unit|debounce_shift_reg[1][4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[1][4] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y59_N20
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[1][5]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[1][5]~feeder_combout  = \PB_unit|debounce_shift_reg[1][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[1][4]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y59_N21
dffeas \PB_unit|debounce_shift_reg[1][5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[1][5] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y59_N24
cycloneive_lcell_comb \PB_unit|WideOr1~1 (
// Equation(s):
// \PB_unit|WideOr1~1_combout  = (\PB_unit|debounce_shift_reg[1][3]~q ) # ((\PB_unit|debounce_shift_reg[1][5]~q ) # ((\PB_unit|debounce_shift_reg[1][2]~q ) # (\PB_unit|debounce_shift_reg[1][4]~q )))

	.dataa(\PB_unit|debounce_shift_reg[1][3]~q ),
	.datab(\PB_unit|debounce_shift_reg[1][5]~q ),
	.datac(\PB_unit|debounce_shift_reg[1][2]~q ),
	.datad(\PB_unit|debounce_shift_reg[1][4]~q ),
	.cin(gnd),
	.combout(\PB_unit|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr1~1 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y59_N12
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[1][6]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[1][6]~feeder_combout  = \PB_unit|debounce_shift_reg[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[1][5]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y59_N13
dffeas \PB_unit|debounce_shift_reg[1][6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[1][6] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y59_N16
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[1][7]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[1][7]~feeder_combout  = \PB_unit|debounce_shift_reg[1][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[1][6]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y59_N17
dffeas \PB_unit|debounce_shift_reg[1][7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[1][7] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y59_N14
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[1][8]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[1][8]~feeder_combout  = \PB_unit|debounce_shift_reg[1][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[1][7]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[1][8]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y59_N15
dffeas \PB_unit|debounce_shift_reg[1][8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[1][8] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y59_N19
dffeas \PB_unit|debounce_shift_reg[1][9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|debounce_shift_reg[1][8]~q ),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[1][9] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y59_N18
cycloneive_lcell_comb \PB_unit|WideOr1~0 (
// Equation(s):
// \PB_unit|WideOr1~0_combout  = (\PB_unit|debounce_shift_reg[1][6]~q ) # ((\PB_unit|debounce_shift_reg[1][8]~q ) # ((\PB_unit|debounce_shift_reg[1][9]~q ) # (\PB_unit|debounce_shift_reg[1][7]~q )))

	.dataa(\PB_unit|debounce_shift_reg[1][6]~q ),
	.datab(\PB_unit|debounce_shift_reg[1][8]~q ),
	.datac(\PB_unit|debounce_shift_reg[1][9]~q ),
	.datad(\PB_unit|debounce_shift_reg[1][7]~q ),
	.cin(gnd),
	.combout(\PB_unit|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr1~0 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y59_N22
cycloneive_lcell_comb \PB_unit|WideOr1~2 (
// Equation(s):
// \PB_unit|WideOr1~2_combout  = (\PB_unit|debounce_shift_reg[1][0]~q ) # ((\PB_unit|debounce_shift_reg[1][1]~q ) # ((\PB_unit|WideOr1~1_combout ) # (\PB_unit|WideOr1~0_combout )))

	.dataa(\PB_unit|debounce_shift_reg[1][0]~q ),
	.datab(\PB_unit|debounce_shift_reg[1][1]~q ),
	.datac(\PB_unit|WideOr1~1_combout ),
	.datad(\PB_unit|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\PB_unit|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr1~2 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y59_N23
dffeas \PB_unit|push_button_status[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|WideOr1~2_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|push_button_status [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|push_button_status[1] .is_wysiwyg = "true";
defparam \PB_unit|push_button_status[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y59_N9
dffeas \PB_unit|push_button_status_buf[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|push_button_status [1]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|push_button_status_buf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|push_button_status_buf[1] .is_wysiwyg = "true";
defparam \PB_unit|push_button_status_buf[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y59_N8
cycloneive_lcell_comb \PB_unit|PB_pushed[1] (
// Equation(s):
// \PB_unit|PB_pushed [1] = (\PB_unit|push_button_status [1] & !\PB_unit|push_button_status_buf [1])

	.dataa(\PB_unit|push_button_status [1]),
	.datab(gnd),
	.datac(\PB_unit|push_button_status_buf [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PB_unit|PB_pushed [1]),
	.cout());
// synopsys translate_off
defparam \PB_unit|PB_pushed[1] .lut_mask = 16'h0A0A;
defparam \PB_unit|PB_pushed[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \PUSH_BUTTON_N_I[2]~input (
	.i(PUSH_BUTTON_N_I[2]),
	.ibar(gnd),
	.o(\PUSH_BUTTON_N_I[2]~input_o ));
// synopsys translate_off
defparam \PUSH_BUTTON_N_I[2]~input .bus_hold = "false";
defparam \PUSH_BUTTON_N_I[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y61_N0
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[2][0]~2 (
// Equation(s):
// \PB_unit|debounce_shift_reg[2][0]~2_combout  = !\PUSH_BUTTON_N_I[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\PUSH_BUTTON_N_I[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[2][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[2][0]~2 .lut_mask = 16'h0F0F;
defparam \PB_unit|debounce_shift_reg[2][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y61_N1
dffeas \PB_unit|debounce_shift_reg[2][0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[2][0]~2_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[2][0] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y61_N8
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[2][1]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[2][1]~feeder_combout  = \PB_unit|debounce_shift_reg[2][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[2][0]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[2][1]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y61_N9
dffeas \PB_unit|debounce_shift_reg[2][1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[2][1] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y61_N11
dffeas \PB_unit|debounce_shift_reg[2][2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|debounce_shift_reg[2][1]~q ),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[2][2] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y61_N3
dffeas \PB_unit|debounce_shift_reg[2][3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|debounce_shift_reg[2][2]~q ),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[2][3] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y61_N14
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[2][4]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[2][4]~feeder_combout  = \PB_unit|debounce_shift_reg[2][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[2][3]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[2][4]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y61_N15
dffeas \PB_unit|debounce_shift_reg[2][4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[2][4] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y61_N21
dffeas \PB_unit|debounce_shift_reg[2][5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|debounce_shift_reg[2][4]~q ),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[2][5] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y61_N10
cycloneive_lcell_comb \PB_unit|WideOr2~1 (
// Equation(s):
// \PB_unit|WideOr2~1_combout  = (\PB_unit|debounce_shift_reg[2][3]~q ) # ((\PB_unit|debounce_shift_reg[2][4]~q ) # ((\PB_unit|debounce_shift_reg[2][2]~q ) # (\PB_unit|debounce_shift_reg[2][5]~q )))

	.dataa(\PB_unit|debounce_shift_reg[2][3]~q ),
	.datab(\PB_unit|debounce_shift_reg[2][4]~q ),
	.datac(\PB_unit|debounce_shift_reg[2][2]~q ),
	.datad(\PB_unit|debounce_shift_reg[2][5]~q ),
	.cin(gnd),
	.combout(\PB_unit|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr2~1 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y61_N24
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[2][6]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[2][6]~feeder_combout  = \PB_unit|debounce_shift_reg[2][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[2][5]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[2][6]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y61_N25
dffeas \PB_unit|debounce_shift_reg[2][6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[2][6] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y61_N16
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[2][7]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[2][7]~feeder_combout  = \PB_unit|debounce_shift_reg[2][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[2][6]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[2][7]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y61_N17
dffeas \PB_unit|debounce_shift_reg[2][7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[2][7] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y61_N26
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[2][8]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[2][8]~feeder_combout  = \PB_unit|debounce_shift_reg[2][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[2][7]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[2][8]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y61_N27
dffeas \PB_unit|debounce_shift_reg[2][8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[2][8] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y61_N13
dffeas \PB_unit|debounce_shift_reg[2][9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|debounce_shift_reg[2][8]~q ),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[2][9] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y61_N12
cycloneive_lcell_comb \PB_unit|WideOr2~0 (
// Equation(s):
// \PB_unit|WideOr2~0_combout  = (\PB_unit|debounce_shift_reg[2][8]~q ) # ((\PB_unit|debounce_shift_reg[2][6]~q ) # ((\PB_unit|debounce_shift_reg[2][9]~q ) # (\PB_unit|debounce_shift_reg[2][7]~q )))

	.dataa(\PB_unit|debounce_shift_reg[2][8]~q ),
	.datab(\PB_unit|debounce_shift_reg[2][6]~q ),
	.datac(\PB_unit|debounce_shift_reg[2][9]~q ),
	.datad(\PB_unit|debounce_shift_reg[2][7]~q ),
	.cin(gnd),
	.combout(\PB_unit|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr2~0 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y61_N22
cycloneive_lcell_comb \PB_unit|WideOr2~2 (
// Equation(s):
// \PB_unit|WideOr2~2_combout  = (\PB_unit|WideOr2~1_combout ) # ((\PB_unit|debounce_shift_reg[2][0]~q ) # ((\PB_unit|debounce_shift_reg[2][1]~q ) # (\PB_unit|WideOr2~0_combout )))

	.dataa(\PB_unit|WideOr2~1_combout ),
	.datab(\PB_unit|debounce_shift_reg[2][0]~q ),
	.datac(\PB_unit|debounce_shift_reg[2][1]~q ),
	.datad(\PB_unit|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\PB_unit|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr2~2 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y61_N23
dffeas \PB_unit|push_button_status[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|WideOr2~2_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|push_button_status [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|push_button_status[2] .is_wysiwyg = "true";
defparam \PB_unit|push_button_status[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y61_N19
dffeas \PB_unit|push_button_status_buf[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|push_button_status [2]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|push_button_status_buf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|push_button_status_buf[2] .is_wysiwyg = "true";
defparam \PB_unit|push_button_status_buf[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y61_N18
cycloneive_lcell_comb \PB_unit|PB_pushed[2] (
// Equation(s):
// \PB_unit|PB_pushed [2] = (\PB_unit|push_button_status [2] & !\PB_unit|push_button_status_buf [2])

	.dataa(\PB_unit|push_button_status [2]),
	.datab(gnd),
	.datac(\PB_unit|push_button_status_buf [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PB_unit|PB_pushed [2]),
	.cout());
// synopsys translate_off
defparam \PB_unit|PB_pushed[2] .lut_mask = 16'h0A0A;
defparam \PB_unit|PB_pushed[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \PUSH_BUTTON_N_I[3]~input (
	.i(PUSH_BUTTON_N_I[3]),
	.ibar(gnd),
	.o(\PUSH_BUTTON_N_I[3]~input_o ));
// synopsys translate_off
defparam \PUSH_BUTTON_N_I[3]~input .bus_hold = "false";
defparam \PUSH_BUTTON_N_I[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y62_N24
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[3][0]~3 (
// Equation(s):
// \PB_unit|debounce_shift_reg[3][0]~3_combout  = !\PUSH_BUTTON_N_I[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PUSH_BUTTON_N_I[3]~input_o ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[3][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[3][0]~3 .lut_mask = 16'h00FF;
defparam \PB_unit|debounce_shift_reg[3][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y62_N25
dffeas \PB_unit|debounce_shift_reg[3][0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[3][0]~3_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[3][0] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N4
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[3][1]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[3][1]~feeder_combout  = \PB_unit|debounce_shift_reg[3][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[3][0]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[3][1]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y62_N5
dffeas \PB_unit|debounce_shift_reg[3][1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[3][1] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y62_N11
dffeas \PB_unit|debounce_shift_reg[3][2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|debounce_shift_reg[3][1]~q ),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[3][2] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y62_N17
dffeas \PB_unit|debounce_shift_reg[3][3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|debounce_shift_reg[3][2]~q ),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[3][3] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N22
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[3][4]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[3][4]~feeder_combout  = \PB_unit|debounce_shift_reg[3][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[3][3]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[3][4]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y62_N23
dffeas \PB_unit|debounce_shift_reg[3][4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[3][4] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y62_N29
dffeas \PB_unit|debounce_shift_reg[3][5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|debounce_shift_reg[3][4]~q ),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[3][5] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N10
cycloneive_lcell_comb \PB_unit|WideOr3~1 (
// Equation(s):
// \PB_unit|WideOr3~1_combout  = (\PB_unit|debounce_shift_reg[3][4]~q ) # ((\PB_unit|debounce_shift_reg[3][3]~q ) # ((\PB_unit|debounce_shift_reg[3][2]~q ) # (\PB_unit|debounce_shift_reg[3][5]~q )))

	.dataa(\PB_unit|debounce_shift_reg[3][4]~q ),
	.datab(\PB_unit|debounce_shift_reg[3][3]~q ),
	.datac(\PB_unit|debounce_shift_reg[3][2]~q ),
	.datad(\PB_unit|debounce_shift_reg[3][5]~q ),
	.cin(gnd),
	.combout(\PB_unit|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr3~1 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N2
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[3][6]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[3][6]~feeder_combout  = \PB_unit|debounce_shift_reg[3][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[3][5]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[3][6]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y62_N3
dffeas \PB_unit|debounce_shift_reg[3][6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[3][6] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N24
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[3][7]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[3][7]~feeder_combout  = \PB_unit|debounce_shift_reg[3][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[3][6]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[3][7]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y62_N25
dffeas \PB_unit|debounce_shift_reg[3][7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[3][7] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N30
cycloneive_lcell_comb \PB_unit|debounce_shift_reg[3][8]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[3][8]~feeder_combout  = \PB_unit|debounce_shift_reg[3][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PB_unit|debounce_shift_reg[3][7]~q ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[3][8]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y62_N31
dffeas \PB_unit|debounce_shift_reg[3][8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|debounce_shift_reg[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[3][8] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y62_N13
dffeas \PB_unit|debounce_shift_reg[3][9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|debounce_shift_reg[3][8]~q ),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|debounce_shift_reg[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[3][9] .is_wysiwyg = "true";
defparam \PB_unit|debounce_shift_reg[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N12
cycloneive_lcell_comb \PB_unit|WideOr3~0 (
// Equation(s):
// \PB_unit|WideOr3~0_combout  = (\PB_unit|debounce_shift_reg[3][8]~q ) # ((\PB_unit|debounce_shift_reg[3][6]~q ) # ((\PB_unit|debounce_shift_reg[3][9]~q ) # (\PB_unit|debounce_shift_reg[3][7]~q )))

	.dataa(\PB_unit|debounce_shift_reg[3][8]~q ),
	.datab(\PB_unit|debounce_shift_reg[3][6]~q ),
	.datac(\PB_unit|debounce_shift_reg[3][9]~q ),
	.datad(\PB_unit|debounce_shift_reg[3][7]~q ),
	.cin(gnd),
	.combout(\PB_unit|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr3~0 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N8
cycloneive_lcell_comb \PB_unit|WideOr3~2 (
// Equation(s):
// \PB_unit|WideOr3~2_combout  = (\PB_unit|WideOr3~1_combout ) # ((\PB_unit|debounce_shift_reg[3][0]~q ) # ((\PB_unit|debounce_shift_reg[3][1]~q ) # (\PB_unit|WideOr3~0_combout )))

	.dataa(\PB_unit|WideOr3~1_combout ),
	.datab(\PB_unit|debounce_shift_reg[3][0]~q ),
	.datac(\PB_unit|debounce_shift_reg[3][1]~q ),
	.datad(\PB_unit|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\PB_unit|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr3~2 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y62_N9
dffeas \PB_unit|push_button_status[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\PB_unit|WideOr3~2_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|push_button_status [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|push_button_status[3] .is_wysiwyg = "true";
defparam \PB_unit|push_button_status[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y62_N27
dffeas \PB_unit|push_button_status_buf[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PB_unit|push_button_status [3]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PB_unit|push_button_status_buf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PB_unit|push_button_status_buf[3] .is_wysiwyg = "true";
defparam \PB_unit|push_button_status_buf[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y62_N26
cycloneive_lcell_comb \PB_unit|PB_pushed[3] (
// Equation(s):
// \PB_unit|PB_pushed [3] = (\PB_unit|push_button_status [3] & !\PB_unit|push_button_status_buf [3])

	.dataa(gnd),
	.datab(\PB_unit|push_button_status [3]),
	.datac(\PB_unit|push_button_status_buf [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PB_unit|PB_pushed [3]),
	.cout());
// synopsys translate_off
defparam \PB_unit|PB_pushed[3] .lut_mask = 16'h0C0C;
defparam \PB_unit|PB_pushed[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N12
cycloneive_lcell_comb \UART_unit|UART_RX|Frame_error~0 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error~0_combout  = (\UART_unit|UART_RX|Equal2~2_combout  & (\UART_unit|UART_RX|RXC_state.state_bit_1~q  & \UART_unit|UART_RX|RXC_state.state_bit_0~q ))

	.dataa(\UART_unit|UART_RX|Equal2~2_combout ),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_1~q ),
	.datac(gnd),
	.datad(\UART_unit|UART_RX|RXC_state.state_bit_0~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Frame_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error~0 .lut_mask = 16'h8800;
defparam \UART_unit|UART_RX|Frame_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N0
cycloneive_lcell_comb \UART_unit|UART_RX|Frame_error~1 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error~1_combout  = (\UART_unit|UART_RX|Frame_error~0_combout  & (((!\UART_unit|UART_RX|RX_data_in~q )))) # (!\UART_unit|UART_RX|Frame_error~0_combout  & (!\UART_unit|UART_RX|RXC_state.state_bit_0~0_combout  & 
// (\UART_unit|UART_RX|Frame_error~q )))

	.dataa(\UART_unit|UART_RX|Frame_error~0_combout ),
	.datab(\UART_unit|UART_RX|RXC_state.state_bit_0~0_combout ),
	.datac(\UART_unit|UART_RX|Frame_error~q ),
	.datad(\UART_unit|UART_RX|RX_data_in~q ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Frame_error~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error~1 .lut_mask = 16'h10BA;
defparam \UART_unit|UART_RX|Frame_error~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N1
dffeas \UART_unit|UART_RX|Frame_error (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\UART_unit|UART_RX|Frame_error~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_unit|UART_RX|Frame_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error .is_wysiwyg = "true";
defparam \UART_unit|UART_RX|Frame_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N0
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan2~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan2~0_combout  = ((\VGA_unit|VGA_unit|H_Cont [7]) # ((\VGA_unit|VGA_unit|H_Cont [5] & \VGA_unit|VGA_unit|H_Cont [6]))) # (!\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout )

	.dataa(\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ),
	.datab(\VGA_unit|VGA_unit|H_Cont [7]),
	.datac(\VGA_unit|VGA_unit|H_Cont [5]),
	.datad(\VGA_unit|VGA_unit|H_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan2~0 .lut_mask = 16'hFDDD;
defparam \VGA_unit|VGA_unit|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N1
dffeas \VGA_unit|VGA_unit|oVGA_H_SYNC (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|LessThan2~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_H_SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_H_SYNC .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_H_SYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N30
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan7~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan7~0_combout  = (!\VGA_unit|VGA_unit|V_Cont [3] & (!\VGA_unit|VGA_unit|V_Cont [1] & !\VGA_unit|VGA_unit|V_Cont [2]))

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|V_Cont [3]),
	.datac(\VGA_unit|VGA_unit|V_Cont [1]),
	.datad(\VGA_unit|VGA_unit|V_Cont [2]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan7~0 .lut_mask = 16'h0003;
defparam \VGA_unit|VGA_unit|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N6
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan7~1 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan7~1_combout  = (!\VGA_unit|VGA_unit|V_Cont [5] & (\VGA_unit|VGA_unit|LessThan3~0_combout  & \VGA_unit|VGA_unit|LessThan7~0_combout ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [5]),
	.datab(\VGA_unit|VGA_unit|LessThan3~0_combout ),
	.datac(gnd),
	.datad(\VGA_unit|VGA_unit|LessThan7~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan7~1 .lut_mask = 16'h4400;
defparam \VGA_unit|VGA_unit|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N26
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~4 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout  = (\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout  & ((\VGA_unit|VGA_unit|V_Cont [9]) # ((!\VGA_unit|VGA_unit|LessThan7~1_combout )))) # (!\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout  & (((\VGA_unit|VGA_unit|oVGA_V_SYNC~q 
// ))))

	.dataa(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.datab(\VGA_unit|VGA_unit|V_Cont [9]),
	.datac(\VGA_unit|VGA_unit|oVGA_V_SYNC~q ),
	.datad(\VGA_unit|VGA_unit|LessThan7~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~4 .lut_mask = 16'hD8FA;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N27
dffeas \VGA_unit|VGA_unit|oVGA_V_SYNC (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_V_SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N24
cycloneive_lcell_comb \VGA_unit|VGA_unit|oVGA_BLANK (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_BLANK~combout  = (\VGA_unit|VGA_unit|oVGA_V_SYNC~q  & \VGA_unit|VGA_unit|oVGA_H_SYNC~q )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|oVGA_V_SYNC~q ),
	.datac(gnd),
	.datad(\VGA_unit|VGA_unit|oVGA_H_SYNC~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_BLANK~combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_BLANK .lut_mask = 16'hCC00;
defparam \VGA_unit|VGA_unit|oVGA_BLANK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N14
cycloneive_lcell_comb \VGA_unit|VGA_green[6]~0 (
// Equation(s):
// \VGA_unit|VGA_green[6]~0_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (((!\VGA_unit|VGA_SRAM_state.state_bit_2~q )))) # (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (((!\VGA_unit|VGA_SRAM_state.state_bit_0~q )) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_1~q )))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_1~q ),
	.datac(\VGA_unit|VGA_SRAM_state.state_bit_0~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green[6]~0 .lut_mask = 16'h15BF;
defparam \VGA_unit|VGA_green[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N4
cycloneive_lcell_comb \VGA_unit|always1~8 (
// Equation(s):
// \VGA_unit|always1~8_combout  = (\VGA_unit|VGA_unit|Add1~4_combout  & (\VGA_unit|VGA_unit|Add1~0_combout  & (\VGA_unit|VGA_unit|Add1~6_combout  & \VGA_unit|VGA_unit|Add1~2_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~4_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~0_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~6_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always1~8 .lut_mask = 16'h8000;
defparam \VGA_unit|always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N6
cycloneive_lcell_comb \VGA_unit|always1~9 (
// Equation(s):
// \VGA_unit|always1~9_combout  = (\VGA_unit|VGA_unit|Add1~16_combout  & (((\VGA_unit|always1~8_combout  & \VGA_unit|VGA_unit|Add1~12_combout )))) # (!\VGA_unit|VGA_unit|Add1~16_combout  & (!\VGA_unit|VGA_unit|Add1~8_combout  & 
// ((!\VGA_unit|VGA_unit|Add1~12_combout ))))

	.dataa(\VGA_unit|VGA_unit|Add1~8_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~16_combout ),
	.datac(\VGA_unit|always1~8_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~12_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always1~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always1~9 .lut_mask = 16'hC011;
defparam \VGA_unit|always1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N28
cycloneive_lcell_comb \VGA_unit|always1~10 (
// Equation(s):
// \VGA_unit|always1~10_combout  = (\VGA_unit|always1~8_combout ) # (\VGA_unit|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|always1~8_combout ),
	.datad(\VGA_unit|Equal1~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always1~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always1~10 .lut_mask = 16'hFFF0;
defparam \VGA_unit|always1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N2
cycloneive_lcell_comb \VGA_unit|always1~7 (
// Equation(s):
// \VGA_unit|always1~7_combout  = (!\VGA_unit|VGA_unit|Add1~10_combout  & ((\VGA_unit|VGA_unit|Add1~8_combout  & (\VGA_unit|VGA_unit|Add1~14_combout )) # (!\VGA_unit|VGA_unit|Add1~8_combout  & ((!\VGA_unit|VGA_unit|Add1~6_combout )))))

	.dataa(\VGA_unit|VGA_unit|Add1~14_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~8_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~6_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~10_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always1~7 .lut_mask = 16'h008B;
defparam \VGA_unit|always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N30
cycloneive_lcell_comb \VGA_unit|always1~11 (
// Equation(s):
// \VGA_unit|always1~11_combout  = (\VGA_unit|always1~9_combout  & (\VGA_unit|always1~10_combout  & (!\VGA_unit|VGA_unit|Add1~18_combout  & \VGA_unit|always1~7_combout )))

	.dataa(\VGA_unit|always1~9_combout ),
	.datab(\VGA_unit|always1~10_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~18_combout ),
	.datad(\VGA_unit|always1~7_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always1~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always1~11 .lut_mask = 16'h0800;
defparam \VGA_unit|always1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N30
cycloneive_lcell_comb \VGA_unit|always1~6 (
// Equation(s):
// \VGA_unit|always1~6_combout  = (!\VGA_unit|VGA_unit|Add0~1_combout  & (\VGA_unit|VGA_unit|H_Cont [8] $ (\VGA_unit|VGA_unit|Add0~0_combout )))

	.dataa(\VGA_unit|VGA_unit|H_Cont [8]),
	.datab(\VGA_unit|VGA_unit|Add0~0_combout ),
	.datac(\VGA_unit|VGA_unit|Add0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always1~6 .lut_mask = 16'h0606;
defparam \VGA_unit|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N10
cycloneive_lcell_comb \VGA_unit|always1~3 (
// Equation(s):
// \VGA_unit|always1~3_combout  = (\VGA_unit|VGA_unit|H_Cont [0] & (!\VGA_unit|VGA_unit|Add0~2_combout  & (!\VGA_unit|VGA_unit|H_Cont [4] & \VGA_unit|Equal0~2_combout )))

	.dataa(\VGA_unit|VGA_unit|H_Cont [0]),
	.datab(\VGA_unit|VGA_unit|Add0~2_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always1~3 .lut_mask = 16'h0200;
defparam \VGA_unit|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N0
cycloneive_lcell_comb \VGA_unit|always1~2 (
// Equation(s):
// \VGA_unit|always1~2_combout  = (\VGA_unit|VGA_unit|H_Cont [1] & ((\VGA_unit|VGA_unit|H_Cont [4] & (\VGA_unit|VGA_unit|H_Cont [5] & \VGA_unit|VGA_unit|H_Cont [6])) # (!\VGA_unit|VGA_unit|H_Cont [4] & (!\VGA_unit|VGA_unit|H_Cont [5] & 
// !\VGA_unit|VGA_unit|H_Cont [6]))))

	.dataa(\VGA_unit|VGA_unit|H_Cont [4]),
	.datab(\VGA_unit|VGA_unit|H_Cont [5]),
	.datac(\VGA_unit|VGA_unit|H_Cont [1]),
	.datad(\VGA_unit|VGA_unit|H_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always1~2 .lut_mask = 16'h8010;
defparam \VGA_unit|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N30
cycloneive_lcell_comb \VGA_unit|always1~4 (
// Equation(s):
// \VGA_unit|always1~4_combout  = (!\VGA_unit|VGA_unit|H_Cont [2] & (!\VGA_unit|VGA_unit|H_Cont [0] & (\VGA_unit|VGA_unit|H_Cont [4] & !\VGA_unit|VGA_unit|H_Cont [3])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [2]),
	.datab(\VGA_unit|VGA_unit|H_Cont [0]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [3]),
	.cin(gnd),
	.combout(\VGA_unit|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always1~4 .lut_mask = 16'h0010;
defparam \VGA_unit|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N28
cycloneive_lcell_comb \VGA_unit|always1~5 (
// Equation(s):
// \VGA_unit|always1~5_combout  = (\VGA_unit|always1~3_combout  & ((\VGA_unit|always1~2_combout ) # ((\VGA_unit|always1~4_combout  & \VGA_unit|Equal0~1_combout )))) # (!\VGA_unit|always1~3_combout  & (((\VGA_unit|always1~4_combout  & 
// \VGA_unit|Equal0~1_combout ))))

	.dataa(\VGA_unit|always1~3_combout ),
	.datab(\VGA_unit|always1~2_combout ),
	.datac(\VGA_unit|always1~4_combout ),
	.datad(\VGA_unit|Equal0~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always1~5 .lut_mask = 16'hF888;
defparam \VGA_unit|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N0
cycloneive_lcell_comb \VGA_unit|VGA_green[6]~1 (
// Equation(s):
// \VGA_unit|VGA_green[6]~1_combout  = (!\VGA_unit|always1~11_combout  & (\VGA_enable~q  & ((!\VGA_unit|always1~5_combout ) # (!\VGA_unit|always1~6_combout ))))

	.dataa(\VGA_unit|always1~11_combout ),
	.datab(\VGA_enable~q ),
	.datac(\VGA_unit|always1~6_combout ),
	.datad(\VGA_unit|always1~5_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green[6]~1 .lut_mask = 16'h0444;
defparam \VGA_unit|VGA_green[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N20
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[2][8]~1 (
// Equation(s):
// \VGA_unit|VGA_sram_data[2][8]~1_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_0~q  & (\VGA_enable~q  & (\VGA_unit|VGA_SRAM_state.state_bit_3~q  $ (!\VGA_unit|VGA_SRAM_state.state_bit_1~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_1~q ),
	.datac(\VGA_unit|VGA_SRAM_state.state_bit_0~q ),
	.datad(\VGA_enable~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][8]~1 .lut_mask = 16'h9000;
defparam \VGA_unit|VGA_sram_data[2][8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N27
dffeas \VGA_unit|VGA_sram_data[2][8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [8]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][8] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N24
cycloneive_lcell_comb \VGA_unit|VGA_SRAM_state.state_bit_0~2 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state.state_bit_0~2_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_1~q  & !\VGA_unit|VGA_SRAM_state.state_bit_0~q )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_1~q ),
	.datac(\VGA_unit|VGA_SRAM_state.state_bit_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state.state_bit_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.state_bit_0~2 .lut_mask = 16'h0C0C;
defparam \VGA_unit|VGA_SRAM_state.state_bit_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N10
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[1][0]~0 (
// Equation(s):
// \VGA_unit|VGA_sram_data[1][0]~0_combout  = (\VGA_enable~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_2~q ))) # (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (\VGA_unit|VGA_SRAM_state.state_bit_0~2_combout ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_0~2_combout ),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][0]~0 .lut_mask = 16'hE040;
defparam \VGA_unit|VGA_sram_data[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N1
dffeas \VGA_unit|VGA_sram_data[1][0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [0]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][0] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N26
cycloneive_lcell_comb \VGA_unit|VGA_red~0 (
// Equation(s):
// \VGA_unit|VGA_red~0_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_sram_data[1][0]~q ))) # (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (\VGA_unit|VGA_sram_data[2][8]~q )))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (((\VGA_unit|VGA_sram_data[2][8]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.datac(\VGA_unit|VGA_sram_data[2][8]~q ),
	.datad(\VGA_unit|VGA_sram_data[1][0]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~0 .lut_mask = 16'hF870;
defparam \VGA_unit|VGA_red~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N16
cycloneive_lcell_comb \VGA_unit|VGA_red~1 (
// Equation(s):
// \VGA_unit|VGA_red~1_combout  = ((!\VGA_unit|VGA_green[6]~0_combout  & \VGA_unit|VGA_red~0_combout )) # (!\VGA_unit|VGA_green[6]~1_combout )

	.dataa(\VGA_unit|VGA_green[6]~0_combout ),
	.datab(\VGA_unit|VGA_green[6]~1_combout ),
	.datac(gnd),
	.datad(\VGA_unit|VGA_red~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~1 .lut_mask = 16'h7733;
defparam \VGA_unit|VGA_red~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N10
cycloneive_lcell_comb \VGA_unit|VGA_green[6]~2 (
// Equation(s):
// \VGA_unit|VGA_green[6]~2_combout  = (\VGA_enable~q  & ((!\VGA_unit|always1~5_combout ) # (!\VGA_unit|always1~6_combout )))

	.dataa(\VGA_enable~q ),
	.datab(gnd),
	.datac(\VGA_unit|always1~6_combout ),
	.datad(\VGA_unit|always1~5_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green[6]~2 .lut_mask = 16'h0AAA;
defparam \VGA_unit|VGA_green[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
cycloneive_lcell_comb \VGA_unit|VGA_green[6]~3 (
// Equation(s):
// \VGA_unit|VGA_green[6]~3_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ) # (((\VGA_unit|always1~11_combout ) # (!\VGA_unit|VGA_green[6]~2_combout )) # (!\VGA_unit|VGA_green[6]~0_combout ))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|VGA_green[6]~0_combout ),
	.datac(\VGA_unit|always1~11_combout ),
	.datad(\VGA_unit|VGA_green[6]~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green[6]~3 .lut_mask = 16'hFBFF;
defparam \VGA_unit|VGA_green[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N17
dffeas \VGA_unit|VGA_red[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_red~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_red [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_red[0] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_red[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N0
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan7~2 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan7~2_combout  = ((!\VGA_unit|VGA_unit|V_Cont [0] & (\VGA_unit|VGA_unit|LessThan7~0_combout  & !\VGA_unit|VGA_unit|V_Cont [4]))) # (!\VGA_unit|VGA_unit|V_Cont [5])

	.dataa(\VGA_unit|VGA_unit|V_Cont [5]),
	.datab(\VGA_unit|VGA_unit|V_Cont [0]),
	.datac(\VGA_unit|VGA_unit|LessThan7~0_combout ),
	.datad(\VGA_unit|VGA_unit|V_Cont [4]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan7~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan7~2 .lut_mask = 16'h5575;
defparam \VGA_unit|VGA_unit|LessThan7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N14
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan5~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan5~0_combout  = ((!\VGA_unit|VGA_unit|H_Cont [5] & (!\VGA_unit|VGA_unit|H_Cont [4] & !\VGA_unit|VGA_unit|H_Cont [6]))) # (!\VGA_unit|VGA_unit|H_Cont [7])

	.dataa(\VGA_unit|VGA_unit|H_Cont [7]),
	.datab(\VGA_unit|VGA_unit|H_Cont [5]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan5~0 .lut_mask = 16'h5557;
defparam \VGA_unit|VGA_unit|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N22
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_R~0 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_R~0_combout  = (\VGA_unit|VGA_unit|H_Cont [8] & (((\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ) # (!\VGA_unit|VGA_unit|H_Cont [9])))) # (!\VGA_unit|VGA_unit|H_Cont [8] & (((\VGA_unit|VGA_unit|H_Cont [9])) # 
// (!\VGA_unit|VGA_unit|LessThan5~0_combout )))

	.dataa(\VGA_unit|VGA_unit|H_Cont [8]),
	.datab(\VGA_unit|VGA_unit|LessThan5~0_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [9]),
	.datad(\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_R~0 .lut_mask = 16'hFB5B;
defparam \VGA_unit|VGA_unit|nVGA_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N26
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan7~3 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan7~3_combout  = (!\VGA_unit|VGA_unit|V_Cont [8] & (!\VGA_unit|VGA_unit|V_Cont [9] & (!\VGA_unit|VGA_unit|V_Cont [6] & !\VGA_unit|VGA_unit|V_Cont [7])))

	.dataa(\VGA_unit|VGA_unit|V_Cont [8]),
	.datab(\VGA_unit|VGA_unit|V_Cont [9]),
	.datac(\VGA_unit|VGA_unit|V_Cont [6]),
	.datad(\VGA_unit|VGA_unit|V_Cont [7]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan7~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan7~3 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_unit|LessThan7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N24
cycloneive_lcell_comb \VGA_unit|VGA_unit|LessThan8~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan8~0_combout  = ((!\VGA_unit|VGA_unit|V_Cont [0] & \VGA_unit|VGA_unit|LessThan7~1_combout )) # (!\VGA_unit|VGA_unit|V_Cont [9])

	.dataa(\VGA_unit|VGA_unit|V_Cont [0]),
	.datab(\VGA_unit|VGA_unit|V_Cont [9]),
	.datac(gnd),
	.datad(\VGA_unit|VGA_unit|LessThan7~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan8~0 .lut_mask = 16'h7733;
defparam \VGA_unit|VGA_unit|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N2
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_R~1 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_R~1_combout  = (\VGA_unit|VGA_unit|nVGA_R~0_combout  & (\VGA_unit|VGA_unit|LessThan8~0_combout  & ((!\VGA_unit|VGA_unit|LessThan7~3_combout ) # (!\VGA_unit|VGA_unit|LessThan7~2_combout ))))

	.dataa(\VGA_unit|VGA_unit|LessThan7~2_combout ),
	.datab(\VGA_unit|VGA_unit|nVGA_R~0_combout ),
	.datac(\VGA_unit|VGA_unit|LessThan7~3_combout ),
	.datad(\VGA_unit|VGA_unit|LessThan8~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_R~1 .lut_mask = 16'h4C00;
defparam \VGA_unit|VGA_unit|nVGA_R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N16
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_R[0]~2 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_R[0]~2_combout  = (\VGA_unit|VGA_red [0] & \VGA_unit|VGA_unit|nVGA_R~1_combout )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_red [0]),
	.datac(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_R[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_R[0]~2 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|nVGA_R[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N17
dffeas \VGA_unit|VGA_unit|oVGA_R[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_R[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R[0] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_R[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N15
dffeas \VGA_unit|VGA_sram_data[2][9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [9]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][9] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N21
dffeas \VGA_unit|VGA_sram_data[1][1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [1]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][1] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N14
cycloneive_lcell_comb \VGA_unit|VGA_red~2 (
// Equation(s):
// \VGA_unit|VGA_red~2_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_sram_data[1][1]~q ))) # (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (\VGA_unit|VGA_sram_data[2][9]~q )))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (((\VGA_unit|VGA_sram_data[2][9]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.datac(\VGA_unit|VGA_sram_data[2][9]~q ),
	.datad(\VGA_unit|VGA_sram_data[1][1]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~2 .lut_mask = 16'hF870;
defparam \VGA_unit|VGA_red~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N8
cycloneive_lcell_comb \VGA_unit|VGA_red~3 (
// Equation(s):
// \VGA_unit|VGA_red~3_combout  = ((!\VGA_unit|VGA_green[6]~0_combout  & \VGA_unit|VGA_red~2_combout )) # (!\VGA_unit|VGA_green[6]~1_combout )

	.dataa(\VGA_unit|VGA_green[6]~0_combout ),
	.datab(gnd),
	.datac(\VGA_unit|VGA_green[6]~1_combout ),
	.datad(\VGA_unit|VGA_red~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~3 .lut_mask = 16'h5F0F;
defparam \VGA_unit|VGA_red~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N9
dffeas \VGA_unit|VGA_red[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_red~3_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_red [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_red[1] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_red[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N2
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_R[1]~3 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_R[1]~3_combout  = (\VGA_unit|VGA_red [1] & \VGA_unit|VGA_unit|nVGA_R~1_combout )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_red [1]),
	.datac(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_R[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_R[1]~3 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|nVGA_R[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N3
dffeas \VGA_unit|VGA_unit|oVGA_R[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_R[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R[1] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_R[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N19
dffeas \VGA_unit|VGA_sram_data[2][10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [10]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][10] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N17
dffeas \VGA_unit|VGA_sram_data[1][2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [2]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N18
cycloneive_lcell_comb \VGA_unit|VGA_red~4 (
// Equation(s):
// \VGA_unit|VGA_red~4_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_sram_data[1][2]~q ))) # (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (\VGA_unit|VGA_sram_data[2][10]~q )))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (((\VGA_unit|VGA_sram_data[2][10]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.datac(\VGA_unit|VGA_sram_data[2][10]~q ),
	.datad(\VGA_unit|VGA_sram_data[1][2]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~4 .lut_mask = 16'hF870;
defparam \VGA_unit|VGA_red~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N2
cycloneive_lcell_comb \VGA_unit|VGA_red~5 (
// Equation(s):
// \VGA_unit|VGA_red~5_combout  = ((!\VGA_unit|VGA_green[6]~0_combout  & \VGA_unit|VGA_red~4_combout )) # (!\VGA_unit|VGA_green[6]~1_combout )

	.dataa(\VGA_unit|VGA_green[6]~0_combout ),
	.datab(\VGA_unit|VGA_green[6]~1_combout ),
	.datac(gnd),
	.datad(\VGA_unit|VGA_red~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~5 .lut_mask = 16'h7733;
defparam \VGA_unit|VGA_red~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N3
dffeas \VGA_unit|VGA_red[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_red~5_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_red [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_red[2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_red[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N28
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_R[2]~4 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_R[2]~4_combout  = (\VGA_unit|VGA_red [2] & \VGA_unit|VGA_unit|nVGA_R~1_combout )

	.dataa(\VGA_unit|VGA_red [2]),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_R[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_R[2]~4 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|nVGA_R[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N29
dffeas \VGA_unit|VGA_unit|oVGA_R[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_R[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R[2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_R[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N13
dffeas \VGA_unit|VGA_sram_data[1][3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [3]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N31
dffeas \VGA_unit|VGA_sram_data[2][11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [11]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][11] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N30
cycloneive_lcell_comb \VGA_unit|VGA_red~6 (
// Equation(s):
// \VGA_unit|VGA_red~6_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (\VGA_unit|VGA_sram_data[1][3]~q )) # (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_sram_data[2][11]~q ))))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (((\VGA_unit|VGA_sram_data[2][11]~q ))))

	.dataa(\VGA_unit|VGA_sram_data[1][3]~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datac(\VGA_unit|VGA_sram_data[2][11]~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~6 .lut_mask = 16'hB8F0;
defparam \VGA_unit|VGA_red~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N4
cycloneive_lcell_comb \VGA_unit|VGA_red~7 (
// Equation(s):
// \VGA_unit|VGA_red~7_combout  = ((\VGA_unit|VGA_red~6_combout  & !\VGA_unit|VGA_green[6]~0_combout )) # (!\VGA_unit|VGA_green[6]~1_combout )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_green[6]~1_combout ),
	.datac(\VGA_unit|VGA_red~6_combout ),
	.datad(\VGA_unit|VGA_green[6]~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~7 .lut_mask = 16'h33F3;
defparam \VGA_unit|VGA_red~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N5
dffeas \VGA_unit|VGA_red[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_red~7_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_red [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_red[3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_red[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N22
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_R[3]~5 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_R[3]~5_combout  = (\VGA_unit|VGA_red [3] & \VGA_unit|VGA_unit|nVGA_R~1_combout )

	.dataa(\VGA_unit|VGA_red [3]),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_R[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_R[3]~5 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|nVGA_R[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N23
dffeas \VGA_unit|VGA_unit|oVGA_R[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_R[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R[3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_R[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N19
dffeas \VGA_unit|VGA_sram_data[2][12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [12]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][12] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[1][4]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[1][4]~feeder_combout  = \SRAM_unit|SRAM_read_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [4]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][4]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N9
dffeas \VGA_unit|VGA_sram_data[1][4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N18
cycloneive_lcell_comb \VGA_unit|VGA_red~8 (
// Equation(s):
// \VGA_unit|VGA_red~8_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_sram_data[1][4]~q ))) # (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (\VGA_unit|VGA_sram_data[2][12]~q )))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (((\VGA_unit|VGA_sram_data[2][12]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datac(\VGA_unit|VGA_sram_data[2][12]~q ),
	.datad(\VGA_unit|VGA_sram_data[1][4]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~8 .lut_mask = 16'hF870;
defparam \VGA_unit|VGA_red~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N14
cycloneive_lcell_comb \VGA_unit|VGA_red~9 (
// Equation(s):
// \VGA_unit|VGA_red~9_combout  = ((!\VGA_unit|VGA_green[6]~0_combout  & \VGA_unit|VGA_red~8_combout )) # (!\VGA_unit|VGA_green[6]~1_combout )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_green[6]~1_combout ),
	.datac(\VGA_unit|VGA_green[6]~0_combout ),
	.datad(\VGA_unit|VGA_red~8_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~9 .lut_mask = 16'h3F33;
defparam \VGA_unit|VGA_red~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N15
dffeas \VGA_unit|VGA_red[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_red~9_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_red [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_red[4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_red[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N8
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_R[4]~6 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_R[4]~6_combout  = (\VGA_unit|VGA_unit|nVGA_R~1_combout  & \VGA_unit|VGA_red [4])

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datac(\VGA_unit|VGA_red [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_R[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_R[4]~6 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|nVGA_R[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N9
dffeas \VGA_unit|VGA_unit|oVGA_R[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_R[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R[4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_R[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N7
dffeas \VGA_unit|VGA_sram_data[2][13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [13]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][13] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N29
dffeas \VGA_unit|VGA_sram_data[1][5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [5]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N6
cycloneive_lcell_comb \VGA_unit|VGA_red~10 (
// Equation(s):
// \VGA_unit|VGA_red~10_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_sram_data[1][5]~q ))) # (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (\VGA_unit|VGA_sram_data[2][13]~q )))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (((\VGA_unit|VGA_sram_data[2][13]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datac(\VGA_unit|VGA_sram_data[2][13]~q ),
	.datad(\VGA_unit|VGA_sram_data[1][5]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~10 .lut_mask = 16'hF870;
defparam \VGA_unit|VGA_red~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N6
cycloneive_lcell_comb \VGA_unit|VGA_red~11 (
// Equation(s):
// \VGA_unit|VGA_red~11_combout  = ((\VGA_unit|VGA_red~10_combout  & !\VGA_unit|VGA_green[6]~0_combout )) # (!\VGA_unit|VGA_green[6]~1_combout )

	.dataa(\VGA_unit|VGA_red~10_combout ),
	.datab(\VGA_unit|VGA_green[6]~1_combout ),
	.datac(\VGA_unit|VGA_green[6]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~11 .lut_mask = 16'h3B3B;
defparam \VGA_unit|VGA_red~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N7
dffeas \VGA_unit|VGA_red[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_red~11_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_red [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_red[5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_red[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N10
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_R[5]~7 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_R[5]~7_combout  = (\VGA_unit|VGA_red [5] & \VGA_unit|VGA_unit|nVGA_R~1_combout )

	.dataa(\VGA_unit|VGA_red [5]),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_R[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_R[5]~7 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|nVGA_R[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N11
dffeas \VGA_unit|VGA_unit|oVGA_R[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_R[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R[5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_R[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N30
cycloneive_lcell_comb \VGA_unit|always1~12 (
// Equation(s):
// \VGA_unit|always1~12_combout  = (\VGA_unit|always1~11_combout ) # ((\VGA_unit|always1~6_combout  & \VGA_unit|always1~5_combout ))

	.dataa(\VGA_unit|always1~11_combout ),
	.datab(gnd),
	.datac(\VGA_unit|always1~6_combout ),
	.datad(\VGA_unit|always1~5_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always1~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always1~12 .lut_mask = 16'hFAAA;
defparam \VGA_unit|always1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N11
dffeas \VGA_unit|VGA_sram_data[2][14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [14]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][14] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[1][6]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[1][6]~feeder_combout  = \SRAM_unit|SRAM_read_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][6]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N17
dffeas \VGA_unit|VGA_sram_data[1][6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N10
cycloneive_lcell_comb \VGA_unit|VGA_red~12 (
// Equation(s):
// \VGA_unit|VGA_red~12_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_sram_data[1][6]~q ))) # (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (\VGA_unit|VGA_sram_data[2][14]~q )))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (((\VGA_unit|VGA_sram_data[2][14]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datac(\VGA_unit|VGA_sram_data[2][14]~q ),
	.datad(\VGA_unit|VGA_sram_data[1][6]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~12 .lut_mask = 16'hF870;
defparam \VGA_unit|VGA_red~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N16
cycloneive_lcell_comb \VGA_unit|VGA_red~13 (
// Equation(s):
// \VGA_unit|VGA_red~13_combout  = (\VGA_unit|always1~12_combout ) # ((\VGA_unit|VGA_green[6]~1_combout  & (!\VGA_unit|VGA_green[6]~0_combout  & \VGA_unit|VGA_red~12_combout )))

	.dataa(\VGA_unit|VGA_green[6]~1_combout ),
	.datab(\VGA_unit|always1~12_combout ),
	.datac(\VGA_unit|VGA_green[6]~0_combout ),
	.datad(\VGA_unit|VGA_red~12_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~13_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~13 .lut_mask = 16'hCECC;
defparam \VGA_unit|VGA_red~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N17
dffeas \VGA_unit|VGA_red[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_red~13_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_red [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_red[6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_red[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N0
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_R[6]~8 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_R[6]~8_combout  = (\VGA_unit|VGA_unit|nVGA_R~1_combout  & \VGA_unit|VGA_red [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_red [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_R[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_R[6]~8 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|nVGA_R[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N1
dffeas \VGA_unit|VGA_unit|oVGA_R[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_R[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R[6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_R[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N5
dffeas \VGA_unit|VGA_sram_data[1][7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [7]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N23
dffeas \VGA_unit|VGA_sram_data[2][15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [15]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][15] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
cycloneive_lcell_comb \VGA_unit|VGA_red~14 (
// Equation(s):
// \VGA_unit|VGA_red~14_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (\VGA_unit|VGA_sram_data[1][7]~q )) # (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_sram_data[2][15]~q ))))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (((\VGA_unit|VGA_sram_data[2][15]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.datab(\VGA_unit|VGA_sram_data[1][7]~q ),
	.datac(\VGA_unit|VGA_sram_data[2][15]~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~14 .lut_mask = 16'hD8F0;
defparam \VGA_unit|VGA_red~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N10
cycloneive_lcell_comb \VGA_unit|VGA_red~15 (
// Equation(s):
// \VGA_unit|VGA_red~15_combout  = (\VGA_unit|always1~12_combout ) # ((\VGA_unit|VGA_green[6]~1_combout  & (!\VGA_unit|VGA_green[6]~0_combout  & \VGA_unit|VGA_red~14_combout )))

	.dataa(\VGA_unit|VGA_green[6]~1_combout ),
	.datab(\VGA_unit|always1~12_combout ),
	.datac(\VGA_unit|VGA_green[6]~0_combout ),
	.datad(\VGA_unit|VGA_red~14_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~15_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~15 .lut_mask = 16'hCECC;
defparam \VGA_unit|VGA_red~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N11
dffeas \VGA_unit|VGA_red[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_red~15_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_red [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_red[7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_red[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N2
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_R[7]~9 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_R[7]~9_combout  = (\VGA_unit|VGA_unit|nVGA_R~1_combout  & \VGA_unit|VGA_red [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_red [7]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_R[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_R[7]~9 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|nVGA_R[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N3
dffeas \VGA_unit|VGA_unit|oVGA_R[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_R[7]~9_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R[7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_R[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N10
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[0][8]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][8]~feeder_combout  = \SRAM_unit|SRAM_read_data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [8]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][8]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N6
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[0][8]~2 (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][8]~2_combout  = (\VGA_enable~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (\VGA_unit|VGA_SRAM_state.state_bit_0~2_combout )) # (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_2~q )))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_0~2_combout ),
	.datac(\VGA_enable~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][8]~2 .lut_mask = 16'hD080;
defparam \VGA_unit|VGA_sram_data[0][8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N11
dffeas \VGA_unit|VGA_sram_data[0][8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][8] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N25
dffeas \VGA_unit|VGA_sram_data[2][0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [0]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][0] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N24
cycloneive_lcell_comb \VGA_unit|VGA_green~4 (
// Equation(s):
// \VGA_unit|VGA_green~4_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (\VGA_unit|VGA_sram_data[0][8]~q )) # (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_sram_data[2][0]~q ))))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (((\VGA_unit|VGA_sram_data[2][0]~q ))))

	.dataa(\VGA_unit|VGA_sram_data[0][8]~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datac(\VGA_unit|VGA_sram_data[2][0]~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~4 .lut_mask = 16'hB8F0;
defparam \VGA_unit|VGA_green~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N24
cycloneive_lcell_comb \VGA_unit|VGA_green~5 (
// Equation(s):
// \VGA_unit|VGA_green~5_combout  = ((!\VGA_unit|VGA_green[6]~0_combout  & \VGA_unit|VGA_green~4_combout )) # (!\VGA_unit|VGA_green[6]~1_combout )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_green[6]~1_combout ),
	.datac(\VGA_unit|VGA_green[6]~0_combout ),
	.datad(\VGA_unit|VGA_green~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~5 .lut_mask = 16'h3F33;
defparam \VGA_unit|VGA_green~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N25
dffeas \VGA_unit|VGA_green[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_green~5_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_green [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_green[0] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_green[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N4
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_G[0]~0 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_G[0]~0_combout  = (\VGA_unit|VGA_green [0] & \VGA_unit|VGA_unit|nVGA_R~1_combout )

	.dataa(\VGA_unit|VGA_green [0]),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_G[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_G[0]~0 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|nVGA_G[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N5
dffeas \VGA_unit|VGA_unit|oVGA_G[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_G[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_G [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G[0] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_G[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N20
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[0][9]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][9]~feeder_combout  = \SRAM_unit|SRAM_read_data [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [9]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][9]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N21
dffeas \VGA_unit|VGA_sram_data[0][9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][9] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N11
dffeas \VGA_unit|VGA_sram_data[2][1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [1]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][1] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N10
cycloneive_lcell_comb \VGA_unit|VGA_green~6 (
// Equation(s):
// \VGA_unit|VGA_green~6_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (\VGA_unit|VGA_sram_data[0][9]~q )) # (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_sram_data[2][1]~q ))))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (((\VGA_unit|VGA_sram_data[2][1]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datab(\VGA_unit|VGA_sram_data[0][9]~q ),
	.datac(\VGA_unit|VGA_sram_data[2][1]~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~6 .lut_mask = 16'hD8F0;
defparam \VGA_unit|VGA_green~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N18
cycloneive_lcell_comb \VGA_unit|VGA_green~7 (
// Equation(s):
// \VGA_unit|VGA_green~7_combout  = ((\VGA_unit|VGA_green~6_combout  & !\VGA_unit|VGA_green[6]~0_combout )) # (!\VGA_unit|VGA_green[6]~1_combout )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_green[6]~1_combout ),
	.datac(\VGA_unit|VGA_green~6_combout ),
	.datad(\VGA_unit|VGA_green[6]~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~7 .lut_mask = 16'h33F3;
defparam \VGA_unit|VGA_green~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N19
dffeas \VGA_unit|VGA_green[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_green~7_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_green [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_green[1] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_green[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N4
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_G[1]~1 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_G[1]~1_combout  = (\VGA_unit|VGA_green [1] & \VGA_unit|VGA_unit|nVGA_R~1_combout )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_green [1]),
	.datac(gnd),
	.datad(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_G[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_G[1]~1 .lut_mask = 16'hCC00;
defparam \VGA_unit|VGA_unit|nVGA_G[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N5
dffeas \VGA_unit|VGA_unit|oVGA_G[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_G[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_G [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G[1] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_G[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N14
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[0][10]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][10]~feeder_combout  = \SRAM_unit|SRAM_read_data [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [10]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][10]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N15
dffeas \VGA_unit|VGA_sram_data[0][10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][10] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N5
dffeas \VGA_unit|VGA_sram_data[2][2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [2]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N4
cycloneive_lcell_comb \VGA_unit|VGA_green~8 (
// Equation(s):
// \VGA_unit|VGA_green~8_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (\VGA_unit|VGA_sram_data[0][10]~q )) # (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_sram_data[2][2]~q ))))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (((\VGA_unit|VGA_sram_data[2][2]~q ))))

	.dataa(\VGA_unit|VGA_sram_data[0][10]~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datac(\VGA_unit|VGA_sram_data[2][2]~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~8 .lut_mask = 16'hB8F0;
defparam \VGA_unit|VGA_green~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N20
cycloneive_lcell_comb \VGA_unit|VGA_green~9 (
// Equation(s):
// \VGA_unit|VGA_green~9_combout  = ((!\VGA_unit|VGA_green[6]~0_combout  & \VGA_unit|VGA_green~8_combout )) # (!\VGA_unit|VGA_green[6]~1_combout )

	.dataa(\VGA_unit|VGA_green[6]~0_combout ),
	.datab(\VGA_unit|VGA_green[6]~1_combout ),
	.datac(gnd),
	.datad(\VGA_unit|VGA_green~8_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~9 .lut_mask = 16'h7733;
defparam \VGA_unit|VGA_green~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N21
dffeas \VGA_unit|VGA_green[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_green~9_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_green [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_green[2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_green[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N14
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_G[2]~2 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_G[2]~2_combout  = (\VGA_unit|VGA_unit|nVGA_R~1_combout  & \VGA_unit|VGA_green [2])

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datac(\VGA_unit|VGA_green [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_G[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_G[2]~2 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|nVGA_G[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N15
dffeas \VGA_unit|VGA_unit|oVGA_G[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_G[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G[2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_G[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N23
dffeas \VGA_unit|VGA_sram_data[2][3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [3]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N1
dffeas \VGA_unit|VGA_sram_data[0][11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [11]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][11] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N22
cycloneive_lcell_comb \VGA_unit|VGA_green~10 (
// Equation(s):
// \VGA_unit|VGA_green~10_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_sram_data[0][11]~q ))) # (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (\VGA_unit|VGA_sram_data[2][3]~q )))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (((\VGA_unit|VGA_sram_data[2][3]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.datac(\VGA_unit|VGA_sram_data[2][3]~q ),
	.datad(\VGA_unit|VGA_sram_data[0][11]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~10 .lut_mask = 16'hF870;
defparam \VGA_unit|VGA_green~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N6
cycloneive_lcell_comb \VGA_unit|VGA_green~11 (
// Equation(s):
// \VGA_unit|VGA_green~11_combout  = ((!\VGA_unit|VGA_green[6]~0_combout  & \VGA_unit|VGA_green~10_combout )) # (!\VGA_unit|VGA_green[6]~1_combout )

	.dataa(\VGA_unit|VGA_green[6]~0_combout ),
	.datab(\VGA_unit|VGA_green[6]~1_combout ),
	.datac(gnd),
	.datad(\VGA_unit|VGA_green~10_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~11 .lut_mask = 16'h7733;
defparam \VGA_unit|VGA_green~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N7
dffeas \VGA_unit|VGA_green[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_green~11_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_green [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_green[3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_green[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N0
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_G[3]~3 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_G[3]~3_combout  = (\VGA_unit|VGA_green [3] & \VGA_unit|VGA_unit|nVGA_R~1_combout )

	.dataa(\VGA_unit|VGA_green [3]),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_G[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_G[3]~3 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|nVGA_G[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N1
dffeas \VGA_unit|VGA_unit|oVGA_G[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_G[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G[3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_G[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N27
dffeas \VGA_unit|VGA_sram_data[2][4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [4]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N26
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[0][12]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][12]~feeder_combout  = \SRAM_unit|SRAM_read_data [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [12]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][12]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N27
dffeas \VGA_unit|VGA_sram_data[0][12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][12] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
cycloneive_lcell_comb \VGA_unit|VGA_green~12 (
// Equation(s):
// \VGA_unit|VGA_green~12_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_sram_data[0][12]~q ))) # (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (\VGA_unit|VGA_sram_data[2][4]~q )))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (((\VGA_unit|VGA_sram_data[2][4]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datac(\VGA_unit|VGA_sram_data[2][4]~q ),
	.datad(\VGA_unit|VGA_sram_data[0][12]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~12 .lut_mask = 16'hF870;
defparam \VGA_unit|VGA_green~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N0
cycloneive_lcell_comb \VGA_unit|VGA_green~13 (
// Equation(s):
// \VGA_unit|VGA_green~13_combout  = ((!\VGA_unit|VGA_green[6]~0_combout  & \VGA_unit|VGA_green~12_combout )) # (!\VGA_unit|VGA_green[6]~1_combout )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_green[6]~1_combout ),
	.datac(\VGA_unit|VGA_green[6]~0_combout ),
	.datad(\VGA_unit|VGA_green~12_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~13_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~13 .lut_mask = 16'h3F33;
defparam \VGA_unit|VGA_green~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N1
dffeas \VGA_unit|VGA_green[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_green~13_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_green [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_green[4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_green[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N18
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_G[4]~4 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_G[4]~4_combout  = (\VGA_unit|VGA_green [4] & \VGA_unit|VGA_unit|nVGA_R~1_combout )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_green [4]),
	.datac(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_G[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_G[4]~4 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|nVGA_G[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N19
dffeas \VGA_unit|VGA_unit|oVGA_G[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_G[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G[4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_G[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N12
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[0][13]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][13]~feeder_combout  = \SRAM_unit|SRAM_read_data [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [13]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][13]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N13
dffeas \VGA_unit|VGA_sram_data[0][13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][13] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N9
dffeas \VGA_unit|VGA_sram_data[2][5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [5]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N8
cycloneive_lcell_comb \VGA_unit|VGA_green~14 (
// Equation(s):
// \VGA_unit|VGA_green~14_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (\VGA_unit|VGA_sram_data[0][13]~q )) # (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_sram_data[2][5]~q ))))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (((\VGA_unit|VGA_sram_data[2][5]~q ))))

	.dataa(\VGA_unit|VGA_sram_data[0][13]~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datac(\VGA_unit|VGA_sram_data[2][5]~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~14 .lut_mask = 16'hB8F0;
defparam \VGA_unit|VGA_green~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N8
cycloneive_lcell_comb \VGA_unit|VGA_green~15 (
// Equation(s):
// \VGA_unit|VGA_green~15_combout  = ((\VGA_unit|VGA_green~14_combout  & !\VGA_unit|VGA_green[6]~0_combout )) # (!\VGA_unit|VGA_green[6]~1_combout )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_green[6]~1_combout ),
	.datac(\VGA_unit|VGA_green~14_combout ),
	.datad(\VGA_unit|VGA_green[6]~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~15_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~15 .lut_mask = 16'h33F3;
defparam \VGA_unit|VGA_green~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N9
dffeas \VGA_unit|VGA_green[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_green~15_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_green [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_green[5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_green[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N20
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_G[5]~5 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_G[5]~5_combout  = (\VGA_unit|VGA_unit|nVGA_R~1_combout  & \VGA_unit|VGA_green [5])

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datac(\VGA_unit|VGA_green [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_G[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_G[5]~5 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|nVGA_G[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N21
dffeas \VGA_unit|VGA_unit|oVGA_G[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_G[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G[5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_G[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N5
dffeas \VGA_unit|VGA_sram_data[2][6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [6]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[0][14]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][14]~feeder_combout  = \SRAM_unit|SRAM_read_data [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [14]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][14]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N23
dffeas \VGA_unit|VGA_sram_data[0][14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][14] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
cycloneive_lcell_comb \VGA_unit|VGA_green~16 (
// Equation(s):
// \VGA_unit|VGA_green~16_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_sram_data[0][14]~q ))) # (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (\VGA_unit|VGA_sram_data[2][6]~q )))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (((\VGA_unit|VGA_sram_data[2][6]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datac(\VGA_unit|VGA_sram_data[2][6]~q ),
	.datad(\VGA_unit|VGA_sram_data[0][14]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~16_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~16 .lut_mask = 16'hF870;
defparam \VGA_unit|VGA_green~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N12
cycloneive_lcell_comb \VGA_unit|VGA_green~17 (
// Equation(s):
// \VGA_unit|VGA_green~17_combout  = (\VGA_unit|always1~12_combout ) # ((\VGA_unit|VGA_green[6]~1_combout  & (!\VGA_unit|VGA_green[6]~0_combout  & \VGA_unit|VGA_green~16_combout )))

	.dataa(\VGA_unit|VGA_green[6]~1_combout ),
	.datab(\VGA_unit|always1~12_combout ),
	.datac(\VGA_unit|VGA_green[6]~0_combout ),
	.datad(\VGA_unit|VGA_green~16_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~17_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~17 .lut_mask = 16'hCECC;
defparam \VGA_unit|VGA_green~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N13
dffeas \VGA_unit|VGA_green[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_green~17_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_green [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_green[6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_green[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N4
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_G[6]~6 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_G[6]~6_combout  = (\VGA_unit|VGA_unit|nVGA_R~1_combout  & \VGA_unit|VGA_green [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_green [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_G[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_G[6]~6 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|nVGA_G[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N5
dffeas \VGA_unit|VGA_unit|oVGA_G[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_G[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G[6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_G[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N25
dffeas \VGA_unit|VGA_sram_data[2][7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [7]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[0][15]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][15]~feeder_combout  = \SRAM_unit|SRAM_read_data [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][15]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N25
dffeas \VGA_unit|VGA_sram_data[0][15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][15] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
cycloneive_lcell_comb \VGA_unit|VGA_green~18 (
// Equation(s):
// \VGA_unit|VGA_green~18_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_sram_data[0][15]~q ))) # (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (\VGA_unit|VGA_sram_data[2][7]~q )))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (((\VGA_unit|VGA_sram_data[2][7]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datac(\VGA_unit|VGA_sram_data[2][7]~q ),
	.datad(\VGA_unit|VGA_sram_data[0][15]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~18 .lut_mask = 16'hF870;
defparam \VGA_unit|VGA_green~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N22
cycloneive_lcell_comb \VGA_unit|VGA_green~19 (
// Equation(s):
// \VGA_unit|VGA_green~19_combout  = (\VGA_unit|always1~12_combout ) # ((\VGA_unit|VGA_green[6]~1_combout  & (\VGA_unit|VGA_green~18_combout  & !\VGA_unit|VGA_green[6]~0_combout )))

	.dataa(\VGA_unit|VGA_green[6]~1_combout ),
	.datab(\VGA_unit|always1~12_combout ),
	.datac(\VGA_unit|VGA_green~18_combout ),
	.datad(\VGA_unit|VGA_green[6]~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~19_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~19 .lut_mask = 16'hCCEC;
defparam \VGA_unit|VGA_green~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N23
dffeas \VGA_unit|VGA_green[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_green~19_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_green [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_green[7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_green[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N6
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_G[7]~7 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_G[7]~7_combout  = (\VGA_unit|VGA_green [7] & \VGA_unit|VGA_unit|nVGA_R~1_combout )

	.dataa(\VGA_unit|VGA_green [7]),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_G[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_G[7]~7 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|nVGA_G[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N7
dffeas \VGA_unit|VGA_unit|oVGA_G[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_G[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G[7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_G[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N19
dffeas \VGA_unit|VGA_sram_data[0][0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [0]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][0] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N3
dffeas \VGA_unit|VGA_sram_data[1][8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [8]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][8] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N2
cycloneive_lcell_comb \VGA_unit|VGA_blue~0 (
// Equation(s):
// \VGA_unit|VGA_blue~0_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (\VGA_unit|VGA_sram_data[0][0]~q )) # (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_sram_data[1][8]~q ))))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (((\VGA_unit|VGA_sram_data[1][8]~q ))))

	.dataa(\VGA_unit|VGA_sram_data[0][0]~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datac(\VGA_unit|VGA_sram_data[1][8]~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~0 .lut_mask = 16'hB8F0;
defparam \VGA_unit|VGA_blue~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N26
cycloneive_lcell_comb \VGA_unit|VGA_blue~1 (
// Equation(s):
// \VGA_unit|VGA_blue~1_combout  = ((!\VGA_unit|VGA_green[6]~0_combout  & \VGA_unit|VGA_blue~0_combout )) # (!\VGA_unit|VGA_green[6]~1_combout )

	.dataa(\VGA_unit|VGA_green[6]~0_combout ),
	.datab(\VGA_unit|VGA_green[6]~1_combout ),
	.datac(gnd),
	.datad(\VGA_unit|VGA_blue~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~1 .lut_mask = 16'h7733;
defparam \VGA_unit|VGA_blue~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N27
dffeas \VGA_unit|VGA_blue[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_blue~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_blue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_blue[0] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_blue[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N30
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_B[0]~0 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_B[0]~0_combout  = (\VGA_unit|VGA_blue [0] & \VGA_unit|VGA_unit|nVGA_R~1_combout )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_blue [0]),
	.datac(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_B[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_B[0]~0 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|nVGA_B[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N31
dffeas \VGA_unit|VGA_unit|oVGA_B[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_B[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[0] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_B[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N5
dffeas \VGA_unit|VGA_sram_data[0][1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [1]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][1] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N29
dffeas \VGA_unit|VGA_sram_data[1][9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [9]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][9] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N28
cycloneive_lcell_comb \VGA_unit|VGA_blue~2 (
// Equation(s):
// \VGA_unit|VGA_blue~2_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (\VGA_unit|VGA_sram_data[0][1]~q )) # (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_sram_data[1][9]~q ))))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (((\VGA_unit|VGA_sram_data[1][9]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datab(\VGA_unit|VGA_sram_data[0][1]~q ),
	.datac(\VGA_unit|VGA_sram_data[1][9]~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~2 .lut_mask = 16'hD8F0;
defparam \VGA_unit|VGA_blue~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N12
cycloneive_lcell_comb \VGA_unit|VGA_blue~3 (
// Equation(s):
// \VGA_unit|VGA_blue~3_combout  = ((!\VGA_unit|VGA_green[6]~0_combout  & \VGA_unit|VGA_blue~2_combout )) # (!\VGA_unit|VGA_green[6]~1_combout )

	.dataa(\VGA_unit|VGA_green[6]~0_combout ),
	.datab(\VGA_unit|VGA_green[6]~1_combout ),
	.datac(gnd),
	.datad(\VGA_unit|VGA_blue~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~3 .lut_mask = 16'h7733;
defparam \VGA_unit|VGA_blue~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N13
dffeas \VGA_unit|VGA_blue[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_blue~3_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_blue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_blue[1] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_blue[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N24
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_B[1]~1 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_B[1]~1_combout  = (\VGA_unit|VGA_unit|nVGA_R~1_combout  & \VGA_unit|VGA_blue [1])

	.dataa(gnd),
	.datab(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datac(\VGA_unit|VGA_blue [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_B[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_B[1]~1 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|nVGA_B[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N25
dffeas \VGA_unit|VGA_unit|oVGA_B[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_B[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[1] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_B[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N7
dffeas \VGA_unit|VGA_sram_data[1][10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [10]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][10] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N30
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[0][2]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][2]~feeder_combout  = \SRAM_unit|SRAM_read_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [2]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][2]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N31
dffeas \VGA_unit|VGA_sram_data[0][2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N6
cycloneive_lcell_comb \VGA_unit|VGA_blue~4 (
// Equation(s):
// \VGA_unit|VGA_blue~4_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_sram_data[0][2]~q ))) # (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (\VGA_unit|VGA_sram_data[1][10]~q )))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (((\VGA_unit|VGA_sram_data[1][10]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.datac(\VGA_unit|VGA_sram_data[1][10]~q ),
	.datad(\VGA_unit|VGA_sram_data[0][2]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~4 .lut_mask = 16'hF870;
defparam \VGA_unit|VGA_blue~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N22
cycloneive_lcell_comb \VGA_unit|VGA_blue~5 (
// Equation(s):
// \VGA_unit|VGA_blue~5_combout  = ((!\VGA_unit|VGA_green[6]~0_combout  & \VGA_unit|VGA_blue~4_combout )) # (!\VGA_unit|VGA_green[6]~1_combout )

	.dataa(\VGA_unit|VGA_green[6]~0_combout ),
	.datab(\VGA_unit|VGA_green[6]~1_combout ),
	.datac(gnd),
	.datad(\VGA_unit|VGA_blue~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~5 .lut_mask = 16'h7733;
defparam \VGA_unit|VGA_blue~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N23
dffeas \VGA_unit|VGA_blue[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_blue~5_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_blue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_blue[2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_blue[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N26
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_B[2]~2 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_B[2]~2_combout  = (\VGA_unit|VGA_blue [2] & \VGA_unit|VGA_unit|nVGA_R~1_combout )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_blue [2]),
	.datac(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_B[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_B[2]~2 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|nVGA_B[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N27
dffeas \VGA_unit|VGA_unit|oVGA_B[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_B[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[2] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_B[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N13
dffeas \VGA_unit|VGA_sram_data[1][11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [11]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][11] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N8
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[0][3]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][3]~feeder_combout  = \SRAM_unit|SRAM_read_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [3]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][3]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N9
dffeas \VGA_unit|VGA_sram_data[0][3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N12
cycloneive_lcell_comb \VGA_unit|VGA_blue~6 (
// Equation(s):
// \VGA_unit|VGA_blue~6_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_sram_data[0][3]~q ))) # (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (\VGA_unit|VGA_sram_data[1][11]~q )))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (((\VGA_unit|VGA_sram_data[1][11]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.datab(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.datac(\VGA_unit|VGA_sram_data[1][11]~q ),
	.datad(\VGA_unit|VGA_sram_data[0][3]~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~6 .lut_mask = 16'hF870;
defparam \VGA_unit|VGA_blue~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N2
cycloneive_lcell_comb \VGA_unit|VGA_blue~7 (
// Equation(s):
// \VGA_unit|VGA_blue~7_combout  = ((!\VGA_unit|VGA_green[6]~0_combout  & \VGA_unit|VGA_blue~6_combout )) # (!\VGA_unit|VGA_green[6]~1_combout )

	.dataa(\VGA_unit|VGA_green[6]~0_combout ),
	.datab(gnd),
	.datac(\VGA_unit|VGA_green[6]~1_combout ),
	.datad(\VGA_unit|VGA_blue~6_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~7 .lut_mask = 16'h5F0F;
defparam \VGA_unit|VGA_blue~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N3
dffeas \VGA_unit|VGA_blue[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_blue~7_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_blue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_blue[3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_blue[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N12
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_B[3]~3 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_B[3]~3_combout  = (\VGA_unit|VGA_blue [3] & \VGA_unit|VGA_unit|nVGA_R~1_combout )

	.dataa(gnd),
	.datab(\VGA_unit|VGA_blue [3]),
	.datac(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_B[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_B[3]~3 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|nVGA_B[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N13
dffeas \VGA_unit|VGA_unit|oVGA_B[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_B[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[3] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_B[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[0][4]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][4]~feeder_combout  = \SRAM_unit|SRAM_read_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [4]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][4]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N23
dffeas \VGA_unit|VGA_sram_data[0][4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N27
dffeas \VGA_unit|VGA_sram_data[1][12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [12]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][12] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N26
cycloneive_lcell_comb \VGA_unit|VGA_blue~8 (
// Equation(s):
// \VGA_unit|VGA_blue~8_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (\VGA_unit|VGA_sram_data[0][4]~q )) # (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_sram_data[1][12]~q ))))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (((\VGA_unit|VGA_sram_data[1][12]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.datab(\VGA_unit|VGA_sram_data[0][4]~q ),
	.datac(\VGA_unit|VGA_sram_data[1][12]~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~8 .lut_mask = 16'hD8F0;
defparam \VGA_unit|VGA_blue~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N24
cycloneive_lcell_comb \VGA_unit|VGA_blue~9 (
// Equation(s):
// \VGA_unit|VGA_blue~9_combout  = ((!\VGA_unit|VGA_green[6]~0_combout  & \VGA_unit|VGA_blue~8_combout )) # (!\VGA_unit|VGA_green[6]~1_combout )

	.dataa(\VGA_unit|VGA_green[6]~1_combout ),
	.datab(gnd),
	.datac(\VGA_unit|VGA_green[6]~0_combout ),
	.datad(\VGA_unit|VGA_blue~8_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~9 .lut_mask = 16'h5F55;
defparam \VGA_unit|VGA_blue~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N25
dffeas \VGA_unit|VGA_blue[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_blue~9_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_blue [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_blue[4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_blue[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N8
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_B[4]~4 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_B[4]~4_combout  = (\VGA_unit|VGA_unit|nVGA_R~1_combout  & \VGA_unit|VGA_blue [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_blue [4]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_B[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_B[4]~4 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|nVGA_B[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N9
dffeas \VGA_unit|VGA_unit|oVGA_B[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_B[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[4] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_B[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N24
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[0][5]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][5]~feeder_combout  = \SRAM_unit|SRAM_read_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [5]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][5]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N25
dffeas \VGA_unit|VGA_sram_data[0][5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N13
dffeas \VGA_unit|VGA_sram_data[1][13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [13]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][13] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
cycloneive_lcell_comb \VGA_unit|VGA_blue~10 (
// Equation(s):
// \VGA_unit|VGA_blue~10_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (\VGA_unit|VGA_sram_data[0][5]~q )) # (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_sram_data[1][13]~q ))))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (((\VGA_unit|VGA_sram_data[1][13]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.datab(\VGA_unit|VGA_sram_data[0][5]~q ),
	.datac(\VGA_unit|VGA_sram_data[1][13]~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~10 .lut_mask = 16'hD8F0;
defparam \VGA_unit|VGA_blue~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N18
cycloneive_lcell_comb \VGA_unit|VGA_blue~11 (
// Equation(s):
// \VGA_unit|VGA_blue~11_combout  = ((!\VGA_unit|VGA_green[6]~0_combout  & \VGA_unit|VGA_blue~10_combout )) # (!\VGA_unit|VGA_green[6]~1_combout )

	.dataa(\VGA_unit|VGA_green[6]~1_combout ),
	.datab(gnd),
	.datac(\VGA_unit|VGA_green[6]~0_combout ),
	.datad(\VGA_unit|VGA_blue~10_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~11 .lut_mask = 16'h5F55;
defparam \VGA_unit|VGA_blue~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N19
dffeas \VGA_unit|VGA_blue[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_blue~11_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_blue [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_blue[5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_blue[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N26
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_B[5]~5 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_B[5]~5_combout  = (\VGA_unit|VGA_unit|nVGA_R~1_combout  & \VGA_unit|VGA_blue [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_blue [5]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_B[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_B[5]~5 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|nVGA_B[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N27
dffeas \VGA_unit|VGA_unit|oVGA_B[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_B[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[5] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_B[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N18
cycloneive_lcell_comb \VGA_unit|VGA_sram_data[0][6]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][6]~feeder_combout  = \SRAM_unit|SRAM_read_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_unit|SRAM_read_data [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][6]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N19
dffeas \VGA_unit|VGA_sram_data[0][6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_sram_data[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N31
dffeas \VGA_unit|VGA_sram_data[1][14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [14]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][14] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N30
cycloneive_lcell_comb \VGA_unit|VGA_blue~12 (
// Equation(s):
// \VGA_unit|VGA_blue~12_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (\VGA_unit|VGA_sram_data[0][6]~q )) # (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_sram_data[1][14]~q ))))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (((\VGA_unit|VGA_sram_data[1][14]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.datab(\VGA_unit|VGA_sram_data[0][6]~q ),
	.datac(\VGA_unit|VGA_sram_data[1][14]~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~12 .lut_mask = 16'hD8F0;
defparam \VGA_unit|VGA_blue~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N20
cycloneive_lcell_comb \VGA_unit|VGA_blue~13 (
// Equation(s):
// \VGA_unit|VGA_blue~13_combout  = (\VGA_unit|always1~12_combout ) # ((\VGA_unit|VGA_green[6]~1_combout  & (!\VGA_unit|VGA_green[6]~0_combout  & \VGA_unit|VGA_blue~12_combout )))

	.dataa(\VGA_unit|VGA_green[6]~1_combout ),
	.datab(\VGA_unit|always1~12_combout ),
	.datac(\VGA_unit|VGA_green[6]~0_combout ),
	.datad(\VGA_unit|VGA_blue~12_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~13_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~13 .lut_mask = 16'hCECC;
defparam \VGA_unit|VGA_blue~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N21
dffeas \VGA_unit|VGA_blue[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_blue~13_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_blue [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_blue[6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_blue[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N28
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_B[6]~6 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_B[6]~6_combout  = (\VGA_unit|VGA_unit|nVGA_R~1_combout  & \VGA_unit|VGA_blue [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_blue [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_B[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_B[6]~6 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|nVGA_B[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N29
dffeas \VGA_unit|VGA_unit|oVGA_B[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_B[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[6] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_B[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N21
dffeas \VGA_unit|VGA_sram_data[0][7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [7]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N23
dffeas \VGA_unit|VGA_sram_data[1][15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_unit|SRAM_read_data [15]),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_sram_data[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][15] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_sram_data[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
cycloneive_lcell_comb \VGA_unit|VGA_blue~14 (
// Equation(s):
// \VGA_unit|VGA_blue~14_combout  = (\VGA_unit|VGA_SRAM_state.state_bit_2~q  & ((\VGA_unit|VGA_SRAM_state.state_bit_3~q  & (\VGA_unit|VGA_sram_data[0][7]~q )) # (!\VGA_unit|VGA_SRAM_state.state_bit_3~q  & ((\VGA_unit|VGA_sram_data[1][15]~q ))))) # 
// (!\VGA_unit|VGA_SRAM_state.state_bit_2~q  & (((\VGA_unit|VGA_sram_data[1][15]~q ))))

	.dataa(\VGA_unit|VGA_SRAM_state.state_bit_2~q ),
	.datab(\VGA_unit|VGA_sram_data[0][7]~q ),
	.datac(\VGA_unit|VGA_sram_data[1][15]~q ),
	.datad(\VGA_unit|VGA_SRAM_state.state_bit_3~q ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~14 .lut_mask = 16'hD8F0;
defparam \VGA_unit|VGA_blue~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N30
cycloneive_lcell_comb \VGA_unit|VGA_blue~15 (
// Equation(s):
// \VGA_unit|VGA_blue~15_combout  = (\VGA_unit|always1~12_combout ) # ((\VGA_unit|VGA_green[6]~1_combout  & (!\VGA_unit|VGA_green[6]~0_combout  & \VGA_unit|VGA_blue~14_combout )))

	.dataa(\VGA_unit|VGA_green[6]~1_combout ),
	.datab(\VGA_unit|always1~12_combout ),
	.datac(\VGA_unit|VGA_green[6]~0_combout ),
	.datad(\VGA_unit|VGA_blue~14_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~15_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~15 .lut_mask = 16'hCECC;
defparam \VGA_unit|VGA_blue~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N31
dffeas \VGA_unit|VGA_blue[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_blue~15_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_green[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_blue [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_blue[7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_blue[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N14
cycloneive_lcell_comb \VGA_unit|VGA_unit|nVGA_B[7]~7 (
// Equation(s):
// \VGA_unit|VGA_unit|nVGA_B[7]~7_combout  = (\VGA_unit|VGA_blue [7] & \VGA_unit|VGA_unit|nVGA_R~1_combout )

	.dataa(\VGA_unit|VGA_blue [7]),
	.datab(gnd),
	.datac(\VGA_unit|VGA_unit|nVGA_R~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|nVGA_B[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|nVGA_B[7]~7 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|nVGA_B[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N15
dffeas \VGA_unit|VGA_unit|oVGA_B[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\VGA_unit|VGA_unit|nVGA_B[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\resetn~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|Enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_unit|VGA_unit|oVGA_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[7] .is_wysiwyg = "true";
defparam \VGA_unit|VGA_unit|oVGA_B[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N30
cycloneive_lcell_comb \SRAM_address[0]~23 (
// Equation(s):
// \SRAM_address[0]~23_combout  = (\top_state.state_bit_0~q  & (\UART_unit|SRAM_address [0] & !\top_state.state_bit_1~q )) # (!\top_state.state_bit_0~q  & ((\top_state.state_bit_1~q )))

	.dataa(\UART_unit|SRAM_address [0]),
	.datab(\top_state.state_bit_0~q ),
	.datac(gnd),
	.datad(\top_state.state_bit_1~q ),
	.cin(gnd),
	.combout(\SRAM_address[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[0]~23 .lut_mask = 16'h3388;
defparam \SRAM_address[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N11
dffeas \M3_Unit|SRAM_address[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\M3_Unit|SRAM_read_counter [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M3_Unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_address[0] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N16
cycloneive_lcell_comb \SRAM_address[0]~24 (
// Equation(s):
// \SRAM_address[0]~24_combout  = (\SRAM_address[0]~23_combout  & ((\M3_Unit|SRAM_address [0]) # ((\SRAM_address[3]~0_combout )))) # (!\SRAM_address[0]~23_combout  & (((!\SRAM_address[3]~0_combout  & \VGA_unit|SRAM_address [0]))))

	.dataa(\SRAM_address[0]~23_combout ),
	.datab(\M3_Unit|SRAM_address [0]),
	.datac(\SRAM_address[3]~0_combout ),
	.datad(\VGA_unit|SRAM_address [0]),
	.cin(gnd),
	.combout(\SRAM_address[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[0]~24 .lut_mask = 16'hADA8;
defparam \SRAM_address[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N17
dffeas \SRAM_unit|SRAM_ADDRESS_O[0] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[0]~24_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[0] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N28
cycloneive_lcell_comb \M3_Unit|SRAM_address[1]~feeder (
// Equation(s):
// \M3_Unit|SRAM_address[1]~feeder_combout  = \M3_Unit|SRAM_read_counter [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\M3_Unit|SRAM_read_counter [1]),
	.cin(gnd),
	.combout(\M3_Unit|SRAM_address[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|SRAM_address[1]~feeder .lut_mask = 16'hFF00;
defparam \M3_Unit|SRAM_address[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N29
dffeas \M3_Unit|SRAM_address[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|SRAM_address[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_address[1] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N4
cycloneive_lcell_comb \SRAM_address[1]~25 (
// Equation(s):
// \SRAM_address[1]~25_combout  = (\top_state.state_bit_0~q  & (\UART_unit|SRAM_address [1] & !\top_state.state_bit_1~q )) # (!\top_state.state_bit_0~q  & ((\top_state.state_bit_1~q )))

	.dataa(\UART_unit|SRAM_address [1]),
	.datab(\top_state.state_bit_0~q ),
	.datac(gnd),
	.datad(\top_state.state_bit_1~q ),
	.cin(gnd),
	.combout(\SRAM_address[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[1]~25 .lut_mask = 16'h3388;
defparam \SRAM_address[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N2
cycloneive_lcell_comb \SRAM_address[1]~26 (
// Equation(s):
// \SRAM_address[1]~26_combout  = (\SRAM_address[1]~25_combout  & (((\M3_Unit|SRAM_address [1]) # (\SRAM_address[3]~0_combout )))) # (!\SRAM_address[1]~25_combout  & (\VGA_unit|SRAM_address [1] & ((!\SRAM_address[3]~0_combout ))))

	.dataa(\VGA_unit|SRAM_address [1]),
	.datab(\M3_Unit|SRAM_address [1]),
	.datac(\SRAM_address[1]~25_combout ),
	.datad(\SRAM_address[3]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_address[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[1]~26 .lut_mask = 16'hF0CA;
defparam \SRAM_address[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N3
dffeas \SRAM_unit|SRAM_ADDRESS_O[1] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[1] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N14
cycloneive_lcell_comb \M3_Unit|SRAM_address[2]~feeder (
// Equation(s):
// \M3_Unit|SRAM_address[2]~feeder_combout  = \M3_Unit|SRAM_read_counter [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\M3_Unit|SRAM_read_counter [2]),
	.cin(gnd),
	.combout(\M3_Unit|SRAM_address[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|SRAM_address[2]~feeder .lut_mask = 16'hFF00;
defparam \M3_Unit|SRAM_address[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N15
dffeas \M3_Unit|SRAM_address[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|SRAM_address[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_address[2] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N26
cycloneive_lcell_comb \SRAM_address[2]~27 (
// Equation(s):
// \SRAM_address[2]~27_combout  = (\top_state.state_bit_0~q  & (\UART_unit|SRAM_address [2] & !\top_state.state_bit_1~q )) # (!\top_state.state_bit_0~q  & ((\top_state.state_bit_1~q )))

	.dataa(\UART_unit|SRAM_address [2]),
	.datab(\top_state.state_bit_0~q ),
	.datac(gnd),
	.datad(\top_state.state_bit_1~q ),
	.cin(gnd),
	.combout(\SRAM_address[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[2]~27 .lut_mask = 16'h3388;
defparam \SRAM_address[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N20
cycloneive_lcell_comb \SRAM_address[2]~28 (
// Equation(s):
// \SRAM_address[2]~28_combout  = (\SRAM_address[3]~0_combout  & (((\SRAM_address[2]~27_combout )))) # (!\SRAM_address[3]~0_combout  & ((\SRAM_address[2]~27_combout  & ((\M3_Unit|SRAM_address [2]))) # (!\SRAM_address[2]~27_combout  & (\VGA_unit|SRAM_address 
// [2]))))

	.dataa(\VGA_unit|SRAM_address [2]),
	.datab(\M3_Unit|SRAM_address [2]),
	.datac(\SRAM_address[3]~0_combout ),
	.datad(\SRAM_address[2]~27_combout ),
	.cin(gnd),
	.combout(\SRAM_address[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[2]~28 .lut_mask = 16'hFC0A;
defparam \SRAM_address[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N21
dffeas \SRAM_unit|SRAM_ADDRESS_O[2] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[2]~28_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[2] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N24
cycloneive_lcell_comb \SRAM_address[3]~29 (
// Equation(s):
// \SRAM_address[3]~29_combout  = (\top_state.state_bit_0~q  & (\UART_unit|SRAM_address [3] & !\top_state.state_bit_1~q )) # (!\top_state.state_bit_0~q  & ((\top_state.state_bit_1~q )))

	.dataa(\UART_unit|SRAM_address [3]),
	.datab(\top_state.state_bit_0~q ),
	.datac(gnd),
	.datad(\top_state.state_bit_1~q ),
	.cin(gnd),
	.combout(\SRAM_address[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[3]~29 .lut_mask = 16'h3388;
defparam \SRAM_address[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N26
cycloneive_lcell_comb \M3_Unit|SRAM_address[3]~feeder (
// Equation(s):
// \M3_Unit|SRAM_address[3]~feeder_combout  = \M3_Unit|SRAM_read_counter [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\M3_Unit|SRAM_read_counter [3]),
	.cin(gnd),
	.combout(\M3_Unit|SRAM_address[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M3_Unit|SRAM_address[3]~feeder .lut_mask = 16'hFF00;
defparam \M3_Unit|SRAM_address[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N27
dffeas \M3_Unit|SRAM_address[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\M3_Unit|SRAM_address[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M3_Unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3_Unit|SRAM_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \M3_Unit|SRAM_address[3] .is_wysiwyg = "true";
defparam \M3_Unit|SRAM_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N6
cycloneive_lcell_comb \SRAM_address[3]~30 (
// Equation(s):
// \SRAM_address[3]~30_combout  = (\SRAM_address[3]~29_combout  & (((\SRAM_address[3]~0_combout ) # (\M3_Unit|SRAM_address [3])))) # (!\SRAM_address[3]~29_combout  & (\VGA_unit|SRAM_address [3] & (!\SRAM_address[3]~0_combout )))

	.dataa(\VGA_unit|SRAM_address [3]),
	.datab(\SRAM_address[3]~29_combout ),
	.datac(\SRAM_address[3]~0_combout ),
	.datad(\M3_Unit|SRAM_address [3]),
	.cin(gnd),
	.combout(\SRAM_address[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[3]~30 .lut_mask = 16'hCEC2;
defparam \SRAM_address[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N7
dffeas \SRAM_unit|SRAM_ADDRESS_O[3] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[3]~30_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[3] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N2
cycloneive_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[4]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[4]~feeder_combout  = \SRAM_address[4]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_address[4]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[4]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y26_N3
dffeas \SRAM_unit|SRAM_ADDRESS_O[4] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_ADDRESS_O[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[4] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N31
dffeas \SRAM_unit|SRAM_ADDRESS_O[5] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[5]~4_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[5] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N0
cycloneive_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[6]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[6]~feeder_combout  = \SRAM_address[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_address[6]~6_combout ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[6]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N1
dffeas \SRAM_unit|SRAM_ADDRESS_O[6] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_ADDRESS_O[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[6] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N27
dffeas \SRAM_unit|SRAM_ADDRESS_O[7] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[7] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N19
dffeas \SRAM_unit|SRAM_ADDRESS_O[8] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_address[8]~10_combout ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[8] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N25
dffeas \SRAM_unit|SRAM_ADDRESS_O[9] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[9]~12_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[9] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N13
dffeas \SRAM_unit|SRAM_ADDRESS_O[10] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[10]~14_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[10] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N9
dffeas \SRAM_unit|SRAM_ADDRESS_O[11] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[11]~16_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[11] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N14
cycloneive_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[12]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[12]~feeder_combout  = \SRAM_address[12]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_address[12]~17_combout ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[12]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N15
dffeas \SRAM_unit|SRAM_ADDRESS_O[12] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_ADDRESS_O[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[12] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y24_N1
dffeas \SRAM_unit|SRAM_ADDRESS_O[13] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_address[13]~18_combout ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[13] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N2
cycloneive_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[14]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[14]~feeder_combout  = \SRAM_address[14]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_address[14]~19_combout ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[14]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y24_N3
dffeas \SRAM_unit|SRAM_ADDRESS_O[14] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_ADDRESS_O[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[14] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y24_N23
dffeas \SRAM_unit|SRAM_ADDRESS_O[15] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_address[15]~20_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[15] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y1_N24
cycloneive_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[16]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[16]~feeder_combout  = \SRAM_address[16]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM_address[16]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[16]~feeder .lut_mask = 16'hF0F0;
defparam \SRAM_unit|SRAM_ADDRESS_O[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y1_N25
dffeas \SRAM_unit|SRAM_ADDRESS_O[16] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_ADDRESS_O[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[16] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N5
dffeas \SRAM_unit|SRAM_ADDRESS_O[17] (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_address[17]~22_combout ),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_ADDRESS_O [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[17] .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_ADDRESS_O[17] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N4
cycloneive_lcell_comb \SRAM_unit|SRAM_UB_N_O~0 (
// Equation(s):
// \SRAM_unit|SRAM_UB_N_O~0_combout  = !\CLOCK_50_I~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CLOCK_50_I~input_o ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_UB_N_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_UB_N_O~0 .lut_mask = 16'h00FF;
defparam \SRAM_unit|SRAM_UB_N_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y11_N5
dffeas \SRAM_unit|SRAM_UB_N_O (
	.clk(!\SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM_unit|SRAM_UB_N_O~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_UB_N_O~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_UB_N_O .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_UB_N_O .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N6
cycloneive_lcell_comb \SRAM_unit|SRAM_LB_N_O~0 (
// Equation(s):
// \SRAM_unit|SRAM_LB_N_O~0_combout  = !\CLOCK_50_I~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CLOCK_50_I~input_o ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_LB_N_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_LB_N_O~0 .lut_mask = 16'h00FF;
defparam \SRAM_unit|SRAM_LB_N_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y11_N7
dffeas \SRAM_unit|SRAM_LB_N_O (
	.clk(!\SRAM_unit|Clock_100_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SRAM_unit|SRAM_LB_N_O~0_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_LB_N_O~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_LB_N_O .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_LB_N_O .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N24
cycloneive_lcell_comb \SRAM_unit|SRAM_CE_N_O~feeder (
// Equation(s):
// \SRAM_unit|SRAM_CE_N_O~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_CE_N_O~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_CE_N_O~feeder .lut_mask = 16'hFFFF;
defparam \SRAM_unit|SRAM_CE_N_O~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y1_N25
dffeas \SRAM_unit|SRAM_CE_N_O (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_CE_N_O~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_CE_N_O~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_CE_N_O .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_CE_N_O .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y1_N24
cycloneive_lcell_comb \SRAM_unit|SRAM_OE_N_O~feeder (
// Equation(s):
// \SRAM_unit|SRAM_OE_N_O~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_OE_N_O~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_OE_N_O~feeder .lut_mask = 16'hFFFF;
defparam \SRAM_unit|SRAM_OE_N_O~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y1_N25
dffeas \SRAM_unit|SRAM_OE_N_O (
	.clk(\CLOCK_50_I~inputclkctrl_outclk ),
	.d(\SRAM_unit|SRAM_OE_N_O~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SWITCH_I[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_unit|SRAM_OE_N_O~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_unit|SRAM_OE_N_O .is_wysiwyg = "true";
defparam \SRAM_unit|SRAM_OE_N_O .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SWITCH_I[0]~input (
	.i(SWITCH_I[0]),
	.ibar(gnd),
	.o(\SWITCH_I[0]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[0]~input .bus_hold = "false";
defparam \SWITCH_I[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SWITCH_I[1]~input (
	.i(SWITCH_I[1]),
	.ibar(gnd),
	.o(\SWITCH_I[1]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[1]~input .bus_hold = "false";
defparam \SWITCH_I[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SWITCH_I[2]~input (
	.i(SWITCH_I[2]),
	.ibar(gnd),
	.o(\SWITCH_I[2]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[2]~input .bus_hold = "false";
defparam \SWITCH_I[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SWITCH_I[3]~input (
	.i(SWITCH_I[3]),
	.ibar(gnd),
	.o(\SWITCH_I[3]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[3]~input .bus_hold = "false";
defparam \SWITCH_I[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SWITCH_I[4]~input (
	.i(SWITCH_I[4]),
	.ibar(gnd),
	.o(\SWITCH_I[4]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[4]~input .bus_hold = "false";
defparam \SWITCH_I[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SWITCH_I[5]~input (
	.i(SWITCH_I[5]),
	.ibar(gnd),
	.o(\SWITCH_I[5]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[5]~input .bus_hold = "false";
defparam \SWITCH_I[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SWITCH_I[6]~input (
	.i(SWITCH_I[6]),
	.ibar(gnd),
	.o(\SWITCH_I[6]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[6]~input .bus_hold = "false";
defparam \SWITCH_I[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SWITCH_I[7]~input (
	.i(SWITCH_I[7]),
	.ibar(gnd),
	.o(\SWITCH_I[7]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[7]~input .bus_hold = "false";
defparam \SWITCH_I[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SWITCH_I[8]~input (
	.i(SWITCH_I[8]),
	.ibar(gnd),
	.o(\SWITCH_I[8]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[8]~input .bus_hold = "false";
defparam \SWITCH_I[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SWITCH_I[9]~input (
	.i(SWITCH_I[9]),
	.ibar(gnd),
	.o(\SWITCH_I[9]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[9]~input .bus_hold = "false";
defparam \SWITCH_I[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SWITCH_I[10]~input (
	.i(SWITCH_I[10]),
	.ibar(gnd),
	.o(\SWITCH_I[10]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[10]~input .bus_hold = "false";
defparam \SWITCH_I[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SWITCH_I[11]~input (
	.i(SWITCH_I[11]),
	.ibar(gnd),
	.o(\SWITCH_I[11]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[11]~input .bus_hold = "false";
defparam \SWITCH_I[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SWITCH_I[12]~input (
	.i(SWITCH_I[12]),
	.ibar(gnd),
	.o(\SWITCH_I[12]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[12]~input .bus_hold = "false";
defparam \SWITCH_I[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SWITCH_I[13]~input (
	.i(SWITCH_I[13]),
	.ibar(gnd),
	.o(\SWITCH_I[13]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[13]~input .bus_hold = "false";
defparam \SWITCH_I[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SWITCH_I[14]~input (
	.i(SWITCH_I[14]),
	.ibar(gnd),
	.o(\SWITCH_I[14]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[14]~input .bus_hold = "false";
defparam \SWITCH_I[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SWITCH_I[15]~input (
	.i(SWITCH_I[15]),
	.ibar(gnd),
	.o(\SWITCH_I[15]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[15]~input .bus_hold = "false";
defparam \SWITCH_I[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SWITCH_I[16]~input (
	.i(SWITCH_I[16]),
	.ibar(gnd),
	.o(\SWITCH_I[16]~input_o ));
// synopsys translate_off
defparam \SWITCH_I[16]~input .bus_hold = "false";
defparam \SWITCH_I[16]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
