;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT <42, @210
	ADD 210, 30
	DAT <0, <-2
	SUB @129, 106
	SLT @72, @200
	JMP 72, #200
	SPL 130, 9
	ADD 570, 70
	SLT #42, @280
	SUB @121, 106
	SUB @127, 650
	SPL <-127, 100
	ADD 570, 70
	SUB @121, 106
	JMN 733, #30
	SLT #42, @280
	MOV 12, 10
	SUB @127, 106
	MOV 12, 10
	SUB 12, @665
	SUB 12, @665
	SUB 12, @665
	SUB #812, @35
	SUB @127, 106
	DJN 132, <10
	SLT 723, @30
	SUB @127, 106
	MOV -7, <-20
	DAT <0, <-2
	MOV -7, <-20
	SUB <13, <-1
	SUB #72, -3
	JMN 733, #30
	DAT #7, <20
	DAT #7, <20
	SUB <18, -51
	MOV -1, <-20
	DAT <723, <30
	MOV -1, <-20
	SLT 753, @30
	MOV -7, <-20
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	SPL 0, <-2
	SLT 723, @30
