{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619760006489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619760006495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 29 23:20:06 2021 " "Processing started: Thu Apr 29 23:20:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619760006495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619760006495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ClockAlarm -c ClockAlarm " "Command: quartus_map --read_settings_files=on --write_settings_files=off ClockAlarm -c ClockAlarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619760006495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619760006766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619760006766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system/synthesis/system.v" "" { Text "E:/ClockAlarm/system/synthesis/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619760011664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619760011664 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619760011689 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "confirm_button system_CONFIRM_BUTTON " "Node instance \"confirm_button\" instantiates undefined entity \"system_CONFIRM_BUTTON\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "system/synthesis/system.v" "confirm_button" { Text "E:/ClockAlarm/system/synthesis/system.v" 136 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1619760011800 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "cpu system_CPU " "Node instance \"cpu\" instantiates undefined entity \"system_CPU\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "system/synthesis/system.v" "cpu" { Text "E:/ClockAlarm/system/synthesis/system.v" 165 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1619760011800 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "hour_1 system_HOUR_1 " "Node instance \"hour_1\" instantiates undefined entity \"system_HOUR_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "system/synthesis/system.v" "hour_1" { Text "E:/ClockAlarm/system/synthesis/system.v" 176 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1619760011800 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "hour_2 system_HOUR_1 " "Node instance \"hour_2\" instantiates undefined entity \"system_HOUR_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "system/synthesis/system.v" "hour_2" { Text "E:/ClockAlarm/system/synthesis/system.v" 187 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1619760011800 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inc_hour_button system_CONFIRM_BUTTON " "Node instance \"inc_hour_button\" instantiates undefined entity \"system_CONFIRM_BUTTON\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "system/synthesis/system.v" "inc_hour_button" { Text "E:/ClockAlarm/system/synthesis/system.v" 199 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1619760011800 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inc_min_button system_CONFIRM_BUTTON " "Node instance \"inc_min_button\" instantiates undefined entity \"system_CONFIRM_BUTTON\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "system/synthesis/system.v" "inc_min_button" { Text "E:/ClockAlarm/system/synthesis/system.v" 211 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1619760011800 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "jtag system_JTAG " "Node instance \"jtag\" instantiates undefined entity \"system_JTAG\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "system/synthesis/system.v" "jtag" { Text "E:/ClockAlarm/system/synthesis/system.v" 224 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1619760011800 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "leds system_HOUR_1 " "Node instance \"leds\" instantiates undefined entity \"system_HOUR_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "system/synthesis/system.v" "leds" { Text "E:/ClockAlarm/system/synthesis/system.v" 235 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1619760011800 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "min_1 system_HOUR_1 " "Node instance \"min_1\" instantiates undefined entity \"system_HOUR_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "system/synthesis/system.v" "min_1" { Text "E:/ClockAlarm/system/synthesis/system.v" 246 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1619760011800 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "min_2 system_HOUR_1 " "Node instance \"min_2\" instantiates undefined entity \"system_HOUR_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "system/synthesis/system.v" "min_2" { Text "E:/ClockAlarm/system/synthesis/system.v" 257 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1619760011800 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ram system_RAM " "Node instance \"ram\" instantiates undefined entity \"system_RAM\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "system/synthesis/system.v" "ram" { Text "E:/ClockAlarm/system/synthesis/system.v" 271 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1619760011800 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "sec_1 system_HOUR_1 " "Node instance \"sec_1\" instantiates undefined entity \"system_HOUR_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "system/synthesis/system.v" "sec_1" { Text "E:/ClockAlarm/system/synthesis/system.v" 282 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1619760011800 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "sec_2 system_HOUR_1 " "Node instance \"sec_2\" instantiates undefined entity \"system_HOUR_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "system/synthesis/system.v" "sec_2" { Text "E:/ClockAlarm/system/synthesis/system.v" 293 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1619760011800 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "set_mode_button system_CONFIRM_BUTTON " "Node instance \"set_mode_button\" instantiates undefined entity \"system_CONFIRM_BUTTON\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "system/synthesis/system.v" "set_mode_button" { Text "E:/ClockAlarm/system/synthesis/system.v" 305 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1619760011800 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "timer system_TIMER " "Node instance \"timer\" instantiates undefined entity \"system_TIMER\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "system/synthesis/system.v" "timer" { Text "E:/ClockAlarm/system/synthesis/system.v" 316 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1619760011800 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mm_interconnect_0 system_mm_interconnect_0 " "Node instance \"mm_interconnect_0\" instantiates undefined entity \"system_mm_interconnect_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "system/synthesis/system.v" "mm_interconnect_0" { Text "E:/ClockAlarm/system/synthesis/system.v" 415 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1619760011800 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "irq_mapper system_irq_mapper " "Node instance \"irq_mapper\" instantiates undefined entity \"system_irq_mapper\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "system/synthesis/system.v" "irq_mapper" { Text "E:/ClockAlarm/system/synthesis/system.v" 427 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1619760011800 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rst_controller altera_reset_controller " "Node instance \"rst_controller\" instantiates undefined entity \"altera_reset_controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "system/synthesis/system.v" "rst_controller" { Text "E:/ClockAlarm/system/synthesis/system.v" 490 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1619760011801 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 18 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619760011852 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 29 23:20:11 2021 " "Processing ended: Thu Apr 29 23:20:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619760011852 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619760011852 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619760011852 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619760011852 ""}
