<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5cf8229e9c5792902fa1c77fa56f2ade"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a05ff318985eba7160c8a0f57689e6e0d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa6162ed413eb51bc33feacfabab37a38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:aa6162ed413eb51bc33feacfabab37a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ff318985eba7160c8a0f57689e6e0d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a05ff318985eba7160c8a0f57689e6e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd1f484a197267cfcbb7f6355e8ab87c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:acd1f484a197267cfcbb7f6355e8ab87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf8229e9c5792902fa1c77fa56f2ade"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5cf8229e9c5792902fa1c77fa56f2ade">EAX</a></td></tr>
<tr class="separator:a5cf8229e9c5792902fa1c77fa56f2ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ef1084a6cbe6d9b17fc8c33b1054164"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aff8e7370323977c763e479b3eb259731"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0d383c272db13e9f145fa80daa88fbf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a0d383c272db13e9f145fa80daa88fbf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#a0d383c272db13e9f145fa80daa88fbf7">More...</a><br /></td></tr>
<tr class="separator:a0d383c272db13e9f145fa80daa88fbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c20ec4493d1c26f34888fe4e6eaee08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a7c20ec4493d1c26f34888fe4e6eaee08"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#a7c20ec4493d1c26f34888fe4e6eaee08">More...</a><br /></td></tr>
<tr class="separator:a7c20ec4493d1c26f34888fe4e6eaee08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05c63c256c54469defd5f30e3a7c5198"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a05c63c256c54469defd5f30e3a7c5198"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#a05c63c256c54469defd5f30e3a7c5198">More...</a><br /></td></tr>
<tr class="separator:a05c63c256c54469defd5f30e3a7c5198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57c13cf97251ef1e13f47fdaab007671"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a57c13cf97251ef1e13f47fdaab007671"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#a57c13cf97251ef1e13f47fdaab007671">More...</a><br /></td></tr>
<tr class="separator:a57c13cf97251ef1e13f47fdaab007671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f3abdd6ddb44e1eb596c59e2399487f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:a9f3abdd6ddb44e1eb596c59e2399487f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#a9f3abdd6ddb44e1eb596c59e2399487f">More...</a><br /></td></tr>
<tr class="separator:a9f3abdd6ddb44e1eb596c59e2399487f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac528fb3da0bef692acf57de9e48a1c5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:ac528fb3da0bef692acf57de9e48a1c5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#ac528fb3da0bef692acf57de9e48a1c5f">More...</a><br /></td></tr>
<tr class="separator:ac528fb3da0bef692acf57de9e48a1c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea8f3fc9bb5244403298875b101d5afa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:aea8f3fc9bb5244403298875b101d5afa"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#aea8f3fc9bb5244403298875b101d5afa">More...</a><br /></td></tr>
<tr class="separator:aea8f3fc9bb5244403298875b101d5afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0799a100e107fb57e5c1aaffa03cd336"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a0799a100e107fb57e5c1aaffa03cd336"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#a0799a100e107fb57e5c1aaffa03cd336">More...</a><br /></td></tr>
<tr class="separator:a0799a100e107fb57e5c1aaffa03cd336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9e3847fad3dbd5ae5d9f512503e5a3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:aa9e3847fad3dbd5ae5d9f512503e5a3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#aa9e3847fad3dbd5ae5d9f512503e5a3f">More...</a><br /></td></tr>
<tr class="separator:aa9e3847fad3dbd5ae5d9f512503e5a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe7af85886d35c801277f94439c40260"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:abe7af85886d35c801277f94439c40260"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#abe7af85886d35c801277f94439c40260">More...</a><br /></td></tr>
<tr class="separator:abe7af85886d35c801277f94439c40260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3026f288d559b14a471bb15fbe38402"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:ac3026f288d559b14a471bb15fbe38402"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#ac3026f288d559b14a471bb15fbe38402">More...</a><br /></td></tr>
<tr class="separator:ac3026f288d559b14a471bb15fbe38402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4df773ff75f9422b73873b5bf0d8a0aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a4df773ff75f9422b73873b5bf0d8a0aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#a4df773ff75f9422b73873b5bf0d8a0aa">More...</a><br /></td></tr>
<tr class="separator:a4df773ff75f9422b73873b5bf0d8a0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dc4bc32947bac16e6f1c79daaea0c67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a8dc4bc32947bac16e6f1c79daaea0c67"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#a8dc4bc32947bac16e6f1c79daaea0c67">More...</a><br /></td></tr>
<tr class="separator:a8dc4bc32947bac16e6f1c79daaea0c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a3be3657d4ce7e4bc4690e39d2965d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a0a3be3657d4ce7e4bc4690e39d2965d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#a0a3be3657d4ce7e4bc4690e39d2965d9">More...</a><br /></td></tr>
<tr class="separator:a0a3be3657d4ce7e4bc4690e39d2965d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae13c323c8f2f3675e754563acc8d6c96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:ae13c323c8f2f3675e754563acc8d6c96"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#ae13c323c8f2f3675e754563acc8d6c96">More...</a><br /></td></tr>
<tr class="separator:ae13c323c8f2f3675e754563acc8d6c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d47b4f40480f225469adeb25bcdd157"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:a1d47b4f40480f225469adeb25bcdd157"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#a1d47b4f40480f225469adeb25bcdd157">More...</a><br /></td></tr>
<tr class="separator:a1d47b4f40480f225469adeb25bcdd157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6ea1737dd59b1a0bee793d646b579e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:af6ea1737dd59b1a0bee793d646b579e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#af6ea1737dd59b1a0bee793d646b579e2">More...</a><br /></td></tr>
<tr class="separator:af6ea1737dd59b1a0bee793d646b579e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf34d3d43393f4b16c66a9a1fbca14a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:abcf34d3d43393f4b16c66a9a1fbca14a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#abcf34d3d43393f4b16c66a9a1fbca14a">More...</a><br /></td></tr>
<tr class="separator:abcf34d3d43393f4b16c66a9a1fbca14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaa54d4cd40c75537845a9b50a04c2f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:adaa54d4cd40c75537845a9b50a04c2f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#adaa54d4cd40c75537845a9b50a04c2f6">More...</a><br /></td></tr>
<tr class="separator:adaa54d4cd40c75537845a9b50a04c2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3795345a87996b80a2bae1f87d96bf63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a3795345a87996b80a2bae1f87d96bf63"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#a3795345a87996b80a2bae1f87d96bf63">More...</a><br /></td></tr>
<tr class="separator:a3795345a87996b80a2bae1f87d96bf63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee891071328872ff3ccac028680be9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:acee891071328872ff3ccac028680be9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#acee891071328872ff3ccac028680be9e">More...</a><br /></td></tr>
<tr class="separator:acee891071328872ff3ccac028680be9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae38c3c0fc2ed8f3d8c774d59d95ec2ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:ae38c3c0fc2ed8f3d8c774d59d95ec2ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#ae38c3c0fc2ed8f3d8c774d59d95ec2ef">More...</a><br /></td></tr>
<tr class="separator:ae38c3c0fc2ed8f3d8c774d59d95ec2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae42801dde6ae1bc7adaf9b700a3830f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:aae42801dde6ae1bc7adaf9b700a3830f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#aae42801dde6ae1bc7adaf9b700a3830f">More...</a><br /></td></tr>
<tr class="separator:aae42801dde6ae1bc7adaf9b700a3830f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acefb92e29bbf111e4a08ae9ee29ef759"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:acefb92e29bbf111e4a08ae9ee29ef759"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#acefb92e29bbf111e4a08ae9ee29ef759">More...</a><br /></td></tr>
<tr class="separator:acefb92e29bbf111e4a08ae9ee29ef759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe952e885ddb748a4d0bb4e748f0702f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:abe952e885ddb748a4d0bb4e748f0702f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#abe952e885ddb748a4d0bb4e748f0702f">More...</a><br /></td></tr>
<tr class="separator:abe952e885ddb748a4d0bb4e748f0702f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af533fef3076040c56fd6b16b26cc9db8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:af533fef3076040c56fd6b16b26cc9db8"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#af533fef3076040c56fd6b16b26cc9db8">More...</a><br /></td></tr>
<tr class="separator:af533fef3076040c56fd6b16b26cc9db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ce1494ba7f838c390a12e1598f00309"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:a0ce1494ba7f838c390a12e1598f00309"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#a0ce1494ba7f838c390a12e1598f00309">More...</a><br /></td></tr>
<tr class="separator:a0ce1494ba7f838c390a12e1598f00309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d68c607c2fc80d53e4570a39fe973a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:ae6d68c607c2fc80d53e4570a39fe973a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#ae6d68c607c2fc80d53e4570a39fe973a">More...</a><br /></td></tr>
<tr class="separator:ae6d68c607c2fc80d53e4570a39fe973a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace3da35e1862738c6fd50bd487c6afce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:ace3da35e1862738c6fd50bd487c6afce"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#ace3da35e1862738c6fd50bd487c6afce">More...</a><br /></td></tr>
<tr class="separator:ace3da35e1862738c6fd50bd487c6afce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7824f56a9cc782e761d43ac495af7e7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a7824f56a9cc782e761d43ac495af7e7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#a7824f56a9cc782e761d43ac495af7e7f">More...</a><br /></td></tr>
<tr class="separator:a7824f56a9cc782e761d43ac495af7e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ffaf12da6a71d269a71b4d94781dee0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a8ffaf12da6a71d269a71b4d94781dee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#a8ffaf12da6a71d269a71b4d94781dee0">More...</a><br /></td></tr>
<tr class="separator:a8ffaf12da6a71d269a71b4d94781dee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad646e1e41ec6ac1dd91891944a6e8e05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:ad646e1e41ec6ac1dd91891944a6e8e05"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../db/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d206.html#ad646e1e41ec6ac1dd91891944a6e8e05">More...</a><br /></td></tr>
<tr class="separator:ad646e1e41ec6ac1dd91891944a6e8e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff8e7370323977c763e479b3eb259731"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aff8e7370323977c763e479b3eb259731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe78759a773ec13c8fbcaf86d0c7775"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:affe78759a773ec13c8fbcaf86d0c7775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ef1084a6cbe6d9b17fc8c33b1054164"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6ef1084a6cbe6d9b17fc8c33b1054164">EBX</a></td></tr>
<tr class="separator:a6ef1084a6cbe6d9b17fc8c33b1054164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a985cf5fde88f5aaf2cbbaf2c815db593"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a708def8382b833129212eb63104bc9a7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aff011059c2b26b761201587adc35e88a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:aff011059c2b26b761201587adc35e88a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#aff011059c2b26b761201587adc35e88a">More...</a><br /></td></tr>
<tr class="separator:aff011059c2b26b761201587adc35e88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad43929389e4cac1a386da2aa07b0eb5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:ad43929389e4cac1a386da2aa07b0eb5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#ad43929389e4cac1a386da2aa07b0eb5a">More...</a><br /></td></tr>
<tr class="separator:ad43929389e4cac1a386da2aa07b0eb5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e530568943a9a2878a7d0246d27ee83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a5e530568943a9a2878a7d0246d27ee83"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#a5e530568943a9a2878a7d0246d27ee83">More...</a><br /></td></tr>
<tr class="separator:a5e530568943a9a2878a7d0246d27ee83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7037ffbeba20e52b6f838e45acfb3fba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a7037ffbeba20e52b6f838e45acfb3fba"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#a7037ffbeba20e52b6f838e45acfb3fba">More...</a><br /></td></tr>
<tr class="separator:a7037ffbeba20e52b6f838e45acfb3fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85eb5d82e1ae6f182a8c250489cf7a51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a85eb5d82e1ae6f182a8c250489cf7a51"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#a85eb5d82e1ae6f182a8c250489cf7a51">More...</a><br /></td></tr>
<tr class="separator:a85eb5d82e1ae6f182a8c250489cf7a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acecf4249df07e702fc7695b814ef82f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:acecf4249df07e702fc7695b814ef82f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#acecf4249df07e702fc7695b814ef82f2">More...</a><br /></td></tr>
<tr class="separator:acecf4249df07e702fc7695b814ef82f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0802e3736d7e994222ee5e374e9f9e33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a0802e3736d7e994222ee5e374e9f9e33"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#a0802e3736d7e994222ee5e374e9f9e33">More...</a><br /></td></tr>
<tr class="separator:a0802e3736d7e994222ee5e374e9f9e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4625316562fa50822370cf4306f52104"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:a4625316562fa50822370cf4306f52104"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#a4625316562fa50822370cf4306f52104">More...</a><br /></td></tr>
<tr class="separator:a4625316562fa50822370cf4306f52104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e612731aab21ee5abe71ba8a3528391"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a3e612731aab21ee5abe71ba8a3528391"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#a3e612731aab21ee5abe71ba8a3528391">More...</a><br /></td></tr>
<tr class="separator:a3e612731aab21ee5abe71ba8a3528391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaade9dc60be98390a46a6540485aedd6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:aaade9dc60be98390a46a6540485aedd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#aaade9dc60be98390a46a6540485aedd6">More...</a><br /></td></tr>
<tr class="separator:aaade9dc60be98390a46a6540485aedd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa29081ee880457a29bba2e4c498b2262"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:aa29081ee880457a29bba2e4c498b2262"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#aa29081ee880457a29bba2e4c498b2262">More...</a><br /></td></tr>
<tr class="separator:aa29081ee880457a29bba2e4c498b2262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6749a305ba3a2672db61f29c64ecebd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:a6749a305ba3a2672db61f29c64ecebd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#a6749a305ba3a2672db61f29c64ecebd0">More...</a><br /></td></tr>
<tr class="separator:a6749a305ba3a2672db61f29c64ecebd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9fb9324f2d44724aec50fc90c2e9f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a7b9fb9324f2d44724aec50fc90c2e9f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#a7b9fb9324f2d44724aec50fc90c2e9f2">More...</a><br /></td></tr>
<tr class="separator:a7b9fb9324f2d44724aec50fc90c2e9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1046833f0abd4c265d81f6875ac7917c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a1046833f0abd4c265d81f6875ac7917c"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#a1046833f0abd4c265d81f6875ac7917c">More...</a><br /></td></tr>
<tr class="separator:a1046833f0abd4c265d81f6875ac7917c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da049ddd3b0f19940a3dbf69a27f221"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a4da049ddd3b0f19940a3dbf69a27f221"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#a4da049ddd3b0f19940a3dbf69a27f221">More...</a><br /></td></tr>
<tr class="separator:a4da049ddd3b0f19940a3dbf69a27f221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5bed482371d7413c1d7f69b7d5b8f82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:ae5bed482371d7413c1d7f69b7d5b8f82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#ae5bed482371d7413c1d7f69b7d5b8f82">More...</a><br /></td></tr>
<tr class="separator:ae5bed482371d7413c1d7f69b7d5b8f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2760ba7d541365f2a0c69588a407d35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:ac2760ba7d541365f2a0c69588a407d35"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#ac2760ba7d541365f2a0c69588a407d35">More...</a><br /></td></tr>
<tr class="separator:ac2760ba7d541365f2a0c69588a407d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3975730f0c6e9a1458a063d6fdb79591"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:a3975730f0c6e9a1458a063d6fdb79591"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#a3975730f0c6e9a1458a063d6fdb79591">More...</a><br /></td></tr>
<tr class="separator:a3975730f0c6e9a1458a063d6fdb79591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ead477554712a08baedbf9dd8c5a932"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:a7ead477554712a08baedbf9dd8c5a932"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#a7ead477554712a08baedbf9dd8c5a932">More...</a><br /></td></tr>
<tr class="separator:a7ead477554712a08baedbf9dd8c5a932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe5af02cf5a28d611d7fb8a899ff1552"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:abe5af02cf5a28d611d7fb8a899ff1552"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#abe5af02cf5a28d611d7fb8a899ff1552">More...</a><br /></td></tr>
<tr class="separator:abe5af02cf5a28d611d7fb8a899ff1552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66fff9aa20a6553dff849cbf0bbc5a1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a66fff9aa20a6553dff849cbf0bbc5a1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#a66fff9aa20a6553dff849cbf0bbc5a1d">More...</a><br /></td></tr>
<tr class="separator:a66fff9aa20a6553dff849cbf0bbc5a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3b3183860f9002df495fc9722394769"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:ac3b3183860f9002df495fc9722394769"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#ac3b3183860f9002df495fc9722394769">More...</a><br /></td></tr>
<tr class="separator:ac3b3183860f9002df495fc9722394769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a682f6cf85df13f7f967ae716678b3199"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a682f6cf85df13f7f967ae716678b3199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#a682f6cf85df13f7f967ae716678b3199">More...</a><br /></td></tr>
<tr class="separator:a682f6cf85df13f7f967ae716678b3199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae98eba54b5799fe4b75110b429472c55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:ae98eba54b5799fe4b75110b429472c55"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#ae98eba54b5799fe4b75110b429472c55">More...</a><br /></td></tr>
<tr class="separator:ae98eba54b5799fe4b75110b429472c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02288d1782cde8591a241023bac12e66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:a02288d1782cde8591a241023bac12e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#a02288d1782cde8591a241023bac12e66">More...</a><br /></td></tr>
<tr class="separator:a02288d1782cde8591a241023bac12e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b94553c3b282eac0947eb3fd825579f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a6b94553c3b282eac0947eb3fd825579f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#a6b94553c3b282eac0947eb3fd825579f">More...</a><br /></td></tr>
<tr class="separator:a6b94553c3b282eac0947eb3fd825579f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a745369726f71326911e1aedd8d2b1ba2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:a745369726f71326911e1aedd8d2b1ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../d9/d0e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d230.html#a745369726f71326911e1aedd8d2b1ba2">More...</a><br /></td></tr>
<tr class="separator:a745369726f71326911e1aedd8d2b1ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708def8382b833129212eb63104bc9a7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a708def8382b833129212eb63104bc9a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada155f87842c66ce865e0f76bb1ae3ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ada155f87842c66ce865e0f76bb1ae3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a985cf5fde88f5aaf2cbbaf2c815db593"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a985cf5fde88f5aaf2cbbaf2c815db593">ECX</a></td></tr>
<tr class="separator:a985cf5fde88f5aaf2cbbaf2c815db593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd3cd8b69161d622977fb162b4c8b52"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7ce28bfaece90f9022be6ea01cc1f22d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a42cdba7a2234140557ae9e87f664b787"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a42cdba7a2234140557ae9e87f664b787"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#a42cdba7a2234140557ae9e87f664b787">More...</a><br /></td></tr>
<tr class="separator:a42cdba7a2234140557ae9e87f664b787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6fd70424550a433bd3c7dff79f6be77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:ac6fd70424550a433bd3c7dff79f6be77"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#ac6fd70424550a433bd3c7dff79f6be77">More...</a><br /></td></tr>
<tr class="separator:ac6fd70424550a433bd3c7dff79f6be77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdd188f6899ad18d2781e47ccb660b51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:acdd188f6899ad18d2781e47ccb660b51"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#acdd188f6899ad18d2781e47ccb660b51">More...</a><br /></td></tr>
<tr class="separator:acdd188f6899ad18d2781e47ccb660b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2386b4ed41a1a5647ff00197f9b7be46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:a2386b4ed41a1a5647ff00197f9b7be46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#a2386b4ed41a1a5647ff00197f9b7be46">More...</a><br /></td></tr>
<tr class="separator:a2386b4ed41a1a5647ff00197f9b7be46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac90d282124ad8c08982ea4aec283b024"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:ac90d282124ad8c08982ea4aec283b024"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#ac90d282124ad8c08982ea4aec283b024">More...</a><br /></td></tr>
<tr class="separator:ac90d282124ad8c08982ea4aec283b024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5fd1f56d3fb8a45b3e7c2b65836760f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:af5fd1f56d3fb8a45b3e7c2b65836760f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#af5fd1f56d3fb8a45b3e7c2b65836760f">More...</a><br /></td></tr>
<tr class="separator:af5fd1f56d3fb8a45b3e7c2b65836760f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66fe189a6f3a447abc448ad35779504a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a66fe189a6f3a447abc448ad35779504a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#a66fe189a6f3a447abc448ad35779504a">More...</a><br /></td></tr>
<tr class="separator:a66fe189a6f3a447abc448ad35779504a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9ade3ef2f54b763e67b16d4ff0f9e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a2d9ade3ef2f54b763e67b16d4ff0f9e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#a2d9ade3ef2f54b763e67b16d4ff0f9e5">More...</a><br /></td></tr>
<tr class="separator:a2d9ade3ef2f54b763e67b16d4ff0f9e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade62b5c625d6befa541d446f7f94ab0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:ade62b5c625d6befa541d446f7f94ab0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#ade62b5c625d6befa541d446f7f94ab0e">More...</a><br /></td></tr>
<tr class="separator:ade62b5c625d6befa541d446f7f94ab0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0377be4a1fd314f2bdd297712ec0fd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:ae0377be4a1fd314f2bdd297712ec0fd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#ae0377be4a1fd314f2bdd297712ec0fd5">More...</a><br /></td></tr>
<tr class="separator:ae0377be4a1fd314f2bdd297712ec0fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf4cc6484bd515e64ed6b12bee56363"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a5cf4cc6484bd515e64ed6b12bee56363"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#a5cf4cc6484bd515e64ed6b12bee56363">More...</a><br /></td></tr>
<tr class="separator:a5cf4cc6484bd515e64ed6b12bee56363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada62d28ed1753d9568dff2f60a4c2fe2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:ada62d28ed1753d9568dff2f60a4c2fe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#ada62d28ed1753d9568dff2f60a4c2fe2">More...</a><br /></td></tr>
<tr class="separator:ada62d28ed1753d9568dff2f60a4c2fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f5ade425e40eaed520d0eb13ada9fc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a0f5ade425e40eaed520d0eb13ada9fc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#a0f5ade425e40eaed520d0eb13ada9fc9">More...</a><br /></td></tr>
<tr class="separator:a0f5ade425e40eaed520d0eb13ada9fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af07bb67b67d2e155ec130d3b15373c19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:af07bb67b67d2e155ec130d3b15373c19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#af07bb67b67d2e155ec130d3b15373c19">More...</a><br /></td></tr>
<tr class="separator:af07bb67b67d2e155ec130d3b15373c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79af578fc77440361a95ea222478649d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a79af578fc77440361a95ea222478649d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#a79af578fc77440361a95ea222478649d">More...</a><br /></td></tr>
<tr class="separator:a79af578fc77440361a95ea222478649d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a840654f1e2ac49f5e7f44cda3744f1f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:a840654f1e2ac49f5e7f44cda3744f1f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#a840654f1e2ac49f5e7f44cda3744f1f7">More...</a><br /></td></tr>
<tr class="separator:a840654f1e2ac49f5e7f44cda3744f1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab11128630c12da698b3d031ebc03cff0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:ab11128630c12da698b3d031ebc03cff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#ab11128630c12da698b3d031ebc03cff0">More...</a><br /></td></tr>
<tr class="separator:ab11128630c12da698b3d031ebc03cff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2ba856b2a806f7b295a47284d509b37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:ab2ba856b2a806f7b295a47284d509b37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#ab2ba856b2a806f7b295a47284d509b37">More...</a><br /></td></tr>
<tr class="separator:ab2ba856b2a806f7b295a47284d509b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac78c0476cb0ec1858fa42577d14e2f04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:ac78c0476cb0ec1858fa42577d14e2f04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#ac78c0476cb0ec1858fa42577d14e2f04">More...</a><br /></td></tr>
<tr class="separator:ac78c0476cb0ec1858fa42577d14e2f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734a8527b35085984b7a0af90a951273"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a734a8527b35085984b7a0af90a951273"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#a734a8527b35085984b7a0af90a951273">More...</a><br /></td></tr>
<tr class="separator:a734a8527b35085984b7a0af90a951273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9072eb9530fdce5153887156a65362d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a9072eb9530fdce5153887156a65362d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#a9072eb9530fdce5153887156a65362d3">More...</a><br /></td></tr>
<tr class="separator:a9072eb9530fdce5153887156a65362d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc5604d8d6502f5e0b3e020b112442e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:abcc5604d8d6502f5e0b3e020b112442e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#abcc5604d8d6502f5e0b3e020b112442e">More...</a><br /></td></tr>
<tr class="separator:abcc5604d8d6502f5e0b3e020b112442e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe867c5c53f08f10ccde6f80aa1c7454"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:abe867c5c53f08f10ccde6f80aa1c7454"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#abe867c5c53f08f10ccde6f80aa1c7454">More...</a><br /></td></tr>
<tr class="separator:abe867c5c53f08f10ccde6f80aa1c7454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac181f804772324925c98d799759d0600"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:ac181f804772324925c98d799759d0600"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#ac181f804772324925c98d799759d0600">More...</a><br /></td></tr>
<tr class="separator:ac181f804772324925c98d799759d0600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a227cb4cbac8bba44caecd0414c1e511b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:a227cb4cbac8bba44caecd0414c1e511b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#a227cb4cbac8bba44caecd0414c1e511b">More...</a><br /></td></tr>
<tr class="separator:a227cb4cbac8bba44caecd0414c1e511b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab56d15aa3746f3ecff453062617467bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:ab56d15aa3746f3ecff453062617467bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#ab56d15aa3746f3ecff453062617467bd">More...</a><br /></td></tr>
<tr class="separator:ab56d15aa3746f3ecff453062617467bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7836210cd320c599d068afd7df28bc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:aa7836210cd320c599d068afd7df28bc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#aa7836210cd320c599d068afd7df28bc9">More...</a><br /></td></tr>
<tr class="separator:aa7836210cd320c599d068afd7df28bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85870233d0bef7e35afd52402d82d65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:ad85870233d0bef7e35afd52402d82d65"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#ad85870233d0bef7e35afd52402d82d65">More...</a><br /></td></tr>
<tr class="separator:ad85870233d0bef7e35afd52402d82d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d55d26f35894c3026b44984fda1b282"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a3d55d26f35894c3026b44984fda1b282"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#a3d55d26f35894c3026b44984fda1b282">More...</a><br /></td></tr>
<tr class="separator:a3d55d26f35894c3026b44984fda1b282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0841029348a740c467208e98c8c27be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:ad0841029348a740c467208e98c8c27be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../dc/ddc/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d258.html#ad0841029348a740c467208e98c8c27be">More...</a><br /></td></tr>
<tr class="separator:ad0841029348a740c467208e98c8c27be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ce28bfaece90f9022be6ea01cc1f22d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7ce28bfaece90f9022be6ea01cc1f22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99754f19eaf2764147fdcd9e657523d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a99754f19eaf2764147fdcd9e657523d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd3cd8b69161d622977fb162b4c8b52"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a3fd3cd8b69161d622977fb162b4c8b52">EDX</a></td></tr>
<tr class="separator:a3fd3cd8b69161d622977fb162b4c8b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5cf8229e9c5792902fa1c77fa56f2ade">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6ef1084a6cbe6d9b17fc8c33b1054164">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a985cf5fde88f5aaf2cbbaf2c815db593">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a3fd3cd8b69161d622977fb162b4c8b52">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a3fd3cd8b69161d622977fb162b4c8b52"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a3fd3cd8b69161d622977fb162b4c8b52">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@201 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a5cf8229e9c5792902fa1c77fa56f2ade"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5cf8229e9c5792902fa1c77fa56f2ade">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@198 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a6ef1084a6cbe6d9b17fc8c33b1054164"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6ef1084a6cbe6d9b17fc8c33b1054164">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@199 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a985cf5fde88f5aaf2cbbaf2c815db593"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a985cf5fde88f5aaf2cbbaf2c815db593">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@200 ECX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5cf8229e9c5792902fa1c77fa56f2ade">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6ef1084a6cbe6d9b17fc8c33b1054164">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a985cf5fde88f5aaf2cbbaf2c815db593">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a3fd3cd8b69161d622977fb162b4c8b52">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a5cf8229e9c5792902fa1c77fa56f2ade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cf8229e9c5792902fa1c77fa56f2ade">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="a6ef1084a6cbe6d9b17fc8c33b1054164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ef1084a6cbe6d9b17fc8c33b1054164">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a985cf5fde88f5aaf2cbbaf2c815db593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a985cf5fde88f5aaf2cbbaf2c815db593">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a3fd3cd8b69161d622977fb162b4c8b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fd3cd8b69161d622977fb162b4c8b52">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
