/*
 * Copyright 2019 Xilinx, Inc.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

// Set Conversion type
#define IYUV2NV12 0
#define IYUV2RGBA 0
#define IYUV2YUV4 0

#define NV122IYUV 0
#define NV122RGBA 0
#define NV122YUV4 0

#define NV212IYUV 0
#define NV212RGBA 0
#define NV212YUV4 0

#define RGBA2IYUV 1
#define RGBA2NV12 0
#define RGBA2NV21 0
#define RGBA2YUV4 0

#define UYVY2IYUV 0
#define UYVY2NV12 0
#define UYVY2RGBA 0

#define YUYV2IYUV 0
#define YUYV2NV12 0
#define YUYV2RGBA 0

/*  set the optimisation type  */
#define NO 1 // Normal Operation
#define RO 0 // Resource Optimized
