// Seed: 2829122038
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    output tri1  id_2
);
  wire id_4;
  module_2 modCall_1 (
      id_4,
      id_4
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    output wor   id_1
    , id_6,
    output uwire id_2,
    output tri1  id_3,
    output wor   id_4
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_3 (
    input  logic id_0,
    output uwire id_1,
    input  wor   id_2,
    output tri0  id_3,
    output logic id_4,
    input  tri   id_5
);
  initial begin : LABEL_0
    id_4 <= #id_5 id_0;
  end
  wire id_7;
  module_2 modCall_1 (
      id_7,
      id_7
  );
  always @(posedge 1) id_4 = id_5 > id_0;
endmodule
