Info: Starting: Create HDL design files for synthesis
Info: qsys-generate S:\CPET_561\De1_Soc_Lab7\hw\nios_system_inst.qsys --synthesis=VHDL --output-directory=S:\CPET_561\De1_Soc_Lab7\hw\nios_system_inst\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hw/nios_system_inst.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding inferred_ram_be_0 [inferred_ram_be 1.0]
Progress: Parameterizing module inferred_ram_be_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pushbuttons [altera_avalon_pio 18.1]
Progress: Parameterizing module pushbuttons
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system_inst.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system_inst.pushbuttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_inst.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system_inst.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios_system_inst: Generating nios_system_inst "nios_system_inst" for QUARTUS_SYNTH
Info: inferred_ram_be_0: "nios_system_inst" instantiated inferred_ram_be "inferred_ram_be_0"
Info: jtag_uart_0: Starting RTL generation for module 'nios_system_inst_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_inst_jtag_uart_0 --dir=C:/Users/avb6403/AppData/Local/Temp/alt9305_1128219370880892439.dir/0031_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/avb6403/AppData/Local/Temp/alt9305_1128219370880892439.dir/0031_jtag_uart_0_gen//nios_system_inst_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_system_inst_jtag_uart_0'
Info: jtag_uart_0: "nios_system_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Error: Generation stopped, 8 or more modules remaining
Info: nios_system_inst: Done "nios_system_inst" with 11 modules, 3 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
