Warning (10268): Verilog HDL information at timer.v(26): always construct contains both blocking and non-blocking assignments File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/custom_ip/data_source/timer.v Line: 26
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at procesador_mm_interconnect_0_router_016.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_016.sv Line: 48
Info (10281): Verilog HDL Declaration information at procesador_mm_interconnect_0_router_016.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_016.sv Line: 49
Info (10281): Verilog HDL Declaration information at procesador_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at procesador_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at procesador_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at procesador_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at procesador_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at procesador_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at procesador_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at procesador_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at procesador_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at procesador_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at procesador_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at procesador_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object "LOCKED" differs only in case from object "locked" in the same scope File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/altera_pll_reconfig_core.v Line: 112
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(1901): object "dps_done" differs only in case from object "DPS_DONE" in the same scope File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/altera_pll_reconfig_core.v Line: 1901
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(1893): object "dps_changed" differs only in case from object "DPS_CHANGED" in the same scope File: C:/Users/mati9/Documents/00-ProyectosQuartus/de10-nano/signal_processing_fpga/procesador/synthesis/submodules/altera_pll_reconfig_core.v Line: 1893
