.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LFSR */
.set LFSR_ClkSp_CtrlReg__0__MASK, 0x01
.set LFSR_ClkSp_CtrlReg__0__POS, 0
.set LFSR_ClkSp_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set LFSR_ClkSp_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set LFSR_ClkSp_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set LFSR_ClkSp_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set LFSR_ClkSp_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set LFSR_ClkSp_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set LFSR_ClkSp_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set LFSR_ClkSp_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set LFSR_ClkSp_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set LFSR_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set LFSR_ClkSp_CtrlReg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set LFSR_ClkSp_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set LFSR_ClkSp_CtrlReg__COUNT_REG, CYREG_B0_UDB05_CTL
.set LFSR_ClkSp_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set LFSR_ClkSp_CtrlReg__MASK, 0x01
.set LFSR_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set LFSR_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set LFSR_ClkSp_CtrlReg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set LFSR_sC16_PRSdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set LFSR_sC16_PRSdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set LFSR_sC16_PRSdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set LFSR_sC16_PRSdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set LFSR_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set LFSR_sC16_PRSdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set LFSR_sC16_PRSdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set LFSR_sC16_PRSdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set LFSR_sC16_PRSdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set LFSR_sC16_PRSdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set LFSR_sC16_PRSdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set LFSR_sC16_PRSdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set LFSR_sC16_PRSdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set LFSR_sC16_PRSdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set LFSR_sC16_PRSdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set LFSR_sC16_PRSdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set LFSR_sC16_PRSdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set LFSR_sC16_PRSdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set LFSR_sC16_PRSdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set LFSR_sC16_PRSdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set LFSR_sC16_PRSdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set LFSR_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set LFSR_sC16_PRSdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set LFSR_sC16_PRSdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set LFSR_sC16_PRSdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set LFSR_sC16_PRSdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set LFSR_sC16_PRSdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set LFSR_sC16_PRSdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set LFSR_sC16_PRSdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set LFSR_sC16_PRSdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set LFSR_sC16_PRSdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set LFSR_sC16_PRSdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set LFSR_sC16_PRSdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set LFSR_sC16_PRSdp_u1__F1_REG, CYREG_B0_UDB07_F1
.set LFSR_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set LFSR_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set Pin_1__0__MASK, 0x20
.set Pin_1__0__PC, CYREG_PRT4_PC5
.set Pin_1__0__PORT, 4
.set Pin_1__0__SHIFT, 5
.set Pin_1__AG, CYREG_PRT4_AG
.set Pin_1__AMUX, CYREG_PRT4_AMUX
.set Pin_1__BIE, CYREG_PRT4_BIE
.set Pin_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_1__BYP, CYREG_PRT4_BYP
.set Pin_1__CTL, CYREG_PRT4_CTL
.set Pin_1__DM0, CYREG_PRT4_DM0
.set Pin_1__DM1, CYREG_PRT4_DM1
.set Pin_1__DM2, CYREG_PRT4_DM2
.set Pin_1__DR, CYREG_PRT4_DR
.set Pin_1__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Pin_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_1__MASK, 0x20
.set Pin_1__PORT, 4
.set Pin_1__PRT, CYREG_PRT4_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_1__PS, CYREG_PRT4_PS
.set Pin_1__SHIFT, 5
.set Pin_1__SLW, CYREG_PRT4_SLW

/* Pin_2 */
.set Pin_2__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Pin_2__0__MASK, 0x40
.set Pin_2__0__PC, CYREG_PRT3_PC6
.set Pin_2__0__PORT, 3
.set Pin_2__0__SHIFT, 6
.set Pin_2__AG, CYREG_PRT3_AG
.set Pin_2__AMUX, CYREG_PRT3_AMUX
.set Pin_2__BIE, CYREG_PRT3_BIE
.set Pin_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_2__BYP, CYREG_PRT3_BYP
.set Pin_2__CTL, CYREG_PRT3_CTL
.set Pin_2__DM0, CYREG_PRT3_DM0
.set Pin_2__DM1, CYREG_PRT3_DM1
.set Pin_2__DM2, CYREG_PRT3_DM2
.set Pin_2__DR, CYREG_PRT3_DR
.set Pin_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_2__MASK, 0x40
.set Pin_2__PORT, 3
.set Pin_2__PRT, CYREG_PRT3_PRT
.set Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_2__PS, CYREG_PRT3_PS
.set Pin_2__SHIFT, 6
.set Pin_2__SLW, CYREG_PRT3_SLW

/* Pin_3 */
.set Pin_3__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set Pin_3__0__MASK, 0x02
.set Pin_3__0__PC, CYREG_PRT12_PC1
.set Pin_3__0__PORT, 12
.set Pin_3__0__SHIFT, 1
.set Pin_3__AG, CYREG_PRT12_AG
.set Pin_3__BIE, CYREG_PRT12_BIE
.set Pin_3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_3__BYP, CYREG_PRT12_BYP
.set Pin_3__DM0, CYREG_PRT12_DM0
.set Pin_3__DM1, CYREG_PRT12_DM1
.set Pin_3__DM2, CYREG_PRT12_DM2
.set Pin_3__DR, CYREG_PRT12_DR
.set Pin_3__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_3__MASK, 0x02
.set Pin_3__PORT, 12
.set Pin_3__PRT, CYREG_PRT12_PRT
.set Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_3__PS, CYREG_PRT12_PS
.set Pin_3__SHIFT, 1
.set Pin_3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_3__SLW, CYREG_PRT12_SLW

/* Pin_6 */
.set Pin_6__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set Pin_6__0__MASK, 0x08
.set Pin_6__0__PC, CYREG_IO_PC_PRT15_PC3
.set Pin_6__0__PORT, 15
.set Pin_6__0__SHIFT, 3
.set Pin_6__AG, CYREG_PRT15_AG
.set Pin_6__AMUX, CYREG_PRT15_AMUX
.set Pin_6__BIE, CYREG_PRT15_BIE
.set Pin_6__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_6__BYP, CYREG_PRT15_BYP
.set Pin_6__CTL, CYREG_PRT15_CTL
.set Pin_6__DM0, CYREG_PRT15_DM0
.set Pin_6__DM1, CYREG_PRT15_DM1
.set Pin_6__DM2, CYREG_PRT15_DM2
.set Pin_6__DR, CYREG_PRT15_DR
.set Pin_6__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_6__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_6__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_6__MASK, 0x08
.set Pin_6__PORT, 15
.set Pin_6__PRT, CYREG_PRT15_PRT
.set Pin_6__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_6__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_6__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_6__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_6__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_6__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_6__PS, CYREG_PRT15_PS
.set Pin_6__SHIFT, 3
.set Pin_6__SLW, CYREG_PRT15_SLW

/* DAC_Clk */
.set DAC_Clk__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set DAC_Clk__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set DAC_Clk__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set DAC_Clk__CFG2_SRC_SEL_MASK, 0x07
.set DAC_Clk__INDEX, 0x01
.set DAC_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set DAC_Clk__PM_ACT_MSK, 0x02
.set DAC_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set DAC_Clk__PM_STBY_MSK, 0x02

/* Count7_1 */
.set Count7_1_Counter7__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Count7_1_Counter7__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Count7_1_Counter7__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Count7_1_Counter7__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Count7_1_Counter7__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Count7_1_Counter7__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Count7_1_Counter7__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Count7_1_Counter7__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Count7_1_Counter7__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Count7_1_Counter7__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Count7_1_Counter7__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Count7_1_Counter7__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Count7_1_Counter7__COUNT_REG, CYREG_B1_UDB07_CTL
.set Count7_1_Counter7__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Count7_1_Counter7__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Count7_1_Counter7__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Count7_1_Counter7__PERIOD_REG, CYREG_B1_UDB07_MSK
.set Count7_1_Counter7_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Count7_1_Counter7_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Count7_1_Counter7_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set Count7_1_Counter7_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Count7_1_Counter7_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Count7_1_Counter7_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Count7_1_Counter7_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set Count7_1_Counter7_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set Count7_1_Counter7_ST__STATUS_REG, CYREG_B1_UDB07_ST

/* Count7_2 */
.set Count7_2_Counter7__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Count7_2_Counter7__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Count7_2_Counter7__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Count7_2_Counter7__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Count7_2_Counter7__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Count7_2_Counter7__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Count7_2_Counter7__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Count7_2_Counter7__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Count7_2_Counter7__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Count7_2_Counter7__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Count7_2_Counter7__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Count7_2_Counter7__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Count7_2_Counter7__COUNT_REG, CYREG_B1_UDB05_CTL
.set Count7_2_Counter7__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Count7_2_Counter7__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Count7_2_Counter7__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Count7_2_Counter7__PERIOD_REG, CYREG_B1_UDB05_MSK

/* MIDI_IN1 */
.set MIDI_IN1__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set MIDI_IN1__0__MASK, 0x20
.set MIDI_IN1__0__PC, CYREG_IO_PC_PRT15_PC5
.set MIDI_IN1__0__PORT, 15
.set MIDI_IN1__0__SHIFT, 5
.set MIDI_IN1__AG, CYREG_PRT15_AG
.set MIDI_IN1__AMUX, CYREG_PRT15_AMUX
.set MIDI_IN1__BIE, CYREG_PRT15_BIE
.set MIDI_IN1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set MIDI_IN1__BYP, CYREG_PRT15_BYP
.set MIDI_IN1__CTL, CYREG_PRT15_CTL
.set MIDI_IN1__DM0, CYREG_PRT15_DM0
.set MIDI_IN1__DM1, CYREG_PRT15_DM1
.set MIDI_IN1__DM2, CYREG_PRT15_DM2
.set MIDI_IN1__DR, CYREG_PRT15_DR
.set MIDI_IN1__INP_DIS, CYREG_PRT15_INP_DIS
.set MIDI_IN1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set MIDI_IN1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set MIDI_IN1__LCD_EN, CYREG_PRT15_LCD_EN
.set MIDI_IN1__MASK, 0x20
.set MIDI_IN1__PORT, 15
.set MIDI_IN1__PRT, CYREG_PRT15_PRT
.set MIDI_IN1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set MIDI_IN1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set MIDI_IN1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set MIDI_IN1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set MIDI_IN1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set MIDI_IN1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set MIDI_IN1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set MIDI_IN1__PS, CYREG_PRT15_PS
.set MIDI_IN1__SHIFT, 5
.set MIDI_IN1__SLW, CYREG_PRT15_SLW

/* Clock_179 */
.set Clock_179__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_179__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_179__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_179__CFG2_SRC_SEL_MASK, 0x07
.set Clock_179__INDEX, 0x00
.set Clock_179__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_179__PM_ACT_MSK, 0x01
.set Clock_179__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_179__PM_STBY_MSK, 0x01

/* Counter_1_CounterHW */
.set Counter_1_CounterHW__CAP0, CYREG_TMR0_CAP0
.set Counter_1_CounterHW__CAP1, CYREG_TMR0_CAP1
.set Counter_1_CounterHW__CFG0, CYREG_TMR0_CFG0
.set Counter_1_CounterHW__CFG1, CYREG_TMR0_CFG1
.set Counter_1_CounterHW__CFG2, CYREG_TMR0_CFG2
.set Counter_1_CounterHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Counter_1_CounterHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Counter_1_CounterHW__PER0, CYREG_TMR0_PER0
.set Counter_1_CounterHW__PER1, CYREG_TMR0_PER1
.set Counter_1_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Counter_1_CounterHW__PM_ACT_MSK, 0x01
.set Counter_1_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Counter_1_CounterHW__PM_STBY_MSK, 0x01
.set Counter_1_CounterHW__RT0, CYREG_TMR0_RT0
.set Counter_1_CounterHW__RT1, CYREG_TMR0_RT1
.set Counter_1_CounterHW__SR0, CYREG_TMR0_SR0

/* MIDI_OUT1 */
.set MIDI_OUT1__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set MIDI_OUT1__0__MASK, 0x10
.set MIDI_OUT1__0__PC, CYREG_PRT3_PC4
.set MIDI_OUT1__0__PORT, 3
.set MIDI_OUT1__0__SHIFT, 4
.set MIDI_OUT1__AG, CYREG_PRT3_AG
.set MIDI_OUT1__AMUX, CYREG_PRT3_AMUX
.set MIDI_OUT1__BIE, CYREG_PRT3_BIE
.set MIDI_OUT1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set MIDI_OUT1__BYP, CYREG_PRT3_BYP
.set MIDI_OUT1__CTL, CYREG_PRT3_CTL
.set MIDI_OUT1__DM0, CYREG_PRT3_DM0
.set MIDI_OUT1__DM1, CYREG_PRT3_DM1
.set MIDI_OUT1__DM2, CYREG_PRT3_DM2
.set MIDI_OUT1__DR, CYREG_PRT3_DR
.set MIDI_OUT1__INP_DIS, CYREG_PRT3_INP_DIS
.set MIDI_OUT1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set MIDI_OUT1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set MIDI_OUT1__LCD_EN, CYREG_PRT3_LCD_EN
.set MIDI_OUT1__MASK, 0x10
.set MIDI_OUT1__PORT, 3
.set MIDI_OUT1__PRT, CYREG_PRT3_PRT
.set MIDI_OUT1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set MIDI_OUT1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set MIDI_OUT1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set MIDI_OUT1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set MIDI_OUT1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set MIDI_OUT1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set MIDI_OUT1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set MIDI_OUT1__PS, CYREG_PRT3_PS
.set MIDI_OUT1__SHIFT, 4
.set MIDI_OUT1__SLW, CYREG_PRT3_SLW

/* Noise_Out */
.set Noise_Out__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set Noise_Out__0__MASK, 0x01
.set Noise_Out__0__PC, CYREG_PRT4_PC0
.set Noise_Out__0__PORT, 4
.set Noise_Out__0__SHIFT, 0
.set Noise_Out__AG, CYREG_PRT4_AG
.set Noise_Out__AMUX, CYREG_PRT4_AMUX
.set Noise_Out__BIE, CYREG_PRT4_BIE
.set Noise_Out__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Noise_Out__BYP, CYREG_PRT4_BYP
.set Noise_Out__CTL, CYREG_PRT4_CTL
.set Noise_Out__DM0, CYREG_PRT4_DM0
.set Noise_Out__DM1, CYREG_PRT4_DM1
.set Noise_Out__DM2, CYREG_PRT4_DM2
.set Noise_Out__DR, CYREG_PRT4_DR
.set Noise_Out__INP_DIS, CYREG_PRT4_INP_DIS
.set Noise_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Noise_Out__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Noise_Out__LCD_EN, CYREG_PRT4_LCD_EN
.set Noise_Out__MASK, 0x01
.set Noise_Out__PORT, 4
.set Noise_Out__PRT, CYREG_PRT4_PRT
.set Noise_Out__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Noise_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Noise_Out__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Noise_Out__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Noise_Out__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Noise_Out__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Noise_Out__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Noise_Out__PS, CYREG_PRT4_PS
.set Noise_Out__SHIFT, 0
.set Noise_Out__SLW, CYREG_PRT4_SLW

/* USBMIDI_1_arb_int */
.set USBMIDI_1_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBMIDI_1_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBMIDI_1_arb_int__INTC_MASK, 0x400000
.set USBMIDI_1_arb_int__INTC_NUMBER, 22
.set USBMIDI_1_arb_int__INTC_PRIOR_NUM, 7
.set USBMIDI_1_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBMIDI_1_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBMIDI_1_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBMIDI_1_bus_reset */
.set USBMIDI_1_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBMIDI_1_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBMIDI_1_bus_reset__INTC_MASK, 0x800000
.set USBMIDI_1_bus_reset__INTC_NUMBER, 23
.set USBMIDI_1_bus_reset__INTC_PRIOR_NUM, 7
.set USBMIDI_1_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBMIDI_1_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBMIDI_1_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBMIDI_1_Dm */
.set USBMIDI_1_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBMIDI_1_Dm__0__MASK, 0x80
.set USBMIDI_1_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBMIDI_1_Dm__0__PORT, 15
.set USBMIDI_1_Dm__0__SHIFT, 7
.set USBMIDI_1_Dm__AG, CYREG_PRT15_AG
.set USBMIDI_1_Dm__AMUX, CYREG_PRT15_AMUX
.set USBMIDI_1_Dm__BIE, CYREG_PRT15_BIE
.set USBMIDI_1_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBMIDI_1_Dm__BYP, CYREG_PRT15_BYP
.set USBMIDI_1_Dm__CTL, CYREG_PRT15_CTL
.set USBMIDI_1_Dm__DM0, CYREG_PRT15_DM0
.set USBMIDI_1_Dm__DM1, CYREG_PRT15_DM1
.set USBMIDI_1_Dm__DM2, CYREG_PRT15_DM2
.set USBMIDI_1_Dm__DR, CYREG_PRT15_DR
.set USBMIDI_1_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBMIDI_1_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBMIDI_1_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBMIDI_1_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBMIDI_1_Dm__MASK, 0x80
.set USBMIDI_1_Dm__PORT, 15
.set USBMIDI_1_Dm__PRT, CYREG_PRT15_PRT
.set USBMIDI_1_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBMIDI_1_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBMIDI_1_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBMIDI_1_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBMIDI_1_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBMIDI_1_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBMIDI_1_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBMIDI_1_Dm__PS, CYREG_PRT15_PS
.set USBMIDI_1_Dm__SHIFT, 7
.set USBMIDI_1_Dm__SLW, CYREG_PRT15_SLW

/* USBMIDI_1_Dp */
.set USBMIDI_1_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBMIDI_1_Dp__0__MASK, 0x40
.set USBMIDI_1_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBMIDI_1_Dp__0__PORT, 15
.set USBMIDI_1_Dp__0__SHIFT, 6
.set USBMIDI_1_Dp__AG, CYREG_PRT15_AG
.set USBMIDI_1_Dp__AMUX, CYREG_PRT15_AMUX
.set USBMIDI_1_Dp__BIE, CYREG_PRT15_BIE
.set USBMIDI_1_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBMIDI_1_Dp__BYP, CYREG_PRT15_BYP
.set USBMIDI_1_Dp__CTL, CYREG_PRT15_CTL
.set USBMIDI_1_Dp__DM0, CYREG_PRT15_DM0
.set USBMIDI_1_Dp__DM1, CYREG_PRT15_DM1
.set USBMIDI_1_Dp__DM2, CYREG_PRT15_DM2
.set USBMIDI_1_Dp__DR, CYREG_PRT15_DR
.set USBMIDI_1_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBMIDI_1_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBMIDI_1_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBMIDI_1_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBMIDI_1_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBMIDI_1_Dp__MASK, 0x40
.set USBMIDI_1_Dp__PORT, 15
.set USBMIDI_1_Dp__PRT, CYREG_PRT15_PRT
.set USBMIDI_1_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBMIDI_1_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBMIDI_1_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBMIDI_1_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBMIDI_1_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBMIDI_1_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBMIDI_1_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBMIDI_1_Dp__PS, CYREG_PRT15_PS
.set USBMIDI_1_Dp__SHIFT, 6
.set USBMIDI_1_Dp__SLW, CYREG_PRT15_SLW
.set USBMIDI_1_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBMIDI_1_dp_int */
.set USBMIDI_1_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBMIDI_1_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBMIDI_1_dp_int__INTC_MASK, 0x1000
.set USBMIDI_1_dp_int__INTC_NUMBER, 12
.set USBMIDI_1_dp_int__INTC_PRIOR_NUM, 7
.set USBMIDI_1_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBMIDI_1_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBMIDI_1_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBMIDI_1_ep_0 */
.set USBMIDI_1_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBMIDI_1_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBMIDI_1_ep_0__INTC_MASK, 0x1000000
.set USBMIDI_1_ep_0__INTC_NUMBER, 24
.set USBMIDI_1_ep_0__INTC_PRIOR_NUM, 7
.set USBMIDI_1_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBMIDI_1_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBMIDI_1_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBMIDI_1_ep_1 */
.set USBMIDI_1_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBMIDI_1_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBMIDI_1_ep_1__INTC_MASK, 0x04
.set USBMIDI_1_ep_1__INTC_NUMBER, 2
.set USBMIDI_1_ep_1__INTC_PRIOR_NUM, 7
.set USBMIDI_1_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set USBMIDI_1_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBMIDI_1_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBMIDI_1_ep_2 */
.set USBMIDI_1_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBMIDI_1_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBMIDI_1_ep_2__INTC_MASK, 0x08
.set USBMIDI_1_ep_2__INTC_NUMBER, 3
.set USBMIDI_1_ep_2__INTC_PRIOR_NUM, 7
.set USBMIDI_1_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBMIDI_1_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBMIDI_1_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBMIDI_1_sof_int */
.set USBMIDI_1_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBMIDI_1_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBMIDI_1_sof_int__INTC_MASK, 0x200000
.set USBMIDI_1_sof_int__INTC_NUMBER, 21
.set USBMIDI_1_sof_int__INTC_PRIOR_NUM, 7
.set USBMIDI_1_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBMIDI_1_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBMIDI_1_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBMIDI_1_USB */
.set USBMIDI_1_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBMIDI_1_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBMIDI_1_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBMIDI_1_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBMIDI_1_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBMIDI_1_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBMIDI_1_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBMIDI_1_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBMIDI_1_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBMIDI_1_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBMIDI_1_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBMIDI_1_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBMIDI_1_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBMIDI_1_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBMIDI_1_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBMIDI_1_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBMIDI_1_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBMIDI_1_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBMIDI_1_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBMIDI_1_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBMIDI_1_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBMIDI_1_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBMIDI_1_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBMIDI_1_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBMIDI_1_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBMIDI_1_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBMIDI_1_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBMIDI_1_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBMIDI_1_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBMIDI_1_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBMIDI_1_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBMIDI_1_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBMIDI_1_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBMIDI_1_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBMIDI_1_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBMIDI_1_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBMIDI_1_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBMIDI_1_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBMIDI_1_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBMIDI_1_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBMIDI_1_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBMIDI_1_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBMIDI_1_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBMIDI_1_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBMIDI_1_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBMIDI_1_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBMIDI_1_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBMIDI_1_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBMIDI_1_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBMIDI_1_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBMIDI_1_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBMIDI_1_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBMIDI_1_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBMIDI_1_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBMIDI_1_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBMIDI_1_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBMIDI_1_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBMIDI_1_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBMIDI_1_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBMIDI_1_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBMIDI_1_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBMIDI_1_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBMIDI_1_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBMIDI_1_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBMIDI_1_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBMIDI_1_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBMIDI_1_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBMIDI_1_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBMIDI_1_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBMIDI_1_USB__CR0, CYREG_USB_CR0
.set USBMIDI_1_USB__CR1, CYREG_USB_CR1
.set USBMIDI_1_USB__CWA, CYREG_USB_CWA
.set USBMIDI_1_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBMIDI_1_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBMIDI_1_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBMIDI_1_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBMIDI_1_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBMIDI_1_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBMIDI_1_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBMIDI_1_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBMIDI_1_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBMIDI_1_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBMIDI_1_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBMIDI_1_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBMIDI_1_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBMIDI_1_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBMIDI_1_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBMIDI_1_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBMIDI_1_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBMIDI_1_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBMIDI_1_USB__PM_ACT_MSK, 0x01
.set USBMIDI_1_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBMIDI_1_USB__PM_STBY_MSK, 0x01
.set USBMIDI_1_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBMIDI_1_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBMIDI_1_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBMIDI_1_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBMIDI_1_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBMIDI_1_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBMIDI_1_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBMIDI_1_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBMIDI_1_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBMIDI_1_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBMIDI_1_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBMIDI_1_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBMIDI_1_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBMIDI_1_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBMIDI_1_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBMIDI_1_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBMIDI_1_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBMIDI_1_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBMIDI_1_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBMIDI_1_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBMIDI_1_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBMIDI_1_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBMIDI_1_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBMIDI_1_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBMIDI_1_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBMIDI_1_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBMIDI_1_USB__SOF0, CYREG_USB_SOF0
.set USBMIDI_1_USB__SOF1, CYREG_USB_SOF1
.set USBMIDI_1_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBMIDI_1_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBMIDI_1_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* MIDI1_UART_BUART */
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set MIDI1_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set MIDI1_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set MIDI1_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set MIDI1_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set MIDI1_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set MIDI1_UART_BUART_sRX_RxSts__3__POS, 3
.set MIDI1_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set MIDI1_UART_BUART_sRX_RxSts__4__POS, 4
.set MIDI1_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set MIDI1_UART_BUART_sRX_RxSts__5__POS, 5
.set MIDI1_UART_BUART_sRX_RxSts__MASK, 0x38
.set MIDI1_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set MIDI1_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set MIDI1_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB11_ST
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB11_A0
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB11_A1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB11_D0
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB11_D1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB11_F0
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB11_F1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set MIDI1_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set MIDI1_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set MIDI1_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set MIDI1_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set MIDI1_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set MIDI1_UART_BUART_sTX_TxSts__0__POS, 0
.set MIDI1_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set MIDI1_UART_BUART_sTX_TxSts__1__POS, 1
.set MIDI1_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set MIDI1_UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set MIDI1_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set MIDI1_UART_BUART_sTX_TxSts__2__POS, 2
.set MIDI1_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set MIDI1_UART_BUART_sTX_TxSts__3__POS, 3
.set MIDI1_UART_BUART_sTX_TxSts__MASK, 0x0F
.set MIDI1_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB10_MSK
.set MIDI1_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set MIDI1_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB10_ST

/* MIDI1_UART_IntClock */
.set MIDI1_UART_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set MIDI1_UART_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set MIDI1_UART_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set MIDI1_UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set MIDI1_UART_IntClock__INDEX, 0x02
.set MIDI1_UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set MIDI1_UART_IntClock__PM_ACT_MSK, 0x04
.set MIDI1_UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set MIDI1_UART_IntClock__PM_STBY_MSK, 0x04

/* MIDI1_UART_RXInternalInterrupt */
.set MIDI1_UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set MIDI1_UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set MIDI1_UART_RXInternalInterrupt__INTC_MASK, 0x01
.set MIDI1_UART_RXInternalInterrupt__INTC_NUMBER, 0
.set MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set MIDI1_UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set MIDI1_UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* MIDI1_UART_TXInternalInterrupt */
.set MIDI1_UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set MIDI1_UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set MIDI1_UART_TXInternalInterrupt__INTC_MASK, 0x02
.set MIDI1_UART_TXInternalInterrupt__INTC_NUMBER, 1
.set MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set MIDI1_UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set MIDI1_UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Tri_Divider_CounterHW */
.set Tri_Divider_CounterHW__CAP0, CYREG_TMR2_CAP0
.set Tri_Divider_CounterHW__CAP1, CYREG_TMR2_CAP1
.set Tri_Divider_CounterHW__CFG0, CYREG_TMR2_CFG0
.set Tri_Divider_CounterHW__CFG1, CYREG_TMR2_CFG1
.set Tri_Divider_CounterHW__CFG2, CYREG_TMR2_CFG2
.set Tri_Divider_CounterHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set Tri_Divider_CounterHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set Tri_Divider_CounterHW__PER0, CYREG_TMR2_PER0
.set Tri_Divider_CounterHW__PER1, CYREG_TMR2_PER1
.set Tri_Divider_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Tri_Divider_CounterHW__PM_ACT_MSK, 0x04
.set Tri_Divider_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Tri_Divider_CounterHW__PM_STBY_MSK, 0x04
.set Tri_Divider_CounterHW__RT0, CYREG_TMR2_RT0
.set Tri_Divider_CounterHW__RT1, CYREG_TMR2_RT1
.set Tri_Divider_CounterHW__SR0, CYREG_TMR2_SR0

/* VDAC8_Noise_viDAC8 */
.set VDAC8_Noise_viDAC8__CR0, CYREG_DAC2_CR0
.set VDAC8_Noise_viDAC8__CR1, CYREG_DAC2_CR1
.set VDAC8_Noise_viDAC8__D, CYREG_DAC2_D
.set VDAC8_Noise_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_Noise_viDAC8__PM_ACT_MSK, 0x04
.set VDAC8_Noise_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_Noise_viDAC8__PM_STBY_MSK, 0x04
.set VDAC8_Noise_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VDAC8_Noise_viDAC8__SW0, CYREG_DAC2_SW0
.set VDAC8_Noise_viDAC8__SW2, CYREG_DAC2_SW2
.set VDAC8_Noise_viDAC8__SW3, CYREG_DAC2_SW3
.set VDAC8_Noise_viDAC8__SW4, CYREG_DAC2_SW4
.set VDAC8_Noise_viDAC8__TR, CYREG_DAC2_TR
.set VDAC8_Noise_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VDAC8_Noise_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VDAC8_Noise_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VDAC8_Noise_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VDAC8_Noise_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VDAC8_Noise_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VDAC8_Noise_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VDAC8_Noise_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VDAC8_Noise_viDAC8__TST, CYREG_DAC2_TST

/* Status_Reg_1 */
.set Status_Reg_1_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_1_sts_sts_reg__0__POS, 0
.set Status_Reg_1_sts_sts_reg__1__MASK, 0x02
.set Status_Reg_1_sts_sts_reg__1__POS, 1
.set Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set Status_Reg_1_sts_sts_reg__2__MASK, 0x04
.set Status_Reg_1_sts_sts_reg__2__POS, 2
.set Status_Reg_1_sts_sts_reg__3__MASK, 0x08
.set Status_Reg_1_sts_sts_reg__3__POS, 3
.set Status_Reg_1_sts_sts_reg__4__MASK, 0x10
.set Status_Reg_1_sts_sts_reg__4__POS, 4
.set Status_Reg_1_sts_sts_reg__5__MASK, 0x20
.set Status_Reg_1_sts_sts_reg__5__POS, 5
.set Status_Reg_1_sts_sts_reg__6__MASK, 0x40
.set Status_Reg_1_sts_sts_reg__6__POS, 6
.set Status_Reg_1_sts_sts_reg__7__MASK, 0x80
.set Status_Reg_1_sts_sts_reg__7__POS, 7
.set Status_Reg_1_sts_sts_reg__MASK, 0xFF
.set Status_Reg_1_sts_sts_reg__MASK_REG, CYREG_B1_UDB04_MSK
.set Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Status_Reg_1_sts_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set Status_Reg_1_sts_sts_reg__STATUS_REG, CYREG_B1_UDB04_ST

/* Control_Reg_1 */
.set Control_Reg_1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_1_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_1_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set Control_Reg_1_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_1_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_1_Sync_ctrl_reg__3__MASK, 0x08
.set Control_Reg_1_Sync_ctrl_reg__3__POS, 3
.set Control_Reg_1_Sync_ctrl_reg__4__MASK, 0x10
.set Control_Reg_1_Sync_ctrl_reg__4__POS, 4
.set Control_Reg_1_Sync_ctrl_reg__5__MASK, 0x20
.set Control_Reg_1_Sync_ctrl_reg__5__POS, 5
.set Control_Reg_1_Sync_ctrl_reg__6__MASK, 0x40
.set Control_Reg_1_Sync_ctrl_reg__6__POS, 6
.set Control_Reg_1_Sync_ctrl_reg__7__MASK, 0x80
.set Control_Reg_1_Sync_ctrl_reg__7__POS, 7
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB13_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__MASK, 0xFF
.set Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB13_MSK

/* Control_Reg_2 */
.set Control_Reg_2_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_2_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_2_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_2_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Control_Reg_2_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_2_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_2_Sync_ctrl_reg__3__MASK, 0x08
.set Control_Reg_2_Sync_ctrl_reg__3__POS, 3
.set Control_Reg_2_Sync_ctrl_reg__4__MASK, 0x10
.set Control_Reg_2_Sync_ctrl_reg__4__POS, 4
.set Control_Reg_2_Sync_ctrl_reg__5__MASK, 0x20
.set Control_Reg_2_Sync_ctrl_reg__5__POS, 5
.set Control_Reg_2_Sync_ctrl_reg__6__MASK, 0x40
.set Control_Reg_2_Sync_ctrl_reg__6__POS, 6
.set Control_Reg_2_Sync_ctrl_reg__7__MASK, 0x80
.set Control_Reg_2_Sync_ctrl_reg__7__POS, 7
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Control_Reg_2_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB07_CTL
.set Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Control_Reg_2_Sync_ctrl_reg__MASK, 0xFF
.set Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Control_Reg_2_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB07_MSK

/* Control_Reg_3 */
.set Control_Reg_3_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_3_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_3_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_3_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set Control_Reg_3_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_3_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Control_Reg_3_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set Control_Reg_3_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set Control_Reg_3_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB08_CTL
.set Control_Reg_3_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set Control_Reg_3_Sync_ctrl_reg__MASK, 0x07
.set Control_Reg_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Control_Reg_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Control_Reg_3_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB08_MSK

/* Control_Reg_4 */
.set Control_Reg_4_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_4_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_4_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_4_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_4_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Control_Reg_4_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Control_Reg_4_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Control_Reg_4_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Control_Reg_4_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Control_Reg_4_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Control_Reg_4_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Control_Reg_4_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Control_Reg_4_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Control_Reg_4_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_4_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_4_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Control_Reg_4_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set Control_Reg_4_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Control_Reg_4_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB04_CTL
.set Control_Reg_4_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Control_Reg_4_Sync_ctrl_reg__MASK, 0x07
.set Control_Reg_4_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Control_Reg_4_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Control_Reg_4_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB04_MSK

/* Noise_Clk_Div_CounterHW */
.set Noise_Clk_Div_CounterHW__CAP0, CYREG_TMR1_CAP0
.set Noise_Clk_Div_CounterHW__CAP1, CYREG_TMR1_CAP1
.set Noise_Clk_Div_CounterHW__CFG0, CYREG_TMR1_CFG0
.set Noise_Clk_Div_CounterHW__CFG1, CYREG_TMR1_CFG1
.set Noise_Clk_Div_CounterHW__CFG2, CYREG_TMR1_CFG2
.set Noise_Clk_Div_CounterHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Noise_Clk_Div_CounterHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Noise_Clk_Div_CounterHW__PER0, CYREG_TMR1_PER0
.set Noise_Clk_Div_CounterHW__PER1, CYREG_TMR1_PER1
.set Noise_Clk_Div_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Noise_Clk_Div_CounterHW__PM_ACT_MSK, 0x02
.set Noise_Clk_Div_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Noise_Clk_Div_CounterHW__PM_STBY_MSK, 0x02
.set Noise_Clk_Div_CounterHW__RT0, CYREG_TMR1_RT0
.set Noise_Clk_Div_CounterHW__RT1, CYREG_TMR1_RT1
.set Noise_Clk_Div_CounterHW__SR0, CYREG_TMR1_SR0

/* Length_Counter_1_CounterUDB */
.set Length_Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set Length_Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set Length_Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set Length_Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set Length_Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Length_Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set Length_Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set Length_Counter_1_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set Length_Counter_1_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set Length_Counter_1_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set Length_Counter_1_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set Length_Counter_1_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set Length_Counter_1_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set Length_Counter_1_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Length_Counter_1_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set Length_Counter_1_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set Length_Counter_1_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB00_CTL
.set Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set Length_Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Length_Counter_1_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Length_Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Length_Counter_1_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Length_Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Length_Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Length_Counter_1_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set Length_Counter_1_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set Length_Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Length_Counter_1_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Length_Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Length_Counter_1_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Length_Counter_1_CounterUDB_sSTSReg_stsreg__MASK, 0x6B
.set Length_Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set Length_Counter_1_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Length_Counter_1_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Length_Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Length_Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set Length_Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set Length_Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB05_ST

/* Length_Counter_CounterUDB */
.set Length_Counter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Length_Counter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Length_Counter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Length_Counter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Length_Counter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Length_Counter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Length_Counter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Length_Counter_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Length_Counter_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB03_A0
.set Length_Counter_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB03_A1
.set Length_Counter_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Length_Counter_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB03_D0
.set Length_Counter_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB03_D1
.set Length_Counter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Length_Counter_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Length_Counter_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB03_F0
.set Length_Counter_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB03_F1
.set Length_Counter_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Length_Counter_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Length_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Length_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Length_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Length_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Length_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Length_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Length_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Length_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Length_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Length_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Length_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Length_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Length_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set Length_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Length_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set Length_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Length_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Length_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Length_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Length_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set Length_Counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Length_Counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Length_Counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Length_Counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Length_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Length_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set Length_Counter_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set Length_Counter_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set Length_Counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Length_Counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Length_Counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Length_Counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Length_Counter_CounterUDB_sSTSReg_stsreg__MASK, 0x6B
.set Length_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB00_MSK
.set Length_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Length_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Length_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Length_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set Length_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set Length_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB00_ST

/* volume_generator */
.set volume_generator_Counter7__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set volume_generator_Counter7__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set volume_generator_Counter7__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set volume_generator_Counter7__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set volume_generator_Counter7__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set volume_generator_Counter7__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set volume_generator_Counter7__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set volume_generator_Counter7__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set volume_generator_Counter7__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set volume_generator_Counter7__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set volume_generator_Counter7__CONTROL_REG, CYREG_B0_UDB01_CTL
.set volume_generator_Counter7__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set volume_generator_Counter7__COUNT_REG, CYREG_B0_UDB01_CTL
.set volume_generator_Counter7__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set volume_generator_Counter7__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set volume_generator_Counter7__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set volume_generator_Counter7__PERIOD_REG, CYREG_B0_UDB01_MSK
.set volume_generator_Counter7_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set volume_generator_Counter7_ST__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set volume_generator_Counter7_ST__MASK_REG, CYREG_B0_UDB01_MSK
.set volume_generator_Counter7_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set volume_generator_Counter7_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set volume_generator_Counter7_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set volume_generator_Counter7_ST__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set volume_generator_Counter7_ST__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set volume_generator_Counter7_ST__STATUS_REG, CYREG_B0_UDB01_ST

/* Noise_Vol_Clk_Div */
.set Noise_Vol_Clk_Div_Counter7__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Noise_Vol_Clk_Div_Counter7__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Noise_Vol_Clk_Div_Counter7__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Noise_Vol_Clk_Div_Counter7__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Noise_Vol_Clk_Div_Counter7__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Noise_Vol_Clk_Div_Counter7__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Noise_Vol_Clk_Div_Counter7__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Noise_Vol_Clk_Div_Counter7__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Noise_Vol_Clk_Div_Counter7__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Noise_Vol_Clk_Div_Counter7__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Noise_Vol_Clk_Div_Counter7__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Noise_Vol_Clk_Div_Counter7__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Noise_Vol_Clk_Div_Counter7__COUNT_REG, CYREG_B1_UDB06_CTL
.set Noise_Vol_Clk_Div_Counter7__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Noise_Vol_Clk_Div_Counter7__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Noise_Vol_Clk_Div_Counter7__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Noise_Vol_Clk_Div_Counter7__PERIOD_REG, CYREG_B1_UDB06_MSK
.set Noise_Vol_Clk_Div_Counter7_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Noise_Vol_Clk_Div_Counter7_ST__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set Noise_Vol_Clk_Div_Counter7_ST__MASK_REG, CYREG_B1_UDB06_MSK
.set Noise_Vol_Clk_Div_Counter7_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Noise_Vol_Clk_Div_Counter7_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Noise_Vol_Clk_Div_Counter7_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Noise_Vol_Clk_Div_Counter7_ST__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set Noise_Vol_Clk_Div_Counter7_ST__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set Noise_Vol_Clk_Div_Counter7_ST__STATUS_REG, CYREG_B1_UDB06_ST

/* rectangle_generator_bSR */
.set rectangle_generator_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set rectangle_generator_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set rectangle_generator_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set rectangle_generator_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set rectangle_generator_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set rectangle_generator_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set rectangle_generator_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set rectangle_generator_bSR_sC16_BShiftRegDp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set rectangle_generator_bSR_sC16_BShiftRegDp_u0__A0_REG, CYREG_B0_UDB00_A0
.set rectangle_generator_bSR_sC16_BShiftRegDp_u0__A1_REG, CYREG_B0_UDB00_A1
.set rectangle_generator_bSR_sC16_BShiftRegDp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set rectangle_generator_bSR_sC16_BShiftRegDp_u0__D0_REG, CYREG_B0_UDB00_D0
.set rectangle_generator_bSR_sC16_BShiftRegDp_u0__D1_REG, CYREG_B0_UDB00_D1
.set rectangle_generator_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set rectangle_generator_bSR_sC16_BShiftRegDp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set rectangle_generator_bSR_sC16_BShiftRegDp_u0__F0_REG, CYREG_B0_UDB00_F0
.set rectangle_generator_bSR_sC16_BShiftRegDp_u0__F1_REG, CYREG_B0_UDB00_F1
.set rectangle_generator_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set rectangle_generator_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set rectangle_generator_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set rectangle_generator_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set rectangle_generator_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set rectangle_generator_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set rectangle_generator_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set rectangle_generator_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set rectangle_generator_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set rectangle_generator_bSR_sC16_BShiftRegDp_u1__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set rectangle_generator_bSR_sC16_BShiftRegDp_u1__A0_REG, CYREG_B0_UDB01_A0
.set rectangle_generator_bSR_sC16_BShiftRegDp_u1__A1_REG, CYREG_B0_UDB01_A1
.set rectangle_generator_bSR_sC16_BShiftRegDp_u1__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set rectangle_generator_bSR_sC16_BShiftRegDp_u1__D0_REG, CYREG_B0_UDB01_D0
.set rectangle_generator_bSR_sC16_BShiftRegDp_u1__D1_REG, CYREG_B0_UDB01_D1
.set rectangle_generator_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set rectangle_generator_bSR_sC16_BShiftRegDp_u1__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set rectangle_generator_bSR_sC16_BShiftRegDp_u1__F0_REG, CYREG_B0_UDB01_F0
.set rectangle_generator_bSR_sC16_BShiftRegDp_u1__F1_REG, CYREG_B0_UDB01_F1
.set rectangle_generator_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set rectangle_generator_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set rectangle_generator_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set rectangle_generator_bSR_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set rectangle_generator_bSR_StsReg__3__MASK, 0x08
.set rectangle_generator_bSR_StsReg__3__POS, 3
.set rectangle_generator_bSR_StsReg__4__MASK, 0x10
.set rectangle_generator_bSR_StsReg__4__POS, 4
.set rectangle_generator_bSR_StsReg__5__MASK, 0x20
.set rectangle_generator_bSR_StsReg__5__POS, 5
.set rectangle_generator_bSR_StsReg__6__MASK, 0x40
.set rectangle_generator_bSR_StsReg__6__POS, 6
.set rectangle_generator_bSR_StsReg__MASK, 0x78
.set rectangle_generator_bSR_StsReg__MASK_REG, CYREG_B0_UDB03_MSK
.set rectangle_generator_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set rectangle_generator_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set rectangle_generator_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set rectangle_generator_bSR_StsReg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set rectangle_generator_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set rectangle_generator_bSR_StsReg__STATUS_REG, CYREG_B0_UDB03_ST
.set rectangle_generator_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set rectangle_generator_bSR_SyncCtl_CtrlReg__0__POS, 0
.set rectangle_generator_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set rectangle_generator_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set rectangle_generator_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set rectangle_generator_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set rectangle_generator_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set rectangle_generator_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set rectangle_generator_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set rectangle_generator_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set rectangle_generator_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set rectangle_generator_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set rectangle_generator_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set rectangle_generator_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set rectangle_generator_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB03_CTL
.set rectangle_generator_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set rectangle_generator_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set rectangle_generator_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set rectangle_generator_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set rectangle_generator_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB03_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
