{"Joseph F. Springer": [0, ["The Architecture of a Multi-Computer Signal Processing System", ["Joseph F. Springer"], "", "rtss", 1982]], "M. Borghesi": [0, ["A Real-Time Distributed Multimicro System for Neurophisiological Investigations", ["M. Borghesi", "M. Pissarello"], "", "rtss", 1982]], "M. Pissarello": [0, ["A Real-Time Distributed Multimicro System for Neurophisiological Investigations", ["M. Borghesi", "M. Pissarello"], "", "rtss", 1982]], "John Cratty": [0, ["An Industrial Monitoring System Using Distributed Digital Processing Techniques", ["John Cratty", "Roger Ellson", "Campbell Nelson"], "", "rtss", 1982]], "Roger Ellson": [0, ["An Industrial Monitoring System Using Distributed Digital Processing Techniques", ["John Cratty", "Roger Ellson", "Campbell Nelson"], "", "rtss", 1982]], "Campbell Nelson": [0, ["An Industrial Monitoring System Using Distributed Digital Processing Techniques", ["John Cratty", "Roger Ellson", "Campbell Nelson"], "", "rtss", 1982]], "Eli Opper": [0, ["Real-Time Diagnosis of Banyan Networks", ["Eli Opper", "Miroslaw Malek"], "", "rtss", 1982]], "Miroslaw Malek": [0, ["Real-Time Diagnosis of Banyan Networks", ["Eli Opper", "Miroslaw Malek"], "", "rtss", 1982], ["Analysis and Simulation of Banyan Interconnection Networks with 2x2, 4x4 and 8x8 Switching Elements", ["Suresh Cheemalavagu", "Miroslaw Malek"], "", "rtss", 1982]], "Marc Courvoisier": [0, ["Cascaded Self-Checking Bus Arbiters for Multicomputer Systems", ["Marc Courvoisier", "Jean Claude Geffroy"], "", "rtss", 1982]], "Jean Claude Geffroy": [0, ["Cascaded Self-Checking Bus Arbiters for Multicomputer Systems", ["Marc Courvoisier", "Jean Claude Geffroy"], "", "rtss", 1982]], "Pauline Markenscoff": [0, ["Analysis of a Multiple Processor System for Real Time Applications", ["Pauline Markenscoff"], "", "rtss", 1982]], "Milena Didic": [0, ["Performance Analysis of a Distributed Real-Time System", ["Milena Didic", "Peter Kohlhepp", "Reinhold Oberle"], "", "rtss", 1982]], "Peter Kohlhepp": [0, ["Performance Analysis of a Distributed Real-Time System", ["Milena Didic", "Peter Kohlhepp", "Reinhold Oberle"], "", "rtss", 1982]], "Reinhold Oberle": [0, ["Performance Analysis of a Distributed Real-Time System", ["Milena Didic", "Peter Kohlhepp", "Reinhold Oberle"], "", "rtss", 1982]], "Tadashi Ae": [0, ["Experimentation and Analysis of Multiprocessor Systems", ["Tadashi Ae", "Reiji Aibara"], "", "rtss", 1982]], "Reiji Aibara": [0, ["Experimentation and Analysis of Multiprocessor Systems", ["Tadashi Ae", "Reiji Aibara"], "", "rtss", 1982]], "Suresh Cheemalavagu": [0, ["Analysis and Simulation of Banyan Interconnection Networks with 2x2, 4x4 and 8x8 Switching Elements", ["Suresh Cheemalavagu", "Miroslaw Malek"], "", "rtss", 1982]], "Howard O. Welch": [0, ["An Analysis of a Multicache Shared Memory Ring Interconnection", ["Howard O. Welch", "W. A. Moquin"], "", "rtss", 1982]], "W. A. Moquin": [0, ["An Analysis of a Multicache Shared Memory Ring Interconnection", ["Howard O. Welch", "W. A. Moquin"], "", "rtss", 1982]], "Keki B. Irani": [0, ["A Data Mapping Methodology for Enhancing the Capability of a Class of Multistage Interconnection Networks", ["Keki B. Irani", "William S. F. Wu"], "", "rtss", 1982]], "William S. F. Wu": [3.2349896199324046e-11, ["A Data Mapping Methodology for Enhancing the Capability of a Class of Multistage Interconnection Networks", ["Keki B. Irani", "William S. F. Wu"], "", "rtss", 1982]], "Andrew D. Hurt": [0, ["A Hardware Task Scheduling Mechanism for a Real-Time Multi-Microprocessor Architecture", ["Andrew D. Hurt", "J. Robert Heath"], "", "rtss", 1982]], "J. Robert Heath": [0, ["A Hardware Task Scheduling Mechanism for a Real-Time Multi-Microprocessor Architecture", ["Andrew D. Hurt", "J. Robert Heath"], "", "rtss", 1982]], "K. H. Kim": [0.5, ["Process Scheduling and Prevention of Conmunication Deadlocks in an Experimental Microcomputer Network", ["K. H. Kim", "A. Abou-El-Maga", "S. Neu", "Seung-Min Yang"], "", "rtss", 1982]], "A. Abou-El-Maga": [0, ["Process Scheduling and Prevention of Conmunication Deadlocks in an Experimental Microcomputer Network", ["K. H. Kim", "A. Abou-El-Maga", "S. Neu", "Seung-Min Yang"], "", "rtss", 1982]], "S. Neu": [0, ["Process Scheduling and Prevention of Conmunication Deadlocks in an Experimental Microcomputer Network", ["K. H. Kim", "A. Abou-El-Maga", "S. Neu", "Seung-Min Yang"], "", "rtss", 1982]], "Seung-Min Yang": [0.9976904392242432, ["Process Scheduling and Prevention of Conmunication Deadlocks in an Experimental Microcomputer Network", ["K. H. Kim", "A. Abou-El-Maga", "S. Neu", "Seung-Min Yang"], "", "rtss", 1982]], "J. P. Huang": [0, ["Load Balancing of a Distributed Radar System Test Driver", ["J. P. Huang", "J. C. Shih", "T. L. Machleit"], "", "rtss", 1982]], "J. C. Shih": [0, ["Load Balancing of a Distributed Radar System Test Driver", ["J. P. Huang", "J. C. Shih", "T. L. Machleit"], "", "rtss", 1982]], "T. L. Machleit": [0, ["Load Balancing of a Distributed Radar System Test Driver", ["J. P. Huang", "J. C. Shih", "T. L. Machleit"], "", "rtss", 1982]], "Richard A. Light": [0, ["A Real-Time Executive for Multiple Microprocessor Systems", ["Richard A. Light"], "", "rtss", 1982]], "Mark Drummond": [0, ["PACKRAT - A Real Time Kernel for Distributed Systems", ["Mark Drummond", "Clare Mcmullen", "R. Vasudevan"], "", "rtss", 1982]], "Clare Mcmullen": [0, ["PACKRAT - A Real Time Kernel for Distributed Systems", ["Mark Drummond", "Clare Mcmullen", "R. Vasudevan"], "", "rtss", 1982]], "R. Vasudevan": [0, ["PACKRAT - A Real Time Kernel for Distributed Systems", ["Mark Drummond", "Clare Mcmullen", "R. Vasudevan"], "", "rtss", 1982]], "Dennis W. Leinbaugh": [0, ["Guaranteed Response Times in a Distributed Hard-Real-Time Environment", ["Dennis W. Leinbaugh", "Mohamad-Reza Yamini"], "", "rtss", 1982]], "Mohamad-Reza Yamini": [0, ["Guaranteed Response Times in a Distributed Hard-Real-Time Environment", ["Dennis W. Leinbaugh", "Mohamad-Reza Yamini"], "", "rtss", 1982]], "George S. Carson": [0, ["Message-Based Distributing Computing", ["George S. Carson"], "", "rtss", 1982]], "P. C. Lee": [0.5, ["Design and Development of a Real-Time System - A Case Study", ["P. C. Lee", "S. P. Schaaf", "T. Y. Tsai", "N. Srinivasan"], "", "rtss", 1982]], "S. P. Schaaf": [0, ["Design and Development of a Real-Time System - A Case Study", ["P. C. Lee", "S. P. Schaaf", "T. Y. Tsai", "N. Srinivasan"], "", "rtss", 1982]], "T. Y. Tsai": [0, ["Design and Development of a Real-Time System - A Case Study", ["P. C. Lee", "S. P. Schaaf", "T. Y. Tsai", "N. Srinivasan"], "", "rtss", 1982]], "N. Srinivasan": [0, ["Design and Development of a Real-Time System - A Case Study", ["P. C. Lee", "S. P. Schaaf", "T. Y. Tsai", "N. Srinivasan"], "", "rtss", 1982]], "B. Dasarathy": [0, ["Timing Constraints of Real-Time Systems: Constructs for Expressing Them, Methods of Validating Them", ["B. Dasarathy"], "", "rtss", 1982]], "D. F. Palmer": [0, ["Real-Time System Design, Sizing, and Simulation Using DSIGNR", ["D. F. Palmer", "R. L. Stone"], "", "rtss", 1982]], "R. L. Stone": [0, ["Real-Time System Design, Sizing, and Simulation Using DSIGNR", ["D. F. Palmer", "R. L. Stone"], "", "rtss", 1982]], "Roberto Bisiani": [0, ["MISE: Machine for In-System Evaluation of Custom VLSI Chips for Real-Time Systems", ["Roberto Bisiani", "M. J. Foster", "H. T. Kung", "Kemal Oflazer"], "", "rtss", 1982]], "M. J. Foster": [0, ["MISE: Machine for In-System Evaluation of Custom VLSI Chips for Real-Time Systems", ["Roberto Bisiani", "M. J. Foster", "H. T. Kung", "Kemal Oflazer"], "", "rtss", 1982]], "H. T. Kung": [0, ["MISE: Machine for In-System Evaluation of Custom VLSI Chips for Real-Time Systems", ["Roberto Bisiani", "M. J. Foster", "H. T. Kung", "Kemal Oflazer"], "", "rtss", 1982]], "Kemal Oflazer": [0, ["MISE: Machine for In-System Evaluation of Custom VLSI Chips for Real-Time Systems", ["Roberto Bisiani", "M. J. Foster", "H. T. Kung", "Kemal Oflazer"], "", "rtss", 1982]]}