[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   1396       tick          5474           324            82          5474 
      2   1396       tick           106             0             0           106 
      3   1396       tick           106             0             0           106 
      4   1396       tick           106             0             0           106 
      5   1396       tick           110             0             0           110 
      6   1396       tick           106             0             0           106 
      7   1396       tick           110             0             0           110 
      8   1396       tick           114             0             0           114 
      9   1396       tick           107             0             0           107 
     10   1396       tick           107             0             0           107 
     11   1396       tick           103             0             0           103 
     12   1396       tick           105             0             0           105 
     13   1396       tick           106             0             0           106 
     14   1396       tick           105             0             0           105 
     15   1396       tick           110             0             0           110 
     16   1396       tick           108             0             0           108 
     17   1396       tick           111             0             0           111 
     18   1396       tick           106             0             0           106 
     19   1396       tick           106             0             0           106 
     20   1396       tick           102             0             0           102 
     21   1396       tick           129             0             0           129 
     22   1396       tick           106             0             0           106 
     23   1396       tick           106             0             0           106 
     24   1396       tick           110             0             0           110 
     25   1396       tick           108             0             0           108 
     26   1396       tick           108             0             0           108 
     27   1396       exit           349            24             2           349 
