Analysis & Synthesis report for BOXVGA
Fri Mar 14 19:04:44 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |BOXVGA|XSINCVGABOX:I4|EDO
 10. State Machine - |BOXVGA|YSINCVGA:I3|EDO
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_divide:Div1
 18. Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_divide:Div2
 19. Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_divide:Div3
 20. Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult4
 21. Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult5
 22. Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult2
 23. Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult3
 24. Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult0
 25. Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult1
 26. lpm_mult Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "Contador525Mod:I2|Suma10_525Uno:I0|HA:HA9"
 28. Port Connectivity Checks: "Contador525Mod:I2|Suma10_525Uno:I0|HA:HA0"
 29. Port Connectivity Checks: "Contador525Mod:I2"
 30. Port Connectivity Checks: "Contador800Mod:I1|Suma10Uno:I0|HA:HA9"
 31. Port Connectivity Checks: "Contador800Mod:I1|Suma10Uno:I0|HA:HA0"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 14 19:04:44 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; BOXVGA                                      ;
; Top-level Entity Name              ; BOXVGA                                      ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,168                                       ;
;     Total combinational functions  ; 4,165                                       ;
;     Dedicated logic registers      ; 468                                         ;
; Total registers                    ; 468                                         ;
; Total pins                         ; 21                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 12                                          ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; BOXVGA             ; BOXVGA             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processors 6-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+---------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+---------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; ../../RetoFinal/Suma10Uno/Suma10Uno.vhd           ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Demo/RetoFinal/Suma10Uno/Suma10Uno.vhd               ;         ;
; ../../RetoFinal/Suma10_525Uno/Suma10_525Uno.vhd   ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Demo/RetoFinal/Suma10_525Uno/Suma10_525Uno.vhd       ;         ;
; ../../RetoFinal/Contador525Mod/Contador525Mod.vhd ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador525Mod/Contador525Mod.vhd     ;         ;
; ../../RetoFinal/Contador800Mod/Contador800Mod.vhd ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador800Mod/Contador800Mod.vhd     ;         ;
; ../YSINCVGA/YSINCVGA.vhd                          ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd              ;         ;
; ../DIVFREC/DIVFREC.vhd                            ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/DIVFREC/DIVFREC.vhd                ;         ;
; ../../AritmeticaVHDL/HA/HA.vhd                    ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Demo/AritmeticaVHDL/HA/HA.vhd                        ;         ;
; BOXVGA.vhd                                        ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd                 ;         ;
; XSINCVGABOX.vhd                                   ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd            ;         ;
; lpm_divide.tdf                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf       ;         ;
; abs_divider.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc      ;         ;
; sign_div_unsign.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc  ;         ;
; aglobal181.inc                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc       ;         ;
; db/lpm_divide_itl.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/lpm_divide_itl.tdf      ;         ;
; db/sign_div_unsign_klh.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/sign_div_unsign_klh.tdf ;         ;
; db/alt_u_div_ihe.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/alt_u_div_ihe.tdf       ;         ;
; db/add_sub_t3c.tdf                                ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/add_sub_t3c.tdf         ;         ;
; db/add_sub_u3c.tdf                                ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/add_sub_u3c.tdf         ;         ;
; db/lpm_divide_jtl.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/lpm_divide_jtl.tdf      ;         ;
; db/sign_div_unsign_llh.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/sign_div_unsign_llh.tdf ;         ;
; db/alt_u_div_khe.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/alt_u_div_khe.tdf       ;         ;
; lpm_mult.tdf                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf         ;         ;
; lpm_add_sub.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc      ;         ;
; multcore.inc                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc         ;         ;
; bypassff.inc                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc         ;         ;
; altshift.inc                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc         ;         ;
; db/mult_fgs.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/mult_fgs.tdf            ;         ;
+---------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 4,168             ;
;                                             ;                   ;
; Total combinational functions               ; 4165              ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 896               ;
;     -- 3 input functions                    ; 1380              ;
;     -- <=2 input functions                  ; 1889              ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 1552              ;
;     -- arithmetic mode                      ; 2613              ;
;                                             ;                   ;
; Total registers                             ; 468               ;
;     -- Dedicated logic registers            ; 468               ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 21                ;
;                                             ;                   ;
; Embedded Multiplier 9-bit elements          ; 12                ;
;                                             ;                   ;
; Maximum fan-out node                        ; YSINCVGA:I3|VSINC ;
; Maximum fan-out                             ; 438               ;
; Total fan-out                               ; 13057             ;
; Average fan-out                             ; 2.79              ;
+---------------------------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                    ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |BOXVGA                                   ; 4165 (0)            ; 468 (0)                   ; 0           ; 0          ; 12           ; 0       ; 6         ; 21   ; 0            ; 0          ; |BOXVGA                                                                                                                ; BOXVGA              ; work         ;
;    |Contador525Mod:I2|                    ; 15 (15)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|Contador525Mod:I2                                                                                              ; Contador525Mod      ; work         ;
;    |Contador800Mod:I1|                    ; 19 (8)              ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|Contador800Mod:I1                                                                                              ; Contador800Mod      ; work         ;
;       |Suma10Uno:I0|                      ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|Contador800Mod:I1|Suma10Uno:I0                                                                                 ; Suma10Uno           ; work         ;
;          |HA:HA1|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|Contador800Mod:I1|Suma10Uno:I0|HA:HA1                                                                          ; HA                  ; work         ;
;          |HA:HA2|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|Contador800Mod:I1|Suma10Uno:I0|HA:HA2                                                                          ; HA                  ; work         ;
;          |HA:HA3|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|Contador800Mod:I1|Suma10Uno:I0|HA:HA3                                                                          ; HA                  ; work         ;
;          |HA:HA4|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|Contador800Mod:I1|Suma10Uno:I0|HA:HA4                                                                          ; HA                  ; work         ;
;          |HA:HA5|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|Contador800Mod:I1|Suma10Uno:I0|HA:HA5                                                                          ; HA                  ; work         ;
;          |HA:HA6|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|Contador800Mod:I1|Suma10Uno:I0|HA:HA6                                                                          ; HA                  ; work         ;
;          |HA:HA7|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|Contador800Mod:I1|Suma10Uno:I0|HA:HA7                                                                          ; HA                  ; work         ;
;          |HA:HA8|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|Contador800Mod:I1|Suma10Uno:I0|HA:HA8                                                                          ; HA                  ; work         ;
;          |HA:HA9|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|Contador800Mod:I1|Suma10Uno:I0|HA:HA9                                                                          ; HA                  ; work         ;
;    |DIVFREC:I0|                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|DIVFREC:I0                                                                                                     ; DIVFREC             ; work         ;
;    |XSINCVGABOX:I4|                       ; 4113 (3787)         ; 441 (441)                 ; 0           ; 0          ; 12           ; 0       ; 6         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4                                                                                                 ; XSINCVGABOX         ; work         ;
;       |lpm_divide:Div0|                   ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_itl:auto_generated|  ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div0|lpm_divide_itl:auto_generated                                                   ; lpm_divide_itl      ; work         ;
;             |sign_div_unsign_klh:divider| ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div0|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_ihe:divider|    ; 82 (82)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div0|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider ; alt_u_div_ihe       ; work         ;
;       |lpm_divide:Div1|                   ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_itl:auto_generated|  ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div1|lpm_divide_itl:auto_generated                                                   ; lpm_divide_itl      ; work         ;
;             |sign_div_unsign_klh:divider| ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div1|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_ihe:divider|    ; 82 (82)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div1|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider ; alt_u_div_ihe       ; work         ;
;       |lpm_divide:Div2|                   ; 81 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_jtl:auto_generated|  ; 81 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div2|lpm_divide_jtl:auto_generated                                                   ; lpm_divide_jtl      ; work         ;
;             |sign_div_unsign_llh:divider| ; 81 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div2|lpm_divide_jtl:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_khe:divider|    ; 81 (81)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div2|lpm_divide_jtl:auto_generated|sign_div_unsign_llh:divider|alt_u_div_khe:divider ; alt_u_div_khe       ; work         ;
;       |lpm_divide:Div3|                   ; 81 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_jtl:auto_generated|  ; 81 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div3|lpm_divide_jtl:auto_generated                                                   ; lpm_divide_jtl      ; work         ;
;             |sign_div_unsign_llh:divider| ; 81 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div3|lpm_divide_jtl:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_khe:divider|    ; 81 (81)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_divide:Div3|lpm_divide_jtl:auto_generated|sign_div_unsign_llh:divider|alt_u_div_khe:divider ; alt_u_div_khe       ; work         ;
;       |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult0                                                                                  ; lpm_mult            ; work         ;
;          |mult_fgs:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult0|mult_fgs:auto_generated                                                          ; mult_fgs            ; work         ;
;       |lpm_mult:Mult1|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult1                                                                                  ; lpm_mult            ; work         ;
;          |mult_fgs:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult1|mult_fgs:auto_generated                                                          ; mult_fgs            ; work         ;
;       |lpm_mult:Mult2|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult2                                                                                  ; lpm_mult            ; work         ;
;          |mult_fgs:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult2|mult_fgs:auto_generated                                                          ; mult_fgs            ; work         ;
;       |lpm_mult:Mult3|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult3                                                                                  ; lpm_mult            ; work         ;
;          |mult_fgs:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult3|mult_fgs:auto_generated                                                          ; mult_fgs            ; work         ;
;       |lpm_mult:Mult4|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult4                                                                                  ; lpm_mult            ; work         ;
;          |mult_fgs:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult4|mult_fgs:auto_generated                                                          ; mult_fgs            ; work         ;
;       |lpm_mult:Mult5|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult5                                                                                  ; lpm_mult            ; work         ;
;          |mult_fgs:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |BOXVGA|XSINCVGABOX:I4|lpm_mult:Mult5|mult_fgs:auto_generated                                                          ; mult_fgs            ; work         ;
;    |YSINCVGA:I3|                          ; 17 (17)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BOXVGA|YSINCVGA:I3                                                                                                    ; YSINCVGA            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 6           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |BOXVGA|XSINCVGABOX:I4|EDO               ;
+----------+--------+---------+--------+--------+----------+
; Name     ; EDO.FP ; EDO.VIS ; EDO.BP ; EDO.PS ; EDO.IDLE ;
+----------+--------+---------+--------+--------+----------+
; EDO.IDLE ; 0      ; 0       ; 0      ; 0      ; 0        ;
; EDO.PS   ; 0      ; 0       ; 0      ; 1      ; 1        ;
; EDO.BP   ; 0      ; 0       ; 1      ; 0      ; 1        ;
; EDO.VIS  ; 0      ; 1       ; 0      ; 0      ; 1        ;
; EDO.FP   ; 1      ; 0       ; 0      ; 0      ; 1        ;
+----------+--------+---------+--------+--------+----------+


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |BOXVGA|YSINCVGA:I3|EDO                  ;
+----------+--------+---------+--------+--------+----------+
; Name     ; EDO.FP ; EDO.VIS ; EDO.BP ; EDO.PS ; EDO.IDLE ;
+----------+--------+---------+--------+--------+----------+
; EDO.IDLE ; 0      ; 0       ; 0      ; 0      ; 0        ;
; EDO.PS   ; 0      ; 0       ; 0      ; 1      ; 1        ;
; EDO.BP   ; 0      ; 0       ; 1      ; 0      ; 1        ;
; EDO.VIS  ; 0      ; 1       ; 0      ; 0      ; 1        ;
; EDO.FP   ; 1      ; 0       ; 0      ; 0      ; 1        ;
+----------+--------+---------+--------+--------+----------+


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+-----------------------------------------------------+---------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal       ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------+------------------------+
; YSINCVGA:I3|VSINC                                   ; YSINCVGA:I3|EDO.IDLE      ; yes                    ;
; XSINCVGABOX:I4|R_FONDO[0]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|R_FONDO[1]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|R_FONDO[2]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|R_FONDO[3]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|G_FONDO[0]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|G_FONDO[1]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|G_FONDO[2]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|G_FONDO[3]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|B_FONDO[0]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|B_FONDO[1]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|B_FONDO[2]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; XSINCVGABOX:I4|B_FONDO[3]                           ; XSINCVGABOX:I4|B_FONDO[0] ; yes                    ;
; Number of user-specified and inferred latches = 13  ;                           ;                        ;
+-----------------------------------------------------+---------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+----------------------------------------+--------------------------------------------+
; Register name                          ; Reason for Removal                         ;
+----------------------------------------+--------------------------------------------+
; XSINCVGABOX:I4|GROUND_LEVEL[4,9..31]   ; Stuck at GND due to stuck port data_in     ;
; XSINCVGABOX:I4|GROUND_LEVEL[0]         ; Stuck at VCC due to stuck port data_in     ;
; XSINCVGABOX:I4|LADO[0,5..31]           ; Stuck at GND due to stuck port data_in     ;
; XSINCVGABOX:I4|LADO[4]                 ; Merged with XSINCVGABOX:I4|LADO[2]         ;
; XSINCVGABOX:I4|LADO[3]                 ; Merged with XSINCVGABOX:I4|LADO[1]         ;
; XSINCVGABOX:I4|GROUND_LEVEL[6,7]       ; Merged with XSINCVGABOX:I4|GROUND_LEVEL[1] ;
; XSINCVGABOX:I4|GROUND_LEVEL[5]         ; Merged with XSINCVGABOX:I4|GROUND_LEVEL[3] ;
; XSINCVGABOX:I4|LADO[2]                 ; Merged with XSINCVGABOX:I4|LADO[1]         ;
; Total Number of Removed Registers = 59 ;                                            ;
+----------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 468   ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 303   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 330   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; XSINCVGABOX:I4|VIDASONIC[0]             ; 4       ;
; XSINCVGABOX:I4|POSY[7]                  ; 29      ;
; XSINCVGABOX:I4|POSY[6]                  ; 29      ;
; XSINCVGABOX:I4|POSY[5]                  ; 30      ;
; XSINCVGABOX:I4|POSY[4]                  ; 30      ;
; XSINCVGABOX:I4|POSY[3]                  ; 29      ;
; XSINCVGABOX:I4|POSY[1]                  ; 30      ;
; XSINCVGABOX:I4|X_CENTRO[9]              ; 24      ;
; XSINCVGABOX:I4|X_CENTRO[8]              ; 25      ;
; XSINCVGABOX:I4|X_CENTRO[5]              ; 24      ;
; XSINCVGABOX:I4|X_CENTRO[4]              ; 24      ;
; XSINCVGABOX:I4|X_CENTRO[3]              ; 24      ;
; XSINCVGABOX:I4|VIDAS[2]                 ; 2       ;
; XSINCVGABOX:I4|VIS_A3                   ; 6       ;
; XSINCVGABOX:I4|VIS_A2                   ; 6       ;
; XSINCVGABOX:I4|VIS_A1                   ; 6       ;
; XSINCVGABOX:I4|X_CBALA[8]               ; 5       ;
; XSINCVGABOX:I4|X_CBALA[7]               ; 5       ;
; XSINCVGABOX:I4|X_CBALA[5]               ; 5       ;
; XSINCVGABOX:I4|X_CBALA[4]               ; 5       ;
; XSINCVGABOX:I4|X_CBALA[3]               ; 5       ;
; XSINCVGABOX:I4|POSYBALA[6]              ; 7       ;
; XSINCVGABOX:I4|POSYBALA[5]              ; 7       ;
; XSINCVGABOX:I4|POSYBALA[4]              ; 7       ;
; XSINCVGABOX:I4|POSYBALA[3]              ; 7       ;
; XSINCVGABOX:I4|X_CENTRO[31]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[30]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[29]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[28]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[27]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[26]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[25]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[24]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[23]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[22]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[21]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[20]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[19]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[18]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[17]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[16]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[15]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[14]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[13]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[12]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[11]             ; 3       ;
; XSINCVGABOX:I4|X_CENTRO[10]             ; 3       ;
; XSINCVGABOX:I4|GROUND_LEVEL[8]          ; 26      ;
; XSINCVGABOX:I4|GROUND_LEVEL[2]          ; 4       ;
; XSINCVGABOX:I4|DIREC                    ; 34      ;
; XSINCVGABOX:I4|VELENEMY[1]              ; 3       ;
; XSINCVGABOX:I4|INTERVALO[4]             ; 2       ;
; XSINCVGABOX:I4|INTERVALO[3]             ; 2       ;
; Total number of inverted registers = 53 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |BOXVGA|XSINCVGABOX:I4|POSYBALA[25] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |BOXVGA|XSINCVGABOX:I4|COLECT[1]    ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |BOXVGA|XSINCVGABOX:I4|VIDASONIC[2] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |BOXVGA|XSINCVGABOX:I4|X_CENTRO[2]  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |BOXVGA|XSINCVGABOX:I4|VELY[30]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BOXVGA|XSINCVGABOX:I4|POSYBALA[3]  ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |BOXVGA|XSINCVGABOX:I4|X_CENTRO[8]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|G_ENEMY      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |BOXVGA|XSINCVGABOX:I4|G_MIX        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|R_ARO3[0]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|R_ARO2[3]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|R_ARO1[0]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|G_FONDO[3]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|G_ENEMY[1]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|G_FONDO[2]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|R_FONDO[0]   ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |BOXVGA|XSINCVGABOX:I4|R_MIX        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|B_ENEMY[1]   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|B_MIX        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|R_ENEMY[3]   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |BOXVGA|XSINCVGABOX:I4|G_ENEMY[3]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_itl ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_itl ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 5              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_jtl ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_divide:Div3 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 5              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_jtl ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult4  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11       ; Untyped             ;
; LPM_WIDTHB                                     ; 11       ; Untyped             ;
; LPM_WIDTHP                                     ; 22       ; Untyped             ;
; LPM_WIDTHR                                     ; 22       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult5  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11       ; Untyped             ;
; LPM_WIDTHB                                     ; 11       ; Untyped             ;
; LPM_WIDTHP                                     ; 22       ; Untyped             ;
; LPM_WIDTHR                                     ; 22       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult2  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11       ; Untyped             ;
; LPM_WIDTHB                                     ; 11       ; Untyped             ;
; LPM_WIDTHP                                     ; 22       ; Untyped             ;
; LPM_WIDTHR                                     ; 22       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult3  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11       ; Untyped             ;
; LPM_WIDTHB                                     ; 11       ; Untyped             ;
; LPM_WIDTHP                                     ; 22       ; Untyped             ;
; LPM_WIDTHR                                     ; 22       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult0  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11       ; Untyped             ;
; LPM_WIDTHB                                     ; 11       ; Untyped             ;
; LPM_WIDTHP                                     ; 22       ; Untyped             ;
; LPM_WIDTHR                                     ; 22       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: XSINCVGABOX:I4|lpm_mult:Mult1  ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11       ; Untyped             ;
; LPM_WIDTHB                                     ; 11       ; Untyped             ;
; LPM_WIDTHP                                     ; 22       ; Untyped             ;
; LPM_WIDTHR                                     ; 22       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                        ;
+---------------------------------------+-------------------------------+
; Name                                  ; Value                         ;
+---------------------------------------+-------------------------------+
; Number of entity instances            ; 6                             ;
; Entity Instance                       ; XSINCVGABOX:I4|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 11                            ;
;     -- LPM_WIDTHB                     ; 11                            ;
;     -- LPM_WIDTHP                     ; 22                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; XSINCVGABOX:I4|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 11                            ;
;     -- LPM_WIDTHB                     ; 11                            ;
;     -- LPM_WIDTHP                     ; 22                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; XSINCVGABOX:I4|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 11                            ;
;     -- LPM_WIDTHB                     ; 11                            ;
;     -- LPM_WIDTHP                     ; 22                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; XSINCVGABOX:I4|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 11                            ;
;     -- LPM_WIDTHB                     ; 11                            ;
;     -- LPM_WIDTHP                     ; 22                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; XSINCVGABOX:I4|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                            ;
;     -- LPM_WIDTHB                     ; 11                            ;
;     -- LPM_WIDTHP                     ; 22                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; XSINCVGABOX:I4|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 11                            ;
;     -- LPM_WIDTHB                     ; 11                            ;
;     -- LPM_WIDTHP                     ; 22                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
+---------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Contador525Mod:I2|Suma10_525Uno:I0|HA:HA9"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "Contador525Mod:I2|Suma10_525Uno:I0|HA:HA0" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Contador525Mod:I2"                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; carry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Contador800Mod:I1|Suma10Uno:I0|HA:HA9"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "Contador800Mod:I1|Suma10Uno:I0|HA:HA0" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                            ;
+------+-------+----------+-----------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 21                          ;
; cycloneiii_ff         ; 468                         ;
;     CLR               ; 104                         ;
;     CLR SCLR          ; 32                          ;
;     ENA               ; 131                         ;
;     ENA CLR           ; 167                         ;
;     ENA SCLR          ; 32                          ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 4166                        ;
;     arith             ; 2613                        ;
;         2 data inputs ; 1352                        ;
;         3 data inputs ; 1261                        ;
;     normal            ; 1553                        ;
;         0 data inputs ; 35                          ;
;         1 data inputs ; 116                         ;
;         2 data inputs ; 387                         ;
;         3 data inputs ; 119                         ;
;         4 data inputs ; 896                         ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
;                       ;                             ;
; Max LUT depth         ; 21.70                       ;
; Average LUT depth     ; 11.53                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Mar 14 19:04:22 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CRUZVGA -c BOXVGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/demo/retofinal/suma10uno/suma10uno.vhd
    Info (12022): Found design unit 1: Suma10Uno-RTL File: C:/intelFPGA_lite/18.1/Demo/RetoFinal/Suma10Uno/Suma10Uno.vhd Line: 14
    Info (12023): Found entity 1: Suma10Uno File: C:/intelFPGA_lite/18.1/Demo/RetoFinal/Suma10Uno/Suma10Uno.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/demo/retofinal/suma10_525uno/suma10_525uno.vhd
    Info (12022): Found design unit 1: Suma10_525Uno-RTL File: C:/intelFPGA_lite/18.1/Demo/RetoFinal/Suma10_525Uno/Suma10_525Uno.vhd Line: 14
    Info (12023): Found entity 1: Suma10_525Uno File: C:/intelFPGA_lite/18.1/Demo/RetoFinal/Suma10_525Uno/Suma10_525Uno.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/demo/retofinal/contador525mod/contador525mod.vhd
    Info (12022): Found design unit 1: Contador525Mod-RTL File: C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador525Mod/Contador525Mod.vhd Line: 16
    Info (12023): Found entity 1: Contador525Mod File: C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador525Mod/Contador525Mod.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/demo/retofinal/contador800mod/contador800mod.vhd
    Info (12022): Found design unit 1: Contador800Mod-RTL File: C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador800Mod/Contador800Mod.vhd Line: 16
    Info (12023): Found entity 1: Contador800Mod File: C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador800Mod/Contador800Mod.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/demo/proyecto_vga/ysincvga/ysincvga.vhd
    Info (12022): Found design unit 1: YSINCVGA-RTL File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd Line: 18
    Info (12023): Found entity 1: YSINCVGA File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/demo/proyecto_vga/divfrec/divfrec.vhd
    Info (12022): Found design unit 1: DIVFREC-RTL File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/DIVFREC/DIVFREC.vhd Line: 13
    Info (12023): Found entity 1: DIVFREC File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/DIVFREC/DIVFREC.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/demo/aritmeticavhdl/ha/ha.vhd
    Info (12022): Found design unit 1: HA-RTL File: C:/intelFPGA_lite/18.1/Demo/AritmeticaVHDL/HA/HA.vhd Line: 13
    Info (12023): Found entity 1: HA File: C:/intelFPGA_lite/18.1/Demo/AritmeticaVHDL/HA/HA.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file boxvga.vhd
    Info (12022): Found design unit 1: BOXVGA-RTL File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd Line: 14
    Info (12023): Found entity 1: BOXVGA File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file xsincvgabox.vhd
    Info (12022): Found design unit 1: XSINCVGABOX-RTL File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 20
    Info (12023): Found entity 1: XSINCVGABOX File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 12
Info (12127): Elaborating entity "BOXVGA" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at BOXVGA.vhd(52): object "OV525" assigned a value but never read File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd Line: 52
Info (12128): Elaborating entity "DIVFREC" for hierarchy "DIVFREC:I0" File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd Line: 59
Info (12128): Elaborating entity "Contador800Mod" for hierarchy "Contador800Mod:I1" File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd Line: 60
Warning (10492): VHDL Process Statement warning at Contador800Mod.vhd(35): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador800Mod/Contador800Mod.vhd Line: 35
Info (12128): Elaborating entity "Suma10Uno" for hierarchy "Contador800Mod:I1|Suma10Uno:I0" File: C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador800Mod/Contador800Mod.vhd Line: 30
Info (12128): Elaborating entity "HA" for hierarchy "Contador800Mod:I1|Suma10Uno:I0|HA:HA0" File: C:/intelFPGA_lite/18.1/Demo/RetoFinal/Suma10Uno/Suma10Uno.vhd Line: 25
Info (12128): Elaborating entity "Contador525Mod" for hierarchy "Contador525Mod:I2" File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd Line: 61
Warning (10492): VHDL Process Statement warning at Contador525Mod.vhd(34): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador525Mod/Contador525Mod.vhd Line: 34
Info (12128): Elaborating entity "Suma10_525Uno" for hierarchy "Contador525Mod:I2|Suma10_525Uno:I0" File: C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador525Mod/Contador525Mod.vhd Line: 29
Info (12128): Elaborating entity "YSINCVGA" for hierarchy "YSINCVGA:I3" File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd Line: 62
Warning (10631): VHDL Process Statement warning at YSINCVGA.vhd(66): inferring latch(es) for signal or variable "YSTATE", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd Line: 66
Warning (10631): VHDL Process Statement warning at YSINCVGA.vhd(66): inferring latch(es) for signal or variable "VSINC", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd Line: 66
Info (10041): Inferred latch for "VSINC" at YSINCVGA.vhd(66) File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd Line: 66
Info (10041): Inferred latch for "YSTATE[0]" at YSINCVGA.vhd(66) File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd Line: 66
Info (10041): Inferred latch for "YSTATE[1]" at YSINCVGA.vhd(66) File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd Line: 66
Info (12128): Elaborating entity "XSINCVGABOX" for hierarchy "XSINCVGABOX:I4" File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd Line: 63
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(44): used explicit default value for signal "VELOCIDAD" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 44
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(51): used explicit default value for signal "X_VIDA1" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 51
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(52): used explicit default value for signal "Y_VIDA" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 52
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(53): used explicit default value for signal "X_VIDA2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 53
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(55): used explicit default value for signal "X_CENTRO2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 55
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(56): used explicit default value for signal "POSY2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 56
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(57): used explicit default value for signal "ALTURA2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 57
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(58): used explicit default value for signal "LADO2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 58
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(61): used explicit default value for signal "X_CENTROP2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 61
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(62): used explicit default value for signal "POSYP2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 62
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(63): used explicit default value for signal "ALTURAP2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 63
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(64): used explicit default value for signal "LADOP2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 64
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(68): used explicit default value for signal "POSYE" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 68
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(69): used explicit default value for signal "ALTURAE" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 69
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(70): used explicit default value for signal "LADOE" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 70
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(79): used explicit default value for signal "GRAVBALA" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 79
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(83): used explicit default value for signal "X_ARO1" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 83
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(84): used explicit default value for signal "Y_ARO1" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 84
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(87): used explicit default value for signal "RADARO1" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 87
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(89): used explicit default value for signal "X_ARO2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 89
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(90): used explicit default value for signal "Y_ARO2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 90
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(92): used explicit default value for signal "RADARO2" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 92
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(95): used explicit default value for signal "X_ARO3" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 95
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(96): used explicit default value for signal "Y_ARO3" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 96
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(98): used explicit default value for signal "RADARO3" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 98
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(100): used explicit default value for signal "REXT" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 100
Warning (10540): VHDL Signal Declaration warning at XSINCVGABOX.vhd(101): used explicit default value for signal "RINT" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 101
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(179): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 179
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(208): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 208
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(208): signal "VIDAS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 208
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(212): signal "linea_actual" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 212
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(248): signal "linea_actual" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 248
Warning (10631): VHDL Process Statement warning at XSINCVGABOX.vhd(176): inferring latch(es) for signal or variable "R_FONDO", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Warning (10631): VHDL Process Statement warning at XSINCVGABOX.vhd(176): inferring latch(es) for signal or variable "G_FONDO", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Warning (10631): VHDL Process Statement warning at XSINCVGABOX.vhd(176): inferring latch(es) for signal or variable "B_FONDO", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(310): signal "VSINC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 310
Warning (10631): VHDL Process Statement warning at XSINCVGABOX.vhd(290): inferring latch(es) for signal or variable "VELENEMY", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 290
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(475): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 475
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(475): signal "JUMPING" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 475
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(475): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 475
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(477): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 477
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(478): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 478
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(479): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 479
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(480): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 480
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(482): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 482
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(483): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 483
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(484): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 484
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(485): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 485
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(487): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 487
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(488): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 488
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(489): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 489
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(490): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 490
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(492): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 492
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(493): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 493
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(494): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 494
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(495): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 495
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(497): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 497
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(498): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 498
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(499): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 499
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(500): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 500
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(502): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 502
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(503): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 503
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(504): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 504
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(505): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 505
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(507): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 507
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(508): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 508
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(509): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 509
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(510): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 510
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(513): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 513
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(517): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 517
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(528): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 528
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(528): signal "JUMPING" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 528
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(528): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 528
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(533): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 533
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(534): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 534
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(535): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 535
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(536): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 536
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(538): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 538
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(539): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 539
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(540): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 540
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(541): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 541
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(543): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 543
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(544): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 544
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(545): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 545
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(546): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 546
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(548): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 548
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(549): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 549
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(550): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 550
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(551): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 551
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(553): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 553
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(554): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 554
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(555): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 555
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(556): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 556
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(559): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 559
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(560): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 560
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(561): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 561
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(562): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 562
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(564): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 564
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(565): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 565
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(566): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 566
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(567): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 567
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(569): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 569
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(570): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 570
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(571): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 571
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(572): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 572
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(575): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 575
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(576): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 576
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(577): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 577
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(578): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 578
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(580): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 580
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(581): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 581
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(582): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 582
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(583): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 583
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(585): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 585
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(586): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 586
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(587): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 587
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(588): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 588
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(594): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 594
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(595): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 595
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(596): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 596
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(597): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 597
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(600): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 600
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(601): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 601
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(602): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 602
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(603): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 603
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(605): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 605
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(606): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 606
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(607): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 607
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(608): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 608
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(610): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 610
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(611): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 611
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(612): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 612
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(613): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 613
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(617): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 617
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(618): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 618
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(619): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 619
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(620): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 620
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(622): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 622
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(623): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 623
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(624): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 624
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(625): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 625
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(627): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 627
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(628): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 628
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(629): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 629
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(630): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 630
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(632): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 632
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(633): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 633
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(634): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 634
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(635): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 635
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(638): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 638
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(639): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 639
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(640): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 640
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(641): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 641
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(643): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 643
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(644): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 644
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(645): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 645
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(646): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 646
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(648): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 648
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(649): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 649
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(650): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 650
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(651): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 651
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(666): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 666
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(667): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 667
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(668): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 668
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(669): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 669
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(671): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 671
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(675): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 675
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(688): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 688
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(689): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 689
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(690): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 690
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(691): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 691
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(693): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 693
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(697): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 697
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(711): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 711
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(712): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 712
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(713): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 713
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(714): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 714
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(721): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 721
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(722): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 722
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(723): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 723
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(724): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 724
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(732): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 732
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(733): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 733
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(734): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 734
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(735): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 735
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(742): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 742
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(743): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 743
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(744): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 744
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(745): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 745
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(753): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 753
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(754): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 754
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(755): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 755
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(756): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 756
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(763): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 763
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(764): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 764
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(765): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 765
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(766): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 766
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(773): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 773
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(774): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 774
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(775): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 775
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(776): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 776
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(786): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 786
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(787): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 787
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(788): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 788
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(789): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 789
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(791): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 791
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(795): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 795
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(806): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 806
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(807): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 807
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(808): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 808
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(809): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 809
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(811): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 811
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(822): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 822
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(823): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 823
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(824): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 824
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(825): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 825
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(828): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 828
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(832): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 832
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(847): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 847
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(848): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 848
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(849): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 849
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(850): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 850
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(852): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 852
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(863): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 863
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(864): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 864
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(865): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 865
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(866): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 866
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(868): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 868
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(879): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 879
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(880): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 880
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(881): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 881
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(882): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 882
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(884): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 884
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(898): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 898
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(899): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 899
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(900): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 900
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(901): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 901
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(903): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 903
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(907): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 907
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(919): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 919
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(920): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 920
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(921): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 921
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(922): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 922
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(924): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 924
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(928): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 928
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(940): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 940
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(941): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 941
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(942): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 942
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(943): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 943
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(944): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 944
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(956): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 956
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(957): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 957
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(958): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 958
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(959): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 959
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(961): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 961
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(965): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 965
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(977): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 977
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(978): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 978
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(979): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 979
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(980): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 980
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(982): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 982
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(986): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 986
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(999): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 999
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1000): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1000
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1001): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1001
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1002): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1002
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1004): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1004
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1008): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1008
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1028): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1028
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1029): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1029
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1030): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1030
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1031): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1031
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1033): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1033
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1037): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1037
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1048): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1048
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1049): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1049
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1050): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1050
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1051): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1051
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1053): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1053
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1064): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1064
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1065): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1065
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1066): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1066
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1067): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1067
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1069): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1069
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1073): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1073
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1086): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1086
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1087): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1087
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1088): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1088
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1089): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1089
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1092): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1092
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1096): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1096
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1107): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1107
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1108): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1108
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1109): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1109
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1110): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1110
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1113): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1113
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1133): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1133
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1134): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1134
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1135): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1135
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1136): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1136
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1144): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1144
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1145): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1145
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1146): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1146
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1147): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1147
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1155): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1155
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1156): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1156
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1157): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1157
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1158): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1158
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1166): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1166
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1167): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1167
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1168): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1168
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1169): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1169
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1185): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1185
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1186): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1186
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1187): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1187
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1188): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1188
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1191): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1191
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1192): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1192
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1193): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1193
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1194): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1194
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1196): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1196
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1197): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1197
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1198): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1198
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1199): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1199
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1208): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1208
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1209): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1209
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1210): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1210
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1211): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1211
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1213): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1213
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1217): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1217
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1228): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1228
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1229): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1229
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1230): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1230
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1231): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1231
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1233): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1233
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1244): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1244
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1245): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1245
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1246): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1246
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1247): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1247
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1250): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1250
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1254): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1254
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1266): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1266
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1267): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1267
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1268): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1268
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1269): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1269
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1271): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1271
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1275): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1275
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1288): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1288
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1289): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1289
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1290): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1290
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1291): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1291
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1293): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1293
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1308): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1308
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1309): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1309
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1310): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1310
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1311): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1311
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1313): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1313
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1314): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1314
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1315): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1315
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1316): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1316
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1318): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1318
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1319): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1319
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1320): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1320
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1321): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1321
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1323): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1323
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1324): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1324
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1325): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1325
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1326): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1326
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1328): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1328
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1329): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1329
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1330): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1330
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1331): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1331
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1333): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1333
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1334): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1334
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1335): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1335
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1336): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1336
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1339): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1339
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1340): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1340
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1341): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1341
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1342): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1342
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1350): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1350
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1351): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1351
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1352): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1352
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1353): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1353
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1356): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1356
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1357): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1357
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1358): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1358
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1359): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1359
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1361): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1361
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1372): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1372
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1373): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1373
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1374): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1374
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1375): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1375
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1378): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1378
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1379): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1379
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1380): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1380
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1381): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1381
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1384): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1384
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1385): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1385
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1386): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1386
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1387): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1387
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1391): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1391
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1392): signal "X_CENTRO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1392
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1393): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1393
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1394): signal "POSY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1394
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1396): signal "PER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1396
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1413): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1413
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1414): signal "POSY2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1414
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1414): signal "ALTURA2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1414
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1415): signal "X_CENTRO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1415
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1415): signal "LADO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1415
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1433): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1433
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1434): signal "POSYP2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1434
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1434): signal "ALTURAP2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1434
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1435): signal "X_CENTROP2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1435
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1435): signal "LADOP2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1435
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1453): signal "VIDAS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1453
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1453): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1453
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1458): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1458
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1459): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1459
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1463): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1463
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1464): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1464
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1468): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1468
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1469): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1469
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1473): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1473
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1474): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1474
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1478): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1478
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1479): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1479
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1483): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1483
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1484): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1484
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1488): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1488
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1489): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1489
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1493): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1493
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1494): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1494
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1498): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1498
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1499): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1499
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1504): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1504
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1505): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1505
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1509): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1509
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1510): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1510
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1514): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1514
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1515): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1515
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1519): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1519
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1520): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1520
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1528): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1528
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1529): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1529
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1533): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1533
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1534): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1534
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1538): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1538
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1539): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1539
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1543): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1543
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1544): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1544
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1548): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1548
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1549): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1549
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1553): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1553
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1554): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1554
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1558): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1558
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1559): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1559
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1563): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1563
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1564): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1564
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1569): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1569
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1570): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1570
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1574): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1574
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1575): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1575
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1579): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1579
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1580): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1580
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1584): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1584
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1585): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1585
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1589): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1589
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1590): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1590
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1594): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1594
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1595): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1595
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1600): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1600
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1601): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1601
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1616): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1616
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1617): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1617
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1621): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1621
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1622): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1622
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1626): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1626
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1627): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1627
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1631): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1631
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1632): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1632
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1636): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1636
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1637): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1637
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1641): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1641
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1642): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1642
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1646): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1646
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1647): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1647
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1664): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1664
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1665): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1665
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1669): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1669
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1670): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1670
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1689): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1689
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1690): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1690
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1694): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1694
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1695): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1695
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1699): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1699
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1700): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1700
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1704): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1704
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1705): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1705
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1709): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1709
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1710): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1710
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1716): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1716
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1717): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1717
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1721): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1721
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1722): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1722
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1726): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1726
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1727): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1727
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1731): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1731
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1732): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1732
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1736): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1736
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1737): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1737
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1752): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1752
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1753): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1753
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1765): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1765
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1766): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1766
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1770): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1770
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1771): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1771
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1775): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1775
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1776): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1776
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1780): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1780
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1781): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1781
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1785): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1785
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1786): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1786
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1790): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1790
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1791): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1791
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1803): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1803
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1804): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1804
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1808): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1808
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1809): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1809
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1828): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1828
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1829): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1829
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1833): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1833
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1834): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1834
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1838): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1838
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1839): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1839
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1843): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1843
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1844): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1844
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1848): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1848
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1849): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1849
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1853): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1853
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1854): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1854
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1869): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1869
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1870): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1870
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1874): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1874
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1875): signal "X_CENTROE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1875
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1898): signal "BALA_ON" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1898
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1898): signal "VIDAS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1898
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1898): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1898
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1900): signal "POSYBALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1900
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1901): signal "POSYBALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1901
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1902): signal "X_CBALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1902
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1903): signal "X_CBALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1903
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1906): signal "POSYBALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1906
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1907): signal "POSYBALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1907
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1908): signal "X_CBALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1908
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1909): signal "X_CBALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1909
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1939): signal "X_ARO1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1939
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1940): signal "Y_ARO1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1940
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1943): signal "X_ARO1DIF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1943
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1943): signal "Y_ARO1DIF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1943
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1945): signal "VIS_A1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1945
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1945): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1945
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1946): signal "DIST_A1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1946
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1946): signal "REXT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1946
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1952): signal "DIST_A1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1952
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1952): signal "RINT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1952
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1952): signal "REXT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1952
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1958): signal "DIST_A1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1958
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1958): signal "RINT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1958
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1978): signal "X_ARO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1978
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1979): signal "Y_ARO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1979
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1982): signal "X_ARO2DIF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1982
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1982): signal "Y_ARO2DIF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1982
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1984): signal "VIS_A2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1984
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1984): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1984
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1985): signal "DIST_A2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1985
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1985): signal "REXT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1985
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1991): signal "DIST_A2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1991
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1991): signal "RINT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1991
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1991): signal "REXT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1991
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1997): signal "DIST_A2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1997
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(1997): signal "RINT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1997
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2017): signal "X_ARO3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2017
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2018): signal "Y_ARO3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2018
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2021): signal "X_ARO3DIF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2021
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2021): signal "Y_ARO3DIF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2021
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2023): signal "VIS_A3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2023
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2023): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2023
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2024): signal "DIST_A3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2024
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2024): signal "REXT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2024
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2030): signal "DIST_A3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2030
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2030): signal "RINT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2030
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2030): signal "REXT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2030
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2036): signal "DIST_A3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2036
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2036): signal "RINT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2036
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2055): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2055
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2055): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2055
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2056): signal "Y_VIDA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2056
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2057): signal "X_VIDA1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2057
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2075): signal "VIDASONIC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2075
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2075): signal "ENDGAME" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2075
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2076): signal "Y_VIDA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2076
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2077): signal "X_VIDA2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2077
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2100): signal "R_V1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2100
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2100): signal "G_V1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2100
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2100): signal "B_V1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2100
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2101): signal "R_V1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2101
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2102): signal "G_V1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2102
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2103): signal "B_V1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2103
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2104): signal "R_V2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2104
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2104): signal "G_V2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2104
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2104): signal "B_V2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2104
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2105): signal "R_V2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2105
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2106): signal "G_V2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2106
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2107): signal "B_V2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2107
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2109): signal "R_ENEMY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2109
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2109): signal "G_ENEMY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2109
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2109): signal "B_ENEMY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2109
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2110): signal "R_ENEMY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2110
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2111): signal "G_ENEMY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2111
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2112): signal "B_ENEMY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2112
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2114): signal "R_BALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2114
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2114): signal "G_BALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2114
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2114): signal "B_BALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2114
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2115): signal "R_BALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2115
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2116): signal "G_BALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2116
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2117): signal "B_BALA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2117
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2119): signal "R_ARO1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2119
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2119): signal "G_ARO1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2119
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2119): signal "B_ARO1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2119
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2120): signal "R_ARO1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2120
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2121): signal "G_ARO1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2121
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2122): signal "B_ARO1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2122
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2124): signal "R_ARO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2124
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2124): signal "G_ARO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2124
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2124): signal "B_ARO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2124
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2125): signal "R_ARO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2125
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2126): signal "G_ARO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2126
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2127): signal "B_ARO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2127
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2129): signal "R_ARO3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2129
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2129): signal "G_ARO3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2129
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2129): signal "B_ARO3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2129
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2130): signal "R_ARO3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2130
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2131): signal "G_ARO3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2131
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2132): signal "B_ARO3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2132
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2135): signal "R_CUADRADO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2135
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2135): signal "G_CUADRADO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2135
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2135): signal "B_CUADRADO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2135
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2136): signal "R_CUADRADO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2136
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2137): signal "G_CUADRADO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2137
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2138): signal "B_CUADRADO2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2138
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2139): signal "R_PLAT2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2139
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2139): signal "G_PLAT2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2139
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2139): signal "B_PLAT2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2139
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2140): signal "R_PLAT2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2140
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2141): signal "G_PLAT2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2141
Warning (10492): VHDL Process Statement warning at XSINCVGABOX.vhd(2142): signal "B_PLAT2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2142
Info (10041): Inferred latch for "VELENEMY[0]" at XSINCVGABOX.vhd(290) File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 290
Info (10041): Inferred latch for "B_FONDO[0]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "B_FONDO[1]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "B_FONDO[2]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "B_FONDO[3]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "G_FONDO[0]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "G_FONDO[1]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "G_FONDO[2]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "G_FONDO[3]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "R_FONDO[0]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "R_FONDO[1]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "R_FONDO[2]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (10041): Inferred latch for "R_FONDO[3]" at XSINCVGABOX.vhd(176) File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "XSINCVGABOX:I4|Div0" File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 257
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "XSINCVGABOX:I4|Div1" File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 257
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "XSINCVGABOX:I4|Div2" File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 268
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "XSINCVGABOX:I4|Div3" File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 268
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "XSINCVGABOX:I4|Mult4" File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2021
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "XSINCVGABOX:I4|Mult5" File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2021
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "XSINCVGABOX:I4|Mult2" File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1982
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "XSINCVGABOX:I4|Mult3" File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1982
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "XSINCVGABOX:I4|Mult0" File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1943
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "XSINCVGABOX:I4|Mult1" File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 1943
Info (12130): Elaborated megafunction instantiation "XSINCVGABOX:I4|lpm_divide:Div0" File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 257
Info (12133): Instantiated megafunction "XSINCVGABOX:I4|lpm_divide:Div0" with the following parameter: File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 257
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf
    Info (12023): Found entity 1: lpm_divide_itl File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/lpm_divide_itl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/sign_div_unsign_klh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf
    Info (12023): Found entity 1: alt_u_div_ihe File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/alt_u_div_ihe.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/add_sub_u3c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "XSINCVGABOX:I4|lpm_divide:Div2" File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 268
Info (12133): Instantiated megafunction "XSINCVGABOX:I4|lpm_divide:Div2" with the following parameter: File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 268
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf
    Info (12023): Found entity 1: lpm_divide_jtl File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/lpm_divide_jtl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/sign_div_unsign_llh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf
    Info (12023): Found entity 1: alt_u_div_khe File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/alt_u_div_khe.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "XSINCVGABOX:I4|lpm_mult:Mult4" File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2021
Info (12133): Instantiated megafunction "XSINCVGABOX:I4|lpm_mult:Mult4" with the following parameter: File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 2021
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf
    Info (12023): Found entity 1: mult_fgs File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/mult_fgs.tdf Line: 28
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "XSINCVGABOX:I4|B_FONDO[3]" merged with LATCH primitive "XSINCVGABOX:I4|B_FONDO[2]" File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
Warning (13012): Latch XSINCVGABOX:I4|R_FONDO[0] has unsafe behavior File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4|ENDGAME File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 24
Warning (13012): Latch XSINCVGABOX:I4|R_FONDO[1] has unsafe behavior File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4|ENDGAME File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 24
Warning (13012): Latch XSINCVGABOX:I4|R_FONDO[2] has unsafe behavior File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4|ENDGAME File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 24
Warning (13012): Latch XSINCVGABOX:I4|R_FONDO[3] has unsafe behavior File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contador525Mod:I2|Q[9] File: C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador525Mod/Contador525Mod.vhd Line: 34
Warning (13012): Latch XSINCVGABOX:I4|G_FONDO[0] has unsafe behavior File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4|ENDGAME File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 24
Warning (13012): Latch XSINCVGABOX:I4|G_FONDO[1] has unsafe behavior File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contador525Mod:I2|Q[9] File: C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador525Mod/Contador525Mod.vhd Line: 34
Warning (13012): Latch XSINCVGABOX:I4|G_FONDO[2] has unsafe behavior File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4|ENDGAME File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 24
Warning (13012): Latch XSINCVGABOX:I4|G_FONDO[3] has unsafe behavior File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4|ENDGAME File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 24
Warning (13012): Latch XSINCVGABOX:I4|B_FONDO[0] has unsafe behavior File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4|ENDGAME File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 24
Warning (13012): Latch XSINCVGABOX:I4|B_FONDO[1] has unsafe behavior File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4|ENDGAME File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 24
Warning (13012): Latch XSINCVGABOX:I4|B_FONDO[2] has unsafe behavior File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 176
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Contador525Mod:I2|Q[9] File: C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador525Mod/Contador525Mod.vhd Line: 34
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 99
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[9] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[8] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[5] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[4] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[3] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|VIDAS[4] will power up to Low File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|VIDAS[2] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|VIDAS[1] will power up to Low File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|VIDAS[0] will power up to Low File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[31] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[30] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[29] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[28] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[27] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[26] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[25] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[24] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[23] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[22] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[21] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[20] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[19] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[18] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[17] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[16] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[15] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[14] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[13] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[12] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[11] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|X_CENTRO[10] will power up to High File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
    Critical Warning (18010): Register XSINCVGABOX:I4|VELENEMY[2] will power up to Low File: C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd Line: 292
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4228 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 4195 logic cells
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 719 warnings
    Info: Peak virtual memory: 4889 megabytes
    Info: Processing ended: Fri Mar 14 19:04:44 2025
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:14


