v 20000220
P 300 3200 0 3200 1
{
T 100 3250 5 8 1 1 0 0
pin1=1
}
P 300 2800 0 2800 1
{
T 100 2850 5 8 1 1 0 0
pin2=2
}
P 300 2400 0 2400 1
{
T 100 2450 5 8 1 1 0 0
pin3=3
}
P 300 2000 0 2000 1
{
T 100 2050 5 8 1 1 0 0
pin4=4
}
P 300 1600 0 1600 1
{
T 100 1650 5 8 1 1 0 0
pin5=5
}
P 300 1200 0 1200 1
{
T 100 1250 5 8 1 1 0 0
pin7=7
}
P 300 800 0 800 1
{
T 100 850 5 8 1 1 0 0
pin8=8
}
P 2600 2400 2300 2400 1
{
T 2400 2450 5 8 1 1 0 0
pin19=19
}
P 2600 2000 2300 2000 1
{
T 2400 2050 5 8 1 1 0 0
pin20=20
}
T 1750 3150 9 10 1 0 0 0
DCLK
T 2000 2350 9 10 1 0 0 0
D0
T 2000 1950 9 10 1 0 0 0
D1
T 400 3150 9 10 1 0 0 0
GAIN
T 400 2750 9 10 1 0 0 0
OCC+
T 400 2350 9 10 1 0 0 0
OCC-
T 400 1950 9 10 1 0 0 0
IN+
T 400 1550 9 10 1 0 0 0
IN-
T 400 1150 9 10 1 0 0 0
TNK+
T 400 750 9 10 1 0 0 0
TNK-
T 350 3450 9 10 1 0 0 0
MAX1011
P 2600 1600 2300 1600 1
{
T 2400 1650 5 8 1 1 0 0
pin21=21
}
P 2600 1200 2300 1200 1
{
T 2400 1250 5 8 1 1 0 0
pin22=22
}
P 2600 800 2300 800 1
{
T 2400 850 5 8 1 1 0 0
pin23=23
}
P 2600 400 2300 400 1
{
T 2400 450 5 8 1 1 0 0
pin24=24
}
T 2000 1550 9 10 1 0 0 0
D2
T 2000 1100 9 10 1 0 0 0
D3
T 2000 750 9 10 1 0 0 0
D4
T 2000 350 9 10 1 0 0 0
D5
B 300 0 2000 3400 3
T 2650 3450 5 10 0 0 0 0
device=MAX1011
P 2600 3200 2300 3200 1
{
T 2400 3250 5 8 1 1 0 0
pin18=18
}
