// Seed: 3299714701
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri id_5,
    output tri0 id_6,
    output wand id_7,
    input wire id_8
    , id_15,
    output tri1 id_9,
    input tri0 id_10,
    input wand id_11,
    input supply1 id_12,
    input supply1 id_13
);
  assign id_9 = id_0;
  assign id_7 = id_4;
  wire id_16, id_17, id_18;
  wire id_19;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    input wor id_2,
    input supply0 id_3,
    output wor id_4,
    output tri id_5,
    input tri0 id_6,
    input wor id_7,
    input wor id_8,
    input tri1 id_9,
    output tri1 id_10,
    output supply1 id_11,
    output wire id_12,
    input wire id_13,
    output tri1 id_14,
    input wire id_15,
    output uwire id_16,
    input tri0 id_17,
    output tri0 id_18,
    output wire id_19,
    inout supply1 id_20,
    input supply1 id_21,
    input supply0 id_22,
    output supply0 id_23,
    output wor id_24,
    input wor id_25,
    input wire id_26,
    input supply0 id_27,
    input tri0 id_28,
    input wire id_29,
    output tri id_30,
    input wire id_31,
    output tri void id_32,
    input tri0 id_33,
    input tri id_34
    , id_40,
    output wor id_35,
    output tri1 id_36,
    input supply1 id_37,
    output tri0 id_38
);
  tri  id_41;
  tri0 id_42 = 1;
  assign id_16 = id_37;
  assign id_36 = 1;
  module_0 modCall_1 (
      id_34,
      id_7,
      id_2,
      id_22,
      id_9,
      id_7,
      id_20,
      id_32,
      id_34,
      id_4,
      id_29,
      id_13,
      id_13,
      id_27
  );
  assign id_18 = id_34 < id_8;
  wire id_43;
  assign id_41 = id_42;
endmodule
