Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Nov  8 15:46:45 2023
| Host         : LAPTOP-N4GO34NJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dffe_control_sets_placed.rpt
| Design       : dffe
| Device       : xc7a100ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+-------------------+------------------+----------------+
|    Clock Signal    | Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+---------------+-------------------+------------------+----------------+
|  Q_reg_LDC_i_1_n_0 |               | Q_reg_LDC_i_2_n_0 |                1 |              1 |
|  CLK_IBUF_BUFG     |               | Q_reg_LDC_i_2_n_0 |                1 |              1 |
|  CLK_IBUF_BUFG     |               | Q_reg_LDC_i_1_n_0 |                1 |              1 |
+--------------------+---------------+-------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
+--------+-----------------------+


