// Seed: 2640164913
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  assign module_1.id_15 = 0;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_18;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    output wor id_2,
    input wire id_3,
    output tri id_4
    , id_19, id_20,
    output tri id_5,
    input wor id_6,
    input supply1 id_7,
    input tri0 id_8,
    output uwire id_9,
    input wand id_10,
    output wand id_11,
    input uwire id_12,
    output wire id_13,
    input supply0 id_14,
    output wire id_15,
    input uwire id_16,
    input supply1 id_17
);
  wire id_21, id_22, id_23, id_24;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_20,
      id_20,
      id_23,
      id_24,
      id_19,
      id_24,
      id_23,
      id_21,
      id_23,
      id_22,
      id_23,
      id_24,
      id_23,
      id_19,
      id_19
  );
  logic id_25;
  ;
endmodule
