[{"DBLP title": "Low-cost sensing with ring oscillator arrays for healthier reconfigurable systems.", "DBLP authors": ["Kenneth M. Zick", "John P. Hayes"], "year": 2012, "doi": "https://doi.org/10.1145/2133352.2133353", "OA papers": [{"PaperId": "https://openalex.org/W2050145588", "PaperTitle": "Low-cost sensing with ring oscillator arrays for healthier reconfigurable systems", "Year": 2012, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"University of Southern California": 1.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Kenneth M. Zick", "John P. Hayes"]}]}, {"DBLP title": "On the exploitation of a high-throughput SHA-256 FPGA design for HMAC.", "DBLP authors": ["Harris E. Michail", "George Athanasiou", "Vasilios I. Kelefouras", "George Theodoridis", "Costas E. Goutis"], "year": 2012, "doi": "https://doi.org/10.1145/2133352.2133354", "OA papers": [{"PaperId": "https://openalex.org/W2162853544", "PaperTitle": "On the exploitation of a high-throughput SHA-256 FPGA design for HMAC", "Year": 2012, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of Patras": 5.0}, "Authors": ["Harris E. Michail", "George Athanasiou", "Vasilios Kelefouras", "George Theodoridis", "Costas E. Goutis"]}]}, {"DBLP title": "Reconfigurable architecture for VBSME with variable pixel precision.", "DBLP authors": ["Joaqu\u00edn Olivares"], "year": 2012, "doi": "https://doi.org/10.1145/2133352.2133355", "OA papers": [{"PaperId": "https://openalex.org/W1991390056", "PaperTitle": "Reconfigurable architecture for VBSME with variable pixel precision", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of C\u00f3rdoba": 1.0}, "Authors": ["Joaqu\u00edn Olivares"]}]}, {"DBLP title": "A novel framework for exploring 3-D FPGAs with heterogeneous interconnect fabric.", "DBLP authors": ["Kostas Siozios", "Vasilis F. Pavlidis", "Dimitrios Soudris"], "year": 2012, "doi": "https://doi.org/10.1145/2133352.2133356", "OA papers": [{"PaperId": "https://openalex.org/W2103755335", "PaperTitle": "A novel framework for exploring 3-D FPGAs with heterogeneous interconnect fabric", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"National Technical University of Athens": 2.0, "Integrated Systems Laboratory, EPFL, Switzerland#TAB#": 1.0}, "Authors": ["Kostas Siozios", "Vasilis F. Pavlidis", "Dimitrios Soudris"]}]}, {"DBLP title": "Design and analysis of adaptive processor.", "DBLP authors": ["Shigeyuki Takano"], "year": 2012, "doi": "https://doi.org/10.1145/2133352.2133357", "OA papers": [{"PaperId": "https://openalex.org/W2117005698", "PaperTitle": "Design and analysis of adaptive processor", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Sanyo (Japan)": 1.0}, "Authors": ["Shigeyuki Takano"]}]}, {"DBLP title": "Portable and scalable FPGA-based acceleration of a direct linear system solver.", "DBLP authors": ["Wei Zhang", "Vaughn Betz", "Jonathan Rose"], "year": 2012, "doi": "https://doi.org/10.1145/2133352.2133358", "OA papers": [{"PaperId": "https://openalex.org/W2159844683", "PaperTitle": "Portable and scalable FPGA-based acceleration of a direct linear system solver", "Year": 2012, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Wei Zhang", "Vaughn Betz", "Jonathan Rose"]}]}, {"DBLP title": "SCF: A Framework for Task-Level Coordination in Reconfigurable, Heterogeneous Systems.", "DBLP authors": ["Vikas Aggarwal", "Greg Stitt", "Alan D. George", "Changil Yoon"], "year": 2012, "doi": "https://doi.org/10.1145/2209285.2209286", "OA papers": [{"PaperId": "https://openalex.org/W2067153009", "PaperTitle": "SCF", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Florida": 4.0}, "Authors": ["Vikas Aggarwal", "Greg Stitt", "Alan D. George", "Changil Yoon"]}]}, {"DBLP title": "Dynamic Defragmentation of Reconfigurable Devices.", "DBLP authors": ["S\u00e1ndor P. Fekete", "Tom Kamphans", "Nils Schweer", "Christopher Tessars", "Jan van der Veen", "Josef Angermeier", "Dirk Koch", "J\u00fcrgen Teich"], "year": 2012, "doi": "https://doi.org/10.1145/2209285.2209287", "OA papers": [{"PaperId": "https://openalex.org/W1978905553", "PaperTitle": "Dynamic Defragmentation of Reconfigurable Devices", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 5.0, "University of Erlangen-Nuremberg": 3.0}, "Authors": ["S\u00e1ndor P. Fekete", "Tom Kamphans", "Nils Schweer", "Christopher Tessars", "Jan T. van der Veen", "Josef Angermeier", "Dirk Koch", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Statistical Timing and Power Optimization of Architecture and Device for FPGAs.", "DBLP authors": ["Lerong Cheng", "Wenyao Xu", "Fang Gong", "Yan Lin", "Ho-Yan Wong", "Lei He"], "year": 2012, "doi": "https://doi.org/10.1145/2209285.2209288", "OA papers": [{"PaperId": "https://openalex.org/W2125036433", "PaperTitle": "Statistical Timing and Power Optimization of Architecture and Device for FPGAs", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Los Angeles": 6.0}, "Authors": ["Lerong Cheng", "Wenyao Xu", "Fang Gong", "Yan Lin", "Ho-Yan Wong", "Lei He"]}]}, {"DBLP title": "Constraint Programming Approach to Reconfigurable Processor Extension Generation and Application Compilation.", "DBLP authors": ["Kevin J. M. Martin", "Christophe Wolinski", "Krzysztof Kuchcinski", "Antoine Floch", "Fran\u00e7ois Charot"], "year": 2012, "doi": "https://doi.org/10.1145/2209285.2209289", "OA papers": [{"PaperId": "https://openalex.org/W2101637975", "PaperTitle": "Constraint Programming Approach to Reconfigurable Processor Extension Generation and Application Compilation", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Inria Rennes - Bretagne Atlantique Research Centre": 1.5, "French Institute for Research in Computer Science and Automation": 1.5, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5, "University of Rennes": 0.5, "Lund University": 1.0}, "Authors": ["Kevin J. Martin", "Christophe Wolinski", "Krzysztof Kuchcinski", "Antoine Floch", "Fran\u00e7ois Charot"]}]}, {"DBLP title": "Asymmetric Cache Coherency: Policy Modifications to Improve Multicore Performance.", "DBLP authors": ["John Shield", "Jean-Philippe Diguet", "Guy Gogniat"], "year": 2012, "doi": "https://doi.org/10.1145/2362374.2362376", "OA papers": [{"PaperId": "https://openalex.org/W2003017330", "PaperTitle": "Asymmetric Cache Coherency", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Southern Brittany": 3.0}, "Authors": ["John Shield", "Jean-Philippe Diguet", "Guy Gogniat"]}]}, {"DBLP title": "Memory Latency Hiding by Load Value Speculation for Reconfigurable Computers.", "DBLP authors": ["Benjamin Thielmann", "Jens Huthmann", "Andreas Koch"], "year": 2012, "doi": "https://doi.org/10.1145/2362374.2362377", "OA papers": [{"PaperId": "https://openalex.org/W2126328430", "PaperTitle": "Memory Latency Hiding by Load Value Speculation for Reconfigurable Computers", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 1.0, "Technical University of Darmstadt": 2.0}, "Authors": ["Benjamin Thielmann", "Jens Huthmann", "Andreas Koch"]}]}, {"DBLP title": "Enhancing Reconfigurable Platforms Programmability for Synchronous Data-Flow Applications.", "DBLP authors": ["Laurent Gantel", "Amel Khiar", "Beno\u00eet Miramond", "Mohamed El Amine Benkhelifa", "Lounis Kessal", "Fabrice Lemonnier", "Jimmy Le Rhun"], "year": 2012, "doi": "https://doi.org/10.1145/2362374.2362378", "OA papers": [{"PaperId": "https://openalex.org/W2010052271", "PaperTitle": "Enhancing Reconfigurable Platforms Programmability for Synchronous Data-Flow Applications", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"\u00c9cole Nationale Sup\u00e9rieure de l'\u00c9lectronique et de ses Applications": 4.5, "Thales (France)": 2.5}, "Authors": ["L. Gantel", "A. Khiar", "Benoit Miramond", "Mohamed El Amine Benkhelifa", "Lounis Kessal", "Fabrice Lemonnier", "Jimmy Le Rhun"]}]}, {"DBLP title": "A SDM-TDM-Based Circuit-Switched Router for On-Chip Networks.", "DBLP authors": ["Angelo Kuti Lusala", "Jean-Didier Legat"], "year": 2012, "doi": "https://doi.org/10.1145/2362374.2362379", "OA papers": [{"PaperId": "https://openalex.org/W2166069619", "PaperTitle": "A SDM-TDM-Based Circuit-Switched Router for On-Chip Networks", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Universit\u00e9 Catholique de Louvain": 2.0}, "Authors": ["Angelo Kuti Lusala", "Jean-Didier Legat"]}]}, {"DBLP title": "Secure Extension of FPGA General Purpose Processors for Symmetric Key Cryptography with Partial Reconfiguration Capabilities.", "DBLP authors": ["Lubos Gaspar", "Viktor Fischer", "Lilian Bossuet", "Robert Fouquet"], "year": 2012, "doi": "https://doi.org/10.1145/2362374.2362380", "OA papers": [{"PaperId": "https://openalex.org/W2034015693", "PaperTitle": "Secure Extension of FPGA General Purpose Processors for Symmetric Key Cryptography with Partial Reconfiguration Capabilities", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Jean Monnet University": 4.0}, "Authors": ["Lubos Gaspar", "Viktor Fischer", "Lilian Bossuet", "Robert Fouquet"]}]}, {"DBLP title": "Enabling Adaptive Techniques in Heterogeneous MPSoCs Based on Virtualization.", "DBLP authors": ["Luciano Ost", "Sameer Varyani", "Leandro Soares Indrusiak", "Marcelo Mandelli", "Gabriel Marchesan Almeida", "Eduardo W\u00e4chter", "Fernando Moraes", "Gilles Sassatelli"], "year": 2012, "doi": "https://doi.org/10.1145/2362374.2362381", "OA papers": [{"PaperId": "https://openalex.org/W2014877554", "PaperTitle": "Enabling Adaptive Techniques in Heterogeneous MPSoCs Based on Virtualization", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Montpellier": 2.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0, "University of York": 1.0, "Pontifical Catholic University of Rio Grande do Sul": 3.0, "Karlsruhe Institute of Technology": 1.0}, "Authors": ["Luciano Ost", "Sameer Varyani", "Leandro Soares Indrusiak", "Marcelo Mandelli", "Gabriel Peixoto Le\u00e3o Almeida", "Eduardo Weber Wachter", "Fernando Moraes", "Gilles Sassatelli"]}]}, {"DBLP title": "Remote FPGA Lab for Enhancing Learning of Digital Systems.", "DBLP authors": ["Fearghal Morgan", "Seamus Cawley", "David Newell"], "year": 2012, "doi": "https://doi.org/10.1145/2362374.2362382", "OA papers": [{"PaperId": "https://openalex.org/W2011792419", "PaperTitle": "Remote FPGA Lab for Enhancing Learning of Digital Systems", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Ollscoil na Gaillimhe \u2013 University of Galway": 3.0}, "Authors": ["Fearghal Morgan", "Seamus Cawley", "David W. Newell"]}]}, {"DBLP title": "POWER-MODES: POWer-EmulatoR- and MOdel-Based DEpendability and Security Evaluations.", "DBLP authors": ["Armin Krieg", "Johannes Grinschgl", "Christian Steger", "Reinhold Weiss", "Holger Bock", "Josef Haid"], "year": 2012, "doi": "https://doi.org/10.1145/2392616.2392617", "OA papers": [{"PaperId": "https://openalex.org/W2062140121", "PaperTitle": "POWER-MODES", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Graz University of Technology": 4.0, "Infineon Technologies (Austria)": 2.0}, "Authors": ["Armin Krieg", "Johannes Grinschgl", "Christian Steger", "Reinhold Weiss", "Holger Bock", "Josef Haid"]}]}, {"DBLP title": "Adaptive Voltage Scaling in a Dynamically Reconfigurable FPGA-Based Platform.", "DBLP authors": ["Atukem Nabina", "Jos\u00e9 Luis N\u00fa\u00f1ez-Y\u00e1\u00f1ez"], "year": 2012, "doi": "https://doi.org/10.1145/2392616.2392618", "OA papers": [{"PaperId": "https://openalex.org/W1978124838", "PaperTitle": "Adaptive Voltage Scaling in a Dynamically Reconfigurable FPGA-Based Platform", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Bristol": 2.0}, "Authors": ["A. Nabina", "Jose L Nunez-Yanez"]}]}, {"DBLP title": "Reconfigurable Fault Tolerance: A Comprehensive Framework for Reliable and Adaptive FPGA-Based Space Computing.", "DBLP authors": ["Adam Jacobs", "Grzegorz Cieslewski", "Alan D. George", "Ann Gordon-Ross", "Herman Lam"], "year": 2012, "doi": "https://doi.org/10.1145/2392616.2392619", "OA papers": [{"PaperId": "https://openalex.org/W1980602225", "PaperTitle": "Reconfigurable Fault Tolerance", "Year": 2012, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"University of Florida": 5.0}, "Authors": ["Adam Jacobs", "Grzegorz Cieslewski", "Alan D. George", "Ann Gordon-Ross", "Herman Lam"]}]}, {"DBLP title": "On the Evolution of Hardware Circuits via Reconfigurable Architectures.", "DBLP authors": ["Fabio Cancare", "Davide B. Bartolini", "Matteo Carminati", "Donatella Sciuto", "Marco D. Santambrogio"], "year": 2012, "doi": "https://doi.org/10.1145/2392616.2392620", "OA papers": [{"PaperId": "https://openalex.org/W2010132259", "PaperTitle": "On the Evolution of Hardware Circuits via Reconfigurable Architectures", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"-MIT": 1.0}, "Authors": ["Fabio Cancare", "Davide B. Bartolini", "Matteo Carminati", "Donatella Sciuto", "Marco D. Santambrogio"]}]}]