<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p623" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_623{left:69px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2_623{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_623{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_623{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_623{left:70px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.03px;}
#t6_623{left:360px;bottom:721px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_623{left:70px;bottom:586px;letter-spacing:0.13px;}
#t8_623{left:70px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_623{left:70px;bottom:542px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ta_623{left:70px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_623{left:70px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_623{left:70px;bottom:492px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#td_623{left:70px;bottom:475px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#te_623{left:70px;bottom:452px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_623{left:70px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#tg_623{left:70px;bottom:412px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#th_623{left:70px;bottom:396px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ti_623{left:70px;bottom:373px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tj_623{left:70px;bottom:356px;letter-spacing:-0.13px;word-spacing:-1.24px;}
#tk_623{left:70px;bottom:339px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tl_623{left:150px;bottom:339px;letter-spacing:-0.15px;}
#tm_623{left:205px;bottom:339px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tn_623{left:70px;bottom:316px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#to_623{left:70px;bottom:299px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#tp_623{left:70px;bottom:283px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tq_623{left:70px;bottom:260px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_623{left:70px;bottom:243px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#ts_623{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#tt_623{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#tu_623{left:312px;bottom:1065px;letter-spacing:-0.12px;}
#tv_623{left:370px;bottom:1065px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tw_623{left:370px;bottom:1050px;letter-spacing:-0.14px;}
#tx_623{left:370px;bottom:1034px;letter-spacing:-0.14px;}
#ty_623{left:445px;bottom:1065px;letter-spacing:-0.15px;}
#tz_623{left:445px;bottom:1050px;letter-spacing:-0.12px;}
#t10_623{left:445px;bottom:1034px;letter-spacing:-0.17px;}
#t11_623{left:524px;bottom:1065px;letter-spacing:-0.12px;}
#t12_623{left:75px;bottom:1011px;letter-spacing:-0.11px;}
#t13_623{left:75px;bottom:995px;letter-spacing:-0.14px;}
#t14_623{left:312px;bottom:1011px;}
#t15_623{left:370px;bottom:1011px;letter-spacing:-0.11px;}
#t16_623{left:445px;bottom:1011px;letter-spacing:-0.15px;}
#t17_623{left:524px;bottom:1011px;letter-spacing:-0.11px;word-spacing:-0.39px;}
#t18_623{left:524px;bottom:995px;letter-spacing:-0.12px;}
#t19_623{left:524px;bottom:978px;letter-spacing:-0.11px;}
#t1a_623{left:524px;bottom:961px;letter-spacing:-0.11px;}
#t1b_623{left:75px;bottom:938px;letter-spacing:-0.12px;}
#t1c_623{left:75px;bottom:920px;letter-spacing:-0.14px;word-spacing:-0.27px;}
#t1d_623{left:75px;bottom:903px;letter-spacing:-0.14px;}
#t1e_623{left:312px;bottom:938px;}
#t1f_623{left:370px;bottom:938px;letter-spacing:-0.11px;}
#t1g_623{left:445px;bottom:938px;letter-spacing:-0.21px;}
#t1h_623{left:524px;bottom:938px;letter-spacing:-0.11px;word-spacing:-0.39px;}
#t1i_623{left:524px;bottom:921px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#t1j_623{left:524px;bottom:904px;letter-spacing:-0.11px;}
#t1k_623{left:524px;bottom:888px;letter-spacing:-0.11px;}
#t1l_623{left:524px;bottom:871px;letter-spacing:-0.12px;}
#t1m_623{left:75px;bottom:848px;letter-spacing:-0.12px;}
#t1n_623{left:75px;bottom:831px;letter-spacing:-0.14px;word-spacing:-0.27px;}
#t1o_623{left:75px;bottom:814px;letter-spacing:-0.14px;}
#t1p_623{left:312px;bottom:848px;}
#t1q_623{left:370px;bottom:848px;letter-spacing:-0.11px;}
#t1r_623{left:445px;bottom:848px;letter-spacing:-0.18px;}
#t1s_623{left:524px;bottom:848px;letter-spacing:-0.11px;word-spacing:-0.39px;}
#t1t_623{left:524px;bottom:831px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#t1u_623{left:524px;bottom:814px;letter-spacing:-0.11px;}
#t1v_623{left:524px;bottom:797px;letter-spacing:-0.11px;}
#t1w_623{left:524px;bottom:781px;letter-spacing:-0.12px;}
#t1x_623{left:94px;bottom:700px;letter-spacing:-0.14px;}
#t1y_623{left:167px;bottom:700px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1z_623{left:289px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t20_623{left:440px;bottom:700px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t21_623{left:594px;bottom:700px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t22_623{left:746px;bottom:700px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t23_623{left:109px;bottom:675px;}
#t24_623{left:190px;bottom:675px;letter-spacing:-0.13px;}
#t25_623{left:272px;bottom:675px;letter-spacing:-0.12px;}
#t26_623{left:431px;bottom:675px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t27_623{left:610px;bottom:675px;letter-spacing:-0.18px;}
#t28_623{left:768px;bottom:675px;letter-spacing:-0.18px;}
#t29_623{left:109px;bottom:651px;}
#t2a_623{left:190px;bottom:651px;letter-spacing:-0.12px;}
#t2b_623{left:278px;bottom:651px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2c_623{left:436px;bottom:651px;letter-spacing:-0.12px;}
#t2d_623{left:585px;bottom:651px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2e_623{left:763px;bottom:651px;letter-spacing:-0.14px;}
#t2f_623{left:109px;bottom:626px;}
#t2g_623{left:162px;bottom:626px;letter-spacing:-0.12px;}
#t2h_623{left:278px;bottom:626px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2i_623{left:432px;bottom:626px;letter-spacing:-0.12px;}
#t2j_623{left:585px;bottom:626px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t2k_623{left:763px;bottom:626px;letter-spacing:-0.15px;}

.s1_623{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_623{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_623{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_623{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_623{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_623{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_623{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts623" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg623Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg623" style="-webkit-user-select: none;"><object width="935" height="1210" data="623/623.svg" type="image/svg+xml" id="pdf623" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_623" class="t s1_623">INSERTPS—Insert Scalar Single Precision Floating-Point Value </span>
<span id="t2_623" class="t s2_623">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_623" class="t s1_623">Vol. 2A </span><span id="t4_623" class="t s1_623">3-513 </span>
<span id="t5_623" class="t s3_623">INSERTPS—Insert Scalar Single Precision Floating-Point Value </span>
<span id="t6_623" class="t s4_623">Instruction Operand Encoding </span>
<span id="t7_623" class="t s4_623">Description </span>
<span id="t8_623" class="t s5_623">(register source form) </span>
<span id="t9_623" class="t s5_623">Copy a single precision scalar floating-point element into a 128-bit vector register. The immediate operand has </span>
<span id="ta_623" class="t s5_623">three fields, where the ZMask bits specify which elements of the destination will be set to zero, the Count_D bits </span>
<span id="tb_623" class="t s5_623">specify which element of the destination will be overwritten with the scalar value, and for vector register sources </span>
<span id="tc_623" class="t s5_623">the Count_S bits specify which element of the source will be copied. When the scalar source is a memory operand </span>
<span id="td_623" class="t s5_623">the Count_S bits are ignored. </span>
<span id="te_623" class="t s5_623">(memory source form) </span>
<span id="tf_623" class="t s5_623">Load a floating-point element from a 32-bit memory location and destination operand it into the first source at the </span>
<span id="tg_623" class="t s5_623">location indicated by the Count_D bits of the immediate operand. Store in the destination and zero out destination </span>
<span id="th_623" class="t s5_623">elements based on the ZMask bits of the immediate operand. </span>
<span id="ti_623" class="t s5_623">128-bit Legacy SSE version: The first source register is an XMM register. The second source operand is either an </span>
<span id="tj_623" class="t s5_623">XMM register or a 32-bit memory location. The destination is not distinct from the first source XMM register and the </span>
<span id="tk_623" class="t s5_623">upper bits (</span><span id="tl_623" class="t s6_623">MAXVL-1</span><span id="tm_623" class="t s5_623">:128) of the corresponding register destination are unmodified. </span>
<span id="tn_623" class="t s5_623">VEX.128 and EVEX encoded version: The destination and first source register is an XMM register. The second </span>
<span id="to_623" class="t s5_623">source operand is either an XMM register or a 32-bit memory location. The upper bits (MAXVL-1:128) of the corre- </span>
<span id="tp_623" class="t s5_623">sponding register destination are zeroed. </span>
<span id="tq_623" class="t s5_623">If VINSERTPS is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause </span>
<span id="tr_623" class="t s5_623">an #UD exception. </span>
<span id="ts_623" class="t s7_623">Opcode/ </span>
<span id="tt_623" class="t s7_623">Instruction </span>
<span id="tu_623" class="t s7_623">Op / En </span><span id="tv_623" class="t s7_623">64/32 bit </span>
<span id="tw_623" class="t s7_623">Mode </span>
<span id="tx_623" class="t s7_623">Support </span>
<span id="ty_623" class="t s7_623">CPUID </span>
<span id="tz_623" class="t s7_623">Feature </span>
<span id="t10_623" class="t s7_623">Flag </span>
<span id="t11_623" class="t s7_623">Description </span>
<span id="t12_623" class="t s6_623">66 0F 3A 21 /r ib </span>
<span id="t13_623" class="t s6_623">INSERTPS xmm1, xmm2/m32, imm8 </span>
<span id="t14_623" class="t s6_623">A </span><span id="t15_623" class="t s6_623">V/V </span><span id="t16_623" class="t s6_623">SSE4_1 </span><span id="t17_623" class="t s6_623">Insert a single precision floating-point value selected by </span>
<span id="t18_623" class="t s6_623">imm8 from xmm2/m32 into xmm1 at the specified </span>
<span id="t19_623" class="t s6_623">destination element specified by imm8 and zero out </span>
<span id="t1a_623" class="t s6_623">destination elements in xmm1 as indicated in imm8. </span>
<span id="t1b_623" class="t s6_623">VEX.128.66.0F3A.WIG 21 /r ib </span>
<span id="t1c_623" class="t s6_623">VINSERTPS xmm1, xmm2, xmm3/m32, </span>
<span id="t1d_623" class="t s6_623">imm8 </span>
<span id="t1e_623" class="t s6_623">B </span><span id="t1f_623" class="t s6_623">V/V </span><span id="t1g_623" class="t s6_623">AVX </span><span id="t1h_623" class="t s6_623">Insert a single precision floating-point value selected by </span>
<span id="t1i_623" class="t s6_623">imm8 from xmm3/m32 and merge with values in xmm2 </span>
<span id="t1j_623" class="t s6_623">at the specified destination element specified by imm8 </span>
<span id="t1k_623" class="t s6_623">and write out the result and zero out destination </span>
<span id="t1l_623" class="t s6_623">elements in xmm1 as indicated in imm8. </span>
<span id="t1m_623" class="t s6_623">EVEX.128.66.0F3A.W0 21 /r ib </span>
<span id="t1n_623" class="t s6_623">VINSERTPS xmm1, xmm2, xmm3/m32, </span>
<span id="t1o_623" class="t s6_623">imm8 </span>
<span id="t1p_623" class="t s6_623">C </span><span id="t1q_623" class="t s6_623">V/V </span><span id="t1r_623" class="t s6_623">AVX512F </span><span id="t1s_623" class="t s6_623">Insert a single precision floating-point value selected by </span>
<span id="t1t_623" class="t s6_623">imm8 from xmm3/m32 and merge with values in xmm2 </span>
<span id="t1u_623" class="t s6_623">at the specified destination element specified by imm8 </span>
<span id="t1v_623" class="t s6_623">and write out the result and zero out destination </span>
<span id="t1w_623" class="t s6_623">elements in xmm1 as indicated in imm8. </span>
<span id="t1x_623" class="t s7_623">Op/En </span><span id="t1y_623" class="t s7_623">Tuple Type </span><span id="t1z_623" class="t s7_623">Operand 1 </span><span id="t20_623" class="t s7_623">Operand 2 </span><span id="t21_623" class="t s7_623">Operand 3 </span><span id="t22_623" class="t s7_623">Operand 4 </span>
<span id="t23_623" class="t s6_623">A </span><span id="t24_623" class="t s6_623">N/A </span><span id="t25_623" class="t s6_623">ModRM:reg (r, w) </span><span id="t26_623" class="t s6_623">ModRM:r/m (r) </span><span id="t27_623" class="t s6_623">imm8 </span><span id="t28_623" class="t s6_623">N/A </span>
<span id="t29_623" class="t s6_623">B </span><span id="t2a_623" class="t s6_623">N/A </span><span id="t2b_623" class="t s6_623">ModRM:reg (w) </span><span id="t2c_623" class="t s6_623">VEX.vvvv (r) </span><span id="t2d_623" class="t s6_623">ModRM:r/m (r) </span><span id="t2e_623" class="t s6_623">imm8 </span>
<span id="t2f_623" class="t s6_623">C </span><span id="t2g_623" class="t s6_623">Tuple1 Scalar </span><span id="t2h_623" class="t s6_623">ModRM:reg (w) </span><span id="t2i_623" class="t s6_623">EVEX.vvvv (r) </span><span id="t2j_623" class="t s6_623">ModRM:r/m (r) </span><span id="t2k_623" class="t s6_623">imm8 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
