$date
  Mon May  8 20:04:24 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module full_adder_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # ci $end
$var reg 1 $ sum $end
$var reg 1 % carry $end
$scope module uut $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( ci $end
$var reg 1 ) s $end
$var reg 1 * c $end
$var reg 1 + asb $end
$var reg 1 , aab $end
$var reg 1 - asbco $end
$scope module half_adder_0 $end
$var reg 1 . a $end
$var reg 1 / b $end
$var reg 1 0 sum $end
$var reg 1 1 carry $end
$upscope $end
$scope module half_adder_1 $end
$var reg 1 2 a $end
$var reg 1 3 b $end
$var reg 1 4 sum $end
$var reg 1 5 carry $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
#20000000
1!
1$
1&
1)
1+
1.
10
12
14
#40000000
0!
1"
0&
1'
0.
1/
#60000000
1!
0$
1%
1&
0)
1*
0+
1,
1.
00
11
02
04
#80000000
0!
0"
1#
1$
0%
0&
0'
1(
1)
0*
0,
0.
0/
01
13
14
#100000000
1!
0$
1%
1&
0)
1*
1+
1-
1.
10
12
04
15
#120000000
0!
1$
0%
0&
1)
0*
0+
0-
0.
00
02
14
05
#140000000
1!
1"
1%
1&
1'
1*
1,
1.
1/
11
#160000000
