#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5db410d6b2e0 .scope module, "tb_add" "tb_add" 2 12;
 .timescale 0 0;
v0x5db410d967b0_0 .net "aluout", 15 0, v0x5db410d8c8c0_0;  1 drivers
v0x5db410d96890_0 .net "carry", 0 0, v0x5db410d8c800_0;  1 drivers
v0x5db410d969a0_0 .var "clk", 0 0;
o0x7c12302addc8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5db410d96a40_0 .net "dataaddr", 15 0, o0x7c12302addc8;  0 drivers
v0x5db410d96b30_0 .var/i "i", 31 0;
v0x5db410d96c40_0 .net "instr", 15 0, v0x5db410d90a10_0;  1 drivers
o0x7c12302ade28 .functor BUFZ 1, C4<z>; HiZ drive
v0x5db410d96d50_0 .net "memwrite", 0 0, o0x7c12302ade28;  0 drivers
v0x5db410d96e40_0 .var "reset", 0 0;
v0x5db410d96ee0_0 .net "result", 15 0, L_0x5db410da8b50;  1 drivers
v0x5db410d96fa0_0 .net "srca", 15 0, v0x5db410d8bae0_0;  1 drivers
v0x5db410d97060_0 .net "srcb", 15 0, L_0x5db410da9270;  1 drivers
v0x5db410d97120_0 .net "state", 1 0, v0x5db410d96110_0;  1 drivers
v0x5db410d971e0_0 .net "writedata", 15 0, v0x5db410d8bbc0_0;  1 drivers
v0x5db410d97330_0 .net "zero", 0 0, v0x5db410d8c9f0_0;  1 drivers
E_0x5db410d51f60 .event negedge, v0x5db410d71fc0_0;
S_0x5db410d6a790 .scope module, "main" "multi_cycle" 2 18, 3 9 0, S_0x5db410d6b2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "write_data";
    .port_info 3 /INOUT 16 "data_addr";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 16 "instr";
    .port_info 6 /OUTPUT 16 "srca";
    .port_info 7 /OUTPUT 16 "srcb";
    .port_info 8 /OUTPUT 16 "result";
    .port_info 9 /OUTPUT 16 "aluout";
    .port_info 10 /OUTPUT 2 "state";
    .port_info 11 /OUTPUT 1 "zero";
    .port_info 12 /OUTPUT 1 "carry";
L_0x5db410d97e50 .functor OR 1, L_0x5db410da8e90, v0x5db410d8c800_0, C4<0>, C4<0>;
v0x5db410d94b20_0 .net *"_ivl_17", 1 0, L_0x5db410da8db0;  1 drivers
v0x5db410d94c20_0 .net *"_ivl_19", 0 0, L_0x5db410da8e90;  1 drivers
v0x5db410d94ce0_0 .net "alucontrol", 1 0, v0x5db410d8d8e0_0;  1 drivers
v0x5db410d94d80_0 .net "aluout", 15 0, v0x5db410d8c8c0_0;  alias, 1 drivers
v0x5db410d94e90_0 .net "alusrc", 0 0, L_0x5db410d97640;  1 drivers
v0x5db410d94f80_0 .net "carry", 0 0, v0x5db410d8c800_0;  alias, 1 drivers
v0x5db410d95020_0 .net "clk", 0 0, v0x5db410d969a0_0;  1 drivers
v0x5db410d950c0_0 .net "data_addr", 15 0, o0x7c12302addc8;  alias, 0 drivers
v0x5db410d95160_0 .net "instr", 15 0, v0x5db410d90a10_0;  alias, 1 drivers
v0x5db410d952c0_0 .net "mem_write", 0 0, o0x7c12302ade28;  alias, 0 drivers
v0x5db410d95390_0 .net "memtoreg", 0 0, L_0x5db410d97a20;  1 drivers
v0x5db410d95430_0 .net "memwrite", 0 0, L_0x5db410d978a0;  1 drivers
v0x5db410d954d0_0 .net "pc", 15 0, v0x5db410d917c0_0;  1 drivers
v0x5db410d95570_0 .net "pcbranch", 15 0, L_0x5db410da8680;  1 drivers
v0x5db410d95660_0 .net "pcnext", 15 0, L_0x5db410da87b0;  1 drivers
v0x5db410d95770_0 .net "pcplus2", 15 0, L_0x5db410d97db0;  1 drivers
v0x5db410d95830_0 .net "pcsrc", 0 0, L_0x5db410d97c60;  1 drivers
v0x5db410d95920_0 .net "read_data", 15 0, L_0x5db410da9450;  1 drivers
v0x5db410d95a30_0 .net "regdst", 0 0, L_0x5db410d97510;  1 drivers
RS_0x7c12302ad1c8 .resolv tri, L_0x5db410d97470, L_0x5db410da8d10;
v0x5db410d95ad0_0 .net8 "regwrite", 0 0, RS_0x7c12302ad1c8;  2 drivers
v0x5db410d95b70_0 .net "reset", 0 0, v0x5db410d96e40_0;  1 drivers
v0x5db410d95c10_0 .net "result", 15 0, L_0x5db410da8b50;  alias, 1 drivers
v0x5db410d95d20_0 .net "signimm", 15 0, L_0x5db410da8370;  1 drivers
v0x5db410d95de0_0 .net "signimmsh", 15 0, L_0x5db410da85e0;  1 drivers
v0x5db410d95ef0_0 .net "srca", 15 0, v0x5db410d8bae0_0;  alias, 1 drivers
v0x5db410d96000_0 .net "srcb", 15 0, L_0x5db410da9270;  alias, 1 drivers
v0x5db410d96110_0 .var "state", 1 0;
v0x5db410d962e0_0 .net "write_data", 15 0, v0x5db410d8bbc0_0;  alias, 1 drivers
v0x5db410d963a0_0 .net "writereg", 2 0, L_0x5db410da8970;  1 drivers
v0x5db410d964b0_0 .net "zero", 0 0, v0x5db410d8c9f0_0;  alias, 1 drivers
E_0x5db410d52270 .event posedge, v0x5db410d8bdb0_0;
L_0x5db410d973d0 .part v0x5db410d917c0_0, 1, 5;
L_0x5db410d97d10 .part v0x5db410d90a10_0, 12, 4;
L_0x5db410da8410 .part v0x5db410d90a10_0, 0, 6;
L_0x5db410da8a10 .part v0x5db410d90a10_0, 9, 3;
L_0x5db410da8ab0 .part v0x5db410d90a10_0, 3, 3;
L_0x5db410da8db0 .part v0x5db410d90a10_0, 0, 2;
L_0x5db410da8e90 .reduce/nor L_0x5db410da8db0;
L_0x5db410da8fd0 .part v0x5db410d90a10_0, 9, 3;
L_0x5db410da91d0 .part v0x5db410d90a10_0, 6, 3;
S_0x5db410d6a480 .scope module, "_reg" "regfile" 3 64, 3 99 0, S_0x5db410d6a790;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 3 "ra1";
    .port_info 5 /INPUT 3 "ra2";
    .port_info 6 /INPUT 3 "wa";
    .port_info 7 /INPUT 16 "wd";
    .port_info 8 /OUTPUT 16 "rd1";
    .port_info 9 /OUTPUT 16 "rd2";
v0x5db410d71fc0_0 .net "clk", 0 0, v0x5db410d969a0_0;  alias, 1 drivers
v0x5db410d63810_0 .net "ra1", 2 0, L_0x5db410da8fd0;  1 drivers
v0x5db410d8ba20_0 .net "ra2", 2 0, L_0x5db410da91d0;  1 drivers
v0x5db410d8bae0_0 .var "rd1", 15 0;
v0x5db410d8bbc0_0 .var "rd2", 15 0;
v0x5db410d8bcf0 .array "register_file", 0 7, 15 0;
v0x5db410d8bdb0_0 .net "reset", 0 0, v0x5db410d96e40_0;  alias, 1 drivers
v0x5db410d8be70_0 .net "state", 1 0, v0x5db410d96110_0;  alias, 1 drivers
v0x5db410d8bf50_0 .net "wa", 2 0, L_0x5db410da8970;  alias, 1 drivers
v0x5db410d8c030_0 .net "wd", 15 0, L_0x5db410da8b50;  alias, 1 drivers
v0x5db410d8c110_0 .net8 "we", 0 0, RS_0x7c12302ad1c8;  alias, 2 drivers
E_0x5db410d526c0/0 .event anyedge, v0x5db410d8be70_0;
E_0x5db410d526c0/1 .event posedge, v0x5db410d71fc0_0;
E_0x5db410d526c0 .event/or E_0x5db410d526c0/0, E_0x5db410d526c0/1;
S_0x5db410d8c310 .scope module, "alu1" "alu" 3 68, 3 204 0, S_0x5db410d6a790;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 16 "i_data_A";
    .port_info 2 /INPUT 16 "i_data_B";
    .port_info 3 /INPUT 2 "i_alu_control";
    .port_info 4 /OUTPUT 16 "o_result";
    .port_info 5 /OUTPUT 1 "o_zero_flag";
    .port_info 6 /OUTPUT 1 "o_carry_flag";
v0x5db410d8c5a0_0 .net "i_alu_control", 1 0, v0x5db410d8d8e0_0;  alias, 1 drivers
v0x5db410d8c6a0_0 .net "i_data_A", 15 0, v0x5db410d8bae0_0;  alias, 1 drivers
v0x5db410d8c760_0 .net "i_data_B", 15 0, L_0x5db410da9270;  alias, 1 drivers
v0x5db410d8c800_0 .var "o_carry_flag", 0 0;
v0x5db410d8c8c0_0 .var "o_result", 15 0;
v0x5db410d8c9f0_0 .var "o_zero_flag", 0 0;
v0x5db410d8cab0_0 .net "state", 1 0, v0x5db410d96110_0;  alias, 1 drivers
E_0x5db410d73830/0 .event anyedge, v0x5db410d8be70_0, v0x5db410d8c5a0_0, v0x5db410d8bae0_0, v0x5db410d8c760_0;
E_0x5db410d73830/1 .event anyedge, v0x5db410d8c8c0_0;
E_0x5db410d73830 .event/or E_0x5db410d73830/0, E_0x5db410d73830/1;
S_0x5db410d8cc30 .scope module, "carrycheckmux" "mux2" 3 63, 3 200 0, S_0x5db410d6a790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
P_0x5db410d8ce10 .param/l "WIDTH" 0 3 200, +C4<00000000000000000000000000000001>;
L_0x7c122fece0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5db410d8cf40_0 .net "d0", 0 0, L_0x7c122fece0f0;  1 drivers
L_0x7c122fece138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5db410d8d020_0 .net "d1", 0 0, L_0x7c122fece138;  1 drivers
v0x5db410d8d100_0 .net "s", 0 0, L_0x5db410d97e50;  1 drivers
v0x5db410d8d1d0_0 .net8 "y", 0 0, RS_0x7c12302ad1c8;  alias, 2 drivers
L_0x5db410da8d10 .functor MUXZ 1, L_0x7c122fece0f0, L_0x7c122fece138, L_0x5db410d97e50, C4<>;
S_0x5db410d8d350 .scope module, "cntrl" "controller" 3 49, 3 132 0, S_0x5db410d6a790;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 4 "op";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 2 "alucontrol";
L_0x5db410d97c60 .functor AND 1, L_0x5db410d97770, v0x5db410d8c9f0_0, C4<1>, C4<1>;
v0x5db410d8e910_0 .net "alucontrol", 1 0, v0x5db410d8d8e0_0;  alias, 1 drivers
v0x5db410d8e9f0_0 .net "alusrc", 0 0, L_0x5db410d97640;  alias, 1 drivers
v0x5db410d8eab0_0 .net "branch", 0 0, L_0x5db410d97770;  1 drivers
v0x5db410d8eb80_0 .net "memread", 0 0, L_0x5db410d97940;  1 drivers
v0x5db410d8ec50_0 .net "memtoreg", 0 0, L_0x5db410d97a20;  alias, 1 drivers
v0x5db410d8ed40_0 .net "memwrite", 0 0, L_0x5db410d978a0;  alias, 1 drivers
v0x5db410d8ee10_0 .net "op", 3 0, L_0x5db410d97d10;  1 drivers
v0x5db410d8ef00_0 .net "pcsrc", 0 0, L_0x5db410d97c60;  alias, 1 drivers
v0x5db410d8efa0_0 .net "regdst", 0 0, L_0x5db410d97510;  alias, 1 drivers
v0x5db410d8f0d0_0 .net8 "regwrite", 0 0, RS_0x7c12302ad1c8;  alias, 2 drivers
v0x5db410d8f170_0 .net "state", 1 0, v0x5db410d96110_0;  alias, 1 drivers
v0x5db410d8f2a0_0 .net "zero", 0 0, v0x5db410d8c9f0_0;  alias, 1 drivers
S_0x5db410d8d630 .scope module, "ad" "aludecoder" 3 140, 3 167 0, S_0x5db410d8d350;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 4 "opcode";
    .port_info 2 /OUTPUT 2 "alucontrol";
v0x5db410d8d8e0_0 .var "alucontrol", 1 0;
v0x5db410d8d9c0_0 .net "opcode", 3 0, L_0x5db410d97d10;  alias, 1 drivers
v0x5db410d8da80_0 .net "state", 1 0, v0x5db410d96110_0;  alias, 1 drivers
E_0x5db410d183b0 .event anyedge, v0x5db410d8be70_0, v0x5db410d8d9c0_0;
S_0x5db410d8dc20 .scope module, "md" "decoder" 3 139, 3 146 0, S_0x5db410d8d350;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 4 "op";
    .port_info 2 /OUTPUT 1 "memtoreg";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "branch";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
v0x5db410d8df30_0 .net *"_ivl_9", 6 0, v0x5db410d8e170_0;  1 drivers
v0x5db410d8e010_0 .net "alusrc", 0 0, L_0x5db410d97640;  alias, 1 drivers
v0x5db410d8e0d0_0 .net "branch", 0 0, L_0x5db410d97770;  alias, 1 drivers
v0x5db410d8e170_0 .var "controls", 6 0;
v0x5db410d8e250_0 .net "memread", 0 0, L_0x5db410d97940;  alias, 1 drivers
v0x5db410d8e360_0 .net "memtoreg", 0 0, L_0x5db410d97a20;  alias, 1 drivers
v0x5db410d8e420_0 .net "memwrite", 0 0, L_0x5db410d978a0;  alias, 1 drivers
v0x5db410d8e4e0_0 .net "op", 3 0, L_0x5db410d97d10;  alias, 1 drivers
v0x5db410d8e5a0_0 .net "regdst", 0 0, L_0x5db410d97510;  alias, 1 drivers
v0x5db410d8e640_0 .net8 "regwrite", 0 0, RS_0x7c12302ad1c8;  alias, 2 drivers
v0x5db410d8e6e0_0 .net "state", 1 0, v0x5db410d96110_0;  alias, 1 drivers
L_0x5db410d97470 .part v0x5db410d8e170_0, 6, 1;
L_0x5db410d97510 .part v0x5db410d8e170_0, 5, 1;
L_0x5db410d97640 .part v0x5db410d8e170_0, 4, 1;
L_0x5db410d97770 .part v0x5db410d8e170_0, 3, 1;
L_0x5db410d978a0 .part v0x5db410d8e170_0, 2, 1;
L_0x5db410d97940 .part v0x5db410d8e170_0, 1, 1;
L_0x5db410d97a20 .part v0x5db410d8e170_0, 0, 1;
S_0x5db410d8f450 .scope module, "dmem" "data_memory" 3 71, 3 79 0, S_0x5db410d6a790;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 16 "addr";
    .port_info 4 /INPUT 16 "wd";
    .port_info 5 /OUTPUT 16 "rd";
L_0x5db410da9450 .functor BUFZ 16, L_0x5db410da9310, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5db410d8f740 .array "RAM", 0 31, 15 0;
v0x5db410d8f820_0 .net *"_ivl_0", 15 0, L_0x5db410da9310;  1 drivers
v0x5db410d8f900_0 .net *"_ivl_3", 13 0, L_0x5db410da93b0;  1 drivers
v0x5db410d8f9c0_0 .net "addr", 15 0, o0x7c12302addc8;  alias, 0 drivers
v0x5db410d8faa0_0 .net "clk", 0 0, v0x5db410d969a0_0;  alias, 1 drivers
v0x5db410d8fb90_0 .net "rd", 15 0, L_0x5db410da9450;  alias, 1 drivers
v0x5db410d8fc50_0 .net "state", 1 0, v0x5db410d96110_0;  alias, 1 drivers
v0x5db410d8fd10_0 .net "wd", 15 0, v0x5db410d8bbc0_0;  alias, 1 drivers
v0x5db410d8fe00_0 .net "we", 0 0, o0x7c12302ade28;  alias, 0 drivers
E_0x5db410d8f6c0 .event posedge, v0x5db410d71fc0_0;
L_0x5db410da9310 .array/port v0x5db410d8f740, L_0x5db410da93b0;
L_0x5db410da93b0 .part o0x7c12302addc8, 2, 14;
S_0x5db410d90030 .scope module, "imem" "instr_memory" 3 46, 3 88 0, S_0x5db410d6a790;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 5 "addr";
    .port_info 3 /OUTPUT 16 "rd";
v0x5db410d90330 .array "RAM", 0 31, 15 0;
v0x5db410d90810_0 .net "addr", 4 0, L_0x5db410d973d0;  1 drivers
v0x5db410d908f0_0 .net "clk", 0 0, v0x5db410d969a0_0;  alias, 1 drivers
v0x5db410d90a10_0 .var "rd", 15 0;
v0x5db410d90ad0_0 .net "state", 1 0, v0x5db410d96110_0;  alias, 1 drivers
v0x5db410d90330_0 .array/port v0x5db410d90330, 0;
v0x5db410d90330_1 .array/port v0x5db410d90330, 1;
E_0x5db410d8f5e0/0 .event anyedge, v0x5db410d8be70_0, v0x5db410d90810_0, v0x5db410d90330_0, v0x5db410d90330_1;
v0x5db410d90330_2 .array/port v0x5db410d90330, 2;
v0x5db410d90330_3 .array/port v0x5db410d90330, 3;
v0x5db410d90330_4 .array/port v0x5db410d90330, 4;
v0x5db410d90330_5 .array/port v0x5db410d90330, 5;
E_0x5db410d8f5e0/1 .event anyedge, v0x5db410d90330_2, v0x5db410d90330_3, v0x5db410d90330_4, v0x5db410d90330_5;
v0x5db410d90330_6 .array/port v0x5db410d90330, 6;
v0x5db410d90330_7 .array/port v0x5db410d90330, 7;
v0x5db410d90330_8 .array/port v0x5db410d90330, 8;
v0x5db410d90330_9 .array/port v0x5db410d90330, 9;
E_0x5db410d8f5e0/2 .event anyedge, v0x5db410d90330_6, v0x5db410d90330_7, v0x5db410d90330_8, v0x5db410d90330_9;
v0x5db410d90330_10 .array/port v0x5db410d90330, 10;
v0x5db410d90330_11 .array/port v0x5db410d90330, 11;
v0x5db410d90330_12 .array/port v0x5db410d90330, 12;
v0x5db410d90330_13 .array/port v0x5db410d90330, 13;
E_0x5db410d8f5e0/3 .event anyedge, v0x5db410d90330_10, v0x5db410d90330_11, v0x5db410d90330_12, v0x5db410d90330_13;
v0x5db410d90330_14 .array/port v0x5db410d90330, 14;
v0x5db410d90330_15 .array/port v0x5db410d90330, 15;
v0x5db410d90330_16 .array/port v0x5db410d90330, 16;
v0x5db410d90330_17 .array/port v0x5db410d90330, 17;
E_0x5db410d8f5e0/4 .event anyedge, v0x5db410d90330_14, v0x5db410d90330_15, v0x5db410d90330_16, v0x5db410d90330_17;
v0x5db410d90330_18 .array/port v0x5db410d90330, 18;
v0x5db410d90330_19 .array/port v0x5db410d90330, 19;
v0x5db410d90330_20 .array/port v0x5db410d90330, 20;
v0x5db410d90330_21 .array/port v0x5db410d90330, 21;
E_0x5db410d8f5e0/5 .event anyedge, v0x5db410d90330_18, v0x5db410d90330_19, v0x5db410d90330_20, v0x5db410d90330_21;
v0x5db410d90330_22 .array/port v0x5db410d90330, 22;
v0x5db410d90330_23 .array/port v0x5db410d90330, 23;
v0x5db410d90330_24 .array/port v0x5db410d90330, 24;
v0x5db410d90330_25 .array/port v0x5db410d90330, 25;
E_0x5db410d8f5e0/6 .event anyedge, v0x5db410d90330_22, v0x5db410d90330_23, v0x5db410d90330_24, v0x5db410d90330_25;
v0x5db410d90330_26 .array/port v0x5db410d90330, 26;
v0x5db410d90330_27 .array/port v0x5db410d90330, 27;
v0x5db410d90330_28 .array/port v0x5db410d90330, 28;
v0x5db410d90330_29 .array/port v0x5db410d90330, 29;
E_0x5db410d8f5e0/7 .event anyedge, v0x5db410d90330_26, v0x5db410d90330_27, v0x5db410d90330_28, v0x5db410d90330_29;
v0x5db410d90330_30 .array/port v0x5db410d90330, 30;
v0x5db410d90330_31 .array/port v0x5db410d90330, 31;
E_0x5db410d8f5e0/8 .event anyedge, v0x5db410d90330_30, v0x5db410d90330_31;
E_0x5db410d8f5e0 .event/or E_0x5db410d8f5e0/0, E_0x5db410d8f5e0/1, E_0x5db410d8f5e0/2, E_0x5db410d8f5e0/3, E_0x5db410d8f5e0/4, E_0x5db410d8f5e0/5, E_0x5db410d8f5e0/6, E_0x5db410d8f5e0/7, E_0x5db410d8f5e0/8;
S_0x5db410d90c60 .scope module, "immsh" "sl1" 3 55, 3 186 0, S_0x5db410d6a790;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 16 "y";
v0x5db410d90ea0_0 .net *"_ivl_1", 14 0, L_0x5db410da8540;  1 drivers
L_0x7c122fece0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5db410d90fa0_0 .net/2u *"_ivl_2", 0 0, L_0x7c122fece0a8;  1 drivers
v0x5db410d91080_0 .net "a", 15 0, L_0x5db410da8370;  alias, 1 drivers
v0x5db410d91140_0 .net "y", 15 0, L_0x5db410da85e0;  alias, 1 drivers
L_0x5db410da8540 .part L_0x5db410da8370, 0, 15;
L_0x5db410da85e0 .concat [ 1 15 0 0], L_0x7c122fece0a8, L_0x5db410da8540;
S_0x5db410d91280 .scope module, "pc_reg" "flipflop" 3 52, 3 194 0, S_0x5db410d6a790;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 16 "d";
    .port_info 4 /OUTPUT 16 "q";
P_0x5db410d91460 .param/l "WIDTH" 0 3 194, +C4<00000000000000000000000000010000>;
v0x5db410d91620_0 .net "clk", 0 0, v0x5db410d969a0_0;  alias, 1 drivers
v0x5db410d916e0_0 .net "d", 15 0, L_0x5db410da87b0;  alias, 1 drivers
v0x5db410d917c0_0 .var "q", 15 0;
v0x5db410d918b0_0 .net "reset", 0 0, v0x5db410d96e40_0;  alias, 1 drivers
v0x5db410d91980_0 .net "state", 1 0, v0x5db410d96110_0;  alias, 1 drivers
E_0x5db410d915c0 .event posedge, v0x5db410d8bdb0_0, v0x5db410d71fc0_0;
S_0x5db410d91b10 .scope module, "pcadd1" "adder" 3 53, 3 182 0, S_0x5db410d6a790;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "y";
v0x5db410d91d10_0 .net "a", 15 0, v0x5db410d917c0_0;  alias, 1 drivers
L_0x7c122fece018 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5db410d91df0_0 .net "b", 15 0, L_0x7c122fece018;  1 drivers
v0x5db410d91eb0_0 .net "y", 15 0, L_0x5db410d97db0;  alias, 1 drivers
L_0x5db410d97db0 .arith/sum 16, v0x5db410d917c0_0, L_0x7c122fece018;
S_0x5db410d92020 .scope module, "pcadd2" "adder" 3 56, 3 182 0, S_0x5db410d6a790;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "y";
v0x5db410d92250_0 .net "a", 15 0, L_0x5db410d97db0;  alias, 1 drivers
v0x5db410d92360_0 .net "b", 15 0, L_0x5db410da85e0;  alias, 1 drivers
v0x5db410d92430_0 .net "y", 15 0, L_0x5db410da8680;  alias, 1 drivers
L_0x5db410da8680 .arith/sum 16, L_0x5db410d97db0, L_0x5db410da85e0;
S_0x5db410d92580 .scope module, "pcbrmux" "mux2" 3 57, 3 200 0, S_0x5db410d6a790;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5db410d92760 .param/l "WIDTH" 0 3 200, +C4<00000000000000000000000000010000>;
v0x5db410d92960_0 .net "d0", 15 0, L_0x5db410d97db0;  alias, 1 drivers
v0x5db410d92a70_0 .net "d1", 15 0, L_0x5db410da8680;  alias, 1 drivers
v0x5db410d92b30_0 .net "s", 0 0, L_0x5db410d97c60;  alias, 1 drivers
v0x5db410d92c30_0 .net "y", 15 0, L_0x5db410da87b0;  alias, 1 drivers
L_0x5db410da87b0 .functor MUXZ 16, L_0x5db410d97db0, L_0x5db410da8680, L_0x5db410d97c60, C4<>;
S_0x5db410d92d50 .scope module, "resultmux" "mux2" 3 61, 3 200 0, S_0x5db410d6a790;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5db410d92f30 .param/l "WIDTH" 0 3 200, +C4<00000000000000000000000000010000>;
v0x5db410d93070_0 .net "d0", 15 0, v0x5db410d8c8c0_0;  alias, 1 drivers
v0x5db410d93180_0 .net "d1", 15 0, L_0x5db410da9450;  alias, 1 drivers
v0x5db410d93250_0 .net "s", 0 0, L_0x5db410d97a20;  alias, 1 drivers
v0x5db410d93370_0 .net "y", 15 0, L_0x5db410da8b50;  alias, 1 drivers
L_0x5db410da8b50 .functor MUXZ 16, v0x5db410d8c8c0_0, L_0x5db410da9450, L_0x5db410d97a20, C4<>;
S_0x5db410d93480 .scope module, "se" "sign_ext" 3 54, 3 190 0, S_0x5db410d6a790;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 16 "y";
v0x5db410d936c0_0 .net *"_ivl_1", 0 0, L_0x5db410da7ff0;  1 drivers
v0x5db410d937c0_0 .net *"_ivl_2", 8 0, L_0x5db410da8090;  1 drivers
v0x5db410d938a0_0 .net *"_ivl_4", 14 0, L_0x5db410da82d0;  1 drivers
L_0x7c122fece060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5db410d93960_0 .net *"_ivl_9", 0 0, L_0x7c122fece060;  1 drivers
v0x5db410d93a40_0 .net "a", 5 0, L_0x5db410da8410;  1 drivers
v0x5db410d93b70_0 .net "y", 15 0, L_0x5db410da8370;  alias, 1 drivers
L_0x5db410da7ff0 .part L_0x5db410da8410, 5, 1;
LS_0x5db410da8090_0_0 .concat [ 1 1 1 1], L_0x5db410da7ff0, L_0x5db410da7ff0, L_0x5db410da7ff0, L_0x5db410da7ff0;
LS_0x5db410da8090_0_4 .concat [ 1 1 1 1], L_0x5db410da7ff0, L_0x5db410da7ff0, L_0x5db410da7ff0, L_0x5db410da7ff0;
LS_0x5db410da8090_0_8 .concat [ 1 0 0 0], L_0x5db410da7ff0;
L_0x5db410da8090 .concat [ 4 4 1 0], LS_0x5db410da8090_0_0, LS_0x5db410da8090_0_4, LS_0x5db410da8090_0_8;
L_0x5db410da82d0 .concat [ 6 9 0 0], L_0x5db410da8410, L_0x5db410da8090;
L_0x5db410da8370 .concat [ 15 1 0 0], L_0x5db410da82d0, L_0x7c122fece060;
S_0x5db410d93c70 .scope module, "srcbmux" "mux2" 3 67, 3 200 0, S_0x5db410d6a790;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5db410d93e50 .param/l "WIDTH" 0 3 200, +C4<00000000000000000000000000010000>;
v0x5db410d93fc0_0 .net "d0", 15 0, v0x5db410d8bbc0_0;  alias, 1 drivers
v0x5db410d940d0_0 .net "d1", 15 0, L_0x5db410da8370;  alias, 1 drivers
v0x5db410d941e0_0 .net "s", 0 0, L_0x5db410d97640;  alias, 1 drivers
v0x5db410d942d0_0 .net "y", 15 0, L_0x5db410da9270;  alias, 1 drivers
L_0x5db410da9270 .functor MUXZ 16, v0x5db410d8bbc0_0, L_0x5db410da8370, L_0x5db410d97640, C4<>;
S_0x5db410d943d0 .scope module, "writemux" "mux2" 3 60, 3 200 0, S_0x5db410d6a790;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "d0";
    .port_info 1 /INPUT 3 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 3 "y";
P_0x5db410d945b0 .param/l "WIDTH" 0 3 200, +C4<00000000000000000000000000000011>;
v0x5db410d946f0_0 .net "d0", 2 0, L_0x5db410da8a10;  1 drivers
v0x5db410d947f0_0 .net "d1", 2 0, L_0x5db410da8ab0;  1 drivers
v0x5db410d948d0_0 .net "s", 0 0, L_0x5db410d97510;  alias, 1 drivers
v0x5db410d949f0_0 .net "y", 2 0, L_0x5db410da8970;  alias, 1 drivers
L_0x5db410da8970 .functor MUXZ 3, L_0x5db410da8a10, L_0x5db410da8ab0, L_0x5db410d97510, C4<>;
    .scope S_0x5db410d90030;
T_0 ;
    %vpi_call 3 92 "$readmemh", "memfile.dat", v0x5db410d90330 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5db410d90030;
T_1 ;
    %wait E_0x5db410d8f5e0;
    %load/vec4 v0x5db410d90ad0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5db410d90810_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5db410d90330, 4;
    %store/vec4 v0x5db410d90a10_0, 0, 16;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5db410d8dc20;
T_2 ;
    %wait E_0x5db410d183b0;
    %load/vec4 v0x5db410d8e6e0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x5db410d8e4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 127, 127, 7;
    %assign/vec4 v0x5db410d8e170_0, 0;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 96, 0, 7;
    %assign/vec4 v0x5db410d8e170_0, 0;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 96, 0, 7;
    %assign/vec4 v0x5db410d8e170_0, 0;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 83, 0, 7;
    %assign/vec4 v0x5db410d8e170_0, 0;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 20, 0, 7;
    %assign/vec4 v0x5db410d8e170_0, 0;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 8, 0, 7;
    %assign/vec4 v0x5db410d8e170_0, 0;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 88, 0, 7;
    %assign/vec4 v0x5db410d8e170_0, 0;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5db410d8d630;
T_3 ;
    %wait E_0x5db410d183b0;
    %load/vec4 v0x5db410d8da80_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x5db410d8d9c0_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5db410d8d8e0_0, 0;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5db410d8d8e0_0, 0;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5db410d8d8e0_0, 0;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5db410d8d8e0_0, 0;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5db410d8d8e0_0, 0;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5db410d8d8e0_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5db410d8d8e0_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5db410d91280;
T_4 ;
    %wait E_0x5db410d915c0;
    %load/vec4 v0x5db410d918b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5db410d917c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5db410d916e0_0;
    %assign/vec4 v0x5db410d917c0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5db410d6a480;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5db410d8bcf0, 4, 0;
    %pushi/vec4 11, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5db410d8bcf0, 4, 0;
    %pushi/vec4 22, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5db410d8bcf0, 4, 0;
    %pushi/vec4 33, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5db410d8bcf0, 4, 0;
    %pushi/vec4 44, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5db410d8bcf0, 4, 0;
    %pushi/vec4 55, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5db410d8bcf0, 4, 0;
    %pushi/vec4 65, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5db410d8bcf0, 4, 0;
    %pushi/vec4 10, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5db410d8bcf0, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x5db410d6a480;
T_6 ;
    %wait E_0x5db410d526c0;
    %load/vec4 v0x5db410d8be70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x5db410d63810_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5db410d8bcf0, 4;
    %assign/vec4 v0x5db410d8bae0_0, 0;
    %load/vec4 v0x5db410d8ba20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5db410d8bcf0, 4;
    %assign/vec4 v0x5db410d8bbc0_0, 0;
T_6.0 ;
    %load/vec4 v0x5db410d8be70_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x5db410d8c110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5db410d8c030_0;
    %load/vec4 v0x5db410d8bf50_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5db410d8bcf0, 0, 4;
T_6.4 ;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5db410d8c310;
T_7 ;
    %wait E_0x5db410d73830;
    %load/vec4 v0x5db410d8cab0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5db410d8c5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_7.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_7.4, 4;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x5db410d8c8c0_0, 0, 16;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x5db410d8c6a0_0;
    %pad/u 17;
    %load/vec4 v0x5db410d8c760_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x5db410d8c8c0_0, 0, 16;
    %store/vec4 v0x5db410d8c800_0, 0, 1;
    %load/vec4 v0x5db410d8c8c0_0;
    %nor/r;
    %store/vec4 v0x5db410d8c9f0_0, 0, 1;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x5db410d8c6a0_0;
    %load/vec4 v0x5db410d8c760_0;
    %sub;
    %store/vec4 v0x5db410d8c8c0_0, 0, 16;
    %load/vec4 v0x5db410d8c8c0_0;
    %nor/r;
    %store/vec4 v0x5db410d8c9f0_0, 0, 1;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x5db410d8c6a0_0;
    %load/vec4 v0x5db410d8c760_0;
    %and;
    %inv;
    %store/vec4 v0x5db410d8c8c0_0, 0, 16;
    %load/vec4 v0x5db410d8c8c0_0;
    %nor/r;
    %store/vec4 v0x5db410d8c9f0_0, 0, 1;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5db410d8f450;
T_8 ;
    %wait E_0x5db410d8f6c0;
    %load/vec4 v0x5db410d8fe00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x5db410d8fc50_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5db410d8fd10_0;
    %load/vec4 v0x5db410d8f9c0_0;
    %parti/s 14, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5db410d8f740, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5db410d6a790;
T_9 ;
    %wait E_0x5db410d52270;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5db410d96110_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5db410d6a790;
T_10 ;
    %wait E_0x5db410d8f6c0;
    %load/vec4 v0x5db410d96110_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x5db410d95160_0;
    %parti/s 4, 12, 5;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5db410d96110_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5db410d96110_0, 0;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5db410d96110_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x5db410d95160_0;
    %parti/s 4, 12, 5;
    %cmpi/e 10, 0, 4;
    %jmp/1 T_10.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5db410d95160_0;
    %parti/s 4, 12, 5;
    %cmpi/e 9, 0, 4;
    %flag_or 4, 8;
T_10.8;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5db410d96110_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5db410d96110_0, 0;
T_10.7 ;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x5db410d96110_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.9, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5db410d96110_0, 0;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x5db410d96110_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5db410d96110_0, 0;
T_10.11 ;
T_10.10 ;
T_10.5 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5db410d6b2e0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5db410d96e40_0, 0;
    %delay 21, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db410d96e40_0, 0;
    %end;
    .thread T_11;
    .scope S_0x5db410d6b2e0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db410d969a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5db410d96b30_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x5db410d96b30_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_12.1, 5;
    %delay 5, 0;
    %load/vec4 v0x5db410d969a0_0;
    %inv;
    %assign/vec4 v0x5db410d969a0_0, 0;
    %load/vec4 v0x5db410d96b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5db410d96b30_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x5db410d6b2e0;
T_13 ;
    %wait E_0x5db410d51f60;
    %vpi_call 2 38 "$display", "Instruction: %h", v0x5db410d96c40_0 {0 0 0};
    %vpi_call 2 39 "$display", "State: %h", v0x5db410d97120_0 {0 0 0};
    %vpi_call 2 40 "$display", "Now: srca=%h, srcb=%h, aluout=%h, write_data=%h, result=%h, zero=%h, carry=%h", v0x5db410d96fa0_0, v0x5db410d97060_0, v0x5db410d967b0_0, v0x5db410d971e0_0, v0x5db410d96ee0_0, v0x5db410d97330_0, v0x5db410d96890_0 {0 0 0};
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_add.v";
    "multi_cycle.v";
