

================================================================
== Vitis HLS Report for 'point_double_1_Pipeline_VITIS_LOOP_45_1'
================================================================
* Date:           Thu Dec 26 19:54:57 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        haidiem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.664 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |      162|      162|         1|          1|          1|   162|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1483|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     342|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     342|   1528|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |i_9_fu_190_p2          |         +|   0|  0|   15|           8|           1|
    |and_ln820_fu_165_p2    |       and|   0|  0|  163|         163|         163|
    |icmp_ln45_fu_109_p2    |      icmp|   0|  0|   11|           8|           8|
    |p_Result_13_fu_170_p2  |      icmp|   0|  0|   61|         163|           1|
    |select_ln50_fu_176_p3  |    select|   0|  0|  166|           1|         166|
    |tmp_V_7_fu_143_p3      |    select|   0|  0|  166|           1|         166|
    |shl_ln820_fu_159_p2    |       shl|   0|  0|  567|           1|         163|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    |lambda_V_2_fu_184_p2   |       xor|   0|  0|  166|         166|         166|
    |xor_ln1544_fu_137_p2   |       xor|   0|  0|  166|         166|         164|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0| 1483|         678|        1000|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_1_fu_54                |   9|          2|    8|         16|
    |lhs_V_fu_62              |   9|          2|  166|        332|
    |tmp_V_2_in_fu_58         |   9|          2|  165|        330|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  341|        682|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_1_fu_54                |    8|   0|    8|          0|
    |lhs_V_fu_62              |  166|   0|  166|          0|
    |tmp_V_2_in_fu_58         |  165|   0|  165|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  342|   0|  342|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  point_double.1_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  point_double.1_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  point_double.1_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  point_double.1_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  point_double.1_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  point_double.1_Pipeline_VITIS_LOOP_45_1|  return value|
|lambda_V                |   in|  166|     ap_none|                                 lambda_V|        scalar|
|lambda_V_1              |   in|  165|     ap_none|                               lambda_V_1|        scalar|
|p_Val2_s                |   in|  163|     ap_none|                                 p_Val2_s|        scalar|
|lambda_V_12_out         |  out|  166|      ap_vld|                          lambda_V_12_out|       pointer|
|lambda_V_12_out_ap_vld  |  out|    1|      ap_vld|                          lambda_V_12_out|       pointer|
+------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 4 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_V_2_in = alloca i32 1"   --->   Operation 5 'alloca' 'tmp_V_2_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 6 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_read = read i163 @_ssdm_op_Read.ap_auto.i163, i163 %p_Val2_s"   --->   Operation 7 'read' 'p_Val2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lambda_V_1_read = read i165 @_ssdm_op_Read.ap_auto.i165, i165 %lambda_V_1"   --->   Operation 8 'read' 'lambda_V_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lambda_V_read = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %lambda_V"   --->   Operation 9 'read' 'lambda_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i166 %lambda_V_read, i166 %lhs_V"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i165 %lambda_V_1_read, i165 %tmp_V_2_in"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 1, i8 %i_1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.66>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i8 %i_1" [gf2_arithmetic.cpp:45]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.55ns)   --->   "%icmp_ln45 = icmp_eq  i8 %i, i8 163" [gf2_arithmetic.cpp:45]   --->   Operation 16 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 162, i64 162, i64 162"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split, void %_Z7bf_multR6ap_intILi166EERKS0_S3_.89.93.101.160.exit_ifconv.exitStub" [gf2_arithmetic.cpp:45]   --->   Operation 18 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_V_2_in_load = load i165 %tmp_V_2_in" [gf2_arithmetic.cpp:38]   --->   Operation 19 'load' 'tmp_V_2_in_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%lhs_V_load_2 = load i166 %lhs_V" [gf2_arithmetic.cpp:50]   --->   Operation 20 'load' 'lhs_V_load_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [gf2_arithmetic.cpp:38]   --->   Operation 21 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_V = bitconcatenate i166 @_ssdm_op_BitConcatenate.i166.i165.i1, i165 %tmp_V_2_in_load, i1 0"   --->   Operation 22 'bitconcatenate' 'tmp_V' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_7)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i165.i32, i165 %tmp_V_2_in_load, i32 162"   --->   Operation 23 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_7)   --->   "%xor_ln1544 = xor i166 %tmp_V, i166 11692013098647223345629478661730264157247460344009"   --->   Operation 24 'xor' 'xor_ln1544' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.27ns) (out node of the LUT)   --->   "%tmp_V_7 = select i1 %p_Result_s, i166 %xor_ln1544, i166 %tmp_V" [gf2_arithmetic.cpp:47]   --->   Operation 25 'select' 'tmp_V_7' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i166 %tmp_V_7" [gf2_arithmetic.cpp:38]   --->   Operation 26 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%zext_ln820 = zext i8 %i"   --->   Operation 27 'zext' 'zext_ln820' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%shl_ln820 = shl i163 1, i163 %zext_ln820"   --->   Operation 28 'shl' 'shl_ln820' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%and_ln820 = and i163 %shl_ln820, i163 %p_Val2_read"   --->   Operation 29 'and' 'and_ln820' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (3.79ns) (out node of the LUT)   --->   "%p_Result_13 = icmp_ne  i163 %and_ln820, i163 0"   --->   Operation 30 'icmp' 'p_Result_13' <Predicate = (!icmp_ln45)> <Delay = 3.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node lambda_V_2)   --->   "%select_ln50 = select i1 %p_Result_13, i166 %tmp_V_7, i166 0" [gf2_arithmetic.cpp:50]   --->   Operation 31 'select' 'select_ln50' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.27ns) (out node of the LUT)   --->   "%lambda_V_2 = xor i166 %select_ln50, i166 %lhs_V_load_2" [gf2_arithmetic.cpp:50]   --->   Operation 32 'xor' 'lambda_V_2' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.91ns)   --->   "%i_9 = add i8 %i, i8 1" [gf2_arithmetic.cpp:45]   --->   Operation 33 'add' 'i_9' <Predicate = (!icmp_ln45)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln50 = store i166 %lambda_V_2, i166 %lhs_V" [gf2_arithmetic.cpp:50]   --->   Operation 34 'store' 'store_ln50' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln38 = store i165 %trunc_ln38, i165 %tmp_V_2_in" [gf2_arithmetic.cpp:38]   --->   Operation 35 'store' 'store_ln38' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln45 = store i8 %i_9, i8 %i_1" [gf2_arithmetic.cpp:45]   --->   Operation 36 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.i"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%lhs_V_load = load i166 %lhs_V"   --->   Operation 38 'load' 'lhs_V_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i166P0A, i166 %lambda_V_12_out, i166 %lhs_V_load"   --->   Operation 39 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lambda_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lambda_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_Val2_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lambda_V_12_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1               (alloca           ) [ 011]
tmp_V_2_in        (alloca           ) [ 011]
lhs_V             (alloca           ) [ 011]
p_Val2_read       (read             ) [ 011]
lambda_V_1_read   (read             ) [ 000]
lambda_V_read     (read             ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i                 (load             ) [ 000]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln45         (icmp             ) [ 011]
empty             (speclooptripcount) [ 000]
br_ln45           (br               ) [ 000]
tmp_V_2_in_load   (load             ) [ 000]
lhs_V_load_2      (load             ) [ 000]
specloopname_ln38 (specloopname     ) [ 000]
tmp_V             (bitconcatenate   ) [ 000]
p_Result_s        (bitselect        ) [ 000]
xor_ln1544        (xor              ) [ 000]
tmp_V_7           (select           ) [ 000]
trunc_ln38        (trunc            ) [ 000]
zext_ln820        (zext             ) [ 000]
shl_ln820         (shl              ) [ 000]
and_ln820         (and              ) [ 000]
p_Result_13       (icmp             ) [ 000]
select_ln50       (select           ) [ 000]
lambda_V_2        (xor              ) [ 000]
i_9               (add              ) [ 000]
store_ln50        (store            ) [ 000]
store_ln38        (store            ) [ 000]
store_ln45        (store            ) [ 000]
br_ln0            (br               ) [ 000]
lhs_V_load        (load             ) [ 000]
write_ln0         (write            ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lambda_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lambda_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lambda_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lambda_V_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_Val2_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lambda_V_12_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lambda_V_12_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i163"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i165"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i166"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i166.i165.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i165.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i166P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_V_2_in_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_2_in/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="lhs_V_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_Val2_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="163" slack="0"/>
<pin id="68" dir="0" index="1" bw="163" slack="0"/>
<pin id="69" dir="1" index="2" bw="163" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="lambda_V_1_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="165" slack="0"/>
<pin id="74" dir="0" index="1" bw="165" slack="0"/>
<pin id="75" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lambda_V_1_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="lambda_V_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="166" slack="0"/>
<pin id="80" dir="0" index="1" bw="166" slack="0"/>
<pin id="81" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lambda_V_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln0_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="166" slack="0"/>
<pin id="87" dir="0" index="2" bw="166" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln0_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="166" slack="0"/>
<pin id="93" dir="0" index="1" bw="166" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="165" slack="0"/>
<pin id="98" dir="0" index="1" bw="165" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="1"/>
<pin id="108" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln45_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="8" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_V_2_in_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="165" slack="1"/>
<pin id="117" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_2_in_load/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="lhs_V_load_2_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="166" slack="1"/>
<pin id="120" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_load_2/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_V_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="166" slack="0"/>
<pin id="123" dir="0" index="1" bw="165" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="p_Result_s_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="165" slack="0"/>
<pin id="132" dir="0" index="2" bw="9" slack="0"/>
<pin id="133" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="xor_ln1544_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="166" slack="0"/>
<pin id="139" dir="0" index="1" bw="166" slack="0"/>
<pin id="140" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1544/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_V_7_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="166" slack="0"/>
<pin id="146" dir="0" index="2" bw="166" slack="0"/>
<pin id="147" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_7/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="trunc_ln38_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="166" slack="0"/>
<pin id="153" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln820_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="1" index="1" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln820/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="shl_ln820_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="0"/>
<pin id="162" dir="1" index="2" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln820/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="and_ln820_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="163" slack="0"/>
<pin id="167" dir="0" index="1" bw="163" slack="1"/>
<pin id="168" dir="1" index="2" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln820/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_Result_13_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="163" slack="0"/>
<pin id="172" dir="0" index="1" bw="163" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_13/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln50_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="166" slack="0"/>
<pin id="179" dir="0" index="2" bw="166" slack="0"/>
<pin id="180" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="lambda_V_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="166" slack="0"/>
<pin id="186" dir="0" index="1" bw="166" slack="0"/>
<pin id="187" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="lambda_V_2/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_9_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln50_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="166" slack="0"/>
<pin id="198" dir="0" index="1" bw="166" slack="1"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln38_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="165" slack="0"/>
<pin id="203" dir="0" index="1" bw="165" slack="1"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln45_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="1"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="lhs_V_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="166" slack="1"/>
<pin id="213" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_load/2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="i_1_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="tmp_V_2_in_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="165" slack="0"/>
<pin id="224" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_2_in "/>
</bind>
</comp>

<comp id="229" class="1005" name="lhs_V_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="166" slack="0"/>
<pin id="231" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="237" class="1005" name="p_Val2_read_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="163" slack="1"/>
<pin id="239" dir="1" index="1" bw="163" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="52" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="78" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="72" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="115" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="115" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="141"><net_src comp="121" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="44" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="129" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="137" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="121" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="143" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="106" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="165" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="143" pin="3"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="118" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="106" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="184" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="151" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="190" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="218"><net_src comp="54" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="225"><net_src comp="58" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="232"><net_src comp="62" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="236"><net_src comp="229" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="240"><net_src comp="66" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="165" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lambda_V_12_out | {2 }
 - Input state : 
	Port: point_double.1_Pipeline_VITIS_LOOP_45_1 : lambda_V | {1 }
	Port: point_double.1_Pipeline_VITIS_LOOP_45_1 : lambda_V_1 | {1 }
	Port: point_double.1_Pipeline_VITIS_LOOP_45_1 : p_Val2_s | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln45 : 1
		br_ln45 : 2
		tmp_V : 1
		p_Result_s : 1
		xor_ln1544 : 2
		tmp_V_7 : 2
		trunc_ln38 : 3
		zext_ln820 : 1
		shl_ln820 : 2
		and_ln820 : 3
		p_Result_13 : 3
		select_ln50 : 4
		lambda_V_2 : 5
		i_9 : 1
		store_ln50 : 5
		store_ln38 : 4
		store_ln45 : 2
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    xor   |      xor_ln1544_fu_137     |    0    |   166   |
|          |      lambda_V_2_fu_184     |    0    |   166   |
|----------|----------------------------|---------|---------|
|  select  |       tmp_V_7_fu_143       |    0    |   166   |
|          |     select_ln50_fu_176     |    0    |   166   |
|----------|----------------------------|---------|---------|
|    and   |      and_ln820_fu_165      |    0    |   163   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln45_fu_109      |    0    |    11   |
|          |     p_Result_13_fu_170     |    0    |    61   |
|----------|----------------------------|---------|---------|
|    shl   |      shl_ln820_fu_159      |    0    |    17   |
|----------|----------------------------|---------|---------|
|    add   |         i_9_fu_190         |    0    |    15   |
|----------|----------------------------|---------|---------|
|          |   p_Val2_read_read_fu_66   |    0    |    0    |
|   read   | lambda_V_1_read_read_fu_72 |    0    |    0    |
|          |  lambda_V_read_read_fu_78  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |    write_ln0_write_fu_84   |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_V_fu_121        |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|      p_Result_s_fu_129     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln38_fu_151     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln820_fu_155     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   931   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_1_reg_215    |    8   |
|   lhs_V_reg_229   |   166  |
|p_Val2_read_reg_237|   163  |
| tmp_V_2_in_reg_222|   165  |
+-------------------+--------+
|       Total       |   502  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   931  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   502  |    -   |
+-----------+--------+--------+
|   Total   |   502  |   931  |
+-----------+--------+--------+
