
---------- Begin Simulation Statistics ----------
final_tick                                  872531000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 168463                       # Simulator instruction rate (inst/s)
host_mem_usage                                8593268                       # Number of bytes of host memory used
host_op_rate                                   189167                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.21                       # Real time elapsed on the host
host_tick_rate                              106245356                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1383460                       # Number of instructions simulated
sim_ops                                       1553511                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000873                       # Number of seconds simulated
sim_ticks                                   872531000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.225145                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  177062                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               255777                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                825                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22176                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            319275                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                110                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8681                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8571                       # Number of indirect misses.
system.cpu.branchPred.lookups                  417505                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   34589                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4188                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    560268                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   556090                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             17768                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     309780                       # Number of branches committed
system.cpu.commit.bw_lim_events                 88407                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            5676                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          282813                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1383460                       # Number of instructions committed
system.cpu.commit.committedOps                1553511                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1385717                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.121088                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.237987                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       942316     68.00%     68.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       153579     11.08%     79.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        79988      5.77%     84.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        41424      2.99%     87.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        31883      2.30%     90.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        18484      1.33%     91.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18976      1.37%     92.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        10660      0.77%     93.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        88407      6.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1385717                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                22883                       # Number of function calls committed.
system.cpu.commit.int_insts                   1407563                       # Number of committed integer instructions.
system.cpu.commit.loads                        242330                       # Number of loads committed
system.cpu.commit.membars                        5668                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1066819     68.67%     68.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5361      0.35%     69.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              472      0.03%     69.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     69.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             14      0.00%     69.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             7      0.00%     69.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     69.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            11      0.00%     69.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             1      0.00%     69.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              23      0.00%     69.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              16      0.00%     69.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     69.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            973      0.06%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            32      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          242330     15.60%     84.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         237425     15.28%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1553511                       # Class of committed instruction
system.cpu.commit.refs                         479755                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      6826                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1383460                       # Number of Instructions Simulated
system.cpu.committedOps                       1553511                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.261387                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.261387                       # CPI: Total CPI of All Threads
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 67071.428571                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 67071.428571                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       109500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       109500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5661                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5661                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       469500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       469500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.001235                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001235                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       109500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       109500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000176                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000176                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data       271386                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       271386                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68949.365342                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68949.365342                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67211.662371                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67211.662371                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data       260514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          260514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    749617500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    749617500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        10872                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10872                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9320                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9320                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    104312500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    104312500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005719                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005719                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1552                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1552                       # number of ReadReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5398                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5398                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5398                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5398                       # number of StoreCondReq hits
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          503                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          503                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 34996.474747                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 34996.474747                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31216.151242                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31216.151242                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            8                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            8                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     17323255                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     17323255                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.984095                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.984095                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_misses::.cpu.data          495                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          495                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data           52                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total           52                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     13828755                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     13828755                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.880716                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.880716                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          443                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          443                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data       231626                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       231626                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75250.288127                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75250.288127                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80896.573745                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80896.573745                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       201608                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         201608                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2258863149                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2258863149                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.129597                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.129597                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        30018                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30018                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        26194                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        26194                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    309348498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    309348498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016509                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016509                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3824                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3824                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.615758                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   104.608696                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               825                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              23                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        26908                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2406                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data       503515                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       503515                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73113.541235                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73113.541235                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73464.470356                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73464.470356                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data       462130                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           462130                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   3025803904                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3025803904                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.082192                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.082192                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        41385                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41385                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        35566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    427489753                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    427489753                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011557                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011557                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data         5819                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5819                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data       503515                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       503515                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73113.541235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73113.541235                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73464.470356                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73464.470356                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data       462130                       # number of overall hits
system.cpu.dcache.overall_hits::total          462130                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   3025803904                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3025803904                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.082192                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.082192                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        41385                       # number of overall misses
system.cpu.dcache.overall_misses::total         41385                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        35566                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35566                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    427489753                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    427489753                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011557                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011557                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5819                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5819                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    872531000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                   4758                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          781                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             82.852473                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          4122430                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   927.189176                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.905458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.905458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    872531000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs              5782                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           4122430                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           927.189176                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              479053                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            105000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         3730                       # number of writebacks
system.cpu.dcache.writebacks::total              3730                       # number of writebacks
system.cpu.decode.BlockedCycles                670452                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  4543                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               175188                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1948075                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   387750                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    330477                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  17947                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 17212                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 26473                       # Number of cycles decode is unblocking
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.pwrStateResidencyTicks::UNDEFINED    872531000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    872531000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED    872531000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    872531000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      417505                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    236310                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        948811                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 11693                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1823155                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           138                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   44754                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.239247                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             461672                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             211761                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.044741                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1433099                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.440145                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.667851                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1016901     70.96%     70.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    39735      2.77%     73.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    79345      5.54%     79.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    41798      2.92%     82.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    34574      2.41%     84.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    27996      1.95%     86.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    26618      1.86%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    26989      1.88%     90.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   139143      9.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1433099                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.ReadReq_accesses::.cpu.inst       236310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       236310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36057.437258                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36057.437258                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34518.553102                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34518.553102                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst       221607                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          221607                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    530152500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    530152500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062219                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.062219                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst        14703                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14703                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2387                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2387                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    425130500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    425130500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.052118                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.052118                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12316                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12316                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.307692                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs         2859                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst       236310                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       236310                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36057.437258                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36057.437258                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34518.553102                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34518.553102                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst       221607                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           221607                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    530152500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    530152500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062219                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.062219                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst        14703                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14703                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst         2387                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2387                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    425130500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    425130500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.052118                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.052118                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst        12316                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12316                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst       236310                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       236310                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36057.437258                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36057.437258                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34518.553102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34518.553102                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst       221607                       # number of overall hits
system.cpu.icache.overall_hits::total          221607                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    530152500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    530152500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062219                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.062219                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst        14703                       # number of overall misses
system.cpu.icache.overall_misses::total         14703                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst         2387                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2387                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    425130500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    425130500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.052118                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.052118                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12316                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12316                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    872531000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  11772                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             18.994884                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses           957555                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   495.360286                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.967501                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.967501                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    872531000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             12315                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses            957555                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           495.360286                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              233922                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        11772                       # number of writebacks
system.cpu.icache.writebacks::total             11772                       # number of writebacks
system.cpu.idleCycles                          311979                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                21581                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   339928                       # Number of branches executed
system.cpu.iew.exec_nop                           221                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.990704                       # Inst execution rate
system.cpu.iew.exec_refs                       539562                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     250846                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   37282                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                303407                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               5795                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6056                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               268420                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1836246                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                288716                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             26895                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1728856                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    125                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 12218                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  17947                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 12411                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           675                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             6657                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          195                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         5339                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        61073                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30992                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            195                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        13559                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8022                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1659107                       # num instructions consuming a value
system.cpu.iew.wb_count                       1704673                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.530534                       # average fanout of values written-back
system.cpu.iew.wb_producers                    880213                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.976846                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1710677                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2084861                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1162171                       # number of integer regfile writes
system.cpu.ipc                               0.792778                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.792778                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                28      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1198201     68.24%     68.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5423      0.31%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   515      0.03%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  23      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 15      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 26      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   25      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   20      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1091      0.06%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 32      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               295996     16.86%     85.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              254333     14.49%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1755752                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       18106                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010312                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    5753     31.77%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     31.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%     31.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     31.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4784     26.42%     58.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7566     41.79%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1766236                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4949511                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1697508                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2110550                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1829972                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1755752                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                6053                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          282503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1727                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            377                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       184314                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1433099                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.225144                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.003493                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              896180     62.53%     62.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              127008      8.86%     71.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              112843      7.87%     79.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               83890      5.85%     85.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               67444      4.71%     89.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               55384      3.86%     93.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               47803      3.34%     97.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               22502      1.57%     98.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               20045      1.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1433099                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.006117                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   7594                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              14924                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         7165                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              8160                       # Number of vector instruction queue writes
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.pwrStateResidencyTicks::UNDEFINED    872531000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    872531000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED    872531000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    872531000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             10827                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16710                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               303407                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              268420                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1573638                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  21617                       # number of misc regfile writes
system.cpu.numCycles                          1745078                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON       872531000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                   53182                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1572907                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   6735                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   407918                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   6065                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    77                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2953393                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1904497                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1918519                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    335926                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 250043                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  17947                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                276873                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   345607                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          2304994                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         341253                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               9036                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    127319                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           5809                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             6332                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      3133348                       # The number of ROB reads
system.cpu.rob.rob_writes                     3720993                       # The number of ROB writes
system.cpu.timesIdled                            7025                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     5952                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    1484                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.InvalidateReq_accesses::.cpu.data          492                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           492                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19112.244898                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19112.244898                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_miss_rate::.cpu.data     0.995935                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.995935                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_misses::.cpu.data          490                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             490                       # number of InvalidateReq misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      9365000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9365000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.995935                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.995935                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          490                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          490                       # number of InvalidateReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst        12269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          12269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85049.973060                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85049.973060                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75049.838631                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75049.838631                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           8557                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8557                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    315705500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    315705500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.302551                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.302551                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         3712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    278585001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    278585001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.302551                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.302551                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3712                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3712                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          3737                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3737                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82242.482231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82242.482231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72242.345817                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72242.345817                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data                79                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    79                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    300843000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     300843000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.978860                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.978860                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            3658                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3658                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    264262501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    264262501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.978860                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.978860                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         3658                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3658                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         1553                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1553                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87520.215633                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87520.215633                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77533.723022                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77533.723022                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           440                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               440                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data     97410000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     97410000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.716677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.716677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         1113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     86217500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     86217500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.716033                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.716033                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1112                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data               38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   38                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks        11756                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11756                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        11756                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11756                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks         3730                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3730                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks         3730                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3730                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst            12269                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5290                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17559                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85049.973060                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83473.695242                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84163.444536                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75049.838631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73475.891195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74164.701957                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                 8557                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  519                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9076                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    315705500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    398253000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        713958500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.302551                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.901890                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.483114                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               3712                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4771                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8483                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    278585001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    350480001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    629065002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.302551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.901701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.483057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          3712                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4770                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8482                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst           12269                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5290                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17559                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 85049.973060                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83473.695242                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84163.444536                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75049.838631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73475.891195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74164.701957                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                8557                       # number of overall hits
system.l2.overall_hits::.cpu.data                 519                       # number of overall hits
system.l2.overall_hits::total                    9076                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    315705500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    398253000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       713958500                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.302551                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.901890                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.483114                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              3712                       # number of overall misses
system.l2.overall_misses::.cpu.data              4771                       # number of overall misses
system.l2.overall_misses::total                  8483                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    278585001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    350480001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    629065002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.302551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.901701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.483057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         3712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4770                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8482                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED    872531000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                              0                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          183                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8753                       # Occupied blocks per task id
system.l2.tags.avg_refs                      3.805444                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   562612                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     213.191671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2395.483504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2418.418335                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.073104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.073804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.153415                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8962                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.273499                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    872531000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                      8964                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    562612                       # Number of tag accesses
system.l2.tags.tagsinuse                  5027.093509                       # Cycle average of tags in use
system.l2.tags.total_refs                       34112                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     102833.47                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                33020.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.cpu.inst::samples      3712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     14270.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       622.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    622.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         4.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst    272274567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        272274567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst         272274567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         349878686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             622153253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        272274567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        349878686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            622153253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         1540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    352.124675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   216.054180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.818904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          451     29.29%     29.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          376     24.42%     53.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          162     10.52%     64.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          123      7.99%     72.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           78      5.06%     77.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           80      5.19%     82.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           46      2.99%     85.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           34      2.21%     87.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          190     12.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1540                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 542848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  542848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       237568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        237568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         237568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         305280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             542848                       # Number of bytes read from this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         3712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4770                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33923.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32317.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       237568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       305280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 272274566.748917818069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 349878686.258711755276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    125922750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    154155500                       # Per-master read total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               16958                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            3712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8482                       # Number of read requests responded to by this memory
system.mem_ctrls.pageHitRate                    81.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    872531000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdQLenPdf::0                    5908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                      8482                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8482                       # Read request sizes (log2)
system.mem_ctrls.readReqs                        8482                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 81.83                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                     6941                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   42410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                     872233500                       # Total gap between requests
system.mem_ctrls.totMemAccLat               280078250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    121040750                       # Total ticks spent queuing
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy             59048010                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                  5690580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       268545240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            553.791378                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      2075500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      27040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     58877000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     89845750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     105809000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    588883750                       # Time in different power states
system.mem_ctrls_0.preBackEnergy              2070720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  3024615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        34503840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                29502480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         63922560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         16892100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              483200145                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime            735382250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             63410790                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                  5312160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       285869250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            562.810038                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      1356500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      27820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     36070000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     65702000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     114633750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    626948750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy              1839840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  2819685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        25230720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                31059000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         65766480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          9761280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              491069205                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime            728463500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        17454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       542848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  542848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED    872531000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            11297000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           44844750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8972                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8972    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8972                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8972                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               4824                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3658                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3658                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4824                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           490                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED    872531000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        36356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        16398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 52754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1538560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       577280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2115840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    872531000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           32835000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          18473498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8205489                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.snoopTraffic                      3008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            18136                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005293                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.072565                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  18040     99.47%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     96      0.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              18136                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           58                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        16568                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        34666                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                              47                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             13868                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3730                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        11772                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1028                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              38                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             38                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3737                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3737                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         12316                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1553                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          492                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          492                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
