m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Projects/Quartus/visual_processing_unit/software/nios2_processor/obj/default/runtime/sim/mentor
valtera_avalon_st_pipeline_base
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1750202055
!i10b 1
!s100 IZ246NSd;dW2a7WAUFMLa1
I<OzHgM@D@6ZSB>h_d8iUg3
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_avalon_st_pipeline_base_v_unit
S1
R0
Z4 w1750200465
8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
Z5 L0 22
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1750202055.000000
!s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_avalon_st_pipeline_base.v|
!s90 -reportprogress|300|-sv|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_avalon_st_pipeline_base.v|-L|altera_common_sv_packages|-work|sdram_controller_s1_burst_adapter|
!i113 1
Z8 o-sv -L altera_common_sv_packages -work sdram_controller_s1_burst_adapter
Z9 tCvgOpt 0
valtera_avalon_st_pipeline_stage
R1
R2
!i10b 1
!s100 0[eR^H<[LF9R7ZA?d`HaW2
I^gkE1GLQ4=;eniFY49XO_2
R3
!s105 altera_avalon_st_pipeline_stage_sv_unit
S1
R0
R4
8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv
FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv
R5
R6
r1
!s85 0
31
R7
!s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv|
!s90 -reportprogress|300|-sv|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv|-L|altera_common_sv_packages|-work|sdram_controller_s1_burst_adapter|
!i113 1
R8
R9
valtera_default_burst_converter
R1
R2
!i10b 1
!s100 EmN7^KGFmnmba?3NNCWgU0
IXYGJdBkoHeWhCRKJ?OK>n3
R3
!s105 altera_default_burst_converter_sv_unit
S1
R0
R4
8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_default_burst_converter.sv
FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_default_burst_converter.sv
L0 30
R6
r1
!s85 0
31
R7
!s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_default_burst_converter.sv|
!s90 -reportprogress|300|-sv|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_default_burst_converter.sv|-L|altera_common_sv_packages|-work|sdram_controller_s1_burst_adapter|
!i113 1
R8
R9
valtera_incr_burst_converter
R1
Z10 !s110 1750202054
!i10b 1
!s100 9gP0R0To835oQO4JK^zb<3
Io:No5EGg>2dl<_z:MnbD@2
R3
!s105 altera_incr_burst_converter_sv_unit
S1
R0
R4
8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_incr_burst_converter.sv
FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_incr_burst_converter.sv
L0 28
R6
r1
!s85 0
31
!s108 1750202054.000000
!s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_incr_burst_converter.sv|
!s90 -reportprogress|300|-sv|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_incr_burst_converter.sv|-L|altera_common_sv_packages|-work|sdram_controller_s1_burst_adapter|
!i113 1
R8
R9
valtera_merlin_address_alignment
R1
R2
!i10b 1
!s100 ;A9^i^d]cR@BAQXEG>h_<3
IAh:5c]0WSKMDZQ0g7DhdS3
R3
!s105 altera_merlin_address_alignment_sv_unit
S1
R0
R4
8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_address_alignment.sv
FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_address_alignment.sv
L0 26
R6
r1
!s85 0
31
R7
!s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_address_alignment.sv|
!s90 -reportprogress|300|-sv|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_address_alignment.sv|-L|altera_common_sv_packages|-work|sdram_controller_s1_burst_adapter|
!i113 1
R8
R9
valtera_merlin_burst_adapter
R1
Z11 !s110 1750202052
!i10b 1
!s100 OCc70X^k:B?GW6i71n`L_3
IiP?OlzGBhQ@Gj=XbW]11_3
R3
!s105 altera_merlin_burst_adapter_sv_unit
S1
R0
R4
8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter.sv
FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter.sv
L0 21
R6
r1
!s85 0
31
!s108 1750202051.000000
!s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter.sv|
!s90 -reportprogress|300|-sv|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter.sv|-L|altera_common_sv_packages|-work|sdram_controller_s1_burst_adapter|
!i113 1
R8
R9
valtera_merlin_burst_adapter_13_1
R1
R11
!i10b 1
!s100 iQDJAL[b9z>XeokOb35D]1
I;fbN>eePZWQ_0:CPbzYKO1
R3
Z12 !s105 altera_merlin_burst_adapter_13_1_sv_unit
S1
R0
R4
Z13 8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv
Z14 FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv
L0 264
R6
r1
!s85 0
31
Z15 !s108 1750202052.000000
Z16 !s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv|
Z17 !s90 -reportprogress|300|-sv|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv|-L|altera_common_sv_packages|-work|sdram_controller_s1_burst_adapter|
!i113 1
R8
R9
valtera_merlin_burst_adapter_adder
R1
R11
!i10b 1
!s100 cJB8e]Mn>T^mE[9iEE1jk1
IhHkNWTMbGmYc62@TfDIRA1
R3
R12
S1
R0
R4
R13
R14
L0 55
R6
r1
!s85 0
31
R15
R16
R17
!i113 1
R8
R9
valtera_merlin_burst_adapter_burstwrap_increment
R1
R11
!i10b 1
!s100 ILP^RoOQ^]Ef]XAJeF<SX0
Iffi4ojW8cf1;8KKXkY`ni3
R3
R12
S1
R0
R4
R13
R14
L0 40
R6
r1
!s85 0
31
R15
R16
R17
!i113 1
R8
R9
valtera_merlin_burst_adapter_min
R1
R11
!i10b 1
!s100 5OK?oF?>S0i7IYQi<IKhS1
I1iU69oHHX@j:IAP3;_Z322
R3
R12
S1
R0
R4
R13
R14
L0 98
R6
r1
!s85 0
31
R15
R16
R17
!i113 1
R8
R9
valtera_merlin_burst_adapter_new
R1
R10
!i10b 1
!s100 eY?@Ti=8ZUfaj_BZGBf:M0
Ig`?_N`G:^G5F9nFjIbg260
R3
!s105 altera_merlin_burst_adapter_new_sv_unit
S1
R0
R4
8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv
FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv
L0 25
R6
r1
!s85 0
31
R15
!s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv|
!s90 -reportprogress|300|-sv|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv|-L|altera_common_sv_packages|-work|sdram_controller_s1_burst_adapter|
!i113 1
R8
R9
valtera_merlin_burst_adapter_subtractor
R1
R11
!i10b 1
!s100 3nMfY`gC_:azzfSULAX8f2
If_W;DOb^DICc2>O52G35h0
R3
R12
S1
R0
R4
R13
R14
L0 77
R6
r1
!s85 0
31
R15
R16
R17
!i113 1
R8
R9
valtera_merlin_burst_adapter_uncompressed_only
R1
R11
!i10b 1
!s100 STH]BdUM[JDMJZNJGXCd>0
Ieo6WVTIfNoC_;8[B6;1G02
R3
!s105 altera_merlin_burst_adapter_uncmpr_sv_unit
S1
R0
R4
8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv
FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv
L0 39
R6
r1
!s85 0
31
R15
!s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv|
!s90 -reportprogress|300|-sv|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv|-L|altera_common_sv_packages|-work|sdram_controller_s1_burst_adapter|
!i113 1
R8
R9
valtera_wrap_burst_converter
R1
R2
!i10b 1
!s100 NPBYN=]<L:km?aGk_2fQE3
I9k=RS8f<z79;kS[]mJe3o1
R3
!s105 altera_wrap_burst_converter_sv_unit
S1
R0
R4
8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_wrap_burst_converter.sv
FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_wrap_burst_converter.sv
L0 27
R6
r1
!s85 0
31
R7
!s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_wrap_burst_converter.sv|
!s90 -reportprogress|300|-sv|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_wrap_burst_converter.sv|-L|altera_common_sv_packages|-work|sdram_controller_s1_burst_adapter|
!i113 1
R8
R9
