[INF:CM0023] Creating log file ../../../../build/regression/YosysOldUsb/slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] rtl/usb_phy.v:77:1: Compile module "work@usb_phy".

[INF:CP0303] rtl/usb_rx_phy.v:79:1: Compile module "work@usb_rx_phy".

[INF:CP0303] rtl/usb_tx_phy.v:77:1: Compile module "work@usb_tx_phy".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] rtl/usb_phy.v:80:3: Implicit port type (wire) for "txdp",
there are 8 more instances of this message.

[NTE:CP0309] rtl/usb_rx_phy.v:85:4: Implicit port type (wire) for "RxValid_o",
there are 4 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] rtl/usb_phy.v:77:1: Top level module "work@usb_phy".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../../../build/regression/YosysOldUsb/slpp_all/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/usb_phy/rtl/usb_phy.v    | ${SURELOG_DIR}/build/regression/YosysOldUsb/roundtrip/usb_phy_000.v    | 76 | 183 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/usb_phy/rtl/usb_rx_phy.v | ${SURELOG_DIR}/build/regression/YosysOldUsb/roundtrip/usb_rx_phy_000.v | 115 | 451 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/usb_phy/rtl/usb_tx_phy.v | ${SURELOG_DIR}/build/regression/YosysOldUsb/roundtrip/usb_tx_phy_000.v | 168 | 464 | 

