Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
Reading design: blah.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "blah.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "blah"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Use New Parser                     : yes
Top Module Name                    : blah
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Lower
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\cs1\2017\jthomas17\CS373-1\Final\vgatest.vhd" into library work
Parsing entity <haha>.
Parsing architecture <behavioral> of entity <haha>.
Parsing VHDL file "\\cs1\2017\jthomas17\CS373-1\Final\FSM.vhd" into library work
Parsing entity <FSM>.
Parsing architecture <Behavioral> of entity <fsm>.
Parsing VHDL file "\\cs1\2017\jthomas17\CS373-1\Final\vga.vhd" into library work
Parsing entity <blah>.
Parsing architecture <Behavioral> of entity <blah>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <blah> (architecture <Behavioral>) from library <work>.

Elaborating entity <FSM> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "\\cs1\2017\jthomas17\CS373-1\Final\FSM.vhd" Line 43: Using initial value s0 for pstate since it is never assigned
WARNING:HDLCompiler:871 - "\\cs1\2017\jthomas17\CS373-1\Final\FSM.vhd" Line 44: Using initial value '1' for cpu_in since it is never assigned

Elaborating entity <haha> (architecture <behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "\\cs1\2017\jthomas17\CS373-1\Final\vgatest.vhd" Line 54: clk25 should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <blah>.
    Related source file is "\\cs1\2017\jthomas17\CS373-1\Final\vga.vhd".
WARNING:Xst:647 - Input <pstate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <blah> synthesized.

Synthesizing Unit <FSM>.
    Related source file is "\\cs1\2017\jthomas17\CS373-1\Final\FSM.vhd".
WARNING:Xst:647 - Input <user_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FSM> synthesized.

Synthesizing Unit <haha>.
    Related source file is "\\cs1\2017\jthomas17\CS373-1\Final\vgatest.vhd".
WARNING:Xst:647 - Input <state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <p1.cnt>.
    Found 3-bit register for signal <color>.
    Found 3-bit register for signal <red_out>.
    Found 3-bit register for signal <green_out>.
    Found 3-bit register for signal <blue_out>.
    Found 1-bit register for signal <hs_out>.
    Found 1-bit register for signal <vs_out>.
    Found 10-bit register for signal <hcounter>.
    Found 10-bit register for signal <vcounter>.
    Found 1-bit register for signal <clk25>.
    Found 32-bit adder for signal <p1.cnt[31]_GND_10_o_add_0_OUT> created at line 36.
    Found 10-bit adder for signal <hcounter[9]_GND_10_o_add_41_OUT> created at line 120.
    Found 10-bit adder for signal <vcounter[9]_GND_10_o_add_43_OUT> created at line 122.
    Found 10-bit subtractor for signal <p2.x> created at line 45.
    Found 9-bit subtractor for signal <p2.y> created at line 46.
    Found 9-bit comparator greater for signal <GND_10_o_GND_10_o_LessThan_16_o> created at line 63
    Found 9-bit comparator greater for signal <GND_10_o_GND_10_o_LessThan_17_o> created at line 63
    Found 10-bit comparator greater for signal <GND_10_o_GND_10_o_LessThan_18_o> created at line 67
    Found 10-bit comparator greater for signal <GND_10_o_GND_10_o_LessThan_19_o> created at line 67
    Found 10-bit comparator greater for signal <GND_10_o_GND_10_o_LessThan_22_o> created at line 71
    Found 10-bit comparator greater for signal <GND_10_o_GND_10_o_LessThan_23_o> created at line 71
    Found 9-bit comparator greater for signal <GND_10_o_GND_10_o_LessThan_24_o> created at line 71
    Found 9-bit comparator greater for signal <GND_10_o_PWR_7_o_LessThan_25_o> created at line 71
    Found 10-bit comparator greater for signal <GND_10_o_hcounter[9]_LessThan_38_o> created at line 102
    Found 10-bit comparator greater for signal <hcounter[9]_GND_10_o_LessThan_39_o> created at line 102
    Found 10-bit comparator greater for signal <GND_10_o_vcounter[9]_LessThan_40_o> created at line 114
    Found 10-bit comparator greater for signal <vcounter[9]_GND_10_o_LessThan_41_o> created at line 114
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <haha> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 32-bit adder                                          : 1
 9-bit subtractor                                      : 1
# Registers                                            : 10
 1-bit register                                        : 3
 10-bit register                                       : 2
 3-bit register                                        : 4
 32-bit register                                       : 1
# Comparators                                          : 12
 10-bit comparator greater                             : 8
 9-bit comparator greater                              : 4
# Multiplexers                                         : 3
 3-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <led_fsm> is unconnected in block <blah>.
   It will be removed from the design.

Synthesizing (advanced) Unit <haha>.
The following registers are absorbed into counter <p1.cnt>: 1 register on signal <p1.cnt>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <haha> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit subtractor                                     : 1
 32-bit adder                                          : 1
 9-bit subtractor                                      : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 15
 Flip-Flops                                            : 15
# Comparators                                          : 12
 10-bit comparator greater                             : 8
 9-bit comparator greater                              : 4
# Multiplexers                                         : 3
 3-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <blah> ...

Optimizing unit <haha> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block blah, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : blah.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 319
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 80
#      LUT2                        : 2
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 6
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 36
#      LUT4_D                      : 4
#      LUT4_L                      : 2
#      MUXCY                       : 88
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 84
# FlipFlops/Latches                : 67
#      FDE                         : 3
#      FDR                         : 45
#      FDRE                        : 10
#      FDRS                        : 3
#      FDS                         : 6
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                       87  out of   7680     1%  
 Number of Slice Flip Flops:             67  out of  15360     0%  
 Number of 4 input LUTs:                143  out of  15360     0%  
 Number of IOs:                          16
 Number of bonded IOBs:                  12  out of    173     6%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ha/clk25                           | BUFG                   | 66    |
clk                                | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.859ns (Maximum Frequency: 92.087MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ha/clk25'
  Clock period: 10.859ns (frequency: 92.087MHz)
  Total number of paths / destination ports: 21079 / 143
-------------------------------------------------------------------------
Delay:               10.859ns (Levels of Logic = 31)
  Source:            ha/p1.cnt_1 (FF)
  Destination:       ha/p1.cnt_31 (FF)
  Source Clock:      ha/clk25 rising
  Destination Clock: ha/clk25 rising

  Data Path: ha/p1.cnt_1 to ha/p1.cnt_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  ha/p1.cnt_1 (ha/p1.cnt_1)
     LUT1:I0->O            1   0.551   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<1>_rt (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<1> (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<2> (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<3> (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<4> (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<5> (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<6> (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<7> (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<8> (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<9> (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<10> (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<11> (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<12> (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<13> (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<14> (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<15> (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<16> (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<17> (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<18> (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<19> (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<20> (ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_cy<20>)
     XORCY:CI->O           1   0.904   1.140  ha/madd_p1.cnt[31]_gnd_10_o_add_0_out_xor<21> (ha/p1.cnt[31]_gnd_10_o_add_0_out<21>)
     LUT4:I0->O            1   0.551   0.000  ha/gnd_10_o_p1.cnt[31]_equal_2_o<31>_wg_lut<0> (ha/gnd_10_o_p1.cnt[31]_equal_2_o<31>_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  ha/gnd_10_o_p1.cnt[31]_equal_2_o<31>_wg_cy<0> (ha/gnd_10_o_p1.cnt[31]_equal_2_o<31>_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  ha/gnd_10_o_p1.cnt[31]_equal_2_o<31>_wg_cy<1> (ha/gnd_10_o_p1.cnt[31]_equal_2_o<31>_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  ha/gnd_10_o_p1.cnt[31]_equal_2_o<31>_wg_cy<2> (ha/gnd_10_o_p1.cnt[31]_equal_2_o<31>_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  ha/gnd_10_o_p1.cnt[31]_equal_2_o<31>_wg_cy<3> (ha/gnd_10_o_p1.cnt[31]_equal_2_o<31>_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ha/gnd_10_o_p1.cnt[31]_equal_2_o<31>_wg_cy<4> (ha/gnd_10_o_p1.cnt[31]_equal_2_o<31>_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ha/gnd_10_o_p1.cnt[31]_equal_2_o<31>_wg_cy<5> (ha/gnd_10_o_p1.cnt[31]_equal_2_o<31>_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ha/gnd_10_o_p1.cnt[31]_equal_2_o<31>_wg_cy<6> (ha/gnd_10_o_p1.cnt[31]_equal_2_o<31>_wg_cy<6>)
     MUXCY:CI->O          35   0.281   1.870  ha/gnd_10_o_p1.cnt[31]_equal_2_o<31>_wg_cy<7> (ha/gnd_10_o_p1.cnt[31]_equal_2_o<31>_wg_cy<7>)
     FDR:R                     1.026          ha/p1.cnt_0
    ----------------------------------------
    Total                     10.859ns (6.633ns logic, 4.226ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.623ns (frequency: 381.243MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.623ns (Levels of Logic = 0)
  Source:            ha/clk25 (FF)
  Destination:       ha/clk25 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ha/clk25 to ha/clk25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   0.877  ha/clk25 (ha/clk25)
     FDR:R                     1.026          ha/clk25
    ----------------------------------------
    Total                      2.623ns (1.746ns logic, 0.877ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ha/clk25'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            ha/red_out_2 (FF)
  Destination:       red_out<2> (PAD)
  Source Clock:      ha/clk25 rising

  Data Path: ha/red_out_2 to red_out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.720   0.801  ha/red_out_2 (ha/red_out_2)
     OBUF:I->O                 5.644          red_out_2_obuf (red_out<2>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.623|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ha/clk25
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ha/clk25       |   10.859|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.95 secs
 
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
--> 

Total memory usage is 266600 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    0 (   0 filtered)

