

================================================================
== Vitis HLS Report for 'bf16_to_float'
================================================================
* Date:           Sat Sep 27 10:30:46 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.263 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- bf16_to_float_loop  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_r, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_16, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_17, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_18, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_28, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_29, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_30, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_31, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln150 = store i11 0, i11 %i" [activation_accelerator.cpp:150]   --->   Operation 39 'store' 'store_ln150' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln150 = br void %for.inc" [activation_accelerator.cpp:150]   --->   Operation 40 'br' 'br_ln150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i_6 = load i11 %i"   --->   Operation 41 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.94ns)   --->   "%icmp_ln150 = icmp_eq  i11 %i_6, i11 1024" [activation_accelerator.cpp:150]   --->   Operation 42 'icmp' 'icmp_ln150' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%add_ln150 = add i11 %i_6, i11 1" [activation_accelerator.cpp:150]   --->   Operation 44 'add' 'add_ln150' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %icmp_ln150, void %for.inc.split, void %for.end" [activation_accelerator.cpp:150]   --->   Operation 45 'br' 'br_ln150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %i_6, i32 5, i32 9"   --->   Operation 46 'partselect' 'lshr_ln' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i5 %lshr_ln"   --->   Operation 47 'zext' 'zext_ln541' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%in_0_addr = getelementptr i16 %in_0, i64 0, i64 %zext_ln541"   --->   Operation 48 'getelementptr' 'in_0_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%in_1_addr = getelementptr i16 %in_1, i64 0, i64 %zext_ln541"   --->   Operation 49 'getelementptr' 'in_1_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%in_2_addr = getelementptr i16 %in_2, i64 0, i64 %zext_ln541"   --->   Operation 50 'getelementptr' 'in_2_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%in_3_addr = getelementptr i16 %in_3, i64 0, i64 %zext_ln541"   --->   Operation 51 'getelementptr' 'in_3_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%in_4_addr = getelementptr i16 %in_4, i64 0, i64 %zext_ln541"   --->   Operation 52 'getelementptr' 'in_4_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%in_5_addr = getelementptr i16 %in_5, i64 0, i64 %zext_ln541"   --->   Operation 53 'getelementptr' 'in_5_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%in_6_addr = getelementptr i16 %in_6, i64 0, i64 %zext_ln541"   --->   Operation 54 'getelementptr' 'in_6_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%in_7_addr = getelementptr i16 %in_7, i64 0, i64 %zext_ln541"   --->   Operation 55 'getelementptr' 'in_7_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%in_8_addr = getelementptr i16 %in_8, i64 0, i64 %zext_ln541"   --->   Operation 56 'getelementptr' 'in_8_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%in_9_addr = getelementptr i16 %in_9, i64 0, i64 %zext_ln541"   --->   Operation 57 'getelementptr' 'in_9_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%in_10_addr = getelementptr i16 %in_10, i64 0, i64 %zext_ln541"   --->   Operation 58 'getelementptr' 'in_10_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%in_11_addr = getelementptr i16 %in_11, i64 0, i64 %zext_ln541"   --->   Operation 59 'getelementptr' 'in_11_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%in_12_addr = getelementptr i16 %in_12, i64 0, i64 %zext_ln541"   --->   Operation 60 'getelementptr' 'in_12_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%in_13_addr = getelementptr i16 %in_13, i64 0, i64 %zext_ln541"   --->   Operation 61 'getelementptr' 'in_13_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%in_14_addr = getelementptr i16 %in_14, i64 0, i64 %zext_ln541"   --->   Operation 62 'getelementptr' 'in_14_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%in_15_addr = getelementptr i16 %in_15, i64 0, i64 %zext_ln541"   --->   Operation 63 'getelementptr' 'in_15_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%in_16_addr = getelementptr i16 %in_16, i64 0, i64 %zext_ln541"   --->   Operation 64 'getelementptr' 'in_16_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%in_17_addr = getelementptr i16 %in_17, i64 0, i64 %zext_ln541"   --->   Operation 65 'getelementptr' 'in_17_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%in_18_addr = getelementptr i16 %in_18, i64 0, i64 %zext_ln541"   --->   Operation 66 'getelementptr' 'in_18_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%in_19_addr = getelementptr i16 %in_19, i64 0, i64 %zext_ln541"   --->   Operation 67 'getelementptr' 'in_19_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%in_20_addr = getelementptr i16 %in_20, i64 0, i64 %zext_ln541"   --->   Operation 68 'getelementptr' 'in_20_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%in_21_addr = getelementptr i16 %in_21, i64 0, i64 %zext_ln541"   --->   Operation 69 'getelementptr' 'in_21_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%in_22_addr = getelementptr i16 %in_22, i64 0, i64 %zext_ln541"   --->   Operation 70 'getelementptr' 'in_22_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%in_23_addr = getelementptr i16 %in_23, i64 0, i64 %zext_ln541"   --->   Operation 71 'getelementptr' 'in_23_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%in_24_addr = getelementptr i16 %in_24, i64 0, i64 %zext_ln541"   --->   Operation 72 'getelementptr' 'in_24_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%in_25_addr = getelementptr i16 %in_25, i64 0, i64 %zext_ln541"   --->   Operation 73 'getelementptr' 'in_25_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%in_26_addr = getelementptr i16 %in_26, i64 0, i64 %zext_ln541"   --->   Operation 74 'getelementptr' 'in_26_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%in_27_addr = getelementptr i16 %in_27, i64 0, i64 %zext_ln541"   --->   Operation 75 'getelementptr' 'in_27_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%in_28_addr = getelementptr i16 %in_28, i64 0, i64 %zext_ln541"   --->   Operation 76 'getelementptr' 'in_28_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%in_29_addr = getelementptr i16 %in_29, i64 0, i64 %zext_ln541"   --->   Operation 77 'getelementptr' 'in_29_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%in_30_addr = getelementptr i16 %in_30, i64 0, i64 %zext_ln541"   --->   Operation 78 'getelementptr' 'in_30_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%in_31_addr = getelementptr i16 %in_31, i64 0, i64 %zext_ln541"   --->   Operation 79 'getelementptr' 'in_31_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (1.23ns)   --->   "%in_0_load = load i5 %in_0_addr"   --->   Operation 80 'load' 'in_0_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 81 [2/2] (1.23ns)   --->   "%in_1_load = load i5 %in_1_addr"   --->   Operation 81 'load' 'in_1_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 82 [2/2] (1.23ns)   --->   "%in_2_load = load i5 %in_2_addr"   --->   Operation 82 'load' 'in_2_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 83 [2/2] (1.23ns)   --->   "%in_3_load = load i5 %in_3_addr"   --->   Operation 83 'load' 'in_3_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 84 [2/2] (1.23ns)   --->   "%in_4_load = load i5 %in_4_addr"   --->   Operation 84 'load' 'in_4_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 85 [2/2] (1.23ns)   --->   "%in_5_load = load i5 %in_5_addr"   --->   Operation 85 'load' 'in_5_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 86 [2/2] (1.23ns)   --->   "%in_6_load = load i5 %in_6_addr"   --->   Operation 86 'load' 'in_6_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 87 [2/2] (1.23ns)   --->   "%in_7_load = load i5 %in_7_addr"   --->   Operation 87 'load' 'in_7_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 88 [2/2] (1.23ns)   --->   "%in_8_load = load i5 %in_8_addr"   --->   Operation 88 'load' 'in_8_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 89 [2/2] (1.23ns)   --->   "%in_9_load = load i5 %in_9_addr"   --->   Operation 89 'load' 'in_9_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 90 [2/2] (1.23ns)   --->   "%in_10_load = load i5 %in_10_addr"   --->   Operation 90 'load' 'in_10_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 91 [2/2] (1.23ns)   --->   "%in_11_load = load i5 %in_11_addr"   --->   Operation 91 'load' 'in_11_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 92 [2/2] (1.23ns)   --->   "%in_12_load = load i5 %in_12_addr"   --->   Operation 92 'load' 'in_12_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 93 [2/2] (1.23ns)   --->   "%in_13_load = load i5 %in_13_addr"   --->   Operation 93 'load' 'in_13_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 94 [2/2] (1.23ns)   --->   "%in_14_load = load i5 %in_14_addr"   --->   Operation 94 'load' 'in_14_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 95 [2/2] (1.23ns)   --->   "%in_15_load = load i5 %in_15_addr"   --->   Operation 95 'load' 'in_15_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 96 [2/2] (1.23ns)   --->   "%in_16_load = load i5 %in_16_addr"   --->   Operation 96 'load' 'in_16_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 97 [2/2] (1.23ns)   --->   "%in_17_load = load i5 %in_17_addr"   --->   Operation 97 'load' 'in_17_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 98 [2/2] (1.23ns)   --->   "%in_18_load = load i5 %in_18_addr"   --->   Operation 98 'load' 'in_18_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 99 [2/2] (1.23ns)   --->   "%in_19_load = load i5 %in_19_addr"   --->   Operation 99 'load' 'in_19_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 100 [2/2] (1.23ns)   --->   "%in_20_load = load i5 %in_20_addr"   --->   Operation 100 'load' 'in_20_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 101 [2/2] (1.23ns)   --->   "%in_21_load = load i5 %in_21_addr"   --->   Operation 101 'load' 'in_21_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 102 [2/2] (1.23ns)   --->   "%in_22_load = load i5 %in_22_addr"   --->   Operation 102 'load' 'in_22_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 103 [2/2] (1.23ns)   --->   "%in_23_load = load i5 %in_23_addr"   --->   Operation 103 'load' 'in_23_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 104 [2/2] (1.23ns)   --->   "%in_24_load = load i5 %in_24_addr"   --->   Operation 104 'load' 'in_24_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 105 [2/2] (1.23ns)   --->   "%in_25_load = load i5 %in_25_addr"   --->   Operation 105 'load' 'in_25_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 106 [2/2] (1.23ns)   --->   "%in_26_load = load i5 %in_26_addr"   --->   Operation 106 'load' 'in_26_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 107 [2/2] (1.23ns)   --->   "%in_27_load = load i5 %in_27_addr"   --->   Operation 107 'load' 'in_27_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 108 [2/2] (1.23ns)   --->   "%in_28_load = load i5 %in_28_addr"   --->   Operation 108 'load' 'in_28_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 109 [2/2] (1.23ns)   --->   "%in_29_load = load i5 %in_29_addr"   --->   Operation 109 'load' 'in_29_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 110 [2/2] (1.23ns)   --->   "%in_30_load = load i5 %in_30_addr"   --->   Operation 110 'load' 'in_30_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 111 [2/2] (1.23ns)   --->   "%in_31_load = load i5 %in_31_addr"   --->   Operation 111 'load' 'in_31_load' <Predicate = (!icmp_ln150)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln150 = store i11 %add_ln150, i11 %i" [activation_accelerator.cpp:150]   --->   Operation 112 'store' 'store_ln150' <Predicate = (!icmp_ln150)> <Delay = 0.42>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%ret_ln155 = ret" [activation_accelerator.cpp:155]   --->   Operation 155 'ret' 'ret_ln155' <Predicate = (icmp_ln150)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.26>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i11 %i_6" [activation_accelerator.cpp:150]   --->   Operation 113 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln151 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [activation_accelerator.cpp:151]   --->   Operation 114 'specpipeline' 'specpipeline_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln150 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [activation_accelerator.cpp:150]   --->   Operation 115 'specloopname' 'specloopname_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln541 = trunc i11 %i_6"   --->   Operation 116 'trunc' 'trunc_ln541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/2] (1.23ns)   --->   "%in_0_load = load i5 %in_0_addr"   --->   Operation 117 'load' 'in_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 118 [1/2] (1.23ns)   --->   "%in_1_load = load i5 %in_1_addr"   --->   Operation 118 'load' 'in_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 119 [1/2] (1.23ns)   --->   "%in_2_load = load i5 %in_2_addr"   --->   Operation 119 'load' 'in_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 120 [1/2] (1.23ns)   --->   "%in_3_load = load i5 %in_3_addr"   --->   Operation 120 'load' 'in_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 121 [1/2] (1.23ns)   --->   "%in_4_load = load i5 %in_4_addr"   --->   Operation 121 'load' 'in_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 122 [1/2] (1.23ns)   --->   "%in_5_load = load i5 %in_5_addr"   --->   Operation 122 'load' 'in_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 123 [1/2] (1.23ns)   --->   "%in_6_load = load i5 %in_6_addr"   --->   Operation 123 'load' 'in_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 124 [1/2] (1.23ns)   --->   "%in_7_load = load i5 %in_7_addr"   --->   Operation 124 'load' 'in_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 125 [1/2] (1.23ns)   --->   "%in_8_load = load i5 %in_8_addr"   --->   Operation 125 'load' 'in_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 126 [1/2] (1.23ns)   --->   "%in_9_load = load i5 %in_9_addr"   --->   Operation 126 'load' 'in_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 127 [1/2] (1.23ns)   --->   "%in_10_load = load i5 %in_10_addr"   --->   Operation 127 'load' 'in_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 128 [1/2] (1.23ns)   --->   "%in_11_load = load i5 %in_11_addr"   --->   Operation 128 'load' 'in_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 129 [1/2] (1.23ns)   --->   "%in_12_load = load i5 %in_12_addr"   --->   Operation 129 'load' 'in_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 130 [1/2] (1.23ns)   --->   "%in_13_load = load i5 %in_13_addr"   --->   Operation 130 'load' 'in_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 131 [1/2] (1.23ns)   --->   "%in_14_load = load i5 %in_14_addr"   --->   Operation 131 'load' 'in_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 132 [1/2] (1.23ns)   --->   "%in_15_load = load i5 %in_15_addr"   --->   Operation 132 'load' 'in_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 133 [1/2] (1.23ns)   --->   "%in_16_load = load i5 %in_16_addr"   --->   Operation 133 'load' 'in_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 134 [1/2] (1.23ns)   --->   "%in_17_load = load i5 %in_17_addr"   --->   Operation 134 'load' 'in_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 135 [1/2] (1.23ns)   --->   "%in_18_load = load i5 %in_18_addr"   --->   Operation 135 'load' 'in_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 136 [1/2] (1.23ns)   --->   "%in_19_load = load i5 %in_19_addr"   --->   Operation 136 'load' 'in_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 137 [1/2] (1.23ns)   --->   "%in_20_load = load i5 %in_20_addr"   --->   Operation 137 'load' 'in_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 138 [1/2] (1.23ns)   --->   "%in_21_load = load i5 %in_21_addr"   --->   Operation 138 'load' 'in_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 139 [1/2] (1.23ns)   --->   "%in_22_load = load i5 %in_22_addr"   --->   Operation 139 'load' 'in_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 140 [1/2] (1.23ns)   --->   "%in_23_load = load i5 %in_23_addr"   --->   Operation 140 'load' 'in_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 141 [1/2] (1.23ns)   --->   "%in_24_load = load i5 %in_24_addr"   --->   Operation 141 'load' 'in_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 142 [1/2] (1.23ns)   --->   "%in_25_load = load i5 %in_25_addr"   --->   Operation 142 'load' 'in_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 143 [1/2] (1.23ns)   --->   "%in_26_load = load i5 %in_26_addr"   --->   Operation 143 'load' 'in_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 144 [1/2] (1.23ns)   --->   "%in_27_load = load i5 %in_27_addr"   --->   Operation 144 'load' 'in_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 145 [1/2] (1.23ns)   --->   "%in_28_load = load i5 %in_28_addr"   --->   Operation 145 'load' 'in_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 146 [1/2] (1.23ns)   --->   "%in_29_load = load i5 %in_29_addr"   --->   Operation 146 'load' 'in_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 147 [1/2] (1.23ns)   --->   "%in_30_load = load i5 %in_30_addr"   --->   Operation 147 'load' 'in_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 148 [1/2] (1.23ns)   --->   "%in_31_load = load i5 %in_31_addr"   --->   Operation 148 'load' 'in_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 149 [1/1] (0.78ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.32i16.i5, i16 %in_0_load, i16 %in_1_load, i16 %in_2_load, i16 %in_3_load, i16 %in_4_load, i16 %in_5_load, i16 %in_6_load, i16 %in_7_load, i16 %in_8_load, i16 %in_9_load, i16 %in_10_load, i16 %in_11_load, i16 %in_12_load, i16 %in_13_load, i16 %in_14_load, i16 %in_15_load, i16 %in_16_load, i16 %in_17_load, i16 %in_18_load, i16 %in_19_load, i16 %in_20_load, i16 %in_21_load, i16 %in_22_load, i16 %in_23_load, i16 %in_24_load, i16 %in_25_load, i16 %in_26_load, i16 %in_27_load, i16 %in_28_load, i16 %in_29_load, i16 %in_30_load, i16 %in_31_load, i5 %trunc_ln541"   --->   Operation 149 'mux' 'tmp' <Predicate = true> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%x_f32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp, i16 0" [activation_accelerator.cpp:152]   --->   Operation 150 'bitconcatenate' 'x_f32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln153 = bitcast i32 %x_f32" [activation_accelerator.cpp:153]   --->   Operation 151 'bitcast' 'bitcast_ln153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln150" [activation_accelerator.cpp:153]   --->   Operation 152 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.23ns)   --->   "%store_ln153 = store i32 %bitcast_ln153, i10 %out_addr" [activation_accelerator.cpp:153]   --->   Operation 153 'store' 'store_ln153' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln150 = br void %for.inc" [activation_accelerator.cpp:150]   --->   Operation 154 'br' 'br_ln150' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('i') [34]  (0 ns)
	'load' operation ('i') on local variable 'i' [71]  (0 ns)
	'getelementptr' operation ('in_0_addr') [82]  (0 ns)
	'load' operation ('in_0_load') on array 'in_0' [115]  (1.24 ns)
	blocking operation 0.134 ns on control path)

 <State 2>: 3.26ns
The critical path consists of the following:
	'load' operation ('in_0_load') on array 'in_0' [115]  (1.24 ns)
	'mux' operation ('tmp') [147]  (0.789 ns)
	'store' operation ('store_ln153', activation_accelerator.cpp:153) of variable 'bitcast_ln153', activation_accelerator.cpp:153 on array 'out_r' [151]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
