// Seed: 2116845530
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_2 = 1;
  assign id_4 = id_2;
  type_8(
      1, 1, 1'b0, 1'd0
  );
  reg   id_4 = 1;
  logic id_5;
  type_10(
      id_4, 1
  );
  initial begin
    if (1'b0) id_1 <= 1;
    else begin
      id_4 <= id_2;
    end
  end
  logic id_6, id_7;
endmodule
