<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="I2C_Emulation_Via_Serial.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="i2c_via_uart.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="i2c_via_uart.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="i2c_via_uart.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="i2c_via_uart.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="i2c_via_uart.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="i2c_via_uart.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="i2c_via_uart.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="i2c_via_uart.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="i2c_via_uart.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="i2c_via_uart.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="i2c_via_uart.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="i2c_via_uart.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="i2c_via_uart.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i2c_via_uart.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="i2c_via_uart.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="i2c_via_uart.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="i2c_via_uart.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="i2c_via_uart.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="i2c_via_uart.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="i2c_via_uart.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="i2c_via_uart.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="i2c_via_uart.vhi"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="i2c_via_uart.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="i2c_via_uart.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="i2c_via_uart_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="i2c_via_uart_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="i2c_via_uart_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="i2c_via_uart_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="i2c_via_uart_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="i2c_via_uart_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="i2c_via_uart_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="i2c_via_uart_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="i2c_via_uart_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="i2c_via_uart_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="i2c_via_uart_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="i2c_via_uart_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="i2c_via_uart_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i2c_via_uart_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="i2c_via_uart_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="i2c_via_uart_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i2c_via_uart_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="i2c_via_uart_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="i2c_via_uart_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1531475061" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1531475061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531475061" xil_pn:in_ck="-9219559987383402809" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1531475061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../I2C_bus/falling_edge_det.vhd"/>
      <outfile xil_pn:name="../I2C_bus/i2c_clk_freq_div.vhd"/>
      <outfile xil_pn:name="../I2C_bus/i2c_slave.vhd"/>
      <outfile xil_pn:name="../I2C_bus/reg.vhd"/>
      <outfile xil_pn:name="../I2C_bus/rising_edge_det.vhd"/>
      <outfile xil_pn:name="../I2C_bus/scl_gen.vhd"/>
      <outfile xil_pn:name="../I2C_bus/slave_reg.vhd"/>
      <outfile xil_pn:name="../I2C_bus/uart_i2c_master.vhd"/>
      <outfile xil_pn:name="../LCD_controller/char_gen.vhd"/>
      <outfile xil_pn:name="../LCD_controller/lcd_driver.vhd"/>
      <outfile xil_pn:name="../LCD_controller/lcd_timer.vhd"/>
      <outfile xil_pn:name="../UART_communication/baud_freq_div.vhd"/>
      <outfile xil_pn:name="../UART_communication/fifo.vhd"/>
      <outfile xil_pn:name="../UART_communication/reciver.vhd"/>
      <outfile xil_pn:name="../UART_communication/transmitter.vhd"/>
      <outfile xil_pn:name="../UART_communication/uart.vhd"/>
      <outfile xil_pn:name="../UART_communication/uart_components.vhd"/>
      <outfile xil_pn:name="i2c_via_uart.vhd"/>
      <outfile xil_pn:name="i2c_via_uart_components.vhd"/>
      <outfile xil_pn:name="i2c_via_uart_tb.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm24_to_50.vhd"/>
      <outfile xil_pn:name="uart_i2c_bridge.vhd"/>
      <outfile xil_pn:name="uart_i2c_bridge_components.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1531475061" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1792544343351763357" xil_pn:start_ts="1531475061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531475061" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3465809327868975329" xil_pn:start_ts="1531475061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531475061" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2037262429932339318" xil_pn:start_ts="1531475061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531475061" xil_pn:in_ck="-9219559987383402809" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1531475061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../I2C_bus/falling_edge_det.vhd"/>
      <outfile xil_pn:name="../I2C_bus/i2c_clk_freq_div.vhd"/>
      <outfile xil_pn:name="../I2C_bus/i2c_slave.vhd"/>
      <outfile xil_pn:name="../I2C_bus/reg.vhd"/>
      <outfile xil_pn:name="../I2C_bus/rising_edge_det.vhd"/>
      <outfile xil_pn:name="../I2C_bus/scl_gen.vhd"/>
      <outfile xil_pn:name="../I2C_bus/slave_reg.vhd"/>
      <outfile xil_pn:name="../I2C_bus/uart_i2c_master.vhd"/>
      <outfile xil_pn:name="../LCD_controller/char_gen.vhd"/>
      <outfile xil_pn:name="../LCD_controller/lcd_driver.vhd"/>
      <outfile xil_pn:name="../LCD_controller/lcd_timer.vhd"/>
      <outfile xil_pn:name="../UART_communication/baud_freq_div.vhd"/>
      <outfile xil_pn:name="../UART_communication/fifo.vhd"/>
      <outfile xil_pn:name="../UART_communication/reciver.vhd"/>
      <outfile xil_pn:name="../UART_communication/transmitter.vhd"/>
      <outfile xil_pn:name="../UART_communication/uart.vhd"/>
      <outfile xil_pn:name="../UART_communication/uart_components.vhd"/>
      <outfile xil_pn:name="i2c_via_uart.vhd"/>
      <outfile xil_pn:name="i2c_via_uart_components.vhd"/>
      <outfile xil_pn:name="i2c_via_uart_tb.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm24_to_50.vhd"/>
      <outfile xil_pn:name="uart_i2c_bridge.vhd"/>
      <outfile xil_pn:name="uart_i2c_bridge_components.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1531475064" xil_pn:in_ck="-9219559987383402809" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3824446444053875962" xil_pn:start_ts="1531475061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="i2c_via_uart_tb_beh.prj"/>
      <outfile xil_pn:name="i2c_via_uart_tb_isim_beh.exe"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1531475064" xil_pn:in_ck="-5235602520020615140" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2787102694732744813" xil_pn:start_ts="1531475064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="i2c_via_uart_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1528957385" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1528957385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528957385" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4350007963074723001" xil_pn:start_ts="1528957385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528957385" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2037262429932339318" xil_pn:start_ts="1528957385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528957385" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1528957385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528957385" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2818214683543950533" xil_pn:start_ts="1528957385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529770455" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859452503" xil_pn:start_ts="1529770455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529770455" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2769251748961950484" xil_pn:start_ts="1529770455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531483535" xil_pn:in_ck="-8442230543127115318" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-5010192337259655389" xil_pn:start_ts="1531483521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="i2c_via_uart.lso"/>
      <outfile xil_pn:name="i2c_via_uart.ngc"/>
      <outfile xil_pn:name="i2c_via_uart.ngr"/>
      <outfile xil_pn:name="i2c_via_uart.prj"/>
      <outfile xil_pn:name="i2c_via_uart.stx"/>
      <outfile xil_pn:name="i2c_via_uart.syr"/>
      <outfile xil_pn:name="i2c_via_uart.xst"/>
      <outfile xil_pn:name="i2c_via_uart_tb_beh.prj"/>
      <outfile xil_pn:name="i2c_via_uart_tb_stx_beh.prj"/>
      <outfile xil_pn:name="i2c_via_uart_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1529773858" xil_pn:in_ck="1184361737763035594" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7905008736239410960" xil_pn:start_ts="1529773858">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531483539" xil_pn:in_ck="9042759486791275400" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5822011884326774251" xil_pn:start_ts="1531483535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="i2c_via_uart.bld"/>
      <outfile xil_pn:name="i2c_via_uart.ngd"/>
      <outfile xil_pn:name="i2c_via_uart_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1531483560" xil_pn:in_ck="-3929981203830933143" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-2489532510156203999" xil_pn:start_ts="1531483539">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="i2c_via_uart.pcf"/>
      <outfile xil_pn:name="i2c_via_uart_map.map"/>
      <outfile xil_pn:name="i2c_via_uart_map.mrp"/>
      <outfile xil_pn:name="i2c_via_uart_map.ncd"/>
      <outfile xil_pn:name="i2c_via_uart_map.ngm"/>
      <outfile xil_pn:name="i2c_via_uart_map.xrpt"/>
      <outfile xil_pn:name="i2c_via_uart_summary.xml"/>
      <outfile xil_pn:name="i2c_via_uart_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1531483579" xil_pn:in_ck="-6148305421134441758" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1531483560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="i2c_via_uart.ncd"/>
      <outfile xil_pn:name="i2c_via_uart.pad"/>
      <outfile xil_pn:name="i2c_via_uart.par"/>
      <outfile xil_pn:name="i2c_via_uart.ptwx"/>
      <outfile xil_pn:name="i2c_via_uart.unroutes"/>
      <outfile xil_pn:name="i2c_via_uart.xpi"/>
      <outfile xil_pn:name="i2c_via_uart_pad.csv"/>
      <outfile xil_pn:name="i2c_via_uart_pad.txt"/>
      <outfile xil_pn:name="i2c_via_uart_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1531483591" xil_pn:in_ck="-6498664951285107461" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1531483579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="i2c_via_uart.bgn"/>
      <outfile xil_pn:name="i2c_via_uart.bit"/>
      <outfile xil_pn:name="i2c_via_uart.drc"/>
      <outfile xil_pn:name="i2c_via_uart.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1531386731" xil_pn:in_ck="-6498664951285120315" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1531386729">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1531483579" xil_pn:in_ck="-7075408896687705755" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1531483573">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="i2c_via_uart.twr"/>
      <outfile xil_pn:name="i2c_via_uart.twx"/>
    </transform>
  </transforms>

</generated_project>
