
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003829                       # Number of seconds simulated
sim_ticks                                  3828571500                       # Number of ticks simulated
final_tick                                 3828571500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92735                       # Simulator instruction rate (inst/s)
host_op_rate                                   142972                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               24656765                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669424                       # Number of bytes of host memory used
host_seconds                                   155.27                       # Real time elapsed on the host
sim_insts                                    14399366                       # Number of instructions simulated
sim_ops                                      22199922                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3828571500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         292032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51456                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5367                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          13440000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          76277014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              89717013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     13440000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13440000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         13440000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         76277014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             89717013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001130250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10952                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5367                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5367                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3828493000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5367                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    485.673759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   313.269994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   367.910734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          165     23.40%     23.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           82     11.63%     35.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           55      7.80%     42.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           46      6.52%     49.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          126     17.87%     67.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           27      3.83%     71.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      3.40%     74.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      2.55%     77.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          162     22.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          705                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       292032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 13439999.749253736809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 76277013.502294525504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          804                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26620750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    222570750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33110.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48777.28                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    148560250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               249191500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26835000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     27680.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46430.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        89.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     89.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4653                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     713339.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2691780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1419330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21862680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         118010880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             59351820                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              9278400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       333752670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       241266240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        589056540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1376993910                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            359.662582                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3673473250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     19976000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      49920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2313358500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    628287250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      85065750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    731964000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2406180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1256145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16457700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         54702960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             49035960                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4165440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       160199640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        89447520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        766240260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1143911805                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            298.782929                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3710125750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8471500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      23140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3125935250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    232930000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      86792000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    351302750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3828571500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  326522                       # Number of BP lookups
system.cpu.branchPred.condPredicted            326522                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3116                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               290402                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1426                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                360                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          290402                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270650                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19752                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1867                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3828571500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4892557                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110692                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           536                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            75                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3828571500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3828571500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1626181                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           112                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3828571500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7657144                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1651929                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14502467                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      326522                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             272076                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5944552                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6588                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        149                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           319                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1626140                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1205                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7600290                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.945087                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.518193                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3999207     52.62%     52.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   365629      4.81%     57.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    94530      1.24%     58.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   168619      2.22%     60.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   246269      3.24%     64.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   131424      1.73%     65.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   297392      3.91%     69.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   481337      6.33%     76.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1815883     23.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7600290                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.042643                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.893979                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   611018                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4058731                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1651989                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1275258                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3294                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22354996                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3294                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1122026                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  164711                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2848                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2415462                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3891949                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22340707                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1098                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 291324                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3406244                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  24235                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21672036                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48528269                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24908243                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14701956                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21512928                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   159108                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 90                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             64                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6427691                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4527148                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2114326                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098340                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2077740                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22314440                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  76                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22385711                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               861                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          114593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       158278                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             49                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7600290                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.945376                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.102873                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1053494     13.86%     13.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1103112     14.51%     28.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1365465     17.97%     46.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1156980     15.22%     61.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1148015     15.10%     76.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              900217     11.84%     88.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              383276      5.04%     93.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              229920      3.03%     96.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              259811      3.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7600290                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   44020     59.91%     59.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     59.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     59.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2864      3.90%     63.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     63.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     63.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     63.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     63.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     63.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     63.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     63.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     63.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     63.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.02%     63.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     63.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     16      0.02%     63.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     63.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     63.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     63.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     63.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     63.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     63.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     63.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     63.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     63.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     63.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     63.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     63.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            25385     34.55%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    676      0.92%     99.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   423      0.58%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                41      0.06%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               32      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35639      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7211068     32.21%     32.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.00%     32.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1157      0.01%     32.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196853     18.75%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  401      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  852      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  989      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 610      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                232      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097255      9.37%     60.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097352      9.37%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62993      0.28%     70.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13609      0.06%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4569022     20.41%     90.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097650      9.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22385711                       # Type of FU issued
system.cpu.iq.rate                           2.923507                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       73477                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003282                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22294948                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7462149                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7315092                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30151102                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14967146                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949441                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7333892                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15089657                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2338                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        17090                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7379                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       109203                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1074                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3294                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   73156                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 75877                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22314516                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               155                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4527148                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2114326                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 56                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    694                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 73011                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            191                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            995                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2885                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3880                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22378680                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4630352                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              7031                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6741041                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313920                       # Number of branches executed
system.cpu.iew.exec_stores                    2110689                       # Number of stores executed
system.cpu.iew.exec_rate                     2.922588                       # Inst execution rate
system.cpu.iew.wb_sent                       22266115                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22264533                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13652345                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19466941                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.907681                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.701309                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          114666                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3133                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7583196                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.927515                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.385542                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2477415     32.67%     32.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2379238     31.38%     64.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        23579      0.31%     64.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        13369      0.18%     64.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       289168      3.81%     68.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        30192      0.40%     68.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       139698      1.84%     70.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       256697      3.39%     73.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1973840     26.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7583196                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399366                       # Number of instructions committed
system.cpu.commit.committedOps               22199922                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617005                       # Number of memory references committed
system.cpu.commit.loads                       4510058                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310201                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775406                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  587                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34176      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157080     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52948      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9459      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22199922                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1973840                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     27923944                       # The number of ROB reads
system.cpu.rob.rob_writes                    44646465                       # The number of ROB writes
system.cpu.timesIdled                             509                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           56854                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399366                       # Number of Instructions Simulated
system.cpu.committedOps                      22199922                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.531770                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.531770                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.880514                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.880514                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25006691                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6956943                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688558                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851542                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1577761                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774531                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7373707                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3828571500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.432272                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6849488                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             40795                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            167.900184                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.432272                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988703                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988703                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         110226219                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        110226219                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3828571500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4702324                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4702324                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106369                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106369                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6808693                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6808693                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6808693                       # number of overall hits
system.cpu.dcache.overall_hits::total         6808693                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        77318                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         77318                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          578                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          578                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        77896                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          77896                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        77896                       # number of overall misses
system.cpu.dcache.overall_misses::total         77896                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1511588500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1511588500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     35179000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35179000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1546767500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1546767500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1546767500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1546767500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779642                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779642                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886589                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886589                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886589                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886589                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016177                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016177                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000274                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000274                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011311                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011311                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011311                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011311                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19550.279366                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19550.279366                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60863.321799                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60863.321799                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19856.828335                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19856.828335                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19856.828335                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19856.828335                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        26320                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               498                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.851406                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16635                       # number of writebacks
system.cpu.dcache.writebacks::total             16635                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        36983                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        36983                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          118                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        37101                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        37101                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        37101                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        37101                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40335                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40335                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          460                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          460                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        40795                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        40795                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        40795                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        40795                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    840541000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    840541000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     33029500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     33029500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    873570500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    873570500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    873570500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    873570500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000218                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005924                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005924                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005924                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005924                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20838.998388                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20838.998388                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71803.260870                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71803.260870                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21413.665890                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21413.665890                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21413.665890                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21413.665890                       # average overall mshr miss latency
system.cpu.dcache.replacements                  39771                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3828571500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3828571500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3828571500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           694.828106                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625836                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               818                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1987.574572                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   694.828106                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.678543                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.678543                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          728                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          678                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3253098                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3253098                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3828571500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1625018                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1625018                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1625018                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1625018                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1625018                       # number of overall hits
system.cpu.icache.overall_hits::total         1625018                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1122                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1122                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1122                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1122                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1122                       # number of overall misses
system.cpu.icache.overall_misses::total          1122                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     82533499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     82533499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     82533499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     82533499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     82533499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     82533499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1626140                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1626140                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1626140                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1626140                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1626140                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1626140                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000690                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000690                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000690                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000690                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000690                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000690                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73559.268271                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73559.268271                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73559.268271                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73559.268271                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73559.268271                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73559.268271                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          384                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           96                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          304                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          304                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          304                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          304                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          304                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          818                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          818                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          818                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          818                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          818                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          818                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64762999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64762999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64762999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64762999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64762999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64762999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000503                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000503                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000503                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000503                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79172.370416                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79172.370416                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79172.370416                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79172.370416                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79172.370416                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79172.370416                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3828571500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3828571500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3828571500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4378.979821                       # Cycle average of tags in use
system.l2.tags.total_refs                       81466                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5367                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.179057                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       746.851731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3632.128089                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.110844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.133636                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5367                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5054                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163788                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    657095                       # Number of tag accesses
system.l2.tags.data_accesses                   657095                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3828571500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        16635                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16635                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           89                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               89                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   100                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         36132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36132                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                36232                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36246                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data               36232                       # number of overall hits
system.l2.overall_hits::total                   36246                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 415                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              804                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4148                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                804                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4563                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5367                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               804                       # number of overall misses
system.l2.overall_misses::.cpu.data              4563                       # number of overall misses
system.l2.overall_misses::total                  5367                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     31827000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      31827000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     63380500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63380500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    399389000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    399389000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     63380500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    431216000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        494596500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     63380500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    431216000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       494596500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        16635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           89                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           89                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        40280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         40280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              818                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            40795                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41613                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             818                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           40795                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41613                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.805825                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.805825                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.982885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982885                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.102979                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.102979                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.982885                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.111852                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128974                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.982885                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.111852                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128974                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76691.566265                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76691.566265                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78831.467662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78831.467662                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96284.715526                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96284.715526                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 78831.467662                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94502.739426                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92155.114589                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78831.467662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94502.739426                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92155.114589                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            415                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          804                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          804                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4148                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5367                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5367                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     27677000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     27677000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55340500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55340500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    357909000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    357909000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     55340500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    385586000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    440926500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55340500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    385586000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    440926500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.805825                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.805825                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.982885                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982885                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.102979                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.102979                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.982885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.111852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128974                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.982885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.111852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128974                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66691.566265                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66691.566265                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68831.467662                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68831.467662                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86284.715526                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86284.715526                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68831.467662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84502.739426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82155.114589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68831.467662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84502.739426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82155.114589                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5367                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3828571500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4952                       # Transaction distribution
system.membus.trans_dist::ReadExReq               415                       # Transaction distribution
system.membus.trans_dist::ReadExResp              415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4952                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5367                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5367    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5367                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2683500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14624000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        81474                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        39861                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3828571500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             41098                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16635                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           90                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23136                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              515                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             515                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           818                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        40280                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       121361                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                123087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3675520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3733632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            41613                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000192                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013864                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  41605     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41613                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           57462000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1227000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          61192500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
