
*** Running vivado
    with args -log UART_calc_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_calc_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source UART_calc_top.tcl -notrace
Command: synth_design -top UART_calc_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3432 
WARNING: [Synth 8-2507] parameter declaration becomes local in Binary_to_BCD with formal parameter declaration list [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/Binary_to_BCD.sv:15]
WARNING: [Synth 8-2507] parameter declaration becomes local in Binary_to_BCD with formal parameter declaration list [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/Binary_to_BCD.sv:16]
WARNING: [Synth 8-2507] parameter declaration becomes local in Binary_to_BCD with formal parameter declaration list [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/Binary_to_BCD.sv:17]
WARNING: [Synth 8-2507] parameter declaration becomes local in Binary_to_BCD with formal parameter declaration list [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/Binary_to_BCD.sv:18]
WARNING: [Synth 8-2507] parameter declaration becomes local in Binary_to_BCD with formal parameter declaration list [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/Binary_to_BCD.sv:19]
WARNING: [Synth 8-2507] parameter declaration becomes local in Binary_to_BCD with formal parameter declaration list [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/Binary_to_BCD.sv:20]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 374.148 ; gain = 113.422
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART_calc_top' [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/new/UART_calc_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_basic' [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_basic.v:10]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen' [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:11]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:25]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:25]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 8 - type: integer 
	Parameter ACC_WIDTH bound to: 18 - type: integer 
	Parameter SHIFT_LIMITER bound to: 7 - type: integer 
	Parameter INCREMENT bound to: 2416 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:38]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:25]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:25]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen' (1#1) [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_rx.v:10]
	Parameter RX_IDLE bound to: 0 - type: integer 
	Parameter RX_START bound to: 1 - type: integer 
	Parameter RX_RECV bound to: 2 - type: integer 
	Parameter RX_STOP bound to: 3 - type: integer 
	Parameter RX_READY bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_sync' [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/data_sync.v:11]
INFO: [Synth 8-6155] done synthesizing module 'data_sync' (2#1) [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/data_sync.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_rx.v:78]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (3#1) [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen__parameterized0' [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:11]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:25]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:25]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 1 - type: integer 
	Parameter ACC_WIDTH bound to: 18 - type: integer 
	Parameter SHIFT_LIMITER bound to: 4 - type: integer 
	Parameter INCREMENT bound to: 302 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:25]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:25]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:27]
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen__parameterized0' (3#1) [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_tx.v:10]
	Parameter TX_IDLE bound to: 2'b00 
	Parameter TX_START bound to: 2'b01 
	Parameter TX_SEND bound to: 2'b10 
	Parameter TX_STOP bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (4#1) [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'uart_basic' (5#1) [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/uart/uart_basic.v:10]
INFO: [Synth 8-6157] synthesizing module 'UART_RX_CTRL_MOD' [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/new/UART_RX_CTRL_MOD.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/new/UART_RX_CTRL_MOD.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'UART_RX_CTRL_MOD' (6#1) [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/new/UART_RX_CTRL_MOD.sv:3]
INFO: [Synth 8-6157] synthesizing module 'TX_control' [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/new/TX_control.sv:1]
	Parameter INTER_BYTE_DELAY bound to: 1000000 - type: integer 
	Parameter WAIT_FOR_REGISTER_DELAY bound to: 100 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/new/TX_control.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'TX_control' (7#1) [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/new/TX_control.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ALU_display_controller' [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/new/ALU_display_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/ALU.sv:3]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/ALU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Binary_to_BCD' [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/Binary_to_BCD.sv:3]
	Parameter INPUT_WIDTH bound to: 16 - type: integer 
	Parameter DECIMAL_DIGITS bound to: 5 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_SHIFT bound to: 3'b001 
	Parameter s_CHECK_SHIFT_INDEX bound to: 3'b010 
	Parameter s_ADD bound to: 3'b011 
	Parameter s_CHECK_DIGIT_INDEX bound to: 3'b100 
	Parameter s_BCD_DONE bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'Binary_to_BCD' (9#1) [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/Binary_to_BCD.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_sevenSeg' [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/BCD_to_7seg.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/BCD_to_7seg.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_sevenSeg' (10#1) [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/BCD_to_7seg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'TDM' [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/TDM.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/clock_divider.sv:3]
	Parameter COUNTER_MAX bound to: 100000 - type: integer 
	Parameter DELAY_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (11#1) [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/clock_divider.sv:3]
INFO: [Synth 8-6157] synthesizing module 'nbit_counter' [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/nbit_counter.sv:3]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nbit_counter' (12#1) [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/nbit_counter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'digit_selector' [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/digit_selector.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/digit_selector.sv:18]
INFO: [Synth 8-226] default block is never used [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/digit_selector.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'digit_selector' (13#1) [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/digit_selector.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'TDM' (14#1) [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/TDM.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU_display_controller' (15#1) [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/new/ALU_display_controller.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'UART_calc_top' (16#1) [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/new/UART_calc_top.sv:3]
WARNING: [Synth 8-3917] design UART_calc_top has port DP driven by constant 1
WARNING: [Synth 8-3331] design ALU_display_controller has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.324 ; gain = 149.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 410.324 ; gain = 149.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 410.324 ; gain = 149.598
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/constrs_1/imports/constrs/UART_master_const.xdc]
Finished Parsing XDC File [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/constrs_1/imports/constrs/UART_master_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/constrs_1/imports/constrs/UART_master_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_calc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_calc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 771.762 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 771.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 771.762 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 771.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 771.762 ; gain = 511.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 771.762 ; gain = 511.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 771.762 ; gain = 511.035
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "rx_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "tx_busy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_RX_CTRL_MOD'
INFO: [Synth 8-5544] ROM "trigger_TX_result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALU_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "operando2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "operando1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TX_control'
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_data16" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_SM_Main" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_SM_Main" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'Binary_to_BCD'
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                              000 |                              000
                RX_START |                              001 |                              001
                 RX_RECV |                              010 |                              010
                 RX_STOP |                              011 |                              011
                RX_READY |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                               00 |                               00
                TX_START |                               01 |                               01
                 TX_SEND |                               10 |                               10
                 TX_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            Wait_OP1_LSB |                     000000000001 |                             0000
           Store_OP1_LSB |                     000000000010 |                             0001
            Wait_OP1_MSB |                     000000000100 |                             0010
           Store_OP1_MSB |                     000000001000 |                             0011
            Wait_OP2_LSB |                     000000010000 |                             0100
           Store_OP2_LSB |                     000000100000 |                             0101
            Wait_OP2_MSB |                     000001000000 |                             0110
           Store_OP2_MSB |                     000010000000 |                             0111
                Wait_CMD |                     000100000000 |                             1000
               Store_CMD |                     001000000000 |                             1001
           Delay_1_cycle |                     010000000000 |                             1010
       Trigger_TX_result |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'UART_RX_CTRL_MOD'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
       REGISTER_DATAIN16 |                              001 |                              001
             SEND_BYTE_0 |                              010 |                              010
            DELAY_BYTE_0 |                              011 |                              011
             SEND_BYTE_1 |                              100 |                              100
            DELAY_BYTE_1 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'TX_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 771.762 ; gain = 511.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   7 Input     20 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_calc_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module uart_baud_tick_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
Module data_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module uart_baud_tick_gen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module uart_basic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module UART_RX_CTRL_MOD 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	  12 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module TX_control 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module Binary_to_BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   7 Input     20 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module nbit_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module digit_selector 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module ALU_display_controller 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'display_controller/DDr/r_Digit_Index_reg[4:0]' into 'display_controller/DDr/r_Digit_Index_reg[4:0]' [C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.srcs/sources_1/imports/sources_1/imports/Sources/Binary_to_BCD.sv:95]
INFO: [Synth 8-5544] ROM "uart_basic_inst0/uart_tx_blk/state_next0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "display_controller/DDr/r_SM_Main" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display_controller/tdm/divider/clk_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design UART_calc_top has port DP driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 771.762 ; gain = 511.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 771.762 ; gain = 511.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 827.098 ; gain = 566.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 827.098 ; gain = 566.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 827.098 ; gain = 566.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 827.098 ; gain = 566.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 827.098 ; gain = 566.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 827.098 ; gain = 566.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 827.098 ; gain = 566.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 827.098 ; gain = 566.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    39|
|3     |LUT1   |    16|
|4     |LUT2   |    48|
|5     |LUT3   |    47|
|6     |LUT4   |    66|
|7     |LUT5   |   100|
|8     |LUT6   |   105|
|9     |FDRE   |   259|
|10    |FDSE   |     6|
|11    |IBUF   |     3|
|12    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+-----------------------------------+------+
|      |Instance                 |Module                             |Cells |
+------+-------------------------+-----------------------------------+------+
|1     |top                      |                                   |   715|
|2     |  TX_control_inst0       |TX_control                         |    88|
|3     |  UART_RX_CTRL_MOD_inst0 |UART_RX_CTRL_MOD                   |   201|
|4     |  display_controller     |ALU_display_controller             |   264|
|5     |    DDr                  |Binary_to_BCD                      |   187|
|6     |    alu                  |ALU                                |     8|
|7     |    tdm                  |TDM                                |    43|
|8     |      counter            |nbit_counter                       |    14|
|9     |      divider            |clock_divider                      |    29|
|10    |  uart_basic_inst0       |uart_basic                         |   130|
|11    |    baud8_tick_blk       |uart_baud_tick_gen                 |    28|
|12    |    baud_tick_blk        |uart_baud_tick_gen__parameterized0 |    29|
|13    |    uart_rx_blk          |uart_rx                            |    43|
|14    |      rx_sync_inst       |data_sync                          |    12|
|15    |    uart_tx_blk          |uart_tx                            |    23|
+------+-------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 827.098 ; gain = 566.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 827.098 ; gain = 204.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 827.098 ; gain = 566.371
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 827.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 827.098 ; gain = 579.449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 827.098 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.4_and_5/project_7.3.3.4_and_5.runs/synth_1/UART_calc_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_calc_top_utilization_synth.rpt -pb UART_calc_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 11 11:00:55 2019...
