{"columns": ["Rank", "Passage", "Score", "Relevant"], "data": [[1, "A High-Density Metal-Fuse Technology Featuring a 1.6 V Programmable Low-Voltage Bit Cell With Integrated 1 V Charge Pumps in 22 nm Tri-Gate CMOS", "0.5579", "\u2713"], [2, "A 32nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171\u03bcm2 SRAM cell size in a 291Mb array", "0.1086", "\u2713"], [3, "Density scaling with gate-all-around silicon nanowire MOSFETs for the 10 nm node and beyond", "-0.9574", "\u2713"], [4, "Leveraging Bagging for Evolving Data Streams", "-0.9822", "\u2717"], [5, "Considerations for Ultimate CMOS Scaling", "-1.1197", "\u2713"], [6, "Planar Dual-Band Wide-Scan Phased Array in X-Band", "-1.2741", "\u2717"], [7, "Real time dynamic fracture with volumetric approximate convex decompositions", "-1.2744", "\u2717"], [8, "5nm FinFET Standard Cell Library Optimization and Circuit Synthesis in Near-and Super-Threshold Voltage Regimes", "-1.2893", "\u2713"], [9, "One Trillion Edges: Graph Processing at Facebook-Scale", "-1.3417", "\u2717"], [10, "Unifying Color and Texture Transfer for Predictive Appearance Manipulation", "-1.4287", "\u2717"]]}