EAGAIN,VAR_0
SPDIFRX_CR_CBDMAEN,VAR_1
SPDIFRX_CS_BYTES_NB,VAR_2
SPDIFRX_UB_BYTES_NB,VAR_3
STM32_SPDIFRX_CR,VAR_4
clk_disable_unprepare,FUNC_0
clk_prepare_enable,FUNC_1
dev_dbg,FUNC_2
dev_err,FUNC_3
memset,FUNC_4
msecs_to_jiffies,FUNC_5
pinctrl_pm_select_default_state,FUNC_6
pinctrl_pm_select_sleep_state,FUNC_7
regmap_update_bits,FUNC_8
stm32_spdifrx_dma_ctrl_start,FUNC_9
stm32_spdifrx_dma_ctrl_stop,FUNC_10
stm32_spdifrx_start_sync,FUNC_11
stm32_spdifrx_stop,FUNC_12
wait_for_completion_interruptible_timeout,FUNC_13
stm32_spdifrx_get_ctrl_data,FUNC_14
spdifrx,VAR_5
ret,VAR_6
