{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758836831647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758836831647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 25 18:47:11 2025 " "Processing started: Thu Sep 25 18:47:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758836831647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836831647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Coprocessor -c Coprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Coprocessor -c Coprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836831647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758836831972 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758836831972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zoom_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file zoom_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 zoom_controller " "Found entity 1: zoom_controller" {  } { { "zoom_controller.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/zoom_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758836838808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836838808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_module.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_module " "Found entity 1: vga_module" {  } { { "vga_module.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/vga_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758836838810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836838810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clock " "Found entity 1: vga_clock" {  } { { "vga_clock.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/vga_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758836838811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836838811 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display.v(28) " "Verilog HDL information at display.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "display.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/display.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1758836838812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758836838813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836838813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758836838814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836838814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "Controller.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758836838815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836838815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_averaging.v 1 1 " "Found 1 design units, including 1 entities, in source file block_averaging.v" { { "Info" "ISGN_ENTITY_NAME" "1 block_averaging " "Found entity 1: block_averaging" {  } { { "block_averaging.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/block_averaging.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758836838816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836838816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramproc.v 1 1 " "Found 1 design units, including 1 entities, in source file ramproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMProc " "Found entity 1: RAMProc" {  } { { "RAMProc.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/RAMProc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758836838818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836838818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rominit.v 1 1 " "Found 1 design units, including 1 entities, in source file rominit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMInit " "Found entity 1: ROMInit" {  } { { "ROMInit.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/ROMInit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758836838819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836838819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimation.v 1 1 " "Found 1 design units, including 1 entities, in source file decimation.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimation " "Found entity 1: decimation" {  } { { "decimation.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/decimation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758836838820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836838820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file coprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 coprocessor " "Found entity 1: coprocessor" {  } { { "coprocessor.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/coprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758836838821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836838821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_management.v 1 1 " "Found 1 design units, including 1 entities, in source file data_management.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_management " "Found entity 1: data_management" {  } { { "data_management.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/data_management.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758836838823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836838823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758836838824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836838824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_replication.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_replication.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_replication " "Found entity 1: pixel_replication" {  } { { "pixel_replication.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/pixel_replication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758836838825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836838825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nearest_neighbor.v 1 1 " "Found 1 design units, including 1 entities, in source file nearest_neighbor.v" { { "Info" "ISGN_ENTITY_NAME" "1 nearest_neighbor " "Found entity 1: nearest_neighbor" {  } { { "nearest_neighbor.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/nearest_neighbor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758836838826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836838826 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects zoom_controller_3.v(44) " "Verilog HDL error at zoom_controller_3.v(44): declaring global objects is a SystemVerilog feature" {  } { { "zoom_controller_3.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/zoom_controller_3.v" 44 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1758836838827 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects zoom_controller_3.v(45) " "Verilog HDL error at zoom_controller_3.v(45): declaring global objects is a SystemVerilog feature" {  } { { "zoom_controller_3.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/zoom_controller_3.v" 45 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1758836838827 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects zoom_controller_3.v(46) " "Verilog HDL error at zoom_controller_3.v(46): declaring global objects is a SystemVerilog feature" {  } { { "zoom_controller_3.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/zoom_controller_3.v" 46 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1758836838827 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects zoom_controller_3.v(48) " "Verilog HDL error at zoom_controller_3.v(48): declaring global objects is a SystemVerilog feature" {  } { { "zoom_controller_3.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/zoom_controller_3.v" 48 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1758836838827 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting a description zoom_controller_3.v(50) " "Verilog HDL syntax error at zoom_controller_3.v(50) near text: \"always\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "zoom_controller_3.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/zoom_controller_3.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1758836838827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zoom_controller_3.v 0 0 " "Found 0 design units, including 0 entities, in source file zoom_controller_3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836838827 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/output_files/Coprocessor.map.smsg " "Generated suppressed messages file C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD1_FF/output_files/Coprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836838854 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758836838922 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 25 18:47:18 2025 " "Processing ended: Thu Sep 25 18:47:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758836838922 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758836838922 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758836838922 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836838922 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758836839581 ""}
