Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Mon Oct 11 23:34:02 2021
| Host              : DESKTOP-7VGU0UB running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file Eight_Bit_DCT_timing_summary_routed.rpt -pb Eight_Bit_DCT_timing_summary_routed.pb -rpx Eight_Bit_DCT_timing_summary_routed.rpx -warn_on_violation
| Design            : Eight_Bit_DCT
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (257)
6. checking no_output_delay (264)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (257)
--------------------------------
 There are 257 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (264)
---------------------------------
 There are 264 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.004        0.000                      0                58574        0.010        0.000                      0                58574        1.058        0.000                       0                 19197  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.590}        3.180           314.465         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.004        0.000                      0                58574        0.010        0.000                      0                58574        1.058        0.000                       0                 19197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 Z1_final_add/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Destination:            Z1_final_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.180ns  (clk rise@3.180ns - clk rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.081ns (3.868%)  route 2.013ns (96.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 5.824 - 3.180 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.181ns (routing 1.157ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.949ns (routing 1.050ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.960    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.988 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.181     3.169    Z1_final_add/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLR Crossing[2->1]   
    SLICE_X117Y353       FDRE                                         r  Z1_final_add/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y353       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.250 r  Z1_final_add/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[15]/Q
                         net (fo=4, routed)           2.013     5.263    Z1_final_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]_1[15]
    SLICE_X118Y347       FDRE                                         r  Z1_final_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.180     3.180 r  
    G37                                               0.000     3.180 r  clk (IN)
                         net (fo=0)                   0.000     3.180    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     3.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.554    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.851    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.875 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       1.949     5.824    Z1_final_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLR Crossing[2->1]   
    SLICE_X118Y347       FDRE                                         r  Z1_final_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.453     6.277    
                         clock uncertainty           -0.035     6.242    
    SLICE_X118Y347       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     6.267    Z1_final_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -5.263    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Destination:            eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.180ns  (clk rise@3.180ns - clk rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.400ns (22.663%)  route 1.365ns (77.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 5.921 - 3.180 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.157ns, distribution 1.200ns)
  Clock Net Delay (Destination): 2.046ns (routing 1.050ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.960    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.988 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.357     3.345    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
    SLR Crossing[2->1]   
    DSP48E2_X15Y144      DSP_OUTPUT                                   r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y144      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_PATTERN_DETECT)
                                                      0.277     3.622 r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=21, routed)          0.564     4.186    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/lead16_zero
    SLICE_X117Y364       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.309 r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1/O
                         net (fo=15, routed)          0.801     5.110    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0
    SLICE_X112Y361       FDRE                                         r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.180     3.180 r  
    G37                                               0.000     3.180 r  clk (IN)
                         net (fo=0)                   0.000     3.180    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     3.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.554    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.851    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.875 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.046     5.921    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLR Crossing[2->1]   
    SLICE_X112Y361       FDRE                                         r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.456     6.376    
                         clock uncertainty           -0.035     6.341    
    SLICE_X112Y361       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     6.267    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -5.110    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Destination:            eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.180ns  (clk rise@3.180ns - clk rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.400ns (22.663%)  route 1.365ns (77.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 5.921 - 3.180 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.157ns, distribution 1.200ns)
  Clock Net Delay (Destination): 2.046ns (routing 1.050ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.960    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.988 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.357     3.345    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
    SLR Crossing[2->1]   
    DSP48E2_X15Y144      DSP_OUTPUT                                   r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y144      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_PATTERN_DETECT)
                                                      0.277     3.622 r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=21, routed)          0.564     4.186    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/lead16_zero
    SLICE_X117Y364       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.309 r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1/O
                         net (fo=15, routed)          0.801     5.110    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0
    SLICE_X112Y361       FDRE                                         r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.180     3.180 r  
    G37                                               0.000     3.180 r  clk (IN)
                         net (fo=0)                   0.000     3.180    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     3.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.554    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.851    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.875 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.046     5.921    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLR Crossing[2->1]   
    SLICE_X112Y361       FDRE                                         r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.456     6.376    
                         clock uncertainty           -0.035     6.341    
    SLICE_X112Y361       FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074     6.267    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -5.110    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Destination:            eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.180ns  (clk rise@3.180ns - clk rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.400ns (22.663%)  route 1.365ns (77.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 5.921 - 3.180 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.157ns, distribution 1.200ns)
  Clock Net Delay (Destination): 2.046ns (routing 1.050ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.960    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.988 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.357     3.345    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
    SLR Crossing[2->1]   
    DSP48E2_X15Y144      DSP_OUTPUT                                   r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y144      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_PATTERN_DETECT)
                                                      0.277     3.622 r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=21, routed)          0.564     4.186    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/lead16_zero
    SLICE_X117Y364       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.309 r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1/O
                         net (fo=15, routed)          0.801     5.110    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0
    SLICE_X112Y361       FDRE                                         r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.180     3.180 r  
    G37                                               0.000     3.180 r  clk (IN)
                         net (fo=0)                   0.000     3.180    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     3.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.554    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.851    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.875 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.046     5.921    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLR Crossing[2->1]   
    SLICE_X112Y361       FDRE                                         r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.456     6.376    
                         clock uncertainty           -0.035     6.341    
    SLICE_X112Y361       FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074     6.267    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -5.110    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 X5_Subtractor/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Destination:            g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.180ns  (clk rise@3.180ns - clk rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.339ns (19.327%)  route 1.415ns (80.673%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 5.841 - 3.180 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.293ns (routing 1.157ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.966ns (routing 1.050ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.960    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.988 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.293     3.281    X5_Subtractor/inst/i_synth/i_nd_to_rdy/aclk
    SLR Crossing[2->1]   
    SLICE_X129Y434       FDRE                                         r  X5_Subtractor/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y434       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.359 r  X5_Subtractor/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]/Q
                         net (fo=36, routed)          0.829     4.188    g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/s_axis_a_tvalid
    SLICE_X127Y369       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.311 r  g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_valid_i_2/O
                         net (fo=1, routed)           0.086     4.397    g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_valid_i_2_n_0
    SLICE_X127Y369       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     4.447 r  g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_valid_i_1/O
                         net (fo=4, routed)           0.434     4.881    g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_valid_nxt
    SLICE_X128Y369       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     4.969 r  g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_ready_i_1/O
                         net (fo=1, routed)           0.066     5.035    g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_ready_nxt
    SLICE_X128Y369       FDRE                                         r  g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.180     3.180 r  
    G37                                               0.000     3.180 r  clk (IN)
                         net (fo=0)                   0.000     3.180    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     3.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.554    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.851    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.875 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       1.966     5.841    g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLR Crossing[2->1]   
    SLICE_X128Y369       FDRE                                         r  g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_ready_reg/C
                         clock pessimism              0.400     6.241    
                         clock uncertainty           -0.035     6.205    
    SLICE_X128Y369       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.230    g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_ready_reg
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 aX1_plus_cX3_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Destination:            aX1_plus_cX3_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C[34]
                            (rising edge-triggered cell DSP_C_DATA clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.180ns  (clk rise@3.180ns - clk rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.079ns (4.877%)  route 1.541ns (95.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 5.845 - 3.180 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.199ns (routing 1.157ns, distribution 1.042ns)
  Clock Net Delay (Destination): 1.970ns (routing 1.050ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.960    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.988 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.199     3.187    aX1_plus_cX3_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/aclk
    SLR Crossing[2->1]   
    SLICE_X122Y346       FDRE                                         r  aX1_plus_cX3_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y346       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.266 r  aX1_plus_cX3_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=3, routed)           1.541     4.807    aX1_plus_cX3_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[34]
    DSP48E2_X16Y138      DSP_C_DATA                                   r  aX1_plus_cX3_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C[34]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.180     3.180 r  
    G37                                               0.000     3.180 r  clk (IN)
                         net (fo=0)                   0.000     3.180    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     3.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.554    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.851    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.875 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       1.970     5.845    aX1_plus_cX3_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
    SLR Crossing[2->1]   
    DSP48E2_X16Y138      DSP_C_DATA                                   r  aX1_plus_cX3_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/CLK
                         clock pessimism              0.453     6.298    
                         clock uncertainty           -0.035     6.263    
    DSP48E2_X16Y138      DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[34])
                                                     -0.247     6.016    aX1_plus_cX3_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.016    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 X5_Subtractor/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Destination:            g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.z_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.180ns  (clk rise@3.180ns - clk rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.350ns (20.278%)  route 1.376ns (79.722%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 5.841 - 3.180 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.293ns (routing 1.157ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.966ns (routing 1.050ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.960    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.988 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.293     3.281    X5_Subtractor/inst/i_synth/i_nd_to_rdy/aclk
    SLR Crossing[2->1]   
    SLICE_X129Y434       FDRE                                         r  X5_Subtractor/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y434       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.359 r  X5_Subtractor/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]/Q
                         net (fo=36, routed)          0.829     4.188    g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/s_axis_a_tvalid
    SLICE_X127Y369       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.311 r  g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_valid_i_2/O
                         net (fo=1, routed)           0.086     4.397    g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_valid_i_2_n_0
    SLICE_X127Y369       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     4.447 r  g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_valid_i_1/O
                         net (fo=4, routed)           0.434     4.881    g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_valid_nxt
    SLICE_X128Y369       LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     4.980 r  g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.z_valid_i_1/O
                         net (fo=1, routed)           0.027     5.007    g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/z_valid0
    SLICE_X128Y369       FDRE                                         r  g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.z_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.180     3.180 r  
    G37                                               0.000     3.180 r  clk (IN)
                         net (fo=0)                   0.000     3.180    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     3.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.554    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.851    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.875 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       1.966     5.841    g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLR Crossing[2->1]   
    SLICE_X128Y369       FDRE                                         r  g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.z_valid_reg/C
                         clock pessimism              0.400     6.241    
                         clock uncertainty           -0.035     6.205    
    SLICE_X128Y369       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     6.230    g_X5_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.z_valid_reg
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Destination:            eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C[30]
                            (rising edge-triggered cell DSP_C_DATA clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.180ns  (clk rise@3.180ns - clk rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.079ns (4.577%)  route 1.647ns (95.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 5.930 - 3.180 ) 
    Source Clock Delay      (SCD):    3.153ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 1.157ns, distribution 1.008ns)
  Clock Net Delay (Destination): 2.055ns (routing 1.050ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.960    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.988 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.165     3.153    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/aclk
    SLR Crossing[2->1]   
    SLICE_X119Y362       FDRE                                         r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y362       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.232 r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=3, routed)           1.647     4.879    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[30]
    DSP48E2_X15Y145      DSP_C_DATA                                   r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.180     3.180 r  
    G37                                               0.000     3.180 r  clk (IN)
                         net (fo=0)                   0.000     3.180    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     3.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.554    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.851    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.875 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.055     5.930    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
    SLR Crossing[2->1]   
    DSP48E2_X15Y145      DSP_C_DATA                                   r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/CLK
                         clock pessimism              0.452     6.381    
                         clock uncertainty           -0.035     6.346    
    DSP48E2_X15Y145      DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[30])
                                                     -0.241     6.105    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.105    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 cX1_minus_gX3_minus/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Destination:            cX1_minus_gX3_minus/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/CEC
                            (rising edge-triggered cell DSP_C_DATA clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.180ns  (clk rise@3.180ns - clk rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.166ns (9.759%)  route 1.535ns (90.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 5.869 - 3.180 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.157ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.994ns (routing 1.050ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.960    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.988 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.198     3.186    cX1_minus_gX3_minus/inst/i_synth/i_nd_to_rdy/aclk
    SLR Crossing[2->1]   
    SLICE_X126Y337       FDRE                                         r  cX1_minus_gX3_minus/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y337       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.264 f  cX1_minus_gX3_minus/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]/Q
                         net (fo=15, routed)          0.337     3.601    cX1_minus_gX3_minus/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid
    SLICE_X125Y332       LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     3.689 r  cX1_minus_gX3_minus/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe[11][0]_i_1/O
                         net (fo=343, routed)         1.198     4.887    cX1_minus_gX3_minus/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CEC
    DSP48E2_X17Y138      DSP_C_DATA                                   r  cX1_minus_gX3_minus/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/CEC
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.180     3.180 r  
    G37                                               0.000     3.180 r  clk (IN)
                         net (fo=0)                   0.000     3.180    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     3.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.554    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.851    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.875 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       1.994     5.869    cX1_minus_gX3_minus/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
    SLR Crossing[2->1]   
    DSP48E2_X17Y138      DSP_C_DATA                                   r  cX1_minus_gX3_minus/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/CLK
                         clock pessimism              0.453     6.322    
                         clock uncertainty           -0.035     6.286    
    DSP48E2_X17Y138      DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_CEC)
                                                     -0.160     6.126    cX1_minus_gX3_minus/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.126    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 cX1_minus_gX3_minus/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Destination:            cX1_minus_gX3_minus/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/CEB2
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.180ns  (clk rise@3.180ns - clk rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.166ns (9.770%)  route 1.533ns (90.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 5.869 - 3.180 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.157ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.994ns (routing 1.050ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.960    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.988 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.198     3.186    cX1_minus_gX3_minus/inst/i_synth/i_nd_to_rdy/aclk
    SLR Crossing[2->1]   
    SLICE_X126Y337       FDRE                                         r  cX1_minus_gX3_minus/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y337       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.264 f  cX1_minus_gX3_minus/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]/Q
                         net (fo=15, routed)          0.337     3.601    cX1_minus_gX3_minus/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid
    SLICE_X125Y332       LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     3.689 r  cX1_minus_gX3_minus/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe[11][0]_i_1/O
                         net (fo=343, routed)         1.196     4.885    cX1_minus_gX3_minus/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CEB2
    DSP48E2_X17Y138      DSP_A_B_DATA                                 r  cX1_minus_gX3_minus/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.180     3.180 r  
    G37                                               0.000     3.180 r  clk (IN)
                         net (fo=0)                   0.000     3.180    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     3.554 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.554    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.554 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.851    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.875 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       1.994     5.869    cX1_minus_gX3_minus/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CLK
    SLR Crossing[2->1]   
    DSP48E2_X17Y138      DSP_A_B_DATA                                 r  cX1_minus_gX3_minus/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.453     6.322    
                         clock uncertainty           -0.035     6.286    
    DSP48E2_X17Y138      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_CEB2)
                                                     -0.144     6.142    cX1_minus_gX3_minus/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.142    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                  1.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Destination:            eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.774%)  route 0.066ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Net Delay (Source):      1.943ns (routing 1.050ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.241ns (routing 1.157ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.671    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       1.943     2.638    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLR Crossing[2->1]   
    SLICE_X119Y361       FDRE                                         r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y361       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.696 r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.066     2.762    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[7]
    SLICE_X118Y361       SRL16E                                       r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.960    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.988 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.241     3.229    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLR Crossing[2->1]   
    SLICE_X118Y361       SRL16E                                       r  eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][7]_srl3/CLK
                         clock pessimism             -0.509     2.720    
    SLICE_X118Y361       SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     2.752    eX5_plus_gX7_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][7]_srl3
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 c_X5_mult/inst/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Destination:            c_X5_mult/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.774%)  route 0.066ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.265ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Net Delay (Source):      1.976ns (routing 1.050ns, distribution 0.926ns)
  Clock Net Delay (Destination): 2.277ns (routing 1.157ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.671    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       1.976     2.671    c_X5_mult/inst/i_synth/i_nd_to_rdy/aclk
    SLR Crossing[2->1]   
    SLICE_X134Y378       FDRE                                         r  c_X5_mult/inst/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y378       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.729 r  c_X5_mult/inst/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.066     2.795    c_X5_mult/inst/i_synth/i_nd_to_rdy/first_q
    SLICE_X133Y378       SRL16E                                       r  c_X5_mult/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.960    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.988 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.277     3.265    c_X5_mult/inst/i_synth/i_nd_to_rdy/aclk
    SLR Crossing[2->1]   
    SLICE_X133Y378       SRL16E                                       r  c_X5_mult/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/CLK
                         clock pessimism             -0.512     2.753    
    SLICE_X133Y378       SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     2.785    c_X5_mult/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Destination:            a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.059ns (30.412%)  route 0.135ns (69.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Net Delay (Source):      1.975ns (routing 1.050ns, distribution 0.925ns)
  Clock Net Delay (Destination): 2.286ns (routing 1.157ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.671    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       1.975     2.670    a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/aclk
    SLR Crossing[2->1]   
    SLICE_X136Y372       FDRE                                         r  a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y372       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.729 r  a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=3, routed)           0.135     2.864    a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]_0[1]
    SLICE_X139Y372       SRL16E                                       r  a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.960    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.988 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.286     3.274    a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/aclk
    SLR Crossing[2->1]   
    SLICE_X139Y372       SRL16E                                       r  a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_srl5/CLK
                         clock pessimism             -0.449     2.825    
    SLICE_X139Y372       SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     2.854    a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_srl5
  -------------------------------------------------------------------
                         required time                         -2.854    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 X4_Adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Destination:            X4_Adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.366%)  route 0.106ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    2.709ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Net Delay (Source):      2.014ns (routing 1.050ns, distribution 0.964ns)
  Clock Net Delay (Destination): 2.266ns (routing 1.157ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.671    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.014     2.709    X4_Adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLR Crossing[2->1]   
    SLICE_X134Y436       FDRE                                         r  X4_Adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y436       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.767 r  X4_Adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[10]/Q
                         net (fo=4, routed)           0.106     2.873    X4_Adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]_1[10]
    SLICE_X132Y435       FDRE                                         r  X4_Adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.960    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.988 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.266     3.254    X4_Adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLR Crossing[2->1]   
    SLICE_X132Y435       FDRE                                         r  X4_Adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.453     2.801    
    SLICE_X132Y435       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.863    X4_Adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.863    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Z3_final_sub/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Destination:            Z3_final_sub/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.060ns (34.286%)  route 0.115ns (65.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.214ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Net Delay (Source):      1.963ns (routing 1.050ns, distribution 0.913ns)
  Clock Net Delay (Destination): 2.226ns (routing 1.157ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.671    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       1.963     2.658    Z3_final_sub/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLR Crossing[2->1]   
    SLICE_X126Y349       FDRE                                         r  Z3_final_sub/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y349       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.718 r  Z3_final_sub/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[29]/Q
                         net (fo=7, routed)           0.115     2.833    Z3_final_sub/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]_0[6]
    SLICE_X125Y348       FDRE                                         r  Z3_final_sub/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.960    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.988 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.226     3.214    Z3_final_sub/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLR Crossing[2->1]   
    SLICE_X125Y348       FDRE                                         r  Z3_final_sub/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.453     2.760    
    SLICE_X125Y348       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.822    Z3_final_sub/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.822    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 aX1_plus_cX3_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Destination:            Z1_final_add/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.058ns (38.926%)  route 0.091ns (61.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.170ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Net Delay (Source):      1.945ns (routing 1.050ns, distribution 0.895ns)
  Clock Net Delay (Destination): 2.182ns (routing 1.157ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.671    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       1.945     2.640    aX1_plus_cX3_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/aclk
    SLR Crossing[2->1]   
    SLICE_X120Y345       FDRE                                         r  aX1_plus_cX3_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y345       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.698 r  aX1_plus_cX3_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]/Q
                         net (fo=2, routed)           0.091     2.789    Z1_final_add/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/s_axis_a_tdata[3]
    SLICE_X119Y345       FDRE                                         r  Z1_final_add/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.960    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.988 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.182     3.170    Z1_final_add/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLR Crossing[2->1]   
    SLICE_X119Y345       FDRE                                         r  Z1_final_add/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[3]/C
                         clock pessimism             -0.453     2.716    
    SLICE_X119Y345       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.778    Z1_final_add/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Destination:            d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.058ns (31.183%)  route 0.128ns (68.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Net Delay (Source):      1.955ns (routing 1.050ns, distribution 0.905ns)
  Clock Net Delay (Destination): 2.266ns (routing 1.157ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.671    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       1.955     2.650    d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/aclk
    SLR Crossing[2->1]   
    SLICE_X133Y390       FDRE                                         r  d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y390       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.708 r  d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=3, routed)           0.128     2.836    d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]_0[6]
    SLICE_X133Y387       SRL16E                                       r  d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.960    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.988 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.266     3.254    d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/aclk
    SLR Crossing[2->1]   
    SLICE_X133Y387       SRL16E                                       r  d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]_srl5/CLK
                         clock pessimism             -0.449     2.805    
    SLICE_X133Y387       SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.020     2.825    d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]_srl5
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Destination:            d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.060ns (33.708%)  route 0.118ns (66.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.208ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Net Delay (Source):      1.957ns (routing 1.050ns, distribution 0.907ns)
  Clock Net Delay (Destination): 2.220ns (routing 1.157ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.671    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       1.957     2.652    d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLR Crossing[2->1]   
    SLICE_X137Y387       FDRE                                         r  d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y387       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.712 r  d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/Q
                         net (fo=1, routed)           0.118     2.830    d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[10]_0
    SLICE_X136Y386       FDRE                                         r  d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.960    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.988 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.220     3.208    d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLR Crossing[2->1]   
    SLICE_X136Y386       FDRE                                         r  d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[10]/C
                         clock pessimism             -0.449     2.759    
    SLICE_X136Y386       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.819    d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.819    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 X0_Adder_X6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Destination:            X0_Adder_X6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.059ns (33.146%)  route 0.119ns (66.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.205ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Net Delay (Source):      1.957ns (routing 1.050ns, distribution 0.907ns)
  Clock Net Delay (Destination): 2.217ns (routing 1.157ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.671    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       1.957     2.652    X0_Adder_X6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLR Crossing[2->1]   
    SLICE_X130Y385       FDRE                                         r  X0_Adder_X6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y385       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.711 r  X0_Adder_X6/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[19]/Q
                         net (fo=4, routed)           0.119     2.830    X0_Adder_X6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]_1[19]
    SLICE_X131Y386       FDRE                                         r  X0_Adder_X6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.960    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.988 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.217     3.205    X0_Adder_X6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLR Crossing[2->1]   
    SLICE_X131Y386       FDRE                                         r  X0_Adder_X6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism             -0.449     2.756    
    SLICE_X131Y386       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.818    X0_Adder_X6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.818    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 Z_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Destination:            Z_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.590ns period=3.180ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.061ns (48.031%)  route 0.066ns (51.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Net Delay (Source):      1.946ns (routing 1.050ns, distribution 0.896ns)
  Clock Net Delay (Destination): 2.204ns (routing 1.157ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.671    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       1.946     2.641    Z_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/aclk
    SLR Crossing[2->1]   
    SLICE_X123Y418       FDRE                                         r  Z_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y418       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.702 r  Z_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/Q
                         net (fo=1, routed)           0.066     2.768    Z_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/first_q[18]
    SLICE_X123Y419       FDRE                                         r  Z_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G37                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.625     0.625 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.625    clk_IBUF_inst/OUT
    G37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.960    clk_IBUF
    BUFGCE_X0Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.988 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19646, routed)       2.204     3.192    Z_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/aclk
    SLR Crossing[2->1]   
    SLICE_X123Y419       FDRE                                         r  Z_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]/C
                         clock pessimism             -0.499     2.693    
    SLICE_X123Y419       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.755    Z_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.590 }
Period(ns):         3.180
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         3.180       1.890      BUFGCE_X0Y216   clk_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.180       2.116      SLICE_X133Y370  a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.180       2.116      SLICE_X124Y347  Z3_final_sub/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.180       2.116      SLICE_X133Y370  a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.180       2.116      SLICE_X133Y370  a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.180       2.116      SLICE_X133Y370  a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.180       2.116      SLICE_X133Y370  a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.180       2.116      SLICE_X128Y350  Z3_final_sub/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.180       2.116      SLICE_X128Y350  Z3_final_sub/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]_srl3/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.180       2.116      SLICE_X128Y350  Z3_final_sub/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.590       1.058      SLICE_X133Y385  d_X0_plus_X6_plus_X2_plus_X4/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.590       1.058      SLICE_X124Y407  b_X0_minus_X6_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.590       1.058      SLICE_X124Y407  b_X0_minus_X6_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.590       1.058      SLICE_X122Y419  Z_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.590       1.058      SLICE_X122Y419  Z_6/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.590       1.058      SLICE_X122Y413  f_X0_minus_X6_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.590       1.058      SLICE_X122Y413  f_X0_minus_X6_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.590       1.058      SLICE_X122Y413  f_X0_minus_X6_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.590       1.058      SLICE_X122Y413  f_X0_minus_X6_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.590       1.058      SLICE_X122Y413  f_X0_minus_X6_mult/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[4]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.590       1.058      SLICE_X133Y370  a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.590       1.058      SLICE_X133Y370  a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.590       1.058      SLICE_X133Y370  a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.590       1.058      SLICE_X133Y370  a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.590       1.058      SLICE_X133Y370  a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.590       1.058      SLICE_X133Y370  a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.590       1.058      SLICE_X133Y370  a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.590       1.058      SLICE_X133Y370  a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.590       1.058      SLICE_X133Y370  a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.590       1.058      SLICE_X133Y370  a_X7_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl2/CLK



