<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_Control_from_SOM_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_CLK_COMMON_0_axi_periph_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_1_CLK_COMMON_0_axi_periph_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ad9361_1_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ad9361_1_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AD9361_1_RESET.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.AD9361_1_RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ad9361_2_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ad9361_2_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AD9361_2_RESET.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.AD9361_2_RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ad9361_3_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ad9361_3_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AD9361_3_RESET.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.AD9361_3_RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ad9364_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ad9364_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AD9364_RESET.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.AD9364_RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset_FIR_core_26b</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_FIR_core_26b</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RESET_FIR_CORE_26B.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET_FIR_CORE_26B.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Control_from_SOM_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 23 04:56:51 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:46e68463</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:46e68463</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_Control_from_SOM_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 23 04:56:51 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:46e68463</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Control_from_SOM_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 23 04:56:51 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:da19eba1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_Control_from_SOM_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 23 04:56:51 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:da19eba1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>op_mode_fsc_fsr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dl_lnk_sv_swap_iq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dl_lnk_lnk_swap_iq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ul_sv_lnk_swap_iq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ul_lnk_lnk_swap_iq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>link_1_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>link_2_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ad9361_1_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ad9361_2_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ad9361_3_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ad9364_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ad9361_1_en_agc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ad9361_2_en_agc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ad9361_3_en_agc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ad9364_en_agc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>link_1_mode_rf_optic</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>link_2_mode_rf_optic</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lte_downlink_simulation</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lte_uplink_simulation</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset_FIR_core_26b</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>live_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/07fa/hdl/Control_from_SOM_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/07fa/hdl/Live_status.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/07fa/hdl/Control_from_SOM_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_Control_from_SOM_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/07fa/hdl/Control_from_SOM_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/07fa/hdl/Live_status.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/07fa/hdl/Control_from_SOM_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_Control_from_SOM_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Control signals from SOM</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_Control_from_SOM_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>Control_from_SOM_v1.0</xilinx:displayName>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e00ac2f_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c021044_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22385c9f_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dcb8fe9_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34614006_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673792c3_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c057b5_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424aee10_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@106c062c_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b546d90_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b75c310_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fdc2ed7_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b592ac_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb66115_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34cbb309_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65aa0c6c_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c98eed_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c89dc10_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409e421f_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ef5b9f_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4800ac81_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65cde12e_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ac36f9_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b31de5_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c476ce_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78081178_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b7c1b5_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1838e401_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212bf789_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f2a9c6_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc6fe98_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d01d17c_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9f3bc1_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b915e1a_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7d1b56_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50007759_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f205a80_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633d3df8_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64143bb5_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2671475a_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10dcacf7_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203bf6b6_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d70e2c_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ccca929_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef6b7b3_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fbf86ef_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766ea371_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b61cfc2_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dddac36_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26783231_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ace31db_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6462e92d_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e635e3f_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ac8d64_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5037e67c_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602d8bf5_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce3727d_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90756a5_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9dd31ad_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51958167_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b138ffc_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6767a7e7_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11a11e48_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3275c806_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff34196_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c994955_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9cbfe9_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35823e39_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19715587_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7812861a_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62424ea6_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f3574d_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13eb8d38_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@601fdacf_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f032ae5_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f963ed_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a97076_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@779cf20e_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c67dba3_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@233aa308_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fd0deb9_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8ccf74_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9a1711_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44bdabb5_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cceef29_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3503a092_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546c528f_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6769e428_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e275efa_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@97c5ebf_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5db9d7_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5661ce45_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1023a575_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8c914_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@400ff75b_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec21bcf_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c4d33d_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f060528_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba7a537_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f278fd_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7701e6f_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc915e9_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e046c4b_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3875b007_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@184b8773_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1635999c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b8fb94b_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2248241f_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e22c396_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b99adcb_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b158db_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5f97a_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c9ff153_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19993df0_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4371d1f1_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6754cbb7_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@669e4378_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@811bbbe_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@236e021e_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6165e0cc_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c12a39_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff82530_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d31a3ae_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@758d0b1a_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c82259_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d485ace_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b296d6c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e7702c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77515bcc_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4626f3f4_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e3d66a_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58bf8bba_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44e7d6cc_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13fe96c6_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28cfd659_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5528e7a4_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52647373_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e29398c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@afeb7d2_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b6d1e8_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3871cd52_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1701ab90_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f4d108_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@148ecd69_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f2b92_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f6d120_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7134b960_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ffae31_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8336ba_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4260955c_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd83304_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2144457a_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d08972b_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c2ffe7_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2faf3145_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4760c4ca_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c66ca88_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0e1c1d_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eaba37_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43a4da09_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26905094_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297e14dd_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31cde7ed_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5537b874_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a9677db_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f48df4d_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50be6bcd_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a592f7_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6e3260_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7810fa_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409c15cc_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21566075_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ebe0608_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a5f3ac3_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38956338_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11fa8505_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c31df3_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a54ba53_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bfe8a0d_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5573d9bd_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5067300b_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d171671_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3199718a_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ffd0d3a_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e03560_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682081f4_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548c6f90_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f575746_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297b5883_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Control_from_SOM_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="d12fcab8"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c6eb5018"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2a624f76"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="a74fbb8d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
