{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643930003469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643930003473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 15:13:23 2022 " "Processing started: Thu Feb 03 15:13:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643930003473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1643930003473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PCIe_DDR3 -c PCIe_DDR3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PCIe_DDR3 -c PCIe_DDR3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1643930003473 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "db/ip/top/submodules/av_tx_pma_ch.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma_ch.sv" 195 -1 0 } } { "db/ip/top/submodules/av_tx_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma.sv" 259 0 0 } } { "db/ip/top/submodules/av_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pma.sv" 364 0 0 } } { "db/ip/top/submodules/av_xcvr_native.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_native.sv" 701 0 0 } } { "db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" 1075 0 0 } } { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 5970 0 0 } } { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 3476 0 0 } } { "db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" 2004 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3103 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1643930033773 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "db/ip/top/submodules/av_tx_pma_ch.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma_ch.sv" 195 -1 0 } } { "db/ip/top/submodules/av_tx_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma.sv" 259 0 0 } } { "db/ip/top/submodules/av_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pma.sv" 364 0 0 } } { "db/ip/top/submodules/av_xcvr_native.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_native.sv" 701 0 0 } } { "db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" 1075 0 0 } } { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 5970 0 0 } } { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 3476 0 0 } } { "db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" 2004 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3103 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1643930033778 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "db/ip/top/submodules/av_tx_pma_ch.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma_ch.sv" 195 -1 0 } } { "db/ip/top/submodules/av_tx_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma.sv" 259 0 0 } } { "db/ip/top/submodules/av_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pma.sv" 364 0 0 } } { "db/ip/top/submodules/av_xcvr_native.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_native.sv" 701 0 0 } } { "db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" 1075 0 0 } } { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 5970 0 0 } } { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 3476 0 0 } } { "db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" 2004 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3103 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1643930033778 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "db/ip/top/submodules/av_tx_pma_ch.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma_ch.sv" 195 -1 0 } } { "db/ip/top/submodules/av_tx_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_tx_pma.sv" 259 0 0 } } { "db/ip/top/submodules/av_pma.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_pma.sv" 364 0 0 } } { "db/ip/top/submodules/av_xcvr_native.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_native.sv" 701 0 0 } } { "db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_pipe_native_hip.sv" 1075 0 0 } } { "db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_128bit_atom.v" 5970 0 0 } } { "db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_av_hip_ast_hwtcl.v" 3476 0 0 } } { "db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_cv_hip_ast_hwtcl.v" 2004 0 0 } } { "db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altpcie_256_hip_avmm_hwtcl.v" 3103 0 0 } } { "db/ip/top/top.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/top.v" 1354 0 0 } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 257 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1643930033779 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1643930033862 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1643930034000 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1643930034636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 5 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5384 " "Peak virtual memory: 5384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643930035223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 15:13:55 2022 " "Processing ended: Thu Feb 03 15:13:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643930035223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643930035223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643930035223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1643930035223 ""}
