

================================================================
== Vivado HLS Report for 'canny_edge_detection_1_1'
================================================================
* Date:           Sat May 20 12:00:30 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyReal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.65|     3.634|        1.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     27|    -|
|Register         |        -|      -|       2|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       2|     29|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_done              |   9|          2|    1|          2|
    |hist_hthr_out_blk_n  |   9|          2|    1|          2|
    |hist_lthr_out_blk_n  |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  27|          6|    3|          6|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | canny_edge_detection.1.1 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | canny_edge_detection.1.1 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | canny_edge_detection.1.1 | return value |
|ap_done               | out |    1| ap_ctrl_hs | canny_edge_detection.1.1 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | canny_edge_detection.1.1 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | canny_edge_detection.1.1 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | canny_edge_detection.1.1 | return value |
|hist_hthr             |  in |    8|   ap_none  |         hist_hthr        |    scalar    |
|hist_lthr             |  in |    8|   ap_none  |         hist_lthr        |    scalar    |
|hist_hthr_out_din     | out |    8|   ap_fifo  |       hist_hthr_out      |    pointer   |
|hist_hthr_out_full_n  |  in |    1|   ap_fifo  |       hist_hthr_out      |    pointer   |
|hist_hthr_out_write   | out |    1|   ap_fifo  |       hist_hthr_out      |    pointer   |
|hist_lthr_out_din     | out |    8|   ap_fifo  |       hist_lthr_out      |    pointer   |
|hist_lthr_out_full_n  |  in |    1|   ap_fifo  |       hist_lthr_out      |    pointer   |
|hist_lthr_out_write   | out |    1|   ap_fifo  |       hist_lthr_out      |    pointer   |
+----------------------+-----+-----+------------+--------------------------+--------------+

