{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1693136423606 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dream6800_max2 EPM240T100C5 " "Selected device EPM240T100C5 for design \"dream6800_max2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1693136423608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693136423682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693136423683 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1693136423876 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1693136423892 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1693136423953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1693136423953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1693136423953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1693136423953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1693136423953 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1693136423953 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dream6800_max2.sdc " "Synopsys Design Constraints File file not found: 'dream6800_max2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1693136424039 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1693136424039 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1693136424042 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1693136424042 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1693136424042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1693136424042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         clk4 " "   1.000         clk4" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1693136424042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      hDiv\[0\] " "   1.000      hDiv\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1693136424042 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1693136424042 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1693136424045 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1693136424045 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1693136424048 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk4 Global clock in PIN 14 " "Automatically promoted signal \"clk4\" to use Global clock in PIN 14" {  } { { "dream6800_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/dream6800_video/dream6800_max2.vhd" 9 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1693136424052 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "hDiv\[0\] Global clock " "Automatically promoted some destinations of signal \"hDiv\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "hDiv\[0\] " "Destination \"hDiv\[0\]\" may be non-global or may not use global clock" {  } { { "dream6800_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/dream6800_video/dream6800_max2.vhd" 79 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1693136424053 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "hDiv\[1\] " "Destination \"hDiv\[1\]\" may be non-global or may not use global clock" {  } { { "dream6800_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/dream6800_video/dream6800_max2.vhd" 79 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1693136424053 ""}  } { { "dream6800_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/dream6800_video/dream6800_max2.vhd" 79 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1693136424053 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1693136424053 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1693136424056 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1693136424072 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1693136424072 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1693136424091 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1693136424091 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1693136424092 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1693136424092 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DEV_CLRn " "Node \"DEV_CLRn\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DEV_CLRn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DEV_OE " "Node \"DEV_OE\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DEV_OE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GCLK2 " "Node \"GCLK2\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GCLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GCLK3 " "Node \"GCLK3\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GCLK3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_15 " "Node \"pin_15\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_16 " "Node \"pin_16\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_17 " "Node \"pin_17\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_18 " "Node \"pin_18\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_19 " "Node \"pin_19\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_20 " "Node \"pin_20\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_21 " "Node \"pin_21\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_26 " "Node \"pin_26\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_27 " "Node \"pin_27\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_28 " "Node \"pin_28\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_29 " "Node \"pin_29\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_30 " "Node \"pin_30\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_33 " "Node \"pin_33\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_34 " "Node \"pin_34\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_35 " "Node \"pin_35\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_36 " "Node \"pin_36\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_36" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_37 " "Node \"pin_37\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_37" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_38 " "Node \"pin_38\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_38" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_39 " "Node \"pin_39\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_39" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_40 " "Node \"pin_40\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_40" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_41 " "Node \"pin_41\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_41" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_42 " "Node \"pin_42\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_42" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_47 " "Node \"pin_47\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_47" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_48 " "Node \"pin_48\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_48" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_49 " "Node \"pin_49\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_49" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_50 " "Node \"pin_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_51 " "Node \"pin_51\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_51" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_52 " "Node \"pin_52\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_52" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_55 " "Node \"pin_55\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_55" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_57 " "Node \"pin_57\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_57" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_58 " "Node \"pin_58\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_58" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_61 " "Node \"pin_61\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_61" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_66 " "Node \"pin_66\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_66" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_67 " "Node \"pin_67\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_67" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_68 " "Node \"pin_68\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_68" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_69 " "Node \"pin_69\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_69" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_70 " "Node \"pin_70\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_70" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1693136424107 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1693136424107 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693136424110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1693136424207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693136424260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1693136424275 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1693136424565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693136424565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1693136424603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/dream6800_video/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1693136424782 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1693136424782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693136424821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1693136424822 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1693136424822 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1693136424833 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693136424842 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1693136424862 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1693136424864 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/dream6800_video/output_files/dream6800_max2.fit.smsg " "Generated suppressed messages file /home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/dream6800_video/output_files/dream6800_max2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1693136424935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "585 " "Peak virtual memory: 585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693136424960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 27 13:40:24 2023 " "Processing ended: Sun Aug 27 13:40:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693136424960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693136424960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693136424960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1693136424960 ""}
