<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência ao ficheiro i2c.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Referência ao ficheiro i2c.h</div></div>
</div><!--header-->
<div class="contents">

<p><a href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h_source.html">Ir para o código fonte deste ficheiro.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad02b332c15dad6af1684ae5ed0351425" id="r_ad02b332c15dad6af1684ae5ed0351425"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad02b332c15dad6af1684ae5ed0351425">I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad02b332c15dad6af1684ae5ed0351425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad56a8f89b9411bc29fecec9c885ca7e0" id="r_ad56a8f89b9411bc29fecec9c885ca7e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad56a8f89b9411bc29fecec9c885ca7e0">I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ad56a8f89b9411bc29fecec9c885ca7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea37ca00c004b451bf31b5531ffcab58" id="r_aea37ca00c004b451bf31b5531ffcab58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aea37ca00c004b451bf31b5531ffcab58">I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aea37ca00c004b451bf31b5531ffcab58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ffc8128b447ea1677f123959c65ffa" id="r_ac4ffc8128b447ea1677f123959c65ffa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac4ffc8128b447ea1677f123959c65ffa">I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac4ffc8128b447ea1677f123959c65ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf50d1efb166533ea8fde5443e1e9ad9" id="r_abf50d1efb166533ea8fde5443e1e9ad9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abf50d1efb166533ea8fde5443e1e9ad9">I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:abf50d1efb166533ea8fde5443e1e9ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8120aba68f5d6189402ef05cf1bc4e4a" id="r_a8120aba68f5d6189402ef05cf1bc4e4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8120aba68f5d6189402ef05cf1bc4e4a">I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8120aba68f5d6189402ef05cf1bc4e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbcbcae41134a07c7e810fee90ff13a3" id="r_abbcbcae41134a07c7e810fee90ff13a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abbcbcae41134a07c7e810fee90ff13a3">I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:abbcbcae41134a07c7e810fee90ff13a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14115b25c9a1feb08538a85fc2c0cee5" id="r_a14115b25c9a1feb08538a85fc2c0cee5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a14115b25c9a1feb08538a85fc2c0cee5">I2C_IC_ACK_GENERAL_CALL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a14115b25c9a1feb08538a85fc2c0cee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba0608bf3a48f03910d627037318f6a9" id="r_aba0608bf3a48f03910d627037318f6a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aba0608bf3a48f03910d627037318f6a9">I2C_IC_ACK_GENERAL_CALL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000098)</td></tr>
<tr class="separator:aba0608bf3a48f03910d627037318f6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea8d89de7d346dff53ce5ab3895dafbe" id="r_aea8d89de7d346dff53ce5ab3895dafbe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aea8d89de7d346dff53ce5ab3895dafbe">I2C_IC_ACK_GENERAL_CALL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aea8d89de7d346dff53ce5ab3895dafbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3083c5100c9be918d3b1f5048a57c52b" id="r_a3083c5100c9be918d3b1f5048a57c52b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3083c5100c9be918d3b1f5048a57c52b">I2C_IC_CLR_ACTIVITY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a3083c5100c9be918d3b1f5048a57c52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea0722e73818240ba778d30a75f97b3e" id="r_aea0722e73818240ba778d30a75f97b3e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aea0722e73818240ba778d30a75f97b3e">I2C_IC_CLR_ACTIVITY_CLR_ACTIVITY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aea0722e73818240ba778d30a75f97b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3598de437af4552040a25eb6405778fc" id="r_a3598de437af4552040a25eb6405778fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3598de437af4552040a25eb6405778fc">I2C_IC_CLR_ACTIVITY_CLR_ACTIVITY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a3598de437af4552040a25eb6405778fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48f805464c02a9831652dde2c6281f9c" id="r_a48f805464c02a9831652dde2c6281f9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a48f805464c02a9831652dde2c6281f9c">I2C_IC_CLR_ACTIVITY_CLR_ACTIVITY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a48f805464c02a9831652dde2c6281f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a293a61550d68e6fe6ad3304cf7d5f088" id="r_a293a61550d68e6fe6ad3304cf7d5f088"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a293a61550d68e6fe6ad3304cf7d5f088">I2C_IC_CLR_ACTIVITY_CLR_ACTIVITY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a293a61550d68e6fe6ad3304cf7d5f088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa93e11485e63387a04d7dc7817f39f" id="r_a0aa93e11485e63387a04d7dc7817f39f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0aa93e11485e63387a04d7dc7817f39f">I2C_IC_CLR_ACTIVITY_CLR_ACTIVITY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0aa93e11485e63387a04d7dc7817f39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ee5f1f0f225d7f3f7bc0cbb8646b8d8" id="r_a4ee5f1f0f225d7f3f7bc0cbb8646b8d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4ee5f1f0f225d7f3f7bc0cbb8646b8d8">I2C_IC_CLR_ACTIVITY_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000005c)</td></tr>
<tr class="separator:a4ee5f1f0f225d7f3f7bc0cbb8646b8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bdb677028022f93df4f7e2f4c1315ec" id="r_a3bdb677028022f93df4f7e2f4c1315ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3bdb677028022f93df4f7e2f4c1315ec">I2C_IC_CLR_ACTIVITY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3bdb677028022f93df4f7e2f4c1315ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11bd5a62824698aba4f4be946d4ef182" id="r_a11bd5a62824698aba4f4be946d4ef182"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a11bd5a62824698aba4f4be946d4ef182">I2C_IC_CLR_GEN_CALL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a11bd5a62824698aba4f4be946d4ef182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9636f96d683dd4e4481475133e982284" id="r_a9636f96d683dd4e4481475133e982284"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9636f96d683dd4e4481475133e982284">I2C_IC_CLR_GEN_CALL_CLR_GEN_CALL_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a9636f96d683dd4e4481475133e982284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe908758264e146222dc299d8993b85a" id="r_abe908758264e146222dc299d8993b85a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abe908758264e146222dc299d8993b85a">I2C_IC_CLR_GEN_CALL_CLR_GEN_CALL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:abe908758264e146222dc299d8993b85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6af9de87eb7ac5626dfed1ef2236a8" id="r_aad6af9de87eb7ac5626dfed1ef2236a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aad6af9de87eb7ac5626dfed1ef2236a8">I2C_IC_CLR_GEN_CALL_CLR_GEN_CALL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aad6af9de87eb7ac5626dfed1ef2236a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51e76fadec172db8c50ae1be2ad40568" id="r_a51e76fadec172db8c50ae1be2ad40568"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a51e76fadec172db8c50ae1be2ad40568">I2C_IC_CLR_GEN_CALL_CLR_GEN_CALL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a51e76fadec172db8c50ae1be2ad40568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabcfc88b51659522a172b1999f71c3cd" id="r_aabcfc88b51659522a172b1999f71c3cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aabcfc88b51659522a172b1999f71c3cd">I2C_IC_CLR_GEN_CALL_CLR_GEN_CALL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aabcfc88b51659522a172b1999f71c3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd4fe86ea90789699b995432f02a3cf" id="r_afcd4fe86ea90789699b995432f02a3cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#afcd4fe86ea90789699b995432f02a3cf">I2C_IC_CLR_GEN_CALL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000068)</td></tr>
<tr class="separator:afcd4fe86ea90789699b995432f02a3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24b8bef7856804b718f0021112b04396" id="r_a24b8bef7856804b718f0021112b04396"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a24b8bef7856804b718f0021112b04396">I2C_IC_CLR_GEN_CALL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a24b8bef7856804b718f0021112b04396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca672e13153e6139ffd0fb4dd19db3b" id="r_a8ca672e13153e6139ffd0fb4dd19db3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8ca672e13153e6139ffd0fb4dd19db3b">I2C_IC_CLR_INTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a8ca672e13153e6139ffd0fb4dd19db3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5edf481945c97130bee00eb15132533" id="r_ac5edf481945c97130bee00eb15132533"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac5edf481945c97130bee00eb15132533">I2C_IC_CLR_INTR_CLR_INTR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac5edf481945c97130bee00eb15132533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e2e89e7532c1336e9eebab1b38c71e" id="r_ad4e2e89e7532c1336e9eebab1b38c71e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad4e2e89e7532c1336e9eebab1b38c71e">I2C_IC_CLR_INTR_CLR_INTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ad4e2e89e7532c1336e9eebab1b38c71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2444db4ee9abb279b91499dfe4722ee7" id="r_a2444db4ee9abb279b91499dfe4722ee7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2444db4ee9abb279b91499dfe4722ee7">I2C_IC_CLR_INTR_CLR_INTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2444db4ee9abb279b91499dfe4722ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3df302092ec23d4b7469b1a6e5e73eb6" id="r_a3df302092ec23d4b7469b1a6e5e73eb6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3df302092ec23d4b7469b1a6e5e73eb6">I2C_IC_CLR_INTR_CLR_INTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3df302092ec23d4b7469b1a6e5e73eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4074de4cc937a659cdc6f0ccffd7126" id="r_af4074de4cc937a659cdc6f0ccffd7126"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af4074de4cc937a659cdc6f0ccffd7126">I2C_IC_CLR_INTR_CLR_INTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af4074de4cc937a659cdc6f0ccffd7126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a888ce5d5c6e89df808a5cddeb9f9662c" id="r_a888ce5d5c6e89df808a5cddeb9f9662c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a888ce5d5c6e89df808a5cddeb9f9662c">I2C_IC_CLR_INTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a888ce5d5c6e89df808a5cddeb9f9662c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d270cdc70eb5188531144c0b621bcdc" id="r_a9d270cdc70eb5188531144c0b621bcdc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9d270cdc70eb5188531144c0b621bcdc">I2C_IC_CLR_INTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a9d270cdc70eb5188531144c0b621bcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4b7506872c8f377bfedb0a61868fb91" id="r_ab4b7506872c8f377bfedb0a61868fb91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab4b7506872c8f377bfedb0a61868fb91">I2C_IC_CLR_RD_REQ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ab4b7506872c8f377bfedb0a61868fb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1131fb336ccdda461a3f4f5840198537" id="r_a1131fb336ccdda461a3f4f5840198537"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1131fb336ccdda461a3f4f5840198537">I2C_IC_CLR_RD_REQ_CLR_RD_REQ_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1131fb336ccdda461a3f4f5840198537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fdde352beb9b880d5efda745c741a1f" id="r_a7fdde352beb9b880d5efda745c741a1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7fdde352beb9b880d5efda745c741a1f">I2C_IC_CLR_RD_REQ_CLR_RD_REQ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a7fdde352beb9b880d5efda745c741a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a44242309a7d077fac28d16e91f9a9" id="r_a60a44242309a7d077fac28d16e91f9a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a60a44242309a7d077fac28d16e91f9a9">I2C_IC_CLR_RD_REQ_CLR_RD_REQ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a60a44242309a7d077fac28d16e91f9a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac06acb79b560762c80a65952c9751795" id="r_ac06acb79b560762c80a65952c9751795"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac06acb79b560762c80a65952c9751795">I2C_IC_CLR_RD_REQ_CLR_RD_REQ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac06acb79b560762c80a65952c9751795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e471d0d8e13de0a87aba15458895df8" id="r_a8e471d0d8e13de0a87aba15458895df8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8e471d0d8e13de0a87aba15458895df8">I2C_IC_CLR_RD_REQ_CLR_RD_REQ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8e471d0d8e13de0a87aba15458895df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf97eda4e4578802eb0a0fa9cd7244d4" id="r_acf97eda4e4578802eb0a0fa9cd7244d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acf97eda4e4578802eb0a0fa9cd7244d4">I2C_IC_CLR_RD_REQ_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000050)</td></tr>
<tr class="separator:acf97eda4e4578802eb0a0fa9cd7244d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d990a0e4a27b508ba8bb46a8f5036b5" id="r_a2d990a0e4a27b508ba8bb46a8f5036b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2d990a0e4a27b508ba8bb46a8f5036b5">I2C_IC_CLR_RD_REQ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a2d990a0e4a27b508ba8bb46a8f5036b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af277ffabe8cbe2e41cfaeeca6d755bcb" id="r_af277ffabe8cbe2e41cfaeeca6d755bcb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af277ffabe8cbe2e41cfaeeca6d755bcb">I2C_IC_CLR_RESTART_DET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:af277ffabe8cbe2e41cfaeeca6d755bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f937062bc2f29622b62ff013325382" id="r_a86f937062bc2f29622b62ff013325382"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a86f937062bc2f29622b62ff013325382">I2C_IC_CLR_RESTART_DET_CLR_RESTART_DET_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a86f937062bc2f29622b62ff013325382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d85d0a9267f46d7fd52e54432c68954" id="r_a6d85d0a9267f46d7fd52e54432c68954"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6d85d0a9267f46d7fd52e54432c68954">I2C_IC_CLR_RESTART_DET_CLR_RESTART_DET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a6d85d0a9267f46d7fd52e54432c68954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af91cc65e894e9be18f53d9f99c0a6aa0" id="r_af91cc65e894e9be18f53d9f99c0a6aa0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af91cc65e894e9be18f53d9f99c0a6aa0">I2C_IC_CLR_RESTART_DET_CLR_RESTART_DET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af91cc65e894e9be18f53d9f99c0a6aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb434c0a2e811d0481f781d2fc180e9" id="r_aaeb434c0a2e811d0481f781d2fc180e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aaeb434c0a2e811d0481f781d2fc180e9">I2C_IC_CLR_RESTART_DET_CLR_RESTART_DET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aaeb434c0a2e811d0481f781d2fc180e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafe1db046307ee79c048cde46445f6f1" id="r_aafe1db046307ee79c048cde46445f6f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aafe1db046307ee79c048cde46445f6f1">I2C_IC_CLR_RESTART_DET_CLR_RESTART_DET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aafe1db046307ee79c048cde46445f6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3049a3264cf1aa7eed8e10b9c3b3ce4a" id="r_a3049a3264cf1aa7eed8e10b9c3b3ce4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3049a3264cf1aa7eed8e10b9c3b3ce4a">I2C_IC_CLR_RESTART_DET_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a8)</td></tr>
<tr class="separator:a3049a3264cf1aa7eed8e10b9c3b3ce4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a1c7fafdced414bf6737a2d06a52ed7" id="r_a4a1c7fafdced414bf6737a2d06a52ed7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4a1c7fafdced414bf6737a2d06a52ed7">I2C_IC_CLR_RESTART_DET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a4a1c7fafdced414bf6737a2d06a52ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cfdd6763f57bc5dcc60dccf7792b326" id="r_a1cfdd6763f57bc5dcc60dccf7792b326"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1cfdd6763f57bc5dcc60dccf7792b326">I2C_IC_CLR_RX_DONE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a1cfdd6763f57bc5dcc60dccf7792b326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e24ad30e7b8fc16ae4cf5b66cb1df99" id="r_a3e24ad30e7b8fc16ae4cf5b66cb1df99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3e24ad30e7b8fc16ae4cf5b66cb1df99">I2C_IC_CLR_RX_DONE_CLR_RX_DONE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a3e24ad30e7b8fc16ae4cf5b66cb1df99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e75afb5363ceed6088f67fc3a975b8" id="r_a28e75afb5363ceed6088f67fc3a975b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a28e75afb5363ceed6088f67fc3a975b8">I2C_IC_CLR_RX_DONE_CLR_RX_DONE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a28e75afb5363ceed6088f67fc3a975b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2910d756709f89cd5b3f5e0c8d67e9a5" id="r_a2910d756709f89cd5b3f5e0c8d67e9a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2910d756709f89cd5b3f5e0c8d67e9a5">I2C_IC_CLR_RX_DONE_CLR_RX_DONE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2910d756709f89cd5b3f5e0c8d67e9a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6841fbb28fdd92d83b61f56c030b4310" id="r_a6841fbb28fdd92d83b61f56c030b4310"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6841fbb28fdd92d83b61f56c030b4310">I2C_IC_CLR_RX_DONE_CLR_RX_DONE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6841fbb28fdd92d83b61f56c030b4310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0422cfe9bd6b161f0f0e04a05aa270a1" id="r_a0422cfe9bd6b161f0f0e04a05aa270a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0422cfe9bd6b161f0f0e04a05aa270a1">I2C_IC_CLR_RX_DONE_CLR_RX_DONE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0422cfe9bd6b161f0f0e04a05aa270a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a354de875f62a93a5242d077d3928b2c6" id="r_a354de875f62a93a5242d077d3928b2c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a354de875f62a93a5242d077d3928b2c6">I2C_IC_CLR_RX_DONE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000058)</td></tr>
<tr class="separator:a354de875f62a93a5242d077d3928b2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b307ccd16ae9522640e5574f2703fb1" id="r_a8b307ccd16ae9522640e5574f2703fb1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8b307ccd16ae9522640e5574f2703fb1">I2C_IC_CLR_RX_DONE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a8b307ccd16ae9522640e5574f2703fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd50b5c955a3b838fb01622ab2ae446" id="r_a9bd50b5c955a3b838fb01622ab2ae446"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9bd50b5c955a3b838fb01622ab2ae446">I2C_IC_CLR_RX_OVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a9bd50b5c955a3b838fb01622ab2ae446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f2143a4d532e3cc9009f82b80c331ed" id="r_a7f2143a4d532e3cc9009f82b80c331ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7f2143a4d532e3cc9009f82b80c331ed">I2C_IC_CLR_RX_OVER_CLR_RX_OVER_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a7f2143a4d532e3cc9009f82b80c331ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f440c3d0d323c13e0ce16f9b6b3b6a1" id="r_a1f440c3d0d323c13e0ce16f9b6b3b6a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1f440c3d0d323c13e0ce16f9b6b3b6a1">I2C_IC_CLR_RX_OVER_CLR_RX_OVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a1f440c3d0d323c13e0ce16f9b6b3b6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc1b138fad84472b193a15dd2deb0b3" id="r_a1cc1b138fad84472b193a15dd2deb0b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1cc1b138fad84472b193a15dd2deb0b3">I2C_IC_CLR_RX_OVER_CLR_RX_OVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1cc1b138fad84472b193a15dd2deb0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae724030b13c6dc9b81c9710cb6999cfb" id="r_ae724030b13c6dc9b81c9710cb6999cfb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae724030b13c6dc9b81c9710cb6999cfb">I2C_IC_CLR_RX_OVER_CLR_RX_OVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae724030b13c6dc9b81c9710cb6999cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad443990fae1ce93157f7457058fc372f" id="r_ad443990fae1ce93157f7457058fc372f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad443990fae1ce93157f7457058fc372f">I2C_IC_CLR_RX_OVER_CLR_RX_OVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad443990fae1ce93157f7457058fc372f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a279dc639c2cc2186d61d2ae78d3488e2" id="r_a279dc639c2cc2186d61d2ae78d3488e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a279dc639c2cc2186d61d2ae78d3488e2">I2C_IC_CLR_RX_OVER_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000048)</td></tr>
<tr class="separator:a279dc639c2cc2186d61d2ae78d3488e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a347e36e000ad8453cc2783880a8bfcd8" id="r_a347e36e000ad8453cc2783880a8bfcd8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a347e36e000ad8453cc2783880a8bfcd8">I2C_IC_CLR_RX_OVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a347e36e000ad8453cc2783880a8bfcd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86b1f1b76ec0b8ebc3c321d9a4d8f8a" id="r_af86b1f1b76ec0b8ebc3c321d9a4d8f8a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af86b1f1b76ec0b8ebc3c321d9a4d8f8a">I2C_IC_CLR_RX_UNDER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:af86b1f1b76ec0b8ebc3c321d9a4d8f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59db56c2e5d27956473cf7c3f376cb91" id="r_a59db56c2e5d27956473cf7c3f376cb91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a59db56c2e5d27956473cf7c3f376cb91">I2C_IC_CLR_RX_UNDER_CLR_RX_UNDER_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a59db56c2e5d27956473cf7c3f376cb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a332c0fde2458c4a5b5ff4804185e276f" id="r_a332c0fde2458c4a5b5ff4804185e276f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a332c0fde2458c4a5b5ff4804185e276f">I2C_IC_CLR_RX_UNDER_CLR_RX_UNDER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a332c0fde2458c4a5b5ff4804185e276f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66105515621e7ffef163161a0be7e3fa" id="r_a66105515621e7ffef163161a0be7e3fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a66105515621e7ffef163161a0be7e3fa">I2C_IC_CLR_RX_UNDER_CLR_RX_UNDER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a66105515621e7ffef163161a0be7e3fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c3f89e5b7811d14863657d1b4b81d3" id="r_a91c3f89e5b7811d14863657d1b4b81d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a91c3f89e5b7811d14863657d1b4b81d3">I2C_IC_CLR_RX_UNDER_CLR_RX_UNDER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a91c3f89e5b7811d14863657d1b4b81d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc0e1980c72e671c5bf1db13ece786f" id="r_abcc0e1980c72e671c5bf1db13ece786f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abcc0e1980c72e671c5bf1db13ece786f">I2C_IC_CLR_RX_UNDER_CLR_RX_UNDER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abcc0e1980c72e671c5bf1db13ece786f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a325f31003dcf583cd432088198f57c9e" id="r_a325f31003dcf583cd432088198f57c9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a325f31003dcf583cd432088198f57c9e">I2C_IC_CLR_RX_UNDER_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000044)</td></tr>
<tr class="separator:a325f31003dcf583cd432088198f57c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeec5616a58434d01aba4be448550cbd" id="r_abeec5616a58434d01aba4be448550cbd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abeec5616a58434d01aba4be448550cbd">I2C_IC_CLR_RX_UNDER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:abeec5616a58434d01aba4be448550cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85b10f6f759c4084c9b064cb20e7b46" id="r_ad85b10f6f759c4084c9b064cb20e7b46"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad85b10f6f759c4084c9b064cb20e7b46">I2C_IC_CLR_START_DET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ad85b10f6f759c4084c9b064cb20e7b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afead65cbd3f128cbc5d12cf8f3104a75" id="r_afead65cbd3f128cbc5d12cf8f3104a75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#afead65cbd3f128cbc5d12cf8f3104a75">I2C_IC_CLR_START_DET_CLR_START_DET_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:afead65cbd3f128cbc5d12cf8f3104a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b228d44e357f3bc500af8318b31168" id="r_a54b228d44e357f3bc500af8318b31168"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a54b228d44e357f3bc500af8318b31168">I2C_IC_CLR_START_DET_CLR_START_DET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a54b228d44e357f3bc500af8318b31168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a760a0841b801f27b4cf6d1b116e5d1d3" id="r_a760a0841b801f27b4cf6d1b116e5d1d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a760a0841b801f27b4cf6d1b116e5d1d3">I2C_IC_CLR_START_DET_CLR_START_DET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a760a0841b801f27b4cf6d1b116e5d1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45315cbadb18a3c5af7320612df89c1" id="r_af45315cbadb18a3c5af7320612df89c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af45315cbadb18a3c5af7320612df89c1">I2C_IC_CLR_START_DET_CLR_START_DET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af45315cbadb18a3c5af7320612df89c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27632e07fb958cbff1a0ddd0d5f43d19" id="r_a27632e07fb958cbff1a0ddd0d5f43d19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a27632e07fb958cbff1a0ddd0d5f43d19">I2C_IC_CLR_START_DET_CLR_START_DET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a27632e07fb958cbff1a0ddd0d5f43d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adda553fcc8a16ae2f2ef1a62612e4196" id="r_adda553fcc8a16ae2f2ef1a62612e4196"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#adda553fcc8a16ae2f2ef1a62612e4196">I2C_IC_CLR_START_DET_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000064)</td></tr>
<tr class="separator:adda553fcc8a16ae2f2ef1a62612e4196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7d4c844cabf58ca37a782fb44e8070" id="r_a0a7d4c844cabf58ca37a782fb44e8070"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0a7d4c844cabf58ca37a782fb44e8070">I2C_IC_CLR_START_DET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a0a7d4c844cabf58ca37a782fb44e8070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a98050e00399075d1e0a0520899c7f5" id="r_a9a98050e00399075d1e0a0520899c7f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9a98050e00399075d1e0a0520899c7f5">I2C_IC_CLR_STOP_DET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a9a98050e00399075d1e0a0520899c7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6de35838dc9f7f0fc799815c02606178" id="r_a6de35838dc9f7f0fc799815c02606178"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6de35838dc9f7f0fc799815c02606178">I2C_IC_CLR_STOP_DET_CLR_STOP_DET_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a6de35838dc9f7f0fc799815c02606178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3adf2bb1ebf0e1ce16021b416c5a9956" id="r_a3adf2bb1ebf0e1ce16021b416c5a9956"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3adf2bb1ebf0e1ce16021b416c5a9956">I2C_IC_CLR_STOP_DET_CLR_STOP_DET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a3adf2bb1ebf0e1ce16021b416c5a9956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a162c5defb05c3293042d5a8ce5a124d5" id="r_a162c5defb05c3293042d5a8ce5a124d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a162c5defb05c3293042d5a8ce5a124d5">I2C_IC_CLR_STOP_DET_CLR_STOP_DET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a162c5defb05c3293042d5a8ce5a124d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c97c90ee5f34a72a8bc5e64bba6aee7" id="r_a6c97c90ee5f34a72a8bc5e64bba6aee7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6c97c90ee5f34a72a8bc5e64bba6aee7">I2C_IC_CLR_STOP_DET_CLR_STOP_DET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6c97c90ee5f34a72a8bc5e64bba6aee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1512b79d31b7e231a5f4b03a9bb01296" id="r_a1512b79d31b7e231a5f4b03a9bb01296"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1512b79d31b7e231a5f4b03a9bb01296">I2C_IC_CLR_STOP_DET_CLR_STOP_DET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1512b79d31b7e231a5f4b03a9bb01296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace5eea4d2b6f392de827a5b9d6c87016" id="r_ace5eea4d2b6f392de827a5b9d6c87016"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ace5eea4d2b6f392de827a5b9d6c87016">I2C_IC_CLR_STOP_DET_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000060)</td></tr>
<tr class="separator:ace5eea4d2b6f392de827a5b9d6c87016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a330d0006cf39b0616ca83ee939c7ab77" id="r_a330d0006cf39b0616ca83ee939c7ab77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a330d0006cf39b0616ca83ee939c7ab77">I2C_IC_CLR_STOP_DET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a330d0006cf39b0616ca83ee939c7ab77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab453c7218f6c5b0bf86439ecb3d5c14a" id="r_ab453c7218f6c5b0bf86439ecb3d5c14a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab453c7218f6c5b0bf86439ecb3d5c14a">I2C_IC_CLR_TX_ABRT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ab453c7218f6c5b0bf86439ecb3d5c14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a080e0b302f28453325e07fa10d85a" id="r_a54a080e0b302f28453325e07fa10d85a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a54a080e0b302f28453325e07fa10d85a">I2C_IC_CLR_TX_ABRT_CLR_TX_ABRT_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a54a080e0b302f28453325e07fa10d85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6189b14d0616476458632e0479a5d745" id="r_a6189b14d0616476458632e0479a5d745"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6189b14d0616476458632e0479a5d745">I2C_IC_CLR_TX_ABRT_CLR_TX_ABRT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a6189b14d0616476458632e0479a5d745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3a0d23b94a016212e123ca49eb7cc9" id="r_a2e3a0d23b94a016212e123ca49eb7cc9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2e3a0d23b94a016212e123ca49eb7cc9">I2C_IC_CLR_TX_ABRT_CLR_TX_ABRT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2e3a0d23b94a016212e123ca49eb7cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa993d96df2e1223cb12e369bef183357" id="r_aa993d96df2e1223cb12e369bef183357"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa993d96df2e1223cb12e369bef183357">I2C_IC_CLR_TX_ABRT_CLR_TX_ABRT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa993d96df2e1223cb12e369bef183357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36cf6b29325c3e0aca1e959d87766a93" id="r_a36cf6b29325c3e0aca1e959d87766a93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a36cf6b29325c3e0aca1e959d87766a93">I2C_IC_CLR_TX_ABRT_CLR_TX_ABRT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a36cf6b29325c3e0aca1e959d87766a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dd469ae440714637839f825c5dd51d9" id="r_a4dd469ae440714637839f825c5dd51d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4dd469ae440714637839f825c5dd51d9">I2C_IC_CLR_TX_ABRT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000054)</td></tr>
<tr class="separator:a4dd469ae440714637839f825c5dd51d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac65ab904bf1e225b675138bcdea14b03" id="r_ac65ab904bf1e225b675138bcdea14b03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac65ab904bf1e225b675138bcdea14b03">I2C_IC_CLR_TX_ABRT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ac65ab904bf1e225b675138bcdea14b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3a8f5b01dc685b91d2a1ae5165c788" id="r_acf3a8f5b01dc685b91d2a1ae5165c788"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acf3a8f5b01dc685b91d2a1ae5165c788">I2C_IC_CLR_TX_OVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:acf3a8f5b01dc685b91d2a1ae5165c788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a300bd4561f3e6cef6ce2a7b8b8dd946d" id="r_a300bd4561f3e6cef6ce2a7b8b8dd946d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a300bd4561f3e6cef6ce2a7b8b8dd946d">I2C_IC_CLR_TX_OVER_CLR_TX_OVER_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a300bd4561f3e6cef6ce2a7b8b8dd946d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f2ccb1b15ad2290883c69d17b4d7bef" id="r_a6f2ccb1b15ad2290883c69d17b4d7bef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6f2ccb1b15ad2290883c69d17b4d7bef">I2C_IC_CLR_TX_OVER_CLR_TX_OVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a6f2ccb1b15ad2290883c69d17b4d7bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900f27e6bf3b5cdbb5886810741d1308" id="r_a900f27e6bf3b5cdbb5886810741d1308"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a900f27e6bf3b5cdbb5886810741d1308">I2C_IC_CLR_TX_OVER_CLR_TX_OVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a900f27e6bf3b5cdbb5886810741d1308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1c3e614fa6de8fb59dce660063ef09" id="r_a6d1c3e614fa6de8fb59dce660063ef09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6d1c3e614fa6de8fb59dce660063ef09">I2C_IC_CLR_TX_OVER_CLR_TX_OVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6d1c3e614fa6de8fb59dce660063ef09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2669d60c2e9dd645c189d352442b243" id="r_ac2669d60c2e9dd645c189d352442b243"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac2669d60c2e9dd645c189d352442b243">I2C_IC_CLR_TX_OVER_CLR_TX_OVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac2669d60c2e9dd645c189d352442b243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33d6fa7fa3e3d64719fde64f539a04eb" id="r_a33d6fa7fa3e3d64719fde64f539a04eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a33d6fa7fa3e3d64719fde64f539a04eb">I2C_IC_CLR_TX_OVER_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000004c)</td></tr>
<tr class="separator:a33d6fa7fa3e3d64719fde64f539a04eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1788bcbae150fd10b236b7e9715ee5eb" id="r_a1788bcbae150fd10b236b7e9715ee5eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1788bcbae150fd10b236b7e9715ee5eb">I2C_IC_CLR_TX_OVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a1788bcbae150fd10b236b7e9715ee5eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b694d3756e2040d3b041a07806387d6" id="r_a7b694d3756e2040d3b041a07806387d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7b694d3756e2040d3b041a07806387d6">I2C_IC_COMP_PARAM_1_ADD_ENCODED_PARAMS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a7b694d3756e2040d3b041a07806387d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab4d46173c3e55c277a9a98b9bc259f3" id="r_aab4d46173c3e55c277a9a98b9bc259f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aab4d46173c3e55c277a9a98b9bc259f3">I2C_IC_COMP_PARAM_1_ADD_ENCODED_PARAMS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:aab4d46173c3e55c277a9a98b9bc259f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7036737b2aca50a1324a17325745e3b1" id="r_a7036737b2aca50a1324a17325745e3b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7036737b2aca50a1324a17325745e3b1">I2C_IC_COMP_PARAM_1_ADD_ENCODED_PARAMS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a7036737b2aca50a1324a17325745e3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fb7fcaa6161448a85a7317b08bb5b21" id="r_a5fb7fcaa6161448a85a7317b08bb5b21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5fb7fcaa6161448a85a7317b08bb5b21">I2C_IC_COMP_PARAM_1_ADD_ENCODED_PARAMS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a5fb7fcaa6161448a85a7317b08bb5b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b141192130218b08184a9e4f568b659" id="r_a3b141192130218b08184a9e4f568b659"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3b141192130218b08184a9e4f568b659">I2C_IC_COMP_PARAM_1_ADD_ENCODED_PARAMS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3b141192130218b08184a9e4f568b659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec5ed21184d6a0d10396c84a6ae58f50" id="r_aec5ed21184d6a0d10396c84a6ae58f50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aec5ed21184d6a0d10396c84a6ae58f50">I2C_IC_COMP_PARAM_1_APB_DATA_WIDTH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aec5ed21184d6a0d10396c84a6ae58f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a009d480ab7acbdb9f1a31ab56cdbc7d3" id="r_a009d480ab7acbdb9f1a31ab56cdbc7d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a009d480ab7acbdb9f1a31ab56cdbc7d3">I2C_IC_COMP_PARAM_1_APB_DATA_WIDTH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td></tr>
<tr class="separator:a009d480ab7acbdb9f1a31ab56cdbc7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb7161b07eec11d9f009c376a0b776e1" id="r_adb7161b07eec11d9f009c376a0b776e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#adb7161b07eec11d9f009c376a0b776e1">I2C_IC_COMP_PARAM_1_APB_DATA_WIDTH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:adb7161b07eec11d9f009c376a0b776e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc398080fee8a6ea2e5d08ef4834d38a" id="r_adc398080fee8a6ea2e5d08ef4834d38a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#adc398080fee8a6ea2e5d08ef4834d38a">I2C_IC_COMP_PARAM_1_APB_DATA_WIDTH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:adc398080fee8a6ea2e5d08ef4834d38a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36cfa099c903ea6f9bd51dd12c031fbb" id="r_a36cfa099c903ea6f9bd51dd12c031fbb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a36cfa099c903ea6f9bd51dd12c031fbb">I2C_IC_COMP_PARAM_1_APB_DATA_WIDTH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a36cfa099c903ea6f9bd51dd12c031fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b9ef50ed22358d91567a528217e79d" id="r_a52b9ef50ed22358d91567a528217e79d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a52b9ef50ed22358d91567a528217e79d">I2C_IC_COMP_PARAM_1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00ffffff)</td></tr>
<tr class="separator:a52b9ef50ed22358d91567a528217e79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a960be9bf2cf7b297a4626ebbfd261c53" id="r_a960be9bf2cf7b297a4626ebbfd261c53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a960be9bf2cf7b297a4626ebbfd261c53">I2C_IC_COMP_PARAM_1_HAS_DMA_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a960be9bf2cf7b297a4626ebbfd261c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f43daa00d122efda51935070e94db58" id="r_a6f43daa00d122efda51935070e94db58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6f43daa00d122efda51935070e94db58">I2C_IC_COMP_PARAM_1_HAS_DMA_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a6f43daa00d122efda51935070e94db58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e2013a4c344a1d01b2d2c230a079b76" id="r_a2e2013a4c344a1d01b2d2c230a079b76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2e2013a4c344a1d01b2d2c230a079b76">I2C_IC_COMP_PARAM_1_HAS_DMA_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a2e2013a4c344a1d01b2d2c230a079b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2199c512af9cbcb3c96b10cb37b389" id="r_a9d2199c512af9cbcb3c96b10cb37b389"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9d2199c512af9cbcb3c96b10cb37b389">I2C_IC_COMP_PARAM_1_HAS_DMA_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a9d2199c512af9cbcb3c96b10cb37b389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c9397f1a8356fe341b594b35531cc5" id="r_a52c9397f1a8356fe341b594b35531cc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a52c9397f1a8356fe341b594b35531cc5">I2C_IC_COMP_PARAM_1_HAS_DMA_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a52c9397f1a8356fe341b594b35531cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadda4d4350fbf998f3531bf76927959c" id="r_aadda4d4350fbf998f3531bf76927959c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aadda4d4350fbf998f3531bf76927959c">I2C_IC_COMP_PARAM_1_HC_COUNT_VALUES_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aadda4d4350fbf998f3531bf76927959c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbeacdaf8276181c2f3b7548829f0e1e" id="r_afbeacdaf8276181c2f3b7548829f0e1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#afbeacdaf8276181c2f3b7548829f0e1e">I2C_IC_COMP_PARAM_1_HC_COUNT_VALUES_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:afbeacdaf8276181c2f3b7548829f0e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0628fff87961b9b5f02089d1e4e52858" id="r_a0628fff87961b9b5f02089d1e4e52858"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0628fff87961b9b5f02089d1e4e52858">I2C_IC_COMP_PARAM_1_HC_COUNT_VALUES_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a0628fff87961b9b5f02089d1e4e52858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb2e0883f099d2aa5d6feae44ece132e" id="r_aeb2e0883f099d2aa5d6feae44ece132e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aeb2e0883f099d2aa5d6feae44ece132e">I2C_IC_COMP_PARAM_1_HC_COUNT_VALUES_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aeb2e0883f099d2aa5d6feae44ece132e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fa7863eb1b246f58f12347e23a54745" id="r_a1fa7863eb1b246f58f12347e23a54745"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1fa7863eb1b246f58f12347e23a54745">I2C_IC_COMP_PARAM_1_HC_COUNT_VALUES_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1fa7863eb1b246f58f12347e23a54745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35b88b099a15022c10ac29106ceaf7d6" id="r_a35b88b099a15022c10ac29106ceaf7d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a35b88b099a15022c10ac29106ceaf7d6">I2C_IC_COMP_PARAM_1_INTR_IO_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a35b88b099a15022c10ac29106ceaf7d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030120687854ecd37d580488aeaf4b9e" id="r_a030120687854ecd37d580488aeaf4b9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a030120687854ecd37d580488aeaf4b9e">I2C_IC_COMP_PARAM_1_INTR_IO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a030120687854ecd37d580488aeaf4b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2680c1e413259db3d2b16d05d33096" id="r_ade2680c1e413259db3d2b16d05d33096"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ade2680c1e413259db3d2b16d05d33096">I2C_IC_COMP_PARAM_1_INTR_IO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ade2680c1e413259db3d2b16d05d33096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3667a54e66bdea2b490f53a0309b23" id="r_aeb3667a54e66bdea2b490f53a0309b23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aeb3667a54e66bdea2b490f53a0309b23">I2C_IC_COMP_PARAM_1_INTR_IO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:aeb3667a54e66bdea2b490f53a0309b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e6c6ddbfefbd585419e11ce79c36bf" id="r_af9e6c6ddbfefbd585419e11ce79c36bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af9e6c6ddbfefbd585419e11ce79c36bf">I2C_IC_COMP_PARAM_1_INTR_IO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af9e6c6ddbfefbd585419e11ce79c36bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd65546b9d2e8a11ce29d82a8399745a" id="r_abd65546b9d2e8a11ce29d82a8399745a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abd65546b9d2e8a11ce29d82a8399745a">I2C_IC_COMP_PARAM_1_MAX_SPEED_MODE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:abd65546b9d2e8a11ce29d82a8399745a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1adb65ceeaf085cb135a5626117546e" id="r_ad1adb65ceeaf085cb135a5626117546e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad1adb65ceeaf085cb135a5626117546e">I2C_IC_COMP_PARAM_1_MAX_SPEED_MODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:ad1adb65ceeaf085cb135a5626117546e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abba19122b898b1ac4f449f25f7576710" id="r_abba19122b898b1ac4f449f25f7576710"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abba19122b898b1ac4f449f25f7576710">I2C_IC_COMP_PARAM_1_MAX_SPEED_MODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:abba19122b898b1ac4f449f25f7576710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac70b7da057b4dcb040736e914356b649" id="r_ac70b7da057b4dcb040736e914356b649"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac70b7da057b4dcb040736e914356b649">I2C_IC_COMP_PARAM_1_MAX_SPEED_MODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ac70b7da057b4dcb040736e914356b649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed4955de75bbdfad74c21cafb86a5ea7" id="r_aed4955de75bbdfad74c21cafb86a5ea7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aed4955de75bbdfad74c21cafb86a5ea7">I2C_IC_COMP_PARAM_1_MAX_SPEED_MODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aed4955de75bbdfad74c21cafb86a5ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e11861715f41a2dab8a58b4e6f472e7" id="r_a2e11861715f41a2dab8a58b4e6f472e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2e11861715f41a2dab8a58b4e6f472e7">I2C_IC_COMP_PARAM_1_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f4)</td></tr>
<tr class="separator:a2e11861715f41a2dab8a58b4e6f472e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac685c5ab3e54eaf5095f6d62ad89e761" id="r_ac685c5ab3e54eaf5095f6d62ad89e761"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac685c5ab3e54eaf5095f6d62ad89e761">I2C_IC_COMP_PARAM_1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ac685c5ab3e54eaf5095f6d62ad89e761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d46cc5c85405e120b17eb8942627b47" id="r_a8d46cc5c85405e120b17eb8942627b47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8d46cc5c85405e120b17eb8942627b47">I2C_IC_COMP_PARAM_1_RX_BUFFER_DEPTH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8d46cc5c85405e120b17eb8942627b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e875817c9ce9f6646784797adc8c289" id="r_a6e875817c9ce9f6646784797adc8c289"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6e875817c9ce9f6646784797adc8c289">I2C_IC_COMP_PARAM_1_RX_BUFFER_DEPTH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ff00)</td></tr>
<tr class="separator:a6e875817c9ce9f6646784797adc8c289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fa958bd5db6a1ab0578e942d93044b9" id="r_a9fa958bd5db6a1ab0578e942d93044b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9fa958bd5db6a1ab0578e942d93044b9">I2C_IC_COMP_PARAM_1_RX_BUFFER_DEPTH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a9fa958bd5db6a1ab0578e942d93044b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad16b978d61325ce380c6e845f946e303" id="r_ad16b978d61325ce380c6e845f946e303"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad16b978d61325ce380c6e845f946e303">I2C_IC_COMP_PARAM_1_RX_BUFFER_DEPTH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ad16b978d61325ce380c6e845f946e303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af658cdb7be852c5c7343e9bcba0b9abe" id="r_af658cdb7be852c5c7343e9bcba0b9abe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af658cdb7be852c5c7343e9bcba0b9abe">I2C_IC_COMP_PARAM_1_RX_BUFFER_DEPTH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:af658cdb7be852c5c7343e9bcba0b9abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91a481fd96a7808d78e4b2b2c5ea5b52" id="r_a91a481fd96a7808d78e4b2b2c5ea5b52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a91a481fd96a7808d78e4b2b2c5ea5b52">I2C_IC_COMP_PARAM_1_TX_BUFFER_DEPTH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a91a481fd96a7808d78e4b2b2c5ea5b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb7721b06b366ab6fd3ab80f7398142" id="r_a5eb7721b06b366ab6fd3ab80f7398142"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5eb7721b06b366ab6fd3ab80f7398142">I2C_IC_COMP_PARAM_1_TX_BUFFER_DEPTH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00ff0000)</td></tr>
<tr class="separator:a5eb7721b06b366ab6fd3ab80f7398142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d3a0f53e8fbb91870a3fd938703bac1" id="r_a7d3a0f53e8fbb91870a3fd938703bac1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7d3a0f53e8fbb91870a3fd938703bac1">I2C_IC_COMP_PARAM_1_TX_BUFFER_DEPTH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a7d3a0f53e8fbb91870a3fd938703bac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63648ae8b8f3f95d837f5d65be1466b2" id="r_a63648ae8b8f3f95d837f5d65be1466b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a63648ae8b8f3f95d837f5d65be1466b2">I2C_IC_COMP_PARAM_1_TX_BUFFER_DEPTH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a63648ae8b8f3f95d837f5d65be1466b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa60c9fc74b8bc8cfdf4f9113c1c542da" id="r_aa60c9fc74b8bc8cfdf4f9113c1c542da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa60c9fc74b8bc8cfdf4f9113c1c542da">I2C_IC_COMP_PARAM_1_TX_BUFFER_DEPTH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:aa60c9fc74b8bc8cfdf4f9113c1c542da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab20df152ffb02d2d685204c99926d0ae" id="r_ab20df152ffb02d2d685204c99926d0ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab20df152ffb02d2d685204c99926d0ae">I2C_IC_COMP_TYPE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ab20df152ffb02d2d685204c99926d0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0948288c70d08c013ac54b1ba24a22" id="r_afa0948288c70d08c013ac54b1ba24a22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#afa0948288c70d08c013ac54b1ba24a22">I2C_IC_COMP_TYPE_IC_COMP_TYPE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:afa0948288c70d08c013ac54b1ba24a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac632966b91d60eea33e10d0ab641ee6e" id="r_ac632966b91d60eea33e10d0ab641ee6e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac632966b91d60eea33e10d0ab641ee6e">I2C_IC_COMP_TYPE_IC_COMP_TYPE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ac632966b91d60eea33e10d0ab641ee6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ebe512682e62749dd7ddabf47bc4b8d" id="r_a4ebe512682e62749dd7ddabf47bc4b8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4ebe512682e62749dd7ddabf47bc4b8d">I2C_IC_COMP_TYPE_IC_COMP_TYPE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4ebe512682e62749dd7ddabf47bc4b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03a5ccda90c49dc2345cd951b5ea59cc" id="r_a03a5ccda90c49dc2345cd951b5ea59cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a03a5ccda90c49dc2345cd951b5ea59cc">I2C_IC_COMP_TYPE_IC_COMP_TYPE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a03a5ccda90c49dc2345cd951b5ea59cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a848ef248f3529767379b74d7fae9df64" id="r_a848ef248f3529767379b74d7fae9df64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a848ef248f3529767379b74d7fae9df64">I2C_IC_COMP_TYPE_IC_COMP_TYPE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x44570140)</td></tr>
<tr class="separator:a848ef248f3529767379b74d7fae9df64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904d31aec8699dafe06925559fec1d2c" id="r_a904d31aec8699dafe06925559fec1d2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a904d31aec8699dafe06925559fec1d2c">I2C_IC_COMP_TYPE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000fc)</td></tr>
<tr class="separator:a904d31aec8699dafe06925559fec1d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c48459ac9ffc22399de3b0a69de518b" id="r_a8c48459ac9ffc22399de3b0a69de518b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8c48459ac9ffc22399de3b0a69de518b">I2C_IC_COMP_TYPE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x44570140)</td></tr>
<tr class="separator:a8c48459ac9ffc22399de3b0a69de518b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9011dd2ec37bc8d6c63e04f554b7e412" id="r_a9011dd2ec37bc8d6c63e04f554b7e412"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9011dd2ec37bc8d6c63e04f554b7e412">I2C_IC_COMP_VERSION_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a9011dd2ec37bc8d6c63e04f554b7e412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13ff06160cfc64f104dc3caeabf90221" id="r_a13ff06160cfc64f104dc3caeabf90221"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a13ff06160cfc64f104dc3caeabf90221">I2C_IC_COMP_VERSION_IC_COMP_VERSION_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a13ff06160cfc64f104dc3caeabf90221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0044eafd6fb775c5d8ac73b7ad03785" id="r_af0044eafd6fb775c5d8ac73b7ad03785"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af0044eafd6fb775c5d8ac73b7ad03785">I2C_IC_COMP_VERSION_IC_COMP_VERSION_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:af0044eafd6fb775c5d8ac73b7ad03785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8b0175051ee014e88c765bd3343191c" id="r_ac8b0175051ee014e88c765bd3343191c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac8b0175051ee014e88c765bd3343191c">I2C_IC_COMP_VERSION_IC_COMP_VERSION_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac8b0175051ee014e88c765bd3343191c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15145ff07939e68f5710b853a714a9b7" id="r_a15145ff07939e68f5710b853a714a9b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a15145ff07939e68f5710b853a714a9b7">I2C_IC_COMP_VERSION_IC_COMP_VERSION_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a15145ff07939e68f5710b853a714a9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b9e131e6a2379bceaa7df44f71377da" id="r_a2b9e131e6a2379bceaa7df44f71377da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2b9e131e6a2379bceaa7df44f71377da">I2C_IC_COMP_VERSION_IC_COMP_VERSION_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3230312a)</td></tr>
<tr class="separator:a2b9e131e6a2379bceaa7df44f71377da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e15721f1bef7b00da1f7a442c9cbb6f" id="r_a1e15721f1bef7b00da1f7a442c9cbb6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1e15721f1bef7b00da1f7a442c9cbb6f">I2C_IC_COMP_VERSION_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f8)</td></tr>
<tr class="separator:a1e15721f1bef7b00da1f7a442c9cbb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af850aac5f07a99cbb1c8b9a8dc58da3c" id="r_af850aac5f07a99cbb1c8b9a8dc58da3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af850aac5f07a99cbb1c8b9a8dc58da3c">I2C_IC_COMP_VERSION_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3230312a)</td></tr>
<tr class="separator:af850aac5f07a99cbb1c8b9a8dc58da3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef0a8dbc82a94733f4ee6936d4889c2" id="r_adef0a8dbc82a94733f4ee6936d4889c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#adef0a8dbc82a94733f4ee6936d4889c2">I2C_IC_CON_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000007ff)</td></tr>
<tr class="separator:adef0a8dbc82a94733f4ee6936d4889c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b0a709b71f2438742f1794482fbd690" id="r_a2b0a709b71f2438742f1794482fbd690"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2b0a709b71f2438742f1794482fbd690">I2C_IC_CON_IC_10BITADDR_MASTER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2b0a709b71f2438742f1794482fbd690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d84af7bf48406266cdc9d1cbd15a572" id="r_a6d84af7bf48406266cdc9d1cbd15a572"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6d84af7bf48406266cdc9d1cbd15a572">I2C_IC_CON_IC_10BITADDR_MASTER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a6d84af7bf48406266cdc9d1cbd15a572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a92b225e4d54ec64f2c3a095e905d05" id="r_a0a92b225e4d54ec64f2c3a095e905d05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0a92b225e4d54ec64f2c3a095e905d05">I2C_IC_CON_IC_10BITADDR_MASTER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a0a92b225e4d54ec64f2c3a095e905d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedad69df27ab15ad7ffa2a34bb83cec4" id="r_aedad69df27ab15ad7ffa2a34bb83cec4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aedad69df27ab15ad7ffa2a34bb83cec4">I2C_IC_CON_IC_10BITADDR_MASTER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aedad69df27ab15ad7ffa2a34bb83cec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61dab3ac6a5ed200f45d8bddbbfee899" id="r_a61dab3ac6a5ed200f45d8bddbbfee899"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a61dab3ac6a5ed200f45d8bddbbfee899">I2C_IC_CON_IC_10BITADDR_MASTER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a61dab3ac6a5ed200f45d8bddbbfee899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91116993d3c61f8265dea96e4675353f" id="r_a91116993d3c61f8265dea96e4675353f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a91116993d3c61f8265dea96e4675353f">I2C_IC_CON_IC_10BITADDR_MASTER_VALUE_ADDR_10BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a91116993d3c61f8265dea96e4675353f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4c434c6b4ef35c36637d78ffab0c141" id="r_ae4c434c6b4ef35c36637d78ffab0c141"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae4c434c6b4ef35c36637d78ffab0c141">I2C_IC_CON_IC_10BITADDR_MASTER_VALUE_ADDR_7BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae4c434c6b4ef35c36637d78ffab0c141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36bf131995f699651f8bfa79c7f0d96c" id="r_a36bf131995f699651f8bfa79c7f0d96c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a36bf131995f699651f8bfa79c7f0d96c">I2C_IC_CON_IC_10BITADDR_SLAVE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a36bf131995f699651f8bfa79c7f0d96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a960fbfff677530da2d4262def02211cc" id="r_a960fbfff677530da2d4262def02211cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a960fbfff677530da2d4262def02211cc">I2C_IC_CON_IC_10BITADDR_SLAVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a960fbfff677530da2d4262def02211cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828d8b7a54bd8d74aa9b2628e5cbadfa" id="r_a828d8b7a54bd8d74aa9b2628e5cbadfa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a828d8b7a54bd8d74aa9b2628e5cbadfa">I2C_IC_CON_IC_10BITADDR_SLAVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a828d8b7a54bd8d74aa9b2628e5cbadfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a250e87454f9a37d389ebf6661ae2cb00" id="r_a250e87454f9a37d389ebf6661ae2cb00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a250e87454f9a37d389ebf6661ae2cb00">I2C_IC_CON_IC_10BITADDR_SLAVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a250e87454f9a37d389ebf6661ae2cb00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac82de953408e1ef1714eb7b134f4b110" id="r_ac82de953408e1ef1714eb7b134f4b110"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac82de953408e1ef1714eb7b134f4b110">I2C_IC_CON_IC_10BITADDR_SLAVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac82de953408e1ef1714eb7b134f4b110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c9f214e4ebd4458bed7bd2e50627a5" id="r_a95c9f214e4ebd4458bed7bd2e50627a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a95c9f214e4ebd4458bed7bd2e50627a5">I2C_IC_CON_IC_10BITADDR_SLAVE_VALUE_ADDR_10BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a95c9f214e4ebd4458bed7bd2e50627a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f71c4cb4b70ecbde486702eb3a99a5" id="r_a46f71c4cb4b70ecbde486702eb3a99a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a46f71c4cb4b70ecbde486702eb3a99a5">I2C_IC_CON_IC_10BITADDR_SLAVE_VALUE_ADDR_7BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a46f71c4cb4b70ecbde486702eb3a99a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4f8fa9304b178c057686fd0a523e62" id="r_a2e4f8fa9304b178c057686fd0a523e62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2e4f8fa9304b178c057686fd0a523e62">I2C_IC_CON_IC_RESTART_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2e4f8fa9304b178c057686fd0a523e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1db0d26c70e621b2dffd526236d75ea8" id="r_a1db0d26c70e621b2dffd526236d75ea8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1db0d26c70e621b2dffd526236d75ea8">I2C_IC_CON_IC_RESTART_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a1db0d26c70e621b2dffd526236d75ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac531ae9e1029f48b8e1f0acd2935c8d" id="r_aac531ae9e1029f48b8e1f0acd2935c8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aac531ae9e1029f48b8e1f0acd2935c8d">I2C_IC_CON_IC_RESTART_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:aac531ae9e1029f48b8e1f0acd2935c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f31d274a8e338132ec2d5b96f9745c8" id="r_a7f31d274a8e338132ec2d5b96f9745c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7f31d274a8e338132ec2d5b96f9745c8">I2C_IC_CON_IC_RESTART_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a7f31d274a8e338132ec2d5b96f9745c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a655985f1d6cf29b999cd1a1824212f22" id="r_a655985f1d6cf29b999cd1a1824212f22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a655985f1d6cf29b999cd1a1824212f22">I2C_IC_CON_IC_RESTART_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a655985f1d6cf29b999cd1a1824212f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68225e3bda31d5f25a081f1dd30f9127" id="r_a68225e3bda31d5f25a081f1dd30f9127"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a68225e3bda31d5f25a081f1dd30f9127">I2C_IC_CON_IC_RESTART_EN_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a68225e3bda31d5f25a081f1dd30f9127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41e396175a27d1344f46ce8fd1fb9bb9" id="r_a41e396175a27d1344f46ce8fd1fb9bb9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a41e396175a27d1344f46ce8fd1fb9bb9">I2C_IC_CON_IC_RESTART_EN_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a41e396175a27d1344f46ce8fd1fb9bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5894a772e2bf33f7735251b162044f6" id="r_aa5894a772e2bf33f7735251b162044f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa5894a772e2bf33f7735251b162044f6">I2C_IC_CON_IC_SLAVE_DISABLE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa5894a772e2bf33f7735251b162044f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83bac959d6a3411b6ed7593ed364ec7f" id="r_a83bac959d6a3411b6ed7593ed364ec7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a83bac959d6a3411b6ed7593ed364ec7f">I2C_IC_CON_IC_SLAVE_DISABLE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a83bac959d6a3411b6ed7593ed364ec7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac937375df68289dac6e14104245a822c" id="r_ac937375df68289dac6e14104245a822c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac937375df68289dac6e14104245a822c">I2C_IC_CON_IC_SLAVE_DISABLE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ac937375df68289dac6e14104245a822c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54e2ebef6680cef0e7d4ad3262eaacb1" id="r_a54e2ebef6680cef0e7d4ad3262eaacb1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a54e2ebef6680cef0e7d4ad3262eaacb1">I2C_IC_CON_IC_SLAVE_DISABLE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a54e2ebef6680cef0e7d4ad3262eaacb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95012a3e2a9f3d54e3df2b86f541135" id="r_ab95012a3e2a9f3d54e3df2b86f541135"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab95012a3e2a9f3d54e3df2b86f541135">I2C_IC_CON_IC_SLAVE_DISABLE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab95012a3e2a9f3d54e3df2b86f541135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9beb7a8d6423b4c16e541854fb3824" id="r_a7b9beb7a8d6423b4c16e541854fb3824"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7b9beb7a8d6423b4c16e541854fb3824">I2C_IC_CON_IC_SLAVE_DISABLE_VALUE_SLAVE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7b9beb7a8d6423b4c16e541854fb3824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a841d15a12ffe0be07ac98335aa16b" id="r_aa6a841d15a12ffe0be07ac98335aa16b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa6a841d15a12ffe0be07ac98335aa16b">I2C_IC_CON_IC_SLAVE_DISABLE_VALUE_SLAVE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa6a841d15a12ffe0be07ac98335aa16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab68ee132c2fc773299490a4077196783" id="r_ab68ee132c2fc773299490a4077196783"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab68ee132c2fc773299490a4077196783">I2C_IC_CON_MASTER_MODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab68ee132c2fc773299490a4077196783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a025105905a7cb4b5db76525a5fc4dd5c" id="r_a025105905a7cb4b5db76525a5fc4dd5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a025105905a7cb4b5db76525a5fc4dd5c">I2C_IC_CON_MASTER_MODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a025105905a7cb4b5db76525a5fc4dd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a124634f418b86d2ee755abaad0e4dba4" id="r_a124634f418b86d2ee755abaad0e4dba4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a124634f418b86d2ee755abaad0e4dba4">I2C_IC_CON_MASTER_MODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a124634f418b86d2ee755abaad0e4dba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a73a19ff431eef0c7bcba7e2b8c4249" id="r_a3a73a19ff431eef0c7bcba7e2b8c4249"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3a73a19ff431eef0c7bcba7e2b8c4249">I2C_IC_CON_MASTER_MODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3a73a19ff431eef0c7bcba7e2b8c4249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bafaba4ea7f2380c3f722dcccdb2f5c" id="r_a4bafaba4ea7f2380c3f722dcccdb2f5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4bafaba4ea7f2380c3f722dcccdb2f5c">I2C_IC_CON_MASTER_MODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a4bafaba4ea7f2380c3f722dcccdb2f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62b9d2759dc88cb1aa7721bd270106ee" id="r_a62b9d2759dc88cb1aa7721bd270106ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a62b9d2759dc88cb1aa7721bd270106ee">I2C_IC_CON_MASTER_MODE_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a62b9d2759dc88cb1aa7721bd270106ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a577cd2416faa27f5db70e43ab7a0343c" id="r_a577cd2416faa27f5db70e43ab7a0343c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a577cd2416faa27f5db70e43ab7a0343c">I2C_IC_CON_MASTER_MODE_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a577cd2416faa27f5db70e43ab7a0343c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90b2ab0c4ca815fde2d76c87c2d79d75" id="r_a90b2ab0c4ca815fde2d76c87c2d79d75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a90b2ab0c4ca815fde2d76c87c2d79d75">I2C_IC_CON_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="memdesc:a90b2ab0c4ca815fde2d76c87c2d79d75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyright (c) 2024 Raspberry Pi Ltd.  <br /></td></tr>
<tr class="separator:a90b2ab0c4ca815fde2d76c87c2d79d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a05ae6ab904bdf5c8918893b2d62067" id="r_a6a05ae6ab904bdf5c8918893b2d62067"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6a05ae6ab904bdf5c8918893b2d62067">I2C_IC_CON_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000065)</td></tr>
<tr class="separator:a6a05ae6ab904bdf5c8918893b2d62067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a31ee7f73baea13a3f8b0d772d8023c" id="r_a1a31ee7f73baea13a3f8b0d772d8023c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1a31ee7f73baea13a3f8b0d772d8023c">I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1a31ee7f73baea13a3f8b0d772d8023c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b410183091f5b011961a7d518536ca6" id="r_a4b410183091f5b011961a7d518536ca6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4b410183091f5b011961a7d518536ca6">I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a4b410183091f5b011961a7d518536ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4955f0d96eeba2025068de63abe023ac" id="r_a4955f0d96eeba2025068de63abe023ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4955f0d96eeba2025068de63abe023ac">I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a4955f0d96eeba2025068de63abe023ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a028f6559729350716416ff8b6c4d5bbe" id="r_a028f6559729350716416ff8b6c4d5bbe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a028f6559729350716416ff8b6c4d5bbe">I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a028f6559729350716416ff8b6c4d5bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb30fc9e84e977ddac8a59c006f6a20" id="r_a5cb30fc9e84e977ddac8a59c006f6a20"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5cb30fc9e84e977ddac8a59c006f6a20">I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5cb30fc9e84e977ddac8a59c006f6a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f9966d211bcd275422545ac3106867" id="r_a68f9966d211bcd275422545ac3106867"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a68f9966d211bcd275422545ac3106867">I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a68f9966d211bcd275422545ac3106867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a250f1f590f4fa998254a476b54c589be" id="r_a250f1f590f4fa998254a476b54c589be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a250f1f590f4fa998254a476b54c589be">I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a250f1f590f4fa998254a476b54c589be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ad98ba855506b057d01766e211efd3" id="r_a57ad98ba855506b057d01766e211efd3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a57ad98ba855506b057d01766e211efd3">I2C_IC_CON_SPEED_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a57ad98ba855506b057d01766e211efd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3722f240ae182e7072509a6a203237d1" id="r_a3722f240ae182e7072509a6a203237d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3722f240ae182e7072509a6a203237d1">I2C_IC_CON_SPEED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000006)</td></tr>
<tr class="separator:a3722f240ae182e7072509a6a203237d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e65824897fd3f734254e9aa0db6238" id="r_aa6e65824897fd3f734254e9aa0db6238"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa6e65824897fd3f734254e9aa0db6238">I2C_IC_CON_SPEED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aa6e65824897fd3f734254e9aa0db6238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbfce4463ac7222a1d89d5b93ce15569" id="r_acbfce4463ac7222a1d89d5b93ce15569"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acbfce4463ac7222a1d89d5b93ce15569">I2C_IC_CON_SPEED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:acbfce4463ac7222a1d89d5b93ce15569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95436d81e7678fd0a0d4744a860bb34" id="r_af95436d81e7678fd0a0d4744a860bb34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af95436d81e7678fd0a0d4744a860bb34">I2C_IC_CON_SPEED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:af95436d81e7678fd0a0d4744a860bb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4937a721d5b98beb201df7c88f68c0ee" id="r_a4937a721d5b98beb201df7c88f68c0ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4937a721d5b98beb201df7c88f68c0ee">I2C_IC_CON_SPEED_VALUE_FAST</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a4937a721d5b98beb201df7c88f68c0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae52c0700f6d0845ad9f75b146b025419" id="r_ae52c0700f6d0845ad9f75b146b025419"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae52c0700f6d0845ad9f75b146b025419">I2C_IC_CON_SPEED_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:ae52c0700f6d0845ad9f75b146b025419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74fa30b1bb414410301f4a0c2a849bde" id="r_a74fa30b1bb414410301f4a0c2a849bde"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a74fa30b1bb414410301f4a0c2a849bde">I2C_IC_CON_SPEED_VALUE_STANDARD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a74fa30b1bb414410301f4a0c2a849bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00572b7f45585e5da2ee6f3e9216027d" id="r_a00572b7f45585e5da2ee6f3e9216027d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a00572b7f45585e5da2ee6f3e9216027d">I2C_IC_CON_STOP_DET_IF_MASTER_ACTIVE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a00572b7f45585e5da2ee6f3e9216027d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf651f2e9e52548f966a51403529b1e7" id="r_acf651f2e9e52548f966a51403529b1e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acf651f2e9e52548f966a51403529b1e7">I2C_IC_CON_STOP_DET_IF_MASTER_ACTIVE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:acf651f2e9e52548f966a51403529b1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94804bc264777c7583fb887c7f2714bd" id="r_a94804bc264777c7583fb887c7f2714bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a94804bc264777c7583fb887c7f2714bd">I2C_IC_CON_STOP_DET_IF_MASTER_ACTIVE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a94804bc264777c7583fb887c7f2714bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85216eb98df9bc1c036bddc77e431a31" id="r_a85216eb98df9bc1c036bddc77e431a31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a85216eb98df9bc1c036bddc77e431a31">I2C_IC_CON_STOP_DET_IF_MASTER_ACTIVE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a85216eb98df9bc1c036bddc77e431a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75c6e677c09f42daf3df3c24a94527d4" id="r_a75c6e677c09f42daf3df3c24a94527d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a75c6e677c09f42daf3df3c24a94527d4">I2C_IC_CON_STOP_DET_IF_MASTER_ACTIVE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a75c6e677c09f42daf3df3c24a94527d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a3b2cdba1ba6a479bb19f0e83fd718" id="r_a95a3b2cdba1ba6a479bb19f0e83fd718"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a95a3b2cdba1ba6a479bb19f0e83fd718">I2C_IC_CON_STOP_DET_IFADDRESSED_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a95a3b2cdba1ba6a479bb19f0e83fd718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addc974af224833b48a228d6ecc24688a" id="r_addc974af224833b48a228d6ecc24688a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#addc974af224833b48a228d6ecc24688a">I2C_IC_CON_STOP_DET_IFADDRESSED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:addc974af224833b48a228d6ecc24688a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a110d9ef129a0e4d0e9f9452ab56de1ce" id="r_a110d9ef129a0e4d0e9f9452ab56de1ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a110d9ef129a0e4d0e9f9452ab56de1ce">I2C_IC_CON_STOP_DET_IFADDRESSED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a110d9ef129a0e4d0e9f9452ab56de1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab71f177ce6f17eab1873dd486f0fd5dc" id="r_ab71f177ce6f17eab1873dd486f0fd5dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab71f177ce6f17eab1873dd486f0fd5dc">I2C_IC_CON_STOP_DET_IFADDRESSED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ab71f177ce6f17eab1873dd486f0fd5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e93f5d6d537b273dbcea834a8052129" id="r_a0e93f5d6d537b273dbcea834a8052129"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0e93f5d6d537b273dbcea834a8052129">I2C_IC_CON_STOP_DET_IFADDRESSED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0e93f5d6d537b273dbcea834a8052129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef8476dd0ad10ea79cfc81a09f8902ad" id="r_aef8476dd0ad10ea79cfc81a09f8902ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aef8476dd0ad10ea79cfc81a09f8902ad">I2C_IC_CON_STOP_DET_IFADDRESSED_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aef8476dd0ad10ea79cfc81a09f8902ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf4a89c78207c4dde8abe693cbb1433" id="r_a6cf4a89c78207c4dde8abe693cbb1433"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6cf4a89c78207c4dde8abe693cbb1433">I2C_IC_CON_STOP_DET_IFADDRESSED_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a6cf4a89c78207c4dde8abe693cbb1433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf2169d070fb9ca276cfb1ca9609c01e" id="r_adf2169d070fb9ca276cfb1ca9609c01e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#adf2169d070fb9ca276cfb1ca9609c01e">I2C_IC_CON_TX_EMPTY_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adf2169d070fb9ca276cfb1ca9609c01e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd2a738a82179933e8f2daf81402716e" id="r_abd2a738a82179933e8f2daf81402716e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abd2a738a82179933e8f2daf81402716e">I2C_IC_CON_TX_EMPTY_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:abd2a738a82179933e8f2daf81402716e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb949ddb2eae13c50cfa9525fd4d9691" id="r_abb949ddb2eae13c50cfa9525fd4d9691"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abb949ddb2eae13c50cfa9525fd4d9691">I2C_IC_CON_TX_EMPTY_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:abb949ddb2eae13c50cfa9525fd4d9691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bafb8e33d65621e4e0a3e1b13a18413" id="r_a9bafb8e33d65621e4e0a3e1b13a18413"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9bafb8e33d65621e4e0a3e1b13a18413">I2C_IC_CON_TX_EMPTY_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a9bafb8e33d65621e4e0a3e1b13a18413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaa50764c9408342c0e8b9ed8beb36d2" id="r_acaa50764c9408342c0e8b9ed8beb36d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acaa50764c9408342c0e8b9ed8beb36d2">I2C_IC_CON_TX_EMPTY_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acaa50764c9408342c0e8b9ed8beb36d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05405d299030e20e6626070e8a9bfd78" id="r_a05405d299030e20e6626070e8a9bfd78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a05405d299030e20e6626070e8a9bfd78">I2C_IC_CON_TX_EMPTY_CTRL_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a05405d299030e20e6626070e8a9bfd78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a1b2b6ca9ef07ca9a41c0860ef951c" id="r_a92a1b2b6ca9ef07ca9a41c0860ef951c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a92a1b2b6ca9ef07ca9a41c0860ef951c">I2C_IC_CON_TX_EMPTY_CTRL_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a92a1b2b6ca9ef07ca9a41c0860ef951c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af579376ffa8ddcec9091e40ce5518082" id="r_af579376ffa8ddcec9091e40ce5518082"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af579376ffa8ddcec9091e40ce5518082">I2C_IC_DATA_CMD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:af579376ffa8ddcec9091e40ce5518082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58deeaead2fbc4c8222ea519fe8f3151" id="r_a58deeaead2fbc4c8222ea519fe8f3151"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a58deeaead2fbc4c8222ea519fe8f3151">I2C_IC_DATA_CMD_CMD_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a58deeaead2fbc4c8222ea519fe8f3151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad134fd1c2b02151882e4908fd74dc165" id="r_ad134fd1c2b02151882e4908fd74dc165"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad134fd1c2b02151882e4908fd74dc165">I2C_IC_DATA_CMD_CMD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:ad134fd1c2b02151882e4908fd74dc165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa70aeadeb1f8c75445f66cf7bcc4031b" id="r_aa70aeadeb1f8c75445f66cf7bcc4031b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa70aeadeb1f8c75445f66cf7bcc4031b">I2C_IC_DATA_CMD_CMD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aa70aeadeb1f8c75445f66cf7bcc4031b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad67f2ca9aedbdbd7182ec12c6a72f566" id="r_ad67f2ca9aedbdbd7182ec12c6a72f566"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad67f2ca9aedbdbd7182ec12c6a72f566">I2C_IC_DATA_CMD_CMD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ad67f2ca9aedbdbd7182ec12c6a72f566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeff23b1db2303ec9ceeaaf6d4170389b" id="r_aeff23b1db2303ec9ceeaaf6d4170389b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aeff23b1db2303ec9ceeaaf6d4170389b">I2C_IC_DATA_CMD_CMD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aeff23b1db2303ec9ceeaaf6d4170389b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d89bc24540cf7e81a87499511c367a7" id="r_a1d89bc24540cf7e81a87499511c367a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1d89bc24540cf7e81a87499511c367a7">I2C_IC_DATA_CMD_CMD_VALUE_READ</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a1d89bc24540cf7e81a87499511c367a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76374ade3746d1c25145292cd294417" id="r_ac76374ade3746d1c25145292cd294417"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac76374ade3746d1c25145292cd294417">I2C_IC_DATA_CMD_CMD_VALUE_WRITE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac76374ade3746d1c25145292cd294417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26b13c9abe80ff23da9ea9885f9c3bf1" id="r_a26b13c9abe80ff23da9ea9885f9c3bf1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a26b13c9abe80ff23da9ea9885f9c3bf1">I2C_IC_DATA_CMD_DAT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a26b13c9abe80ff23da9ea9885f9c3bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abefd788fd585e9db4d8b5c3c0f16c1a7" id="r_abefd788fd585e9db4d8b5c3c0f16c1a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abefd788fd585e9db4d8b5c3c0f16c1a7">I2C_IC_DATA_CMD_DAT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:abefd788fd585e9db4d8b5c3c0f16c1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a72fc7d91ad05e43832a26f88e8129" id="r_a41a72fc7d91ad05e43832a26f88e8129"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a41a72fc7d91ad05e43832a26f88e8129">I2C_IC_DATA_CMD_DAT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a41a72fc7d91ad05e43832a26f88e8129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a936ba62108fbd7757b645205a9f4d" id="r_a77a936ba62108fbd7757b645205a9f4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a77a936ba62108fbd7757b645205a9f4d">I2C_IC_DATA_CMD_DAT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a77a936ba62108fbd7757b645205a9f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabbfe61ae5baad2877579fcdecba197e" id="r_aabbfe61ae5baad2877579fcdecba197e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aabbfe61ae5baad2877579fcdecba197e">I2C_IC_DATA_CMD_DAT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:aabbfe61ae5baad2877579fcdecba197e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ee83d7998c043d2ea5a1d6bcbfe89f" id="r_a04ee83d7998c043d2ea5a1d6bcbfe89f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a04ee83d7998c043d2ea5a1d6bcbfe89f">I2C_IC_DATA_CMD_FIRST_DATA_BYTE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a04ee83d7998c043d2ea5a1d6bcbfe89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e5f43fe59fd644539c94c2f5079d3a9" id="r_a0e5f43fe59fd644539c94c2f5079d3a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0e5f43fe59fd644539c94c2f5079d3a9">I2C_IC_DATA_CMD_FIRST_DATA_BYTE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a0e5f43fe59fd644539c94c2f5079d3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a767192517373f4539ea1f05b96c374f0" id="r_a767192517373f4539ea1f05b96c374f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a767192517373f4539ea1f05b96c374f0">I2C_IC_DATA_CMD_FIRST_DATA_BYTE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a767192517373f4539ea1f05b96c374f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52cb53819df47364e36c29c212b9150" id="r_af52cb53819df47364e36c29c212b9150"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af52cb53819df47364e36c29c212b9150">I2C_IC_DATA_CMD_FIRST_DATA_BYTE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:af52cb53819df47364e36c29c212b9150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb4f7b852e28ed46acb0affa091cb2e4" id="r_acb4f7b852e28ed46acb0affa091cb2e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acb4f7b852e28ed46acb0affa091cb2e4">I2C_IC_DATA_CMD_FIRST_DATA_BYTE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acb4f7b852e28ed46acb0affa091cb2e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bf0e37b715186731435f1600188018b" id="r_a7bf0e37b715186731435f1600188018b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7bf0e37b715186731435f1600188018b">I2C_IC_DATA_CMD_FIRST_DATA_BYTE_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7bf0e37b715186731435f1600188018b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae50cf26c748a0e7aa8a3f2949228bb4d" id="r_ae50cf26c748a0e7aa8a3f2949228bb4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae50cf26c748a0e7aa8a3f2949228bb4d">I2C_IC_DATA_CMD_FIRST_DATA_BYTE_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae50cf26c748a0e7aa8a3f2949228bb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aade3282c84f84eeef3cf42e124e8df75" id="r_aade3282c84f84eeef3cf42e124e8df75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aade3282c84f84eeef3cf42e124e8df75">I2C_IC_DATA_CMD_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:aade3282c84f84eeef3cf42e124e8df75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4018b9f6219fc71d1bf9196a565c54d4" id="r_a4018b9f6219fc71d1bf9196a565c54d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4018b9f6219fc71d1bf9196a565c54d4">I2C_IC_DATA_CMD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a4018b9f6219fc71d1bf9196a565c54d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bfeb1e85c60afa7e6b72a2245b42285" id="r_a3bfeb1e85c60afa7e6b72a2245b42285"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3bfeb1e85c60afa7e6b72a2245b42285">I2C_IC_DATA_CMD_RESTART_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a3bfeb1e85c60afa7e6b72a2245b42285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae33c311456bc5510046cc3ffe93901e2" id="r_ae33c311456bc5510046cc3ffe93901e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae33c311456bc5510046cc3ffe93901e2">I2C_IC_DATA_CMD_RESTART_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:ae33c311456bc5510046cc3ffe93901e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a1e2b6fb429d8f4bbee48af481da9d" id="r_a30a1e2b6fb429d8f4bbee48af481da9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a30a1e2b6fb429d8f4bbee48af481da9d">I2C_IC_DATA_CMD_RESTART_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a30a1e2b6fb429d8f4bbee48af481da9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba95f0dc0851cfc412fb3bc5e9546d26" id="r_aba95f0dc0851cfc412fb3bc5e9546d26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aba95f0dc0851cfc412fb3bc5e9546d26">I2C_IC_DATA_CMD_RESTART_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:aba95f0dc0851cfc412fb3bc5e9546d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaaf291376f9a0ac0c2f71bd13aa7617" id="r_acaaf291376f9a0ac0c2f71bd13aa7617"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acaaf291376f9a0ac0c2f71bd13aa7617">I2C_IC_DATA_CMD_RESTART_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acaaf291376f9a0ac0c2f71bd13aa7617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11ce679bd6d162a372684777db3b3177" id="r_a11ce679bd6d162a372684777db3b3177"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a11ce679bd6d162a372684777db3b3177">I2C_IC_DATA_CMD_RESTART_VALUE_DISABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a11ce679bd6d162a372684777db3b3177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06895af081f9f7fabadb84b5f26e4b4f" id="r_a06895af081f9f7fabadb84b5f26e4b4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a06895af081f9f7fabadb84b5f26e4b4f">I2C_IC_DATA_CMD_RESTART_VALUE_ENABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a06895af081f9f7fabadb84b5f26e4b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85dae5978fbc04df2de6df8a06a556a" id="r_ad85dae5978fbc04df2de6df8a06a556a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad85dae5978fbc04df2de6df8a06a556a">I2C_IC_DATA_CMD_STOP_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:ad85dae5978fbc04df2de6df8a06a556a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e1d8022b6e484e1757a104dc1a49ed" id="r_a79e1d8022b6e484e1757a104dc1a49ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a79e1d8022b6e484e1757a104dc1a49ed">I2C_IC_DATA_CMD_STOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a79e1d8022b6e484e1757a104dc1a49ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69dc8f95c3b6db991375b2c4805fe31" id="r_ac69dc8f95c3b6db991375b2c4805fe31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac69dc8f95c3b6db991375b2c4805fe31">I2C_IC_DATA_CMD_STOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ac69dc8f95c3b6db991375b2c4805fe31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11488e79d5dbf847b8a9397580f2e18e" id="r_a11488e79d5dbf847b8a9397580f2e18e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a11488e79d5dbf847b8a9397580f2e18e">I2C_IC_DATA_CMD_STOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a11488e79d5dbf847b8a9397580f2e18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a4ef7ac0900a5add8a1f1c457dbf36" id="r_ae7a4ef7ac0900a5add8a1f1c457dbf36"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae7a4ef7ac0900a5add8a1f1c457dbf36">I2C_IC_DATA_CMD_STOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae7a4ef7ac0900a5add8a1f1c457dbf36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a43e6e619c2bace7801c06a75270dba" id="r_a1a43e6e619c2bace7801c06a75270dba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1a43e6e619c2bace7801c06a75270dba">I2C_IC_DATA_CMD_STOP_VALUE_DISABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1a43e6e619c2bace7801c06a75270dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae052b68175ce819557ec4dabbada74c8" id="r_ae052b68175ce819557ec4dabbada74c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae052b68175ce819557ec4dabbada74c8">I2C_IC_DATA_CMD_STOP_VALUE_ENABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae052b68175ce819557ec4dabbada74c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad92c3f34972395d005d5eceaafcca49b" id="r_ad92c3f34972395d005d5eceaafcca49b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad92c3f34972395d005d5eceaafcca49b">I2C_IC_DMA_CR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td></tr>
<tr class="separator:ad92c3f34972395d005d5eceaafcca49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a840cf955349df3dce676eb9931570b7c" id="r_a840cf955349df3dce676eb9931570b7c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a840cf955349df3dce676eb9931570b7c">I2C_IC_DMA_CR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000088)</td></tr>
<tr class="separator:a840cf955349df3dce676eb9931570b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5efcb645b255210b77340479fb2cb6" id="r_aaa5efcb645b255210b77340479fb2cb6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aaa5efcb645b255210b77340479fb2cb6">I2C_IC_DMA_CR_RDMAE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaa5efcb645b255210b77340479fb2cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b7df402d8014c270450cf09ed4f3c8d" id="r_a0b7df402d8014c270450cf09ed4f3c8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0b7df402d8014c270450cf09ed4f3c8d">I2C_IC_DMA_CR_RDMAE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a0b7df402d8014c270450cf09ed4f3c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02560516524f0e447b320de39b649606" id="r_a02560516524f0e447b320de39b649606"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a02560516524f0e447b320de39b649606">I2C_IC_DMA_CR_RDMAE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a02560516524f0e447b320de39b649606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35e1d235ad1c45ac8770db615cdcaaa9" id="r_a35e1d235ad1c45ac8770db615cdcaaa9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a35e1d235ad1c45ac8770db615cdcaaa9">I2C_IC_DMA_CR_RDMAE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a35e1d235ad1c45ac8770db615cdcaaa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e10eab35b195e9142ff98267e895ce6" id="r_a3e10eab35b195e9142ff98267e895ce6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3e10eab35b195e9142ff98267e895ce6">I2C_IC_DMA_CR_RDMAE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3e10eab35b195e9142ff98267e895ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e4c7c257248ab39619d1c76cfd15ac0" id="r_a6e4c7c257248ab39619d1c76cfd15ac0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6e4c7c257248ab39619d1c76cfd15ac0">I2C_IC_DMA_CR_RDMAE_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6e4c7c257248ab39619d1c76cfd15ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c08806dad037170b0dbf7e176d44dde" id="r_a5c08806dad037170b0dbf7e176d44dde"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5c08806dad037170b0dbf7e176d44dde">I2C_IC_DMA_CR_RDMAE_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5c08806dad037170b0dbf7e176d44dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dbb96574a7f1ccc0fa7d01ab4204c3d" id="r_a6dbb96574a7f1ccc0fa7d01ab4204c3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6dbb96574a7f1ccc0fa7d01ab4204c3d">I2C_IC_DMA_CR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a6dbb96574a7f1ccc0fa7d01ab4204c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71a4c7847732bb7e9b6ed75947a4a78a" id="r_a71a4c7847732bb7e9b6ed75947a4a78a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a71a4c7847732bb7e9b6ed75947a4a78a">I2C_IC_DMA_CR_TDMAE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a71a4c7847732bb7e9b6ed75947a4a78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78b3177c9184265a76e2817f0215729a" id="r_a78b3177c9184265a76e2817f0215729a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a78b3177c9184265a76e2817f0215729a">I2C_IC_DMA_CR_TDMAE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a78b3177c9184265a76e2817f0215729a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5597ca6deb73484c3537ee5414217aef" id="r_a5597ca6deb73484c3537ee5414217aef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5597ca6deb73484c3537ee5414217aef">I2C_IC_DMA_CR_TDMAE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a5597ca6deb73484c3537ee5414217aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa741d68e99d6e7e0553ef8999cb6d22d" id="r_aa741d68e99d6e7e0553ef8999cb6d22d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa741d68e99d6e7e0553ef8999cb6d22d">I2C_IC_DMA_CR_TDMAE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aa741d68e99d6e7e0553ef8999cb6d22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15a71b5c0c4fcab9abd0295f52c772ae" id="r_a15a71b5c0c4fcab9abd0295f52c772ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a15a71b5c0c4fcab9abd0295f52c772ae">I2C_IC_DMA_CR_TDMAE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a15a71b5c0c4fcab9abd0295f52c772ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cdaa6b1ef75347119dcf3ea3e1dbbcf" id="r_a3cdaa6b1ef75347119dcf3ea3e1dbbcf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3cdaa6b1ef75347119dcf3ea3e1dbbcf">I2C_IC_DMA_CR_TDMAE_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3cdaa6b1ef75347119dcf3ea3e1dbbcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa67fe365c7566d5141de7380db11ffe5" id="r_aa67fe365c7566d5141de7380db11ffe5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa67fe365c7566d5141de7380db11ffe5">I2C_IC_DMA_CR_TDMAE_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa67fe365c7566d5141de7380db11ffe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d783c4090802de331570aafb5a945b6" id="r_a6d783c4090802de331570aafb5a945b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6d783c4090802de331570aafb5a945b6">I2C_IC_DMA_RDLR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a6d783c4090802de331570aafb5a945b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef3dfafbf1c065f167400c659bbcfd3c" id="r_aef3dfafbf1c065f167400c659bbcfd3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aef3dfafbf1c065f167400c659bbcfd3c">I2C_IC_DMA_RDLR_DMARDL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aef3dfafbf1c065f167400c659bbcfd3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2726cc705b5aa57ccc6193fb3b496097" id="r_a2726cc705b5aa57ccc6193fb3b496097"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2726cc705b5aa57ccc6193fb3b496097">I2C_IC_DMA_RDLR_DMARDL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a2726cc705b5aa57ccc6193fb3b496097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd01825d25cb4f508689bf7aa2295b78" id="r_acd01825d25cb4f508689bf7aa2295b78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acd01825d25cb4f508689bf7aa2295b78">I2C_IC_DMA_RDLR_DMARDL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acd01825d25cb4f508689bf7aa2295b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a825fcc0f8a432b9c1250fd337dfc0050" id="r_a825fcc0f8a432b9c1250fd337dfc0050"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a825fcc0f8a432b9c1250fd337dfc0050">I2C_IC_DMA_RDLR_DMARDL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a825fcc0f8a432b9c1250fd337dfc0050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f0fe010ecca99d76fe2fa1aa293f2b4" id="r_a8f0fe010ecca99d76fe2fa1aa293f2b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8f0fe010ecca99d76fe2fa1aa293f2b4">I2C_IC_DMA_RDLR_DMARDL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8f0fe010ecca99d76fe2fa1aa293f2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab507653d9ad35e4fb750ebca1fa4a724" id="r_ab507653d9ad35e4fb750ebca1fa4a724"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab507653d9ad35e4fb750ebca1fa4a724">I2C_IC_DMA_RDLR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000090)</td></tr>
<tr class="separator:ab507653d9ad35e4fb750ebca1fa4a724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9cdd75c8994c87034bf468060e8726f" id="r_af9cdd75c8994c87034bf468060e8726f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af9cdd75c8994c87034bf468060e8726f">I2C_IC_DMA_RDLR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:af9cdd75c8994c87034bf468060e8726f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb73753c7988a58a1c418d9198e216b" id="r_a4cb73753c7988a58a1c418d9198e216b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4cb73753c7988a58a1c418d9198e216b">I2C_IC_DMA_TDLR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a4cb73753c7988a58a1c418d9198e216b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affee8af8f0ac8329c82847bdd409c146" id="r_affee8af8f0ac8329c82847bdd409c146"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#affee8af8f0ac8329c82847bdd409c146">I2C_IC_DMA_TDLR_DMATDL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:affee8af8f0ac8329c82847bdd409c146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597f39439fbfb31cef8d2c1783683145" id="r_a597f39439fbfb31cef8d2c1783683145"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a597f39439fbfb31cef8d2c1783683145">I2C_IC_DMA_TDLR_DMATDL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a597f39439fbfb31cef8d2c1783683145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a438e6add28a3bbbe32c4f2bdf2063599" id="r_a438e6add28a3bbbe32c4f2bdf2063599"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a438e6add28a3bbbe32c4f2bdf2063599">I2C_IC_DMA_TDLR_DMATDL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a438e6add28a3bbbe32c4f2bdf2063599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80804d82c2ea15c0c04270cfd7c2f157" id="r_a80804d82c2ea15c0c04270cfd7c2f157"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a80804d82c2ea15c0c04270cfd7c2f157">I2C_IC_DMA_TDLR_DMATDL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a80804d82c2ea15c0c04270cfd7c2f157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af380746bd5f879060cf1861d88615bf8" id="r_af380746bd5f879060cf1861d88615bf8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af380746bd5f879060cf1861d88615bf8">I2C_IC_DMA_TDLR_DMATDL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af380746bd5f879060cf1861d88615bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adad3001c617d38f0bf3a9a89ac64c697" id="r_adad3001c617d38f0bf3a9a89ac64c697"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#adad3001c617d38f0bf3a9a89ac64c697">I2C_IC_DMA_TDLR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000008c)</td></tr>
<tr class="separator:adad3001c617d38f0bf3a9a89ac64c697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409fb362e3aee54e6000aa68a9514170" id="r_a409fb362e3aee54e6000aa68a9514170"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a409fb362e3aee54e6000aa68a9514170">I2C_IC_DMA_TDLR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a409fb362e3aee54e6000aa68a9514170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45c84652a6fa1082c20a4b441da4266d" id="r_a45c84652a6fa1082c20a4b441da4266d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a45c84652a6fa1082c20a4b441da4266d">I2C_IC_ENABLE_ABORT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a45c84652a6fa1082c20a4b441da4266d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0f76b71fbc12382d40a9c31b339193" id="r_aee0f76b71fbc12382d40a9c31b339193"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aee0f76b71fbc12382d40a9c31b339193">I2C_IC_ENABLE_ABORT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:aee0f76b71fbc12382d40a9c31b339193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a5917e88eaa887b701f58312c832560" id="r_a4a5917e88eaa887b701f58312c832560"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4a5917e88eaa887b701f58312c832560">I2C_IC_ENABLE_ABORT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a4a5917e88eaa887b701f58312c832560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a490d74cb151361067d76ce296c1ceac7" id="r_a490d74cb151361067d76ce296c1ceac7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a490d74cb151361067d76ce296c1ceac7">I2C_IC_ENABLE_ABORT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a490d74cb151361067d76ce296c1ceac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a157a0e5c30c3881f646beb5baa81f022" id="r_a157a0e5c30c3881f646beb5baa81f022"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a157a0e5c30c3881f646beb5baa81f022">I2C_IC_ENABLE_ABORT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a157a0e5c30c3881f646beb5baa81f022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ad2db5d3a707da7afd35dc2ee20ae8" id="r_ab5ad2db5d3a707da7afd35dc2ee20ae8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab5ad2db5d3a707da7afd35dc2ee20ae8">I2C_IC_ENABLE_ABORT_VALUE_DISABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab5ad2db5d3a707da7afd35dc2ee20ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4ce6e6440b7aa138501caaceb8f63a3" id="r_af4ce6e6440b7aa138501caaceb8f63a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af4ce6e6440b7aa138501caaceb8f63a3">I2C_IC_ENABLE_ABORT_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:af4ce6e6440b7aa138501caaceb8f63a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77327fb5305d265b01ee5e07db073ec7" id="r_a77327fb5305d265b01ee5e07db073ec7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a77327fb5305d265b01ee5e07db073ec7">I2C_IC_ENABLE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000007)</td></tr>
<tr class="separator:a77327fb5305d265b01ee5e07db073ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07357f58c6c8d773878843e73197328a" id="r_a07357f58c6c8d773878843e73197328a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a07357f58c6c8d773878843e73197328a">I2C_IC_ENABLE_ENABLE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a07357f58c6c8d773878843e73197328a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d3852f146935ed173522e4891787c6e" id="r_a5d3852f146935ed173522e4891787c6e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5d3852f146935ed173522e4891787c6e">I2C_IC_ENABLE_ENABLE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a5d3852f146935ed173522e4891787c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90719bdbb788f84ebfa8b23119ffdf51" id="r_a90719bdbb788f84ebfa8b23119ffdf51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a90719bdbb788f84ebfa8b23119ffdf51">I2C_IC_ENABLE_ENABLE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a90719bdbb788f84ebfa8b23119ffdf51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70e6cb7cee254152e3cdee191178d07c" id="r_a70e6cb7cee254152e3cdee191178d07c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a70e6cb7cee254152e3cdee191178d07c">I2C_IC_ENABLE_ENABLE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a70e6cb7cee254152e3cdee191178d07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d3ebba1fcb2b6e42b75c82e6565d7af" id="r_a8d3ebba1fcb2b6e42b75c82e6565d7af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8d3ebba1fcb2b6e42b75c82e6565d7af">I2C_IC_ENABLE_ENABLE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8d3ebba1fcb2b6e42b75c82e6565d7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a3262ccceb295a2146052c362bc20f9" id="r_a6a3262ccceb295a2146052c362bc20f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6a3262ccceb295a2146052c362bc20f9">I2C_IC_ENABLE_ENABLE_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6a3262ccceb295a2146052c362bc20f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a486316b574a04117683d6e6e13e27b1c" id="r_a486316b574a04117683d6e6e13e27b1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a486316b574a04117683d6e6e13e27b1c">I2C_IC_ENABLE_ENABLE_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a486316b574a04117683d6e6e13e27b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa08a2bfa60e3a9892de2f4425f2e0d25" id="r_aa08a2bfa60e3a9892de2f4425f2e0d25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa08a2bfa60e3a9892de2f4425f2e0d25">I2C_IC_ENABLE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000006c)</td></tr>
<tr class="separator:aa08a2bfa60e3a9892de2f4425f2e0d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61f1ebe126d6aa9bcf8c8ccee8363cf" id="r_aa61f1ebe126d6aa9bcf8c8ccee8363cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa61f1ebe126d6aa9bcf8c8ccee8363cf">I2C_IC_ENABLE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aa61f1ebe126d6aa9bcf8c8ccee8363cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfb77f14fca5f8f1177d54009fda69f6" id="r_abfb77f14fca5f8f1177d54009fda69f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abfb77f14fca5f8f1177d54009fda69f6">I2C_IC_ENABLE_STATUS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000007)</td></tr>
<tr class="separator:abfb77f14fca5f8f1177d54009fda69f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb60c49e5ea72aaf32f3be1bc63b2bd8" id="r_acb60c49e5ea72aaf32f3be1bc63b2bd8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acb60c49e5ea72aaf32f3be1bc63b2bd8">I2C_IC_ENABLE_STATUS_IC_EN_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:acb60c49e5ea72aaf32f3be1bc63b2bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade157bc118d06c8c230eba95c1187452" id="r_ade157bc118d06c8c230eba95c1187452"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ade157bc118d06c8c230eba95c1187452">I2C_IC_ENABLE_STATUS_IC_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ade157bc118d06c8c230eba95c1187452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a3885b25fe28ff5c2c7c7a0d47eab29" id="r_a8a3885b25fe28ff5c2c7c7a0d47eab29"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8a3885b25fe28ff5c2c7c7a0d47eab29">I2C_IC_ENABLE_STATUS_IC_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8a3885b25fe28ff5c2c7c7a0d47eab29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5146f83208418e702ccc17c9030519ec" id="r_a5146f83208418e702ccc17c9030519ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5146f83208418e702ccc17c9030519ec">I2C_IC_ENABLE_STATUS_IC_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5146f83208418e702ccc17c9030519ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addf03f95572f7670fb068c9f6bec06e6" id="r_addf03f95572f7670fb068c9f6bec06e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#addf03f95572f7670fb068c9f6bec06e6">I2C_IC_ENABLE_STATUS_IC_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:addf03f95572f7670fb068c9f6bec06e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d1f698d340c48525c9de98777f116a5" id="r_a0d1f698d340c48525c9de98777f116a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0d1f698d340c48525c9de98777f116a5">I2C_IC_ENABLE_STATUS_IC_EN_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0d1f698d340c48525c9de98777f116a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d3da244b8524691805add14872ad35" id="r_a63d3da244b8524691805add14872ad35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a63d3da244b8524691805add14872ad35">I2C_IC_ENABLE_STATUS_IC_EN_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a63d3da244b8524691805add14872ad35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a790ba2a13140d2bfe218c07e77a7d21c" id="r_a790ba2a13140d2bfe218c07e77a7d21c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a790ba2a13140d2bfe218c07e77a7d21c">I2C_IC_ENABLE_STATUS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000009c)</td></tr>
<tr class="separator:a790ba2a13140d2bfe218c07e77a7d21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a794f15ce3718aa5bd13e395bd261c21f" id="r_a794f15ce3718aa5bd13e395bd261c21f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a794f15ce3718aa5bd13e395bd261c21f">I2C_IC_ENABLE_STATUS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a794f15ce3718aa5bd13e395bd261c21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a8c90c4b76b53a937baa978f9af6b44" id="r_a0a8c90c4b76b53a937baa978f9af6b44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0a8c90c4b76b53a937baa978f9af6b44">I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a0a8c90c4b76b53a937baa978f9af6b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae933634b3ab2bd7d5d8039d52125dac3" id="r_ae933634b3ab2bd7d5d8039d52125dac3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae933634b3ab2bd7d5d8039d52125dac3">I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ae933634b3ab2bd7d5d8039d52125dac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf03d3b7f1f067e44382fb3b8c5cd26" id="r_aebf03d3b7f1f067e44382fb3b8c5cd26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aebf03d3b7f1f067e44382fb3b8c5cd26">I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aebf03d3b7f1f067e44382fb3b8c5cd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae69d30be3be13902c1d1411561308aa5" id="r_ae69d30be3be13902c1d1411561308aa5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae69d30be3be13902c1d1411561308aa5">I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ae69d30be3be13902c1d1411561308aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1e9548092272928c72eff031b4c06f" id="r_a0b1e9548092272928c72eff031b4c06f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0b1e9548092272928c72eff031b4c06f">I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0b1e9548092272928c72eff031b4c06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6444f0d3e872375035897c7a2718c9f" id="r_aa6444f0d3e872375035897c7a2718c9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa6444f0d3e872375035897c7a2718c9f">I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa6444f0d3e872375035897c7a2718c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26d6d5fe464b6179fbbc43c15507e75e" id="r_a26d6d5fe464b6179fbbc43c15507e75e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a26d6d5fe464b6179fbbc43c15507e75e">I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a26d6d5fe464b6179fbbc43c15507e75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c0d845dd59bcb039344d5510da3dc98" id="r_a8c0d845dd59bcb039344d5510da3dc98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8c0d845dd59bcb039344d5510da3dc98">I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8c0d845dd59bcb039344d5510da3dc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7de2e09f6bd90c398a6005b9c79c1155" id="r_a7de2e09f6bd90c398a6005b9c79c1155"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7de2e09f6bd90c398a6005b9c79c1155">I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a7de2e09f6bd90c398a6005b9c79c1155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbace0bc454dc38a23f56e9780fc86e4" id="r_acbace0bc454dc38a23f56e9780fc86e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acbace0bc454dc38a23f56e9780fc86e4">I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:acbace0bc454dc38a23f56e9780fc86e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a990143fb47f7da2170925355eb22c75e" id="r_a990143fb47f7da2170925355eb22c75e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a990143fb47f7da2170925355eb22c75e">I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a990143fb47f7da2170925355eb22c75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2a54ba802d41691ed15acd39e2d948a" id="r_ad2a54ba802d41691ed15acd39e2d948a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad2a54ba802d41691ed15acd39e2d948a">I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad2a54ba802d41691ed15acd39e2d948a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a59c3617aa7b769fb978c345f103d98" id="r_a5a59c3617aa7b769fb978c345f103d98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5a59c3617aa7b769fb978c345f103d98">I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5a59c3617aa7b769fb978c345f103d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86cfcbb5fa9166b93ddace6c935ee2f9" id="r_a86cfcbb5fa9166b93ddace6c935ee2f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a86cfcbb5fa9166b93ddace6c935ee2f9">I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a86cfcbb5fa9166b93ddace6c935ee2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a009a2afb7d4883681dd0588b88586f3c" id="r_a009a2afb7d4883681dd0588b88586f3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a009a2afb7d4883681dd0588b88586f3c">I2C_IC_ENABLE_TX_CMD_BLOCK_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a009a2afb7d4883681dd0588b88586f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f67924ed8bfdcbd3f4ba0d99c2f3306" id="r_a9f67924ed8bfdcbd3f4ba0d99c2f3306"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9f67924ed8bfdcbd3f4ba0d99c2f3306">I2C_IC_ENABLE_TX_CMD_BLOCK_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a9f67924ed8bfdcbd3f4ba0d99c2f3306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e70cd32f1f043c4e6aa6fdea2dc1a66" id="r_a7e70cd32f1f043c4e6aa6fdea2dc1a66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7e70cd32f1f043c4e6aa6fdea2dc1a66">I2C_IC_ENABLE_TX_CMD_BLOCK_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a7e70cd32f1f043c4e6aa6fdea2dc1a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3270aa9f2153b4ce895bf6fdeeac49b4" id="r_a3270aa9f2153b4ce895bf6fdeeac49b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3270aa9f2153b4ce895bf6fdeeac49b4">I2C_IC_ENABLE_TX_CMD_BLOCK_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a3270aa9f2153b4ce895bf6fdeeac49b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d1a217dd5aeef7958ee82b7f634c3d0" id="r_a5d1a217dd5aeef7958ee82b7f634c3d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5d1a217dd5aeef7958ee82b7f634c3d0">I2C_IC_ENABLE_TX_CMD_BLOCK_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5d1a217dd5aeef7958ee82b7f634c3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ccce15c10353311e0cc3dd0d77c8ce" id="r_a97ccce15c10353311e0cc3dd0d77c8ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a97ccce15c10353311e0cc3dd0d77c8ce">I2C_IC_ENABLE_TX_CMD_BLOCK_VALUE_BLOCKED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a97ccce15c10353311e0cc3dd0d77c8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0348ae0d68c10ffd42796fbf14ccdf17" id="r_a0348ae0d68c10ffd42796fbf14ccdf17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0348ae0d68c10ffd42796fbf14ccdf17">I2C_IC_ENABLE_TX_CMD_BLOCK_VALUE_NOT_BLOCKED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0348ae0d68c10ffd42796fbf14ccdf17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdddb434026516986d6b79135f2a1f1a" id="r_afdddb434026516986d6b79135f2a1f1a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#afdddb434026516986d6b79135f2a1f1a">I2C_IC_FS_SCL_HCNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:afdddb434026516986d6b79135f2a1f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0937f7ffea73a469bb1359f28ff9386a" id="r_a0937f7ffea73a469bb1359f28ff9386a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0937f7ffea73a469bb1359f28ff9386a">I2C_IC_FS_SCL_HCNT_IC_FS_SCL_HCNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0937f7ffea73a469bb1359f28ff9386a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d9ceaf79298eda5b5d621f2bdee3cbe" id="r_a1d9ceaf79298eda5b5d621f2bdee3cbe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1d9ceaf79298eda5b5d621f2bdee3cbe">I2C_IC_FS_SCL_HCNT_IC_FS_SCL_HCNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a1d9ceaf79298eda5b5d621f2bdee3cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ba62f2460480cc8f2fc72c706ba625a" id="r_a5ba62f2460480cc8f2fc72c706ba625a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5ba62f2460480cc8f2fc72c706ba625a">I2C_IC_FS_SCL_HCNT_IC_FS_SCL_HCNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5ba62f2460480cc8f2fc72c706ba625a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a898e665c0b9c2a9b3c56c52535462a" id="r_a1a898e665c0b9c2a9b3c56c52535462a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1a898e665c0b9c2a9b3c56c52535462a">I2C_IC_FS_SCL_HCNT_IC_FS_SCL_HCNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a1a898e665c0b9c2a9b3c56c52535462a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355d999697f06aa37fcaa71b84afe9e1" id="r_a355d999697f06aa37fcaa71b84afe9e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a355d999697f06aa37fcaa71b84afe9e1">I2C_IC_FS_SCL_HCNT_IC_FS_SCL_HCNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0006)</td></tr>
<tr class="separator:a355d999697f06aa37fcaa71b84afe9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1588e5a41b8bd5d1bd775d4fddde4573" id="r_a1588e5a41b8bd5d1bd775d4fddde4573"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1588e5a41b8bd5d1bd775d4fddde4573">I2C_IC_FS_SCL_HCNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001c)</td></tr>
<tr class="separator:a1588e5a41b8bd5d1bd775d4fddde4573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab942a22795371da9e813351c4378afe2" id="r_ab942a22795371da9e813351c4378afe2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab942a22795371da9e813351c4378afe2">I2C_IC_FS_SCL_HCNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000006)</td></tr>
<tr class="separator:ab942a22795371da9e813351c4378afe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93d7d30caecad5a25d0a77f88ddb96cc" id="r_a93d7d30caecad5a25d0a77f88ddb96cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a93d7d30caecad5a25d0a77f88ddb96cc">I2C_IC_FS_SCL_LCNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a93d7d30caecad5a25d0a77f88ddb96cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd4a19f9776a5b7b77dc9924846869c" id="r_a1bd4a19f9776a5b7b77dc9924846869c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1bd4a19f9776a5b7b77dc9924846869c">I2C_IC_FS_SCL_LCNT_IC_FS_SCL_LCNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1bd4a19f9776a5b7b77dc9924846869c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cb667486c48d1381ee64be7264f6178" id="r_a2cb667486c48d1381ee64be7264f6178"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2cb667486c48d1381ee64be7264f6178">I2C_IC_FS_SCL_LCNT_IC_FS_SCL_LCNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a2cb667486c48d1381ee64be7264f6178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa9482df961980229a4b9b75881a70e1" id="r_afa9482df961980229a4b9b75881a70e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#afa9482df961980229a4b9b75881a70e1">I2C_IC_FS_SCL_LCNT_IC_FS_SCL_LCNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:afa9482df961980229a4b9b75881a70e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b4d954d8175cb052a855da4bfce6003" id="r_a3b4d954d8175cb052a855da4bfce6003"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3b4d954d8175cb052a855da4bfce6003">I2C_IC_FS_SCL_LCNT_IC_FS_SCL_LCNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a3b4d954d8175cb052a855da4bfce6003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17febda7f91a1c0192928a47718e1fbe" id="r_a17febda7f91a1c0192928a47718e1fbe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a17febda7f91a1c0192928a47718e1fbe">I2C_IC_FS_SCL_LCNT_IC_FS_SCL_LCNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000d)</td></tr>
<tr class="separator:a17febda7f91a1c0192928a47718e1fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad0b7604f5880ec9a85dc31597ded45" id="r_a8ad0b7604f5880ec9a85dc31597ded45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8ad0b7604f5880ec9a85dc31597ded45">I2C_IC_FS_SCL_LCNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a8ad0b7604f5880ec9a85dc31597ded45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e48cf3116f990cc6ab4b5f8b156f405" id="r_a2e48cf3116f990cc6ab4b5f8b156f405"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2e48cf3116f990cc6ab4b5f8b156f405">I2C_IC_FS_SCL_LCNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000d)</td></tr>
<tr class="separator:a2e48cf3116f990cc6ab4b5f8b156f405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03f8cc0d7e54a4223f187ffc1b6269d2" id="r_a03f8cc0d7e54a4223f187ffc1b6269d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a03f8cc0d7e54a4223f187ffc1b6269d2">I2C_IC_FS_SPKLEN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a03f8cc0d7e54a4223f187ffc1b6269d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f3007b6795b273207a3f121d58f4c1b" id="r_a8f3007b6795b273207a3f121d58f4c1b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8f3007b6795b273207a3f121d58f4c1b">I2C_IC_FS_SPKLEN_IC_FS_SPKLEN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8f3007b6795b273207a3f121d58f4c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36ab893e1d0c4174c094a298a4804625" id="r_a36ab893e1d0c4174c094a298a4804625"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a36ab893e1d0c4174c094a298a4804625">I2C_IC_FS_SPKLEN_IC_FS_SPKLEN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a36ab893e1d0c4174c094a298a4804625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a540ecbcf74d44bb3466d5cc8c5d1e23e" id="r_a540ecbcf74d44bb3466d5cc8c5d1e23e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a540ecbcf74d44bb3466d5cc8c5d1e23e">I2C_IC_FS_SPKLEN_IC_FS_SPKLEN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a540ecbcf74d44bb3466d5cc8c5d1e23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf0e555a27cb47627352fd707b41809" id="r_aadf0e555a27cb47627352fd707b41809"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aadf0e555a27cb47627352fd707b41809">I2C_IC_FS_SPKLEN_IC_FS_SPKLEN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aadf0e555a27cb47627352fd707b41809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8cd439a8f43c537497276e20990f988" id="r_ac8cd439a8f43c537497276e20990f988"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac8cd439a8f43c537497276e20990f988">I2C_IC_FS_SPKLEN_IC_FS_SPKLEN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x07)</td></tr>
<tr class="separator:ac8cd439a8f43c537497276e20990f988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4242fbe684e4350d7996b1b5e9e79f57" id="r_a4242fbe684e4350d7996b1b5e9e79f57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4242fbe684e4350d7996b1b5e9e79f57">I2C_IC_FS_SPKLEN_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a0)</td></tr>
<tr class="separator:a4242fbe684e4350d7996b1b5e9e79f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b4de63d531ebfe6821b4c0473f7feff" id="r_a5b4de63d531ebfe6821b4c0473f7feff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5b4de63d531ebfe6821b4c0473f7feff">I2C_IC_FS_SPKLEN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000007)</td></tr>
<tr class="separator:a5b4de63d531ebfe6821b4c0473f7feff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa600a8f2f7612647f7482e7d6ef1c0dc" id="r_aa600a8f2f7612647f7482e7d6ef1c0dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa600a8f2f7612647f7482e7d6ef1c0dc">I2C_IC_INTR_MASK_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001fff)</td></tr>
<tr class="separator:aa600a8f2f7612647f7482e7d6ef1c0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b9edaedb57019f53afb42cdec34af4f" id="r_a4b9edaedb57019f53afb42cdec34af4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4b9edaedb57019f53afb42cdec34af4f">I2C_IC_INTR_MASK_M_ACTIVITY_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4b9edaedb57019f53afb42cdec34af4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fde707063c95d04bba4ecb93d190b7b" id="r_a2fde707063c95d04bba4ecb93d190b7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2fde707063c95d04bba4ecb93d190b7b">I2C_IC_INTR_MASK_M_ACTIVITY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a2fde707063c95d04bba4ecb93d190b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e7c074393d4c060dcfa545d400ee93" id="r_aa3e7c074393d4c060dcfa545d400ee93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa3e7c074393d4c060dcfa545d400ee93">I2C_IC_INTR_MASK_M_ACTIVITY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aa3e7c074393d4c060dcfa545d400ee93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fd8e93e67a133974437e787e5f6cfcd" id="r_a5fd8e93e67a133974437e787e5f6cfcd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5fd8e93e67a133974437e787e5f6cfcd">I2C_IC_INTR_MASK_M_ACTIVITY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a5fd8e93e67a133974437e787e5f6cfcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a122b47d33bdecde9a93728335e08391a" id="r_a122b47d33bdecde9a93728335e08391a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a122b47d33bdecde9a93728335e08391a">I2C_IC_INTR_MASK_M_ACTIVITY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a122b47d33bdecde9a93728335e08391a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab24a6574b8a1355b1347ba147efbcdb8" id="r_ab24a6574b8a1355b1347ba147efbcdb8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab24a6574b8a1355b1347ba147efbcdb8">I2C_IC_INTR_MASK_M_ACTIVITY_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab24a6574b8a1355b1347ba147efbcdb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67cec9db08bc3654627088cfdf7b0755" id="r_a67cec9db08bc3654627088cfdf7b0755"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a67cec9db08bc3654627088cfdf7b0755">I2C_IC_INTR_MASK_M_ACTIVITY_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a67cec9db08bc3654627088cfdf7b0755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad11da9c69a58b0a75cbf17209862d095" id="r_ad11da9c69a58b0a75cbf17209862d095"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad11da9c69a58b0a75cbf17209862d095">I2C_IC_INTR_MASK_M_GEN_CALL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad11da9c69a58b0a75cbf17209862d095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfe1a71403b84e845a5e62198b840d35" id="r_acfe1a71403b84e845a5e62198b840d35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acfe1a71403b84e845a5e62198b840d35">I2C_IC_INTR_MASK_M_GEN_CALL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:acfe1a71403b84e845a5e62198b840d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5524894ac0b2ceccaa4be25a4302507b" id="r_a5524894ac0b2ceccaa4be25a4302507b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5524894ac0b2ceccaa4be25a4302507b">I2C_IC_INTR_MASK_M_GEN_CALL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a5524894ac0b2ceccaa4be25a4302507b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f694dca9d53c81dab13790218d40abc" id="r_a1f694dca9d53c81dab13790218d40abc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1f694dca9d53c81dab13790218d40abc">I2C_IC_INTR_MASK_M_GEN_CALL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a1f694dca9d53c81dab13790218d40abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec7f25dd39723173d755d1acee8ea49" id="r_a0ec7f25dd39723173d755d1acee8ea49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0ec7f25dd39723173d755d1acee8ea49">I2C_IC_INTR_MASK_M_GEN_CALL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a0ec7f25dd39723173d755d1acee8ea49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a0c6016c3c26ec8592a064de1a0b28f" id="r_a7a0c6016c3c26ec8592a064de1a0b28f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7a0c6016c3c26ec8592a064de1a0b28f">I2C_IC_INTR_MASK_M_GEN_CALL_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7a0c6016c3c26ec8592a064de1a0b28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87065e87306f7612047b023671c70588" id="r_a87065e87306f7612047b023671c70588"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a87065e87306f7612047b023671c70588">I2C_IC_INTR_MASK_M_GEN_CALL_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a87065e87306f7612047b023671c70588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6199e820466d924b041e1329d3eb5023" id="r_a6199e820466d924b041e1329d3eb5023"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6199e820466d924b041e1329d3eb5023">I2C_IC_INTR_MASK_M_RD_REQ_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6199e820466d924b041e1329d3eb5023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60f5cff5f30b3cc196ee977cba9f9caf" id="r_a60f5cff5f30b3cc196ee977cba9f9caf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a60f5cff5f30b3cc196ee977cba9f9caf">I2C_IC_INTR_MASK_M_RD_REQ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a60f5cff5f30b3cc196ee977cba9f9caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072f61190ccd14a78b562247aaf922aa" id="r_a072f61190ccd14a78b562247aaf922aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a072f61190ccd14a78b562247aaf922aa">I2C_IC_INTR_MASK_M_RD_REQ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a072f61190ccd14a78b562247aaf922aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a838ce6771bf186b140f7266ec0b67814" id="r_a838ce6771bf186b140f7266ec0b67814"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a838ce6771bf186b140f7266ec0b67814">I2C_IC_INTR_MASK_M_RD_REQ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a838ce6771bf186b140f7266ec0b67814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a522d87f3a76bad839863149938fed" id="r_a54a522d87f3a76bad839863149938fed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a54a522d87f3a76bad839863149938fed">I2C_IC_INTR_MASK_M_RD_REQ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a54a522d87f3a76bad839863149938fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dadd4fd8f4b176b9d8687b1748bcfce" id="r_a5dadd4fd8f4b176b9d8687b1748bcfce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5dadd4fd8f4b176b9d8687b1748bcfce">I2C_IC_INTR_MASK_M_RD_REQ_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5dadd4fd8f4b176b9d8687b1748bcfce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03acb933d221f42e8c3f3e2409969ee6" id="r_a03acb933d221f42e8c3f3e2409969ee6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a03acb933d221f42e8c3f3e2409969ee6">I2C_IC_INTR_MASK_M_RD_REQ_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a03acb933d221f42e8c3f3e2409969ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c07a15777cf625d02cebb4d9e26d65f" id="r_a0c07a15777cf625d02cebb4d9e26d65f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0c07a15777cf625d02cebb4d9e26d65f">I2C_IC_INTR_MASK_M_RESTART_DET_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0c07a15777cf625d02cebb4d9e26d65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab126005b07ea9b68389cd2412a36043a" id="r_ab126005b07ea9b68389cd2412a36043a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab126005b07ea9b68389cd2412a36043a">I2C_IC_INTR_MASK_M_RESTART_DET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:ab126005b07ea9b68389cd2412a36043a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fbb9b7b154cbe7ac5a85cc9ac2d22bd" id="r_a5fbb9b7b154cbe7ac5a85cc9ac2d22bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5fbb9b7b154cbe7ac5a85cc9ac2d22bd">I2C_IC_INTR_MASK_M_RESTART_DET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a5fbb9b7b154cbe7ac5a85cc9ac2d22bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbdc6ccd8cb6ac5745cdcda6444189cc" id="r_abbdc6ccd8cb6ac5745cdcda6444189cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abbdc6ccd8cb6ac5745cdcda6444189cc">I2C_IC_INTR_MASK_M_RESTART_DET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:abbdc6ccd8cb6ac5745cdcda6444189cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f19637f31fe4fafe58038f51466ff6a" id="r_a9f19637f31fe4fafe58038f51466ff6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9f19637f31fe4fafe58038f51466ff6a">I2C_IC_INTR_MASK_M_RESTART_DET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9f19637f31fe4fafe58038f51466ff6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7660a33f8d18cdb8b8be7a3ca53a034" id="r_ac7660a33f8d18cdb8b8be7a3ca53a034"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac7660a33f8d18cdb8b8be7a3ca53a034">I2C_IC_INTR_MASK_M_RESTART_DET_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ac7660a33f8d18cdb8b8be7a3ca53a034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8616df544fbeb5e986fcecb9e84770c9" id="r_a8616df544fbeb5e986fcecb9e84770c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8616df544fbeb5e986fcecb9e84770c9">I2C_IC_INTR_MASK_M_RESTART_DET_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8616df544fbeb5e986fcecb9e84770c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3322823032bc4044f735a9877be81a7" id="r_ad3322823032bc4044f735a9877be81a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad3322823032bc4044f735a9877be81a7">I2C_IC_INTR_MASK_M_RX_DONE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad3322823032bc4044f735a9877be81a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a849303d1c67d7034a98bd2bd811ba" id="r_a87a849303d1c67d7034a98bd2bd811ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a87a849303d1c67d7034a98bd2bd811ba">I2C_IC_INTR_MASK_M_RX_DONE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a87a849303d1c67d7034a98bd2bd811ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dbe4f1c9fd7b2b9caeaead5bf5a973d" id="r_a6dbe4f1c9fd7b2b9caeaead5bf5a973d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6dbe4f1c9fd7b2b9caeaead5bf5a973d">I2C_IC_INTR_MASK_M_RX_DONE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a6dbe4f1c9fd7b2b9caeaead5bf5a973d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed1c2194b07512d5a286ccf5b2d6ec1c" id="r_aed1c2194b07512d5a286ccf5b2d6ec1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aed1c2194b07512d5a286ccf5b2d6ec1c">I2C_IC_INTR_MASK_M_RX_DONE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aed1c2194b07512d5a286ccf5b2d6ec1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac71c976f1a6b7775827cd0aac9ff295e" id="r_ac71c976f1a6b7775827cd0aac9ff295e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac71c976f1a6b7775827cd0aac9ff295e">I2C_IC_INTR_MASK_M_RX_DONE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ac71c976f1a6b7775827cd0aac9ff295e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39ef48b2a6439ad36bd04425c86680b8" id="r_a39ef48b2a6439ad36bd04425c86680b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a39ef48b2a6439ad36bd04425c86680b8">I2C_IC_INTR_MASK_M_RX_DONE_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a39ef48b2a6439ad36bd04425c86680b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a602071677d7b55c9f25e41dab2d1c863" id="r_a602071677d7b55c9f25e41dab2d1c863"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a602071677d7b55c9f25e41dab2d1c863">I2C_IC_INTR_MASK_M_RX_DONE_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a602071677d7b55c9f25e41dab2d1c863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf7f3ab28789236446f9873d28ae8054" id="r_abf7f3ab28789236446f9873d28ae8054"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abf7f3ab28789236446f9873d28ae8054">I2C_IC_INTR_MASK_M_RX_FULL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abf7f3ab28789236446f9873d28ae8054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f5eebd4b0dc0b0a0be3200b566223fb" id="r_a0f5eebd4b0dc0b0a0be3200b566223fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0f5eebd4b0dc0b0a0be3200b566223fb">I2C_IC_INTR_MASK_M_RX_FULL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a0f5eebd4b0dc0b0a0be3200b566223fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd291dfb7cdeb519ddc133f548f9967" id="r_a5bd291dfb7cdeb519ddc133f548f9967"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5bd291dfb7cdeb519ddc133f548f9967">I2C_IC_INTR_MASK_M_RX_FULL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a5bd291dfb7cdeb519ddc133f548f9967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383e26253282b601e298cd235a8c8801" id="r_a383e26253282b601e298cd235a8c8801"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a383e26253282b601e298cd235a8c8801">I2C_IC_INTR_MASK_M_RX_FULL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a383e26253282b601e298cd235a8c8801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d4a61fe1253f7656019414dbce1b5c" id="r_ad9d4a61fe1253f7656019414dbce1b5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad9d4a61fe1253f7656019414dbce1b5c">I2C_IC_INTR_MASK_M_RX_FULL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad9d4a61fe1253f7656019414dbce1b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b737a45ce7041ce27eb0af65cd8e325" id="r_a5b737a45ce7041ce27eb0af65cd8e325"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5b737a45ce7041ce27eb0af65cd8e325">I2C_IC_INTR_MASK_M_RX_FULL_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5b737a45ce7041ce27eb0af65cd8e325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b6b15c8b80351ab374a854af1f8a20b" id="r_a8b6b15c8b80351ab374a854af1f8a20b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8b6b15c8b80351ab374a854af1f8a20b">I2C_IC_INTR_MASK_M_RX_FULL_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8b6b15c8b80351ab374a854af1f8a20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ecb86caef00b1160e23eb3aae08e60" id="r_a01ecb86caef00b1160e23eb3aae08e60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a01ecb86caef00b1160e23eb3aae08e60">I2C_IC_INTR_MASK_M_RX_OVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a01ecb86caef00b1160e23eb3aae08e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3b034be3e16451d47f444a62bcb5bcd" id="r_ac3b034be3e16451d47f444a62bcb5bcd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac3b034be3e16451d47f444a62bcb5bcd">I2C_IC_INTR_MASK_M_RX_OVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ac3b034be3e16451d47f444a62bcb5bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0445b1c753f246314be356cf8dabdc" id="r_a9d0445b1c753f246314be356cf8dabdc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9d0445b1c753f246314be356cf8dabdc">I2C_IC_INTR_MASK_M_RX_OVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a9d0445b1c753f246314be356cf8dabdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0585ea71abcc857ef1f63e7a6ca0a6" id="r_afd0585ea71abcc857ef1f63e7a6ca0a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#afd0585ea71abcc857ef1f63e7a6ca0a6">I2C_IC_INTR_MASK_M_RX_OVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:afd0585ea71abcc857ef1f63e7a6ca0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d710004f04075d45ce572f243614d3" id="r_a04d710004f04075d45ce572f243614d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a04d710004f04075d45ce572f243614d3">I2C_IC_INTR_MASK_M_RX_OVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a04d710004f04075d45ce572f243614d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98ceb7f6178b33b4d47036a34438c999" id="r_a98ceb7f6178b33b4d47036a34438c999"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a98ceb7f6178b33b4d47036a34438c999">I2C_IC_INTR_MASK_M_RX_OVER_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a98ceb7f6178b33b4d47036a34438c999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09169ed44fd5839356adf809fbaa9c52" id="r_a09169ed44fd5839356adf809fbaa9c52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a09169ed44fd5839356adf809fbaa9c52">I2C_IC_INTR_MASK_M_RX_OVER_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a09169ed44fd5839356adf809fbaa9c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8876395e570296a6f8173f39b52d019" id="r_ab8876395e570296a6f8173f39b52d019"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab8876395e570296a6f8173f39b52d019">I2C_IC_INTR_MASK_M_RX_UNDER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab8876395e570296a6f8173f39b52d019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7645c8406802d9dd1437918c26273a55" id="r_a7645c8406802d9dd1437918c26273a55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7645c8406802d9dd1437918c26273a55">I2C_IC_INTR_MASK_M_RX_UNDER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a7645c8406802d9dd1437918c26273a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acebf35ad7dd3615ef8e7b68bd060d6e2" id="r_acebf35ad7dd3615ef8e7b68bd060d6e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acebf35ad7dd3615ef8e7b68bd060d6e2">I2C_IC_INTR_MASK_M_RX_UNDER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acebf35ad7dd3615ef8e7b68bd060d6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff7e83bce7df0eed2d4569aface8d0f" id="r_a9ff7e83bce7df0eed2d4569aface8d0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9ff7e83bce7df0eed2d4569aface8d0f">I2C_IC_INTR_MASK_M_RX_UNDER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9ff7e83bce7df0eed2d4569aface8d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e77aa3cf06d27d9529cb9e953ccbf4" id="r_a27e77aa3cf06d27d9529cb9e953ccbf4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a27e77aa3cf06d27d9529cb9e953ccbf4">I2C_IC_INTR_MASK_M_RX_UNDER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a27e77aa3cf06d27d9529cb9e953ccbf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab139850e670e3718b765048e9147e194" id="r_ab139850e670e3718b765048e9147e194"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab139850e670e3718b765048e9147e194">I2C_IC_INTR_MASK_M_RX_UNDER_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab139850e670e3718b765048e9147e194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a579849671becb923415674aa6902367c" id="r_a579849671becb923415674aa6902367c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a579849671becb923415674aa6902367c">I2C_IC_INTR_MASK_M_RX_UNDER_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a579849671becb923415674aa6902367c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a907abcf146030385721069c629a7e8cd" id="r_a907abcf146030385721069c629a7e8cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a907abcf146030385721069c629a7e8cd">I2C_IC_INTR_MASK_M_START_DET_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a907abcf146030385721069c629a7e8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c3875369e76ab86164bf09e74012ad" id="r_af8c3875369e76ab86164bf09e74012ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af8c3875369e76ab86164bf09e74012ad">I2C_IC_INTR_MASK_M_START_DET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:af8c3875369e76ab86164bf09e74012ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29f3a4ce52c6ee769cd770ba8c97bcd9" id="r_a29f3a4ce52c6ee769cd770ba8c97bcd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a29f3a4ce52c6ee769cd770ba8c97bcd9">I2C_IC_INTR_MASK_M_START_DET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a29f3a4ce52c6ee769cd770ba8c97bcd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521673d8615f5f485f17ac4919690aac" id="r_a521673d8615f5f485f17ac4919690aac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a521673d8615f5f485f17ac4919690aac">I2C_IC_INTR_MASK_M_START_DET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a521673d8615f5f485f17ac4919690aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6a59ef4117c0e574daaed719770eb69" id="r_ab6a59ef4117c0e574daaed719770eb69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab6a59ef4117c0e574daaed719770eb69">I2C_IC_INTR_MASK_M_START_DET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab6a59ef4117c0e574daaed719770eb69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf231189ca7379bae2598d51360c25f" id="r_a6cf231189ca7379bae2598d51360c25f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6cf231189ca7379bae2598d51360c25f">I2C_IC_INTR_MASK_M_START_DET_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a6cf231189ca7379bae2598d51360c25f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e19e22796938a7efbba304d76422e2" id="r_ad4e19e22796938a7efbba304d76422e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad4e19e22796938a7efbba304d76422e2">I2C_IC_INTR_MASK_M_START_DET_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad4e19e22796938a7efbba304d76422e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a645118b5f93faa4e1a1b20d5cea8c8a0" id="r_a645118b5f93faa4e1a1b20d5cea8c8a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a645118b5f93faa4e1a1b20d5cea8c8a0">I2C_IC_INTR_MASK_M_STOP_DET_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a645118b5f93faa4e1a1b20d5cea8c8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac32aadd093132388c99e0b08564a027e" id="r_ac32aadd093132388c99e0b08564a027e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac32aadd093132388c99e0b08564a027e">I2C_IC_INTR_MASK_M_STOP_DET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:ac32aadd093132388c99e0b08564a027e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa459c594ffef2aabe73564c5a66472f" id="r_aaa459c594ffef2aabe73564c5a66472f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aaa459c594ffef2aabe73564c5a66472f">I2C_IC_INTR_MASK_M_STOP_DET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:aaa459c594ffef2aabe73564c5a66472f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b3458ceacd62afc382be4a0ec5deb6f" id="r_a9b3458ceacd62afc382be4a0ec5deb6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9b3458ceacd62afc382be4a0ec5deb6f">I2C_IC_INTR_MASK_M_STOP_DET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a9b3458ceacd62afc382be4a0ec5deb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f5d789592c74e01385ccff3b192ad8" id="r_a66f5d789592c74e01385ccff3b192ad8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a66f5d789592c74e01385ccff3b192ad8">I2C_IC_INTR_MASK_M_STOP_DET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a66f5d789592c74e01385ccff3b192ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9416842213c350b6df1845367e2c0701" id="r_a9416842213c350b6df1845367e2c0701"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9416842213c350b6df1845367e2c0701">I2C_IC_INTR_MASK_M_STOP_DET_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9416842213c350b6df1845367e2c0701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a041e16dea0febf5926999b73ac001420" id="r_a041e16dea0febf5926999b73ac001420"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a041e16dea0febf5926999b73ac001420">I2C_IC_INTR_MASK_M_STOP_DET_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a041e16dea0febf5926999b73ac001420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a836d82b38a32001e99a943fef813f635" id="r_a836d82b38a32001e99a943fef813f635"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a836d82b38a32001e99a943fef813f635">I2C_IC_INTR_MASK_M_TX_ABRT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a836d82b38a32001e99a943fef813f635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a874bd587e25fa60792dcfb4b26012daf" id="r_a874bd587e25fa60792dcfb4b26012daf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a874bd587e25fa60792dcfb4b26012daf">I2C_IC_INTR_MASK_M_TX_ABRT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a874bd587e25fa60792dcfb4b26012daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6f09ba66e4b7f723d861d7e4a4a0dfb" id="r_ab6f09ba66e4b7f723d861d7e4a4a0dfb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab6f09ba66e4b7f723d861d7e4a4a0dfb">I2C_IC_INTR_MASK_M_TX_ABRT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab6f09ba66e4b7f723d861d7e4a4a0dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a5b07a907e46fc944aa430285b44061" id="r_a0a5b07a907e46fc944aa430285b44061"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0a5b07a907e46fc944aa430285b44061">I2C_IC_INTR_MASK_M_TX_ABRT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a0a5b07a907e46fc944aa430285b44061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75689bcff1250037fce98ddcb5d783f" id="r_ab75689bcff1250037fce98ddcb5d783f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab75689bcff1250037fce98ddcb5d783f">I2C_IC_INTR_MASK_M_TX_ABRT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab75689bcff1250037fce98ddcb5d783f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae401b91a3cf4ae4c2856a269a40a9551" id="r_ae401b91a3cf4ae4c2856a269a40a9551"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae401b91a3cf4ae4c2856a269a40a9551">I2C_IC_INTR_MASK_M_TX_ABRT_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae401b91a3cf4ae4c2856a269a40a9551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8123037751bf12aa094f48312505cc10" id="r_a8123037751bf12aa094f48312505cc10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8123037751bf12aa094f48312505cc10">I2C_IC_INTR_MASK_M_TX_ABRT_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8123037751bf12aa094f48312505cc10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c9ccaa0ffb46ae7f7627c25321cd17" id="r_a65c9ccaa0ffb46ae7f7627c25321cd17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a65c9ccaa0ffb46ae7f7627c25321cd17">I2C_IC_INTR_MASK_M_TX_EMPTY_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a65c9ccaa0ffb46ae7f7627c25321cd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa282feb6b9d4d80e886a23b151762ff6" id="r_aa282feb6b9d4d80e886a23b151762ff6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa282feb6b9d4d80e886a23b151762ff6">I2C_IC_INTR_MASK_M_TX_EMPTY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:aa282feb6b9d4d80e886a23b151762ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5394c462681050adf8ed4ff4ded52b6" id="r_af5394c462681050adf8ed4ff4ded52b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af5394c462681050adf8ed4ff4ded52b6">I2C_IC_INTR_MASK_M_TX_EMPTY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:af5394c462681050adf8ed4ff4ded52b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadbb7aa27b7d142c300737ae389e7c55" id="r_aadbb7aa27b7d142c300737ae389e7c55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aadbb7aa27b7d142c300737ae389e7c55">I2C_IC_INTR_MASK_M_TX_EMPTY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aadbb7aa27b7d142c300737ae389e7c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f2a8d4f4c3ed009b77f8474f1e1521" id="r_ad5f2a8d4f4c3ed009b77f8474f1e1521"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad5f2a8d4f4c3ed009b77f8474f1e1521">I2C_IC_INTR_MASK_M_TX_EMPTY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad5f2a8d4f4c3ed009b77f8474f1e1521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec3b2c6a8a1f53152a34743d1800987" id="r_a9ec3b2c6a8a1f53152a34743d1800987"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9ec3b2c6a8a1f53152a34743d1800987">I2C_IC_INTR_MASK_M_TX_EMPTY_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9ec3b2c6a8a1f53152a34743d1800987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c04ea16ee7ed47f5de3bd203051ba52" id="r_a8c04ea16ee7ed47f5de3bd203051ba52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8c04ea16ee7ed47f5de3bd203051ba52">I2C_IC_INTR_MASK_M_TX_EMPTY_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8c04ea16ee7ed47f5de3bd203051ba52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5d6b68ba637fe4263ff364657ca911a" id="r_ac5d6b68ba637fe4263ff364657ca911a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac5d6b68ba637fe4263ff364657ca911a">I2C_IC_INTR_MASK_M_TX_OVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac5d6b68ba637fe4263ff364657ca911a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9da98a12c758d8bafefe4a7853271709" id="r_a9da98a12c758d8bafefe4a7853271709"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9da98a12c758d8bafefe4a7853271709">I2C_IC_INTR_MASK_M_TX_OVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a9da98a12c758d8bafefe4a7853271709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4beed42e0334aa1405b4c42851e3e283" id="r_a4beed42e0334aa1405b4c42851e3e283"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4beed42e0334aa1405b4c42851e3e283">I2C_IC_INTR_MASK_M_TX_OVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a4beed42e0334aa1405b4c42851e3e283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae60215fb7505c68d1b15ad1a4fecdbd" id="r_aae60215fb7505c68d1b15ad1a4fecdbd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aae60215fb7505c68d1b15ad1a4fecdbd">I2C_IC_INTR_MASK_M_TX_OVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aae60215fb7505c68d1b15ad1a4fecdbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac343799b259f21957e5be027f34d3376" id="r_ac343799b259f21957e5be027f34d3376"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac343799b259f21957e5be027f34d3376">I2C_IC_INTR_MASK_M_TX_OVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ac343799b259f21957e5be027f34d3376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21ce625be11bfb33ef01e7d72d6927d5" id="r_a21ce625be11bfb33ef01e7d72d6927d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a21ce625be11bfb33ef01e7d72d6927d5">I2C_IC_INTR_MASK_M_TX_OVER_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a21ce625be11bfb33ef01e7d72d6927d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad62d875b230fb555b1fe1253657920df" id="r_ad62d875b230fb555b1fe1253657920df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad62d875b230fb555b1fe1253657920df">I2C_IC_INTR_MASK_M_TX_OVER_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad62d875b230fb555b1fe1253657920df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67cfe09428a42b3555ffbb58a386923b" id="r_a67cfe09428a42b3555ffbb58a386923b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a67cfe09428a42b3555ffbb58a386923b">I2C_IC_INTR_MASK_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a67cfe09428a42b3555ffbb58a386923b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58ae11293f563c8cd036edef00be0891" id="r_a58ae11293f563c8cd036edef00be0891"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a58ae11293f563c8cd036edef00be0891">I2C_IC_INTR_MASK_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000008ff)</td></tr>
<tr class="separator:a58ae11293f563c8cd036edef00be0891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d6cc76f8d35f99ae84cbf56e4409c50" id="r_a9d6cc76f8d35f99ae84cbf56e4409c50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9d6cc76f8d35f99ae84cbf56e4409c50">I2C_IC_INTR_STAT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001fff)</td></tr>
<tr class="separator:a9d6cc76f8d35f99ae84cbf56e4409c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfbdc644ced5648998f645136466e650" id="r_adfbdc644ced5648998f645136466e650"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#adfbdc644ced5648998f645136466e650">I2C_IC_INTR_STAT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002c)</td></tr>
<tr class="separator:adfbdc644ced5648998f645136466e650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e3e25cc8db8ae659131a1fef880a5d" id="r_a61e3e25cc8db8ae659131a1fef880a5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a61e3e25cc8db8ae659131a1fef880a5d">I2C_IC_INTR_STAT_R_ACTIVITY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a61e3e25cc8db8ae659131a1fef880a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf560590e76a62e162d8f9c01f0db062" id="r_abf560590e76a62e162d8f9c01f0db062"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abf560590e76a62e162d8f9c01f0db062">I2C_IC_INTR_STAT_R_ACTIVITY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:abf560590e76a62e162d8f9c01f0db062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae23143519bb7fda299ca3f901ab43a40" id="r_ae23143519bb7fda299ca3f901ab43a40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae23143519bb7fda299ca3f901ab43a40">I2C_IC_INTR_STAT_R_ACTIVITY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ae23143519bb7fda299ca3f901ab43a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afabf9ed8b1d16c8ae4f9d6df83234883" id="r_afabf9ed8b1d16c8ae4f9d6df83234883"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#afabf9ed8b1d16c8ae4f9d6df83234883">I2C_IC_INTR_STAT_R_ACTIVITY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:afabf9ed8b1d16c8ae4f9d6df83234883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac29d04d389da954ccaec7811db3f3af5" id="r_ac29d04d389da954ccaec7811db3f3af5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac29d04d389da954ccaec7811db3f3af5">I2C_IC_INTR_STAT_R_ACTIVITY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac29d04d389da954ccaec7811db3f3af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed42699c36366ee8b608c691b23b209f" id="r_aed42699c36366ee8b608c691b23b209f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aed42699c36366ee8b608c691b23b209f">I2C_IC_INTR_STAT_R_ACTIVITY_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aed42699c36366ee8b608c691b23b209f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a903a81fb0672458d4c251bd47606db3f" id="r_a903a81fb0672458d4c251bd47606db3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a903a81fb0672458d4c251bd47606db3f">I2C_IC_INTR_STAT_R_ACTIVITY_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a903a81fb0672458d4c251bd47606db3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f3e334722804ecaa133453156613b25" id="r_a6f3e334722804ecaa133453156613b25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6f3e334722804ecaa133453156613b25">I2C_IC_INTR_STAT_R_GEN_CALL_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a6f3e334722804ecaa133453156613b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad018ebfd2a7b33d306c2694256276c2b" id="r_ad018ebfd2a7b33d306c2694256276c2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad018ebfd2a7b33d306c2694256276c2b">I2C_IC_INTR_STAT_R_GEN_CALL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:ad018ebfd2a7b33d306c2694256276c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a805812723ceda96dc18825a9a09458e7" id="r_a805812723ceda96dc18825a9a09458e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a805812723ceda96dc18825a9a09458e7">I2C_IC_INTR_STAT_R_GEN_CALL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a805812723ceda96dc18825a9a09458e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f45ed63015a3df0023e308e2f4951f0" id="r_a6f45ed63015a3df0023e308e2f4951f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6f45ed63015a3df0023e308e2f4951f0">I2C_IC_INTR_STAT_R_GEN_CALL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a6f45ed63015a3df0023e308e2f4951f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac5f9fefa323ff905e6d8473b43102db" id="r_aac5f9fefa323ff905e6d8473b43102db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aac5f9fefa323ff905e6d8473b43102db">I2C_IC_INTR_STAT_R_GEN_CALL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aac5f9fefa323ff905e6d8473b43102db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e63ccf2320424cf034a616f7f185f28" id="r_a2e63ccf2320424cf034a616f7f185f28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2e63ccf2320424cf034a616f7f185f28">I2C_IC_INTR_STAT_R_GEN_CALL_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a2e63ccf2320424cf034a616f7f185f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59ed5a46e8623f0c0ac1a40d4c23815f" id="r_a59ed5a46e8623f0c0ac1a40d4c23815f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a59ed5a46e8623f0c0ac1a40d4c23815f">I2C_IC_INTR_STAT_R_GEN_CALL_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a59ed5a46e8623f0c0ac1a40d4c23815f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16a42843fc61cd18558a17eab104c8a8" id="r_a16a42843fc61cd18558a17eab104c8a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a16a42843fc61cd18558a17eab104c8a8">I2C_IC_INTR_STAT_R_RD_REQ_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a16a42843fc61cd18558a17eab104c8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32b7d07d1341255366d905e0d95a9d3a" id="r_a32b7d07d1341255366d905e0d95a9d3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a32b7d07d1341255366d905e0d95a9d3a">I2C_IC_INTR_STAT_R_RD_REQ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a32b7d07d1341255366d905e0d95a9d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9ba1fa864398a7803698b73964e4a50" id="r_ad9ba1fa864398a7803698b73964e4a50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad9ba1fa864398a7803698b73964e4a50">I2C_IC_INTR_STAT_R_RD_REQ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ad9ba1fa864398a7803698b73964e4a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e05ec189745f076921ecd7744c7c3e" id="r_a19e05ec189745f076921ecd7744c7c3e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a19e05ec189745f076921ecd7744c7c3e">I2C_IC_INTR_STAT_R_RD_REQ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a19e05ec189745f076921ecd7744c7c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc23323e8f2b6c8934608028e80d8da4" id="r_afc23323e8f2b6c8934608028e80d8da4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#afc23323e8f2b6c8934608028e80d8da4">I2C_IC_INTR_STAT_R_RD_REQ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afc23323e8f2b6c8934608028e80d8da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f8475422fb84c660935c22305dddee" id="r_ad3f8475422fb84c660935c22305dddee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad3f8475422fb84c660935c22305dddee">I2C_IC_INTR_STAT_R_RD_REQ_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad3f8475422fb84c660935c22305dddee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d156d1a4836598481e4f799e4fbc49" id="r_a80d156d1a4836598481e4f799e4fbc49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a80d156d1a4836598481e4f799e4fbc49">I2C_IC_INTR_STAT_R_RD_REQ_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a80d156d1a4836598481e4f799e4fbc49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9786f3de931b24ea32ec2e94fad8e999" id="r_a9786f3de931b24ea32ec2e94fad8e999"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9786f3de931b24ea32ec2e94fad8e999">I2C_IC_INTR_STAT_R_RESTART_DET_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a9786f3de931b24ea32ec2e94fad8e999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d4af1b7927fbcc8be940b791b57fd54" id="r_a2d4af1b7927fbcc8be940b791b57fd54"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2d4af1b7927fbcc8be940b791b57fd54">I2C_IC_INTR_STAT_R_RESTART_DET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a2d4af1b7927fbcc8be940b791b57fd54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8408ad0f397349163c6aa2f8c74ee738" id="r_a8408ad0f397349163c6aa2f8c74ee738"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8408ad0f397349163c6aa2f8c74ee738">I2C_IC_INTR_STAT_R_RESTART_DET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a8408ad0f397349163c6aa2f8c74ee738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbddb3c4cc263d8e4220f674c408d578" id="r_adbddb3c4cc263d8e4220f674c408d578"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#adbddb3c4cc263d8e4220f674c408d578">I2C_IC_INTR_STAT_R_RESTART_DET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:adbddb3c4cc263d8e4220f674c408d578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4562d695c723f82c76819edc282c6b16" id="r_a4562d695c723f82c76819edc282c6b16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4562d695c723f82c76819edc282c6b16">I2C_IC_INTR_STAT_R_RESTART_DET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4562d695c723f82c76819edc282c6b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a188d8dc722cc94fbb8fe0cd47fa4d4f9" id="r_a188d8dc722cc94fbb8fe0cd47fa4d4f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a188d8dc722cc94fbb8fe0cd47fa4d4f9">I2C_IC_INTR_STAT_R_RESTART_DET_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a188d8dc722cc94fbb8fe0cd47fa4d4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a8ae7b067539b953166fcbfb0ba0360" id="r_a4a8ae7b067539b953166fcbfb0ba0360"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4a8ae7b067539b953166fcbfb0ba0360">I2C_IC_INTR_STAT_R_RESTART_DET_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4a8ae7b067539b953166fcbfb0ba0360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25963f1d8e425417162da71022f079cb" id="r_a25963f1d8e425417162da71022f079cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a25963f1d8e425417162da71022f079cb">I2C_IC_INTR_STAT_R_RX_DONE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a25963f1d8e425417162da71022f079cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a052e947c09f4b3068d0e05475f631334" id="r_a052e947c09f4b3068d0e05475f631334"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a052e947c09f4b3068d0e05475f631334">I2C_IC_INTR_STAT_R_RX_DONE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a052e947c09f4b3068d0e05475f631334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64bde9aafbd7c2f082a52e68e0407da0" id="r_a64bde9aafbd7c2f082a52e68e0407da0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a64bde9aafbd7c2f082a52e68e0407da0">I2C_IC_INTR_STAT_R_RX_DONE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a64bde9aafbd7c2f082a52e68e0407da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01496bc2f0040152914cc6784762a010" id="r_a01496bc2f0040152914cc6784762a010"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a01496bc2f0040152914cc6784762a010">I2C_IC_INTR_STAT_R_RX_DONE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a01496bc2f0040152914cc6784762a010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c5a8765c86d250eb0ea50bab1cc416f" id="r_a4c5a8765c86d250eb0ea50bab1cc416f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4c5a8765c86d250eb0ea50bab1cc416f">I2C_IC_INTR_STAT_R_RX_DONE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4c5a8765c86d250eb0ea50bab1cc416f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58afa741eaede46da2e93c090581b4fe" id="r_a58afa741eaede46da2e93c090581b4fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a58afa741eaede46da2e93c090581b4fe">I2C_IC_INTR_STAT_R_RX_DONE_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a58afa741eaede46da2e93c090581b4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac169a23e86ee68af8364bd197cfbca28" id="r_ac169a23e86ee68af8364bd197cfbca28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac169a23e86ee68af8364bd197cfbca28">I2C_IC_INTR_STAT_R_RX_DONE_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac169a23e86ee68af8364bd197cfbca28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9f209814ef5e9bc5845cc00e2fbd6a6" id="r_ab9f209814ef5e9bc5845cc00e2fbd6a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab9f209814ef5e9bc5845cc00e2fbd6a6">I2C_IC_INTR_STAT_R_RX_FULL_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ab9f209814ef5e9bc5845cc00e2fbd6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d606b0f52ecdcc3ef475d8fcdb69d39" id="r_a9d606b0f52ecdcc3ef475d8fcdb69d39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9d606b0f52ecdcc3ef475d8fcdb69d39">I2C_IC_INTR_STAT_R_RX_FULL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a9d606b0f52ecdcc3ef475d8fcdb69d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f9c318cea1af4641a6d9aa88d09e723" id="r_a6f9c318cea1af4641a6d9aa88d09e723"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6f9c318cea1af4641a6d9aa88d09e723">I2C_IC_INTR_STAT_R_RX_FULL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a6f9c318cea1af4641a6d9aa88d09e723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0188b752d66bd50272c906e36d4f9f99" id="r_a0188b752d66bd50272c906e36d4f9f99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0188b752d66bd50272c906e36d4f9f99">I2C_IC_INTR_STAT_R_RX_FULL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a0188b752d66bd50272c906e36d4f9f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac24e100c8e7d9127d1b389cf134ccd59" id="r_ac24e100c8e7d9127d1b389cf134ccd59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac24e100c8e7d9127d1b389cf134ccd59">I2C_IC_INTR_STAT_R_RX_FULL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac24e100c8e7d9127d1b389cf134ccd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2320f848aab73c5081ab3cb43853a8d" id="r_af2320f848aab73c5081ab3cb43853a8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af2320f848aab73c5081ab3cb43853a8d">I2C_IC_INTR_STAT_R_RX_FULL_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:af2320f848aab73c5081ab3cb43853a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30ee517a537c360a34504b4039ae5c84" id="r_a30ee517a537c360a34504b4039ae5c84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a30ee517a537c360a34504b4039ae5c84">I2C_IC_INTR_STAT_R_RX_FULL_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a30ee517a537c360a34504b4039ae5c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3dbf32a57effaf04cf34cf02485486d" id="r_ad3dbf32a57effaf04cf34cf02485486d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad3dbf32a57effaf04cf34cf02485486d">I2C_IC_INTR_STAT_R_RX_OVER_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad3dbf32a57effaf04cf34cf02485486d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f7bf1f7065c198e284a979179268ab" id="r_a53f7bf1f7065c198e284a979179268ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a53f7bf1f7065c198e284a979179268ab">I2C_IC_INTR_STAT_R_RX_OVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a53f7bf1f7065c198e284a979179268ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa953e633fa0537119d2f412b62a3b254" id="r_aa953e633fa0537119d2f412b62a3b254"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa953e633fa0537119d2f412b62a3b254">I2C_IC_INTR_STAT_R_RX_OVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aa953e633fa0537119d2f412b62a3b254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af49aea8fe11e1f6852d3a5dd7bf46225" id="r_af49aea8fe11e1f6852d3a5dd7bf46225"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af49aea8fe11e1f6852d3a5dd7bf46225">I2C_IC_INTR_STAT_R_RX_OVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:af49aea8fe11e1f6852d3a5dd7bf46225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbf8da4b25564742f3b3d7d80e8f1e2e" id="r_adbf8da4b25564742f3b3d7d80e8f1e2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#adbf8da4b25564742f3b3d7d80e8f1e2e">I2C_IC_INTR_STAT_R_RX_OVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adbf8da4b25564742f3b3d7d80e8f1e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cfc23ab40043326280682c2e8e71931" id="r_a8cfc23ab40043326280682c2e8e71931"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8cfc23ab40043326280682c2e8e71931">I2C_IC_INTR_STAT_R_RX_OVER_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a8cfc23ab40043326280682c2e8e71931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75de2080e6697f41faf5a6d913419008" id="r_a75de2080e6697f41faf5a6d913419008"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a75de2080e6697f41faf5a6d913419008">I2C_IC_INTR_STAT_R_RX_OVER_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a75de2080e6697f41faf5a6d913419008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ee1088a930a10480e39aa2405f8259" id="r_ae2ee1088a930a10480e39aa2405f8259"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae2ee1088a930a10480e39aa2405f8259">I2C_IC_INTR_STAT_R_RX_UNDER_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae2ee1088a930a10480e39aa2405f8259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8c85205f6b9164502e707be45ba169" id="r_abe8c85205f6b9164502e707be45ba169"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abe8c85205f6b9164502e707be45ba169">I2C_IC_INTR_STAT_R_RX_UNDER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:abe8c85205f6b9164502e707be45ba169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6052d55b015a83c825625f28d4242aa5" id="r_a6052d55b015a83c825625f28d4242aa5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6052d55b015a83c825625f28d4242aa5">I2C_IC_INTR_STAT_R_RX_UNDER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6052d55b015a83c825625f28d4242aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd8df7b7ce58eae677fafc2ca76ff9a9" id="r_afd8df7b7ce58eae677fafc2ca76ff9a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#afd8df7b7ce58eae677fafc2ca76ff9a9">I2C_IC_INTR_STAT_R_RX_UNDER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:afd8df7b7ce58eae677fafc2ca76ff9a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a255beb4836660990c2d762391fade663" id="r_a255beb4836660990c2d762391fade663"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a255beb4836660990c2d762391fade663">I2C_IC_INTR_STAT_R_RX_UNDER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a255beb4836660990c2d762391fade663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aaf8dc09ef382998f769a2ec7dc6d5e" id="r_a9aaf8dc09ef382998f769a2ec7dc6d5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9aaf8dc09ef382998f769a2ec7dc6d5e">I2C_IC_INTR_STAT_R_RX_UNDER_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9aaf8dc09ef382998f769a2ec7dc6d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a5dabc7546d78af5631eea82a85ba44" id="r_a9a5dabc7546d78af5631eea82a85ba44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9a5dabc7546d78af5631eea82a85ba44">I2C_IC_INTR_STAT_R_RX_UNDER_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9a5dabc7546d78af5631eea82a85ba44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4277222b4714a9d1fcba5ff47f540c8" id="r_ae4277222b4714a9d1fcba5ff47f540c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae4277222b4714a9d1fcba5ff47f540c8">I2C_IC_INTR_STAT_R_START_DET_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae4277222b4714a9d1fcba5ff47f540c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5458820781d50a71ca5046f38277e79b" id="r_a5458820781d50a71ca5046f38277e79b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5458820781d50a71ca5046f38277e79b">I2C_IC_INTR_STAT_R_START_DET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a5458820781d50a71ca5046f38277e79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb2733d0d6e9f6372ad6f8833dcd8a23" id="r_adb2733d0d6e9f6372ad6f8833dcd8a23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#adb2733d0d6e9f6372ad6f8833dcd8a23">I2C_IC_INTR_STAT_R_START_DET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:adb2733d0d6e9f6372ad6f8833dcd8a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15461d7f00825b730a565c8995bfa9c6" id="r_a15461d7f00825b730a565c8995bfa9c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a15461d7f00825b730a565c8995bfa9c6">I2C_IC_INTR_STAT_R_START_DET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a15461d7f00825b730a565c8995bfa9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c58f031dd14b7d52faa221469cc64e" id="r_ab6c58f031dd14b7d52faa221469cc64e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab6c58f031dd14b7d52faa221469cc64e">I2C_IC_INTR_STAT_R_START_DET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab6c58f031dd14b7d52faa221469cc64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8be5ba2adcd2506299ff5a4b3b94af" id="r_acf8be5ba2adcd2506299ff5a4b3b94af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acf8be5ba2adcd2506299ff5a4b3b94af">I2C_IC_INTR_STAT_R_START_DET_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:acf8be5ba2adcd2506299ff5a4b3b94af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a925f1f441924990e0761d5e40f55ccc6" id="r_a925f1f441924990e0761d5e40f55ccc6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a925f1f441924990e0761d5e40f55ccc6">I2C_IC_INTR_STAT_R_START_DET_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a925f1f441924990e0761d5e40f55ccc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbd44a4d2dac5b4ffb76307305854d9d" id="r_acbd44a4d2dac5b4ffb76307305854d9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acbd44a4d2dac5b4ffb76307305854d9d">I2C_IC_INTR_STAT_R_STOP_DET_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:acbd44a4d2dac5b4ffb76307305854d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e2dc745818ce6041fac5c80eede1cfd" id="r_a8e2dc745818ce6041fac5c80eede1cfd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8e2dc745818ce6041fac5c80eede1cfd">I2C_IC_INTR_STAT_R_STOP_DET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a8e2dc745818ce6041fac5c80eede1cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb8887f0bf8dfb0980e4943dbffc8799" id="r_acb8887f0bf8dfb0980e4943dbffc8799"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acb8887f0bf8dfb0980e4943dbffc8799">I2C_IC_INTR_STAT_R_STOP_DET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:acb8887f0bf8dfb0980e4943dbffc8799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f1635afb1f3271f1d0699b0674e61b5" id="r_a7f1635afb1f3271f1d0699b0674e61b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7f1635afb1f3271f1d0699b0674e61b5">I2C_IC_INTR_STAT_R_STOP_DET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a7f1635afb1f3271f1d0699b0674e61b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56611d473393fba79c764e2599498547" id="r_a56611d473393fba79c764e2599498547"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a56611d473393fba79c764e2599498547">I2C_IC_INTR_STAT_R_STOP_DET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a56611d473393fba79c764e2599498547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a497f8ea1df48eb4c2757985e9090dc66" id="r_a497f8ea1df48eb4c2757985e9090dc66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a497f8ea1df48eb4c2757985e9090dc66">I2C_IC_INTR_STAT_R_STOP_DET_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a497f8ea1df48eb4c2757985e9090dc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a076300f5a933929387e8ed3733d116eb" id="r_a076300f5a933929387e8ed3733d116eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a076300f5a933929387e8ed3733d116eb">I2C_IC_INTR_STAT_R_STOP_DET_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a076300f5a933929387e8ed3733d116eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78f4a2e3bf2886e0e5331f82110dadd" id="r_ad78f4a2e3bf2886e0e5331f82110dadd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad78f4a2e3bf2886e0e5331f82110dadd">I2C_IC_INTR_STAT_R_TX_ABRT_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad78f4a2e3bf2886e0e5331f82110dadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe48d43a8efe1ec7b0e959693c212dd" id="r_aefe48d43a8efe1ec7b0e959693c212dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aefe48d43a8efe1ec7b0e959693c212dd">I2C_IC_INTR_STAT_R_TX_ABRT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:aefe48d43a8efe1ec7b0e959693c212dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a536f5f98c08820cd708c4fc093d03fe9" id="r_a536f5f98c08820cd708c4fc093d03fe9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a536f5f98c08820cd708c4fc093d03fe9">I2C_IC_INTR_STAT_R_TX_ABRT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a536f5f98c08820cd708c4fc093d03fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46a02afa6c435472b26744994ecfe52b" id="r_a46a02afa6c435472b26744994ecfe52b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a46a02afa6c435472b26744994ecfe52b">I2C_IC_INTR_STAT_R_TX_ABRT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a46a02afa6c435472b26744994ecfe52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ddf113d5b9bdcf0df2d28babf2a2b1" id="r_a57ddf113d5b9bdcf0df2d28babf2a2b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a57ddf113d5b9bdcf0df2d28babf2a2b1">I2C_IC_INTR_STAT_R_TX_ABRT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a57ddf113d5b9bdcf0df2d28babf2a2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5434ab5bd66446c57bf9d77eb14611e" id="r_ae5434ab5bd66446c57bf9d77eb14611e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae5434ab5bd66446c57bf9d77eb14611e">I2C_IC_INTR_STAT_R_TX_ABRT_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae5434ab5bd66446c57bf9d77eb14611e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8521a373979d5b5c59dac7e2d9f9b2d" id="r_ab8521a373979d5b5c59dac7e2d9f9b2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab8521a373979d5b5c59dac7e2d9f9b2d">I2C_IC_INTR_STAT_R_TX_ABRT_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab8521a373979d5b5c59dac7e2d9f9b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8dca5911323ab491eae8c8be802fe8" id="r_abe8dca5911323ab491eae8c8be802fe8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abe8dca5911323ab491eae8c8be802fe8">I2C_IC_INTR_STAT_R_TX_EMPTY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:abe8dca5911323ab491eae8c8be802fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55dbec6d3f0591e78e3efe31c141b3b9" id="r_a55dbec6d3f0591e78e3efe31c141b3b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a55dbec6d3f0591e78e3efe31c141b3b9">I2C_IC_INTR_STAT_R_TX_EMPTY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a55dbec6d3f0591e78e3efe31c141b3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc7a18af1bf3762b77b61ed0b43edb43" id="r_acc7a18af1bf3762b77b61ed0b43edb43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acc7a18af1bf3762b77b61ed0b43edb43">I2C_IC_INTR_STAT_R_TX_EMPTY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:acc7a18af1bf3762b77b61ed0b43edb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a935eb8cfe2fddaa6d8f4d25fc17e0d61" id="r_a935eb8cfe2fddaa6d8f4d25fc17e0d61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a935eb8cfe2fddaa6d8f4d25fc17e0d61">I2C_IC_INTR_STAT_R_TX_EMPTY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a935eb8cfe2fddaa6d8f4d25fc17e0d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31161c2d0f6046d3fb2497cc0f48ec59" id="r_a31161c2d0f6046d3fb2497cc0f48ec59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a31161c2d0f6046d3fb2497cc0f48ec59">I2C_IC_INTR_STAT_R_TX_EMPTY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a31161c2d0f6046d3fb2497cc0f48ec59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2574d22e1e7f7efe1db6962d4e38e02f" id="r_a2574d22e1e7f7efe1db6962d4e38e02f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2574d22e1e7f7efe1db6962d4e38e02f">I2C_IC_INTR_STAT_R_TX_EMPTY_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a2574d22e1e7f7efe1db6962d4e38e02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd2180ec96ed650e46e64972125c994d" id="r_afd2180ec96ed650e46e64972125c994d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#afd2180ec96ed650e46e64972125c994d">I2C_IC_INTR_STAT_R_TX_EMPTY_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afd2180ec96ed650e46e64972125c994d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a488f7755e0c9f3dd75e0644f31650266" id="r_a488f7755e0c9f3dd75e0644f31650266"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a488f7755e0c9f3dd75e0644f31650266">I2C_IC_INTR_STAT_R_TX_OVER_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a488f7755e0c9f3dd75e0644f31650266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd67304cd95d31e68e90ded8f673fd4" id="r_a0cd67304cd95d31e68e90ded8f673fd4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0cd67304cd95d31e68e90ded8f673fd4">I2C_IC_INTR_STAT_R_TX_OVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a0cd67304cd95d31e68e90ded8f673fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5653e6c7453620d5e479df3ae345222f" id="r_a5653e6c7453620d5e479df3ae345222f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5653e6c7453620d5e479df3ae345222f">I2C_IC_INTR_STAT_R_TX_OVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a5653e6c7453620d5e479df3ae345222f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50504a20fa37322d5db609ba849fd5d3" id="r_a50504a20fa37322d5db609ba849fd5d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a50504a20fa37322d5db609ba849fd5d3">I2C_IC_INTR_STAT_R_TX_OVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a50504a20fa37322d5db609ba849fd5d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab20a94ed6e24e1e842c0386ba401999f" id="r_ab20a94ed6e24e1e842c0386ba401999f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab20a94ed6e24e1e842c0386ba401999f">I2C_IC_INTR_STAT_R_TX_OVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab20a94ed6e24e1e842c0386ba401999f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aaa3e6e8ef80a4d023976df6d824377" id="r_a0aaa3e6e8ef80a4d023976df6d824377"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0aaa3e6e8ef80a4d023976df6d824377">I2C_IC_INTR_STAT_R_TX_OVER_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a0aaa3e6e8ef80a4d023976df6d824377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0eb192206166ab5dff2b8fdbf5ff8db" id="r_ac0eb192206166ab5dff2b8fdbf5ff8db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac0eb192206166ab5dff2b8fdbf5ff8db">I2C_IC_INTR_STAT_R_TX_OVER_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac0eb192206166ab5dff2b8fdbf5ff8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a424efbbd503426a0bd12e0170102390b" id="r_a424efbbd503426a0bd12e0170102390b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a424efbbd503426a0bd12e0170102390b">I2C_IC_INTR_STAT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a424efbbd503426a0bd12e0170102390b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61a86eea25c5753f5bced4bb704a8e20" id="r_a61a86eea25c5753f5bced4bb704a8e20"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a61a86eea25c5753f5bced4bb704a8e20">I2C_IC_RAW_INTR_STAT_ACTIVITY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a61a86eea25c5753f5bced4bb704a8e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00aa4b63c2c9d42c06e3a8d4d9521902" id="r_a00aa4b63c2c9d42c06e3a8d4d9521902"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a00aa4b63c2c9d42c06e3a8d4d9521902">I2C_IC_RAW_INTR_STAT_ACTIVITY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a00aa4b63c2c9d42c06e3a8d4d9521902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea17b5e592bed8a650213d1185884ddf" id="r_aea17b5e592bed8a650213d1185884ddf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aea17b5e592bed8a650213d1185884ddf">I2C_IC_RAW_INTR_STAT_ACTIVITY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aea17b5e592bed8a650213d1185884ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e09ec344dee326aad29d87e278850f" id="r_a26e09ec344dee326aad29d87e278850f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a26e09ec344dee326aad29d87e278850f">I2C_IC_RAW_INTR_STAT_ACTIVITY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a26e09ec344dee326aad29d87e278850f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1193faf9f405a539db5573411fe7e3f" id="r_aa1193faf9f405a539db5573411fe7e3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa1193faf9f405a539db5573411fe7e3f">I2C_IC_RAW_INTR_STAT_ACTIVITY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa1193faf9f405a539db5573411fe7e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46dc6ead89f9a9a4817a847c919e68f0" id="r_a46dc6ead89f9a9a4817a847c919e68f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a46dc6ead89f9a9a4817a847c919e68f0">I2C_IC_RAW_INTR_STAT_ACTIVITY_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a46dc6ead89f9a9a4817a847c919e68f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bb282c550c3c1d7a18bc9973479f683" id="r_a5bb282c550c3c1d7a18bc9973479f683"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5bb282c550c3c1d7a18bc9973479f683">I2C_IC_RAW_INTR_STAT_ACTIVITY_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5bb282c550c3c1d7a18bc9973479f683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a393953255211b58b3c7c90a301ee0942" id="r_a393953255211b58b3c7c90a301ee0942"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a393953255211b58b3c7c90a301ee0942">I2C_IC_RAW_INTR_STAT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001fff)</td></tr>
<tr class="separator:a393953255211b58b3c7c90a301ee0942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42107fae9b22b11b33664c82057b4ecd" id="r_a42107fae9b22b11b33664c82057b4ecd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a42107fae9b22b11b33664c82057b4ecd">I2C_IC_RAW_INTR_STAT_GEN_CALL_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a42107fae9b22b11b33664c82057b4ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab43bbf729806bcded27e3a0acd595971" id="r_ab43bbf729806bcded27e3a0acd595971"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab43bbf729806bcded27e3a0acd595971">I2C_IC_RAW_INTR_STAT_GEN_CALL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:ab43bbf729806bcded27e3a0acd595971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad873f4285659076e3819ea6df7d65489" id="r_ad873f4285659076e3819ea6df7d65489"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad873f4285659076e3819ea6df7d65489">I2C_IC_RAW_INTR_STAT_GEN_CALL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ad873f4285659076e3819ea6df7d65489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3df9f3de0e6fc2509851ad469fce6227" id="r_a3df9f3de0e6fc2509851ad469fce6227"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3df9f3de0e6fc2509851ad469fce6227">I2C_IC_RAW_INTR_STAT_GEN_CALL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a3df9f3de0e6fc2509851ad469fce6227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea7136d74ce56610a06f9e89e43fab03" id="r_aea7136d74ce56610a06f9e89e43fab03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aea7136d74ce56610a06f9e89e43fab03">I2C_IC_RAW_INTR_STAT_GEN_CALL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aea7136d74ce56610a06f9e89e43fab03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a118c2d82f57d92d0f9663d4690d1e004" id="r_a118c2d82f57d92d0f9663d4690d1e004"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a118c2d82f57d92d0f9663d4690d1e004">I2C_IC_RAW_INTR_STAT_GEN_CALL_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a118c2d82f57d92d0f9663d4690d1e004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaa0af32baacc1437599aec938bbe011" id="r_afaa0af32baacc1437599aec938bbe011"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#afaa0af32baacc1437599aec938bbe011">I2C_IC_RAW_INTR_STAT_GEN_CALL_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afaa0af32baacc1437599aec938bbe011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a998afc1db86f141533854ee7967f5c2b" id="r_a998afc1db86f141533854ee7967f5c2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a998afc1db86f141533854ee7967f5c2b">I2C_IC_RAW_INTR_STAT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td></tr>
<tr class="separator:a998afc1db86f141533854ee7967f5c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae47c842e6679c719750b23fe4073e3b6" id="r_ae47c842e6679c719750b23fe4073e3b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae47c842e6679c719750b23fe4073e3b6">I2C_IC_RAW_INTR_STAT_RD_REQ_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae47c842e6679c719750b23fe4073e3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea6dda8abb7c31b464c6cf380c729f74" id="r_aea6dda8abb7c31b464c6cf380c729f74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aea6dda8abb7c31b464c6cf380c729f74">I2C_IC_RAW_INTR_STAT_RD_REQ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:aea6dda8abb7c31b464c6cf380c729f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab47e74afd95d85dd9e08c2b492047bce" id="r_ab47e74afd95d85dd9e08c2b492047bce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab47e74afd95d85dd9e08c2b492047bce">I2C_IC_RAW_INTR_STAT_RD_REQ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ab47e74afd95d85dd9e08c2b492047bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be572e027a95afd70ccc7bf74c330c3" id="r_a4be572e027a95afd70ccc7bf74c330c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4be572e027a95afd70ccc7bf74c330c3">I2C_IC_RAW_INTR_STAT_RD_REQ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a4be572e027a95afd70ccc7bf74c330c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb4dc41ffe7e2e0471b272e6ae890e44" id="r_abb4dc41ffe7e2e0471b272e6ae890e44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abb4dc41ffe7e2e0471b272e6ae890e44">I2C_IC_RAW_INTR_STAT_RD_REQ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abb4dc41ffe7e2e0471b272e6ae890e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac468755b184364dcb1ba14fd4a7e0dd4" id="r_ac468755b184364dcb1ba14fd4a7e0dd4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac468755b184364dcb1ba14fd4a7e0dd4">I2C_IC_RAW_INTR_STAT_RD_REQ_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ac468755b184364dcb1ba14fd4a7e0dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73ff9b9b0121e5539d4dff6ef19e1576" id="r_a73ff9b9b0121e5539d4dff6ef19e1576"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a73ff9b9b0121e5539d4dff6ef19e1576">I2C_IC_RAW_INTR_STAT_RD_REQ_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a73ff9b9b0121e5539d4dff6ef19e1576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b26bbf94594848090eb96c43e1a4726" id="r_a3b26bbf94594848090eb96c43e1a4726"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3b26bbf94594848090eb96c43e1a4726">I2C_IC_RAW_INTR_STAT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3b26bbf94594848090eb96c43e1a4726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d34f64e533bd0d352b12aacf104798f" id="r_a5d34f64e533bd0d352b12aacf104798f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5d34f64e533bd0d352b12aacf104798f">I2C_IC_RAW_INTR_STAT_RESTART_DET_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a5d34f64e533bd0d352b12aacf104798f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3a53c3282ac0d3eaf29c8f2baa05835" id="r_aa3a53c3282ac0d3eaf29c8f2baa05835"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa3a53c3282ac0d3eaf29c8f2baa05835">I2C_IC_RAW_INTR_STAT_RESTART_DET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:aa3a53c3282ac0d3eaf29c8f2baa05835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b818ad0e7825ead82f74e5297e043d" id="r_a91b818ad0e7825ead82f74e5297e043d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a91b818ad0e7825ead82f74e5297e043d">I2C_IC_RAW_INTR_STAT_RESTART_DET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a91b818ad0e7825ead82f74e5297e043d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643bcbe0f01a9185a5c52f19b420f4b3" id="r_a643bcbe0f01a9185a5c52f19b420f4b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a643bcbe0f01a9185a5c52f19b420f4b3">I2C_IC_RAW_INTR_STAT_RESTART_DET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a643bcbe0f01a9185a5c52f19b420f4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d7eaa6438a8b73e70588266be4a955" id="r_a67d7eaa6438a8b73e70588266be4a955"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a67d7eaa6438a8b73e70588266be4a955">I2C_IC_RAW_INTR_STAT_RESTART_DET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a67d7eaa6438a8b73e70588266be4a955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0253c59faa1cab20fd2e5ce0d75a409a" id="r_a0253c59faa1cab20fd2e5ce0d75a409a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0253c59faa1cab20fd2e5ce0d75a409a">I2C_IC_RAW_INTR_STAT_RESTART_DET_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a0253c59faa1cab20fd2e5ce0d75a409a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b0ec972a61484fb5c3f299cb273ca4" id="r_a27b0ec972a61484fb5c3f299cb273ca4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a27b0ec972a61484fb5c3f299cb273ca4">I2C_IC_RAW_INTR_STAT_RESTART_DET_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a27b0ec972a61484fb5c3f299cb273ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d5933797cd881ab4a5f653c131428df" id="r_a5d5933797cd881ab4a5f653c131428df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5d5933797cd881ab4a5f653c131428df">I2C_IC_RAW_INTR_STAT_RX_DONE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a5d5933797cd881ab4a5f653c131428df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9961e4d3fb709b595817abeaff2cd5dd" id="r_a9961e4d3fb709b595817abeaff2cd5dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9961e4d3fb709b595817abeaff2cd5dd">I2C_IC_RAW_INTR_STAT_RX_DONE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a9961e4d3fb709b595817abeaff2cd5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1f2cde132e97b0618fb3095868fe33f" id="r_ab1f2cde132e97b0618fb3095868fe33f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab1f2cde132e97b0618fb3095868fe33f">I2C_IC_RAW_INTR_STAT_RX_DONE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ab1f2cde132e97b0618fb3095868fe33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a694e96f90a5eaffb32b449ae5ee0da80" id="r_a694e96f90a5eaffb32b449ae5ee0da80"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a694e96f90a5eaffb32b449ae5ee0da80">I2C_IC_RAW_INTR_STAT_RX_DONE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a694e96f90a5eaffb32b449ae5ee0da80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c1696e652ac87dc50cbb4947f63a55" id="r_aa3c1696e652ac87dc50cbb4947f63a55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa3c1696e652ac87dc50cbb4947f63a55">I2C_IC_RAW_INTR_STAT_RX_DONE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa3c1696e652ac87dc50cbb4947f63a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab153149860a0c579b8a1618c272db43b" id="r_ab153149860a0c579b8a1618c272db43b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab153149860a0c579b8a1618c272db43b">I2C_IC_RAW_INTR_STAT_RX_DONE_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab153149860a0c579b8a1618c272db43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ec3b653a81f84bc3d742127d063150f" id="r_a6ec3b653a81f84bc3d742127d063150f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6ec3b653a81f84bc3d742127d063150f">I2C_IC_RAW_INTR_STAT_RX_DONE_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6ec3b653a81f84bc3d742127d063150f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f3fa3b276a019cb8f0885ed9c0223c2" id="r_a1f3fa3b276a019cb8f0885ed9c0223c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1f3fa3b276a019cb8f0885ed9c0223c2">I2C_IC_RAW_INTR_STAT_RX_FULL_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1f3fa3b276a019cb8f0885ed9c0223c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5854e157ecd13cfe7b994d0a0fa41885" id="r_a5854e157ecd13cfe7b994d0a0fa41885"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5854e157ecd13cfe7b994d0a0fa41885">I2C_IC_RAW_INTR_STAT_RX_FULL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a5854e157ecd13cfe7b994d0a0fa41885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe76465246b3aa45ffdd53352ff1dd02" id="r_abe76465246b3aa45ffdd53352ff1dd02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abe76465246b3aa45ffdd53352ff1dd02">I2C_IC_RAW_INTR_STAT_RX_FULL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:abe76465246b3aa45ffdd53352ff1dd02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a395b1641565748a9e71fd22ed685ce3e" id="r_a395b1641565748a9e71fd22ed685ce3e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a395b1641565748a9e71fd22ed685ce3e">I2C_IC_RAW_INTR_STAT_RX_FULL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a395b1641565748a9e71fd22ed685ce3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d5a2c3f538ecc4f9220fb49293657f3" id="r_a1d5a2c3f538ecc4f9220fb49293657f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1d5a2c3f538ecc4f9220fb49293657f3">I2C_IC_RAW_INTR_STAT_RX_FULL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1d5a2c3f538ecc4f9220fb49293657f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa857785b237171c00cb2262d7d72533e" id="r_aa857785b237171c00cb2262d7d72533e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa857785b237171c00cb2262d7d72533e">I2C_IC_RAW_INTR_STAT_RX_FULL_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa857785b237171c00cb2262d7d72533e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca4219a972dc37d062906628fa71c145" id="r_aca4219a972dc37d062906628fa71c145"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aca4219a972dc37d062906628fa71c145">I2C_IC_RAW_INTR_STAT_RX_FULL_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aca4219a972dc37d062906628fa71c145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd1729736967527c5fb6767646aa787" id="r_a2dd1729736967527c5fb6767646aa787"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2dd1729736967527c5fb6767646aa787">I2C_IC_RAW_INTR_STAT_RX_OVER_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a2dd1729736967527c5fb6767646aa787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e00cc4cb1b5de9700d131cc30fb7e8" id="r_a13e00cc4cb1b5de9700d131cc30fb7e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a13e00cc4cb1b5de9700d131cc30fb7e8">I2C_IC_RAW_INTR_STAT_RX_OVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a13e00cc4cb1b5de9700d131cc30fb7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1630fd841589f828adf7b9d982ec04" id="r_a2b1630fd841589f828adf7b9d982ec04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2b1630fd841589f828adf7b9d982ec04">I2C_IC_RAW_INTR_STAT_RX_OVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a2b1630fd841589f828adf7b9d982ec04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2d65214ed0e5eeb9180578cbcbfce2c" id="r_ae2d65214ed0e5eeb9180578cbcbfce2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae2d65214ed0e5eeb9180578cbcbfce2c">I2C_IC_RAW_INTR_STAT_RX_OVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ae2d65214ed0e5eeb9180578cbcbfce2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab564faac7864ae95c8e2338c33f3b259" id="r_ab564faac7864ae95c8e2338c33f3b259"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab564faac7864ae95c8e2338c33f3b259">I2C_IC_RAW_INTR_STAT_RX_OVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab564faac7864ae95c8e2338c33f3b259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad376a307ef7b1969db5b3d56bb6f781f" id="r_ad376a307ef7b1969db5b3d56bb6f781f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad376a307ef7b1969db5b3d56bb6f781f">I2C_IC_RAW_INTR_STAT_RX_OVER_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad376a307ef7b1969db5b3d56bb6f781f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a222e25d29ea4451ed4273649d35b2e60" id="r_a222e25d29ea4451ed4273649d35b2e60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a222e25d29ea4451ed4273649d35b2e60">I2C_IC_RAW_INTR_STAT_RX_OVER_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a222e25d29ea4451ed4273649d35b2e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed9e1f4fa590a036822a1dd170bceeeb" id="r_aed9e1f4fa590a036822a1dd170bceeeb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aed9e1f4fa590a036822a1dd170bceeeb">I2C_IC_RAW_INTR_STAT_RX_UNDER_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aed9e1f4fa590a036822a1dd170bceeeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705d6fbca199b49ba821a273dd3eede1" id="r_a705d6fbca199b49ba821a273dd3eede1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a705d6fbca199b49ba821a273dd3eede1">I2C_IC_RAW_INTR_STAT_RX_UNDER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a705d6fbca199b49ba821a273dd3eede1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee59f1ed0c50d64d80da222369b3bbf7" id="r_aee59f1ed0c50d64d80da222369b3bbf7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aee59f1ed0c50d64d80da222369b3bbf7">I2C_IC_RAW_INTR_STAT_RX_UNDER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aee59f1ed0c50d64d80da222369b3bbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abecbcc1a6a5540c7aed2dffeff851777" id="r_abecbcc1a6a5540c7aed2dffeff851777"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abecbcc1a6a5540c7aed2dffeff851777">I2C_IC_RAW_INTR_STAT_RX_UNDER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:abecbcc1a6a5540c7aed2dffeff851777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf764a42e77bec8a7cc5e79259d7dd1e" id="r_acf764a42e77bec8a7cc5e79259d7dd1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acf764a42e77bec8a7cc5e79259d7dd1e">I2C_IC_RAW_INTR_STAT_RX_UNDER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acf764a42e77bec8a7cc5e79259d7dd1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64d22ab0d3bd4c79e3cd6b9f7a09d5c" id="r_ae64d22ab0d3bd4c79e3cd6b9f7a09d5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae64d22ab0d3bd4c79e3cd6b9f7a09d5c">I2C_IC_RAW_INTR_STAT_RX_UNDER_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae64d22ab0d3bd4c79e3cd6b9f7a09d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a375731123dc22cbd0d00ef9f191f7be6" id="r_a375731123dc22cbd0d00ef9f191f7be6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a375731123dc22cbd0d00ef9f191f7be6">I2C_IC_RAW_INTR_STAT_RX_UNDER_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a375731123dc22cbd0d00ef9f191f7be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3140418ea46a8a61b7ee896c1b31f3c3" id="r_a3140418ea46a8a61b7ee896c1b31f3c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3140418ea46a8a61b7ee896c1b31f3c3">I2C_IC_RAW_INTR_STAT_START_DET_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a3140418ea46a8a61b7ee896c1b31f3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ccaeb604b26965bca92baa48d9ae31d" id="r_a6ccaeb604b26965bca92baa48d9ae31d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6ccaeb604b26965bca92baa48d9ae31d">I2C_IC_RAW_INTR_STAT_START_DET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a6ccaeb604b26965bca92baa48d9ae31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5a63b06a3daa1fb8e4353787f5cc0ee" id="r_af5a63b06a3daa1fb8e4353787f5cc0ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af5a63b06a3daa1fb8e4353787f5cc0ee">I2C_IC_RAW_INTR_STAT_START_DET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:af5a63b06a3daa1fb8e4353787f5cc0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb3041429d2886ab13ab3f76e407a6bd" id="r_afb3041429d2886ab13ab3f76e407a6bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#afb3041429d2886ab13ab3f76e407a6bd">I2C_IC_RAW_INTR_STAT_START_DET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:afb3041429d2886ab13ab3f76e407a6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f59d90534ceae989c64c99a0f73989" id="r_a57f59d90534ceae989c64c99a0f73989"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a57f59d90534ceae989c64c99a0f73989">I2C_IC_RAW_INTR_STAT_START_DET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a57f59d90534ceae989c64c99a0f73989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91935abbf5ebdaed8efd145ca631d558" id="r_a91935abbf5ebdaed8efd145ca631d558"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a91935abbf5ebdaed8efd145ca631d558">I2C_IC_RAW_INTR_STAT_START_DET_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a91935abbf5ebdaed8efd145ca631d558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7520e2eab6cf4e5ed49e37249b62919" id="r_af7520e2eab6cf4e5ed49e37249b62919"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af7520e2eab6cf4e5ed49e37249b62919">I2C_IC_RAW_INTR_STAT_START_DET_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af7520e2eab6cf4e5ed49e37249b62919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660669fa3f593b0058fd5840f98d18b2" id="r_a660669fa3f593b0058fd5840f98d18b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a660669fa3f593b0058fd5840f98d18b2">I2C_IC_RAW_INTR_STAT_STOP_DET_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a660669fa3f593b0058fd5840f98d18b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a8a5241f2bf0ead1b3fe1d9dbe5ceb6" id="r_a6a8a5241f2bf0ead1b3fe1d9dbe5ceb6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6a8a5241f2bf0ead1b3fe1d9dbe5ceb6">I2C_IC_RAW_INTR_STAT_STOP_DET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a6a8a5241f2bf0ead1b3fe1d9dbe5ceb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbbe907714150e414853b201161cb36b" id="r_abbbe907714150e414853b201161cb36b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abbbe907714150e414853b201161cb36b">I2C_IC_RAW_INTR_STAT_STOP_DET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:abbbe907714150e414853b201161cb36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67eaf17fe4be1cbb0f4a04153a922c84" id="r_a67eaf17fe4be1cbb0f4a04153a922c84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a67eaf17fe4be1cbb0f4a04153a922c84">I2C_IC_RAW_INTR_STAT_STOP_DET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a67eaf17fe4be1cbb0f4a04153a922c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc5cfe1672243f31718c62c7cb722b3" id="r_a5dc5cfe1672243f31718c62c7cb722b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5dc5cfe1672243f31718c62c7cb722b3">I2C_IC_RAW_INTR_STAT_STOP_DET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5dc5cfe1672243f31718c62c7cb722b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84e2e26409cc91f009fc4d6e8b7ceb41" id="r_a84e2e26409cc91f009fc4d6e8b7ceb41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a84e2e26409cc91f009fc4d6e8b7ceb41">I2C_IC_RAW_INTR_STAT_STOP_DET_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a84e2e26409cc91f009fc4d6e8b7ceb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7582374b0d91d343355cd9ddf982a11f" id="r_a7582374b0d91d343355cd9ddf982a11f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7582374b0d91d343355cd9ddf982a11f">I2C_IC_RAW_INTR_STAT_STOP_DET_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7582374b0d91d343355cd9ddf982a11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff8c9d5fb1f87b67237d620a3bcb9ebd" id="r_aff8c9d5fb1f87b67237d620a3bcb9ebd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aff8c9d5fb1f87b67237d620a3bcb9ebd">I2C_IC_RAW_INTR_STAT_TX_ABRT_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aff8c9d5fb1f87b67237d620a3bcb9ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af218e2ab442a675c094e44975fcc839e" id="r_af218e2ab442a675c094e44975fcc839e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af218e2ab442a675c094e44975fcc839e">I2C_IC_RAW_INTR_STAT_TX_ABRT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:af218e2ab442a675c094e44975fcc839e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82728a8d758719a9b1a26fca43e56cef" id="r_a82728a8d758719a9b1a26fca43e56cef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a82728a8d758719a9b1a26fca43e56cef">I2C_IC_RAW_INTR_STAT_TX_ABRT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a82728a8d758719a9b1a26fca43e56cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe3f24b8bc28db4792aa0959b538236" id="r_a8fe3f24b8bc28db4792aa0959b538236"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8fe3f24b8bc28db4792aa0959b538236">I2C_IC_RAW_INTR_STAT_TX_ABRT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a8fe3f24b8bc28db4792aa0959b538236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0f41aaa406e8a5d74d34047b4fc440f" id="r_ac0f41aaa406e8a5d74d34047b4fc440f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac0f41aaa406e8a5d74d34047b4fc440f">I2C_IC_RAW_INTR_STAT_TX_ABRT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac0f41aaa406e8a5d74d34047b4fc440f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12a5608055c6ae1ecd23de9df066e073" id="r_a12a5608055c6ae1ecd23de9df066e073"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a12a5608055c6ae1ecd23de9df066e073">I2C_IC_RAW_INTR_STAT_TX_ABRT_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a12a5608055c6ae1ecd23de9df066e073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a520878ba0056baf877b3fca57bf6bab6" id="r_a520878ba0056baf877b3fca57bf6bab6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a520878ba0056baf877b3fca57bf6bab6">I2C_IC_RAW_INTR_STAT_TX_ABRT_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a520878ba0056baf877b3fca57bf6bab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e359311d0a80faf61c94d8c5617a825" id="r_a6e359311d0a80faf61c94d8c5617a825"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6e359311d0a80faf61c94d8c5617a825">I2C_IC_RAW_INTR_STAT_TX_EMPTY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a6e359311d0a80faf61c94d8c5617a825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c7b7e2ff428ea228c6ede4602fd745" id="r_a55c7b7e2ff428ea228c6ede4602fd745"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a55c7b7e2ff428ea228c6ede4602fd745">I2C_IC_RAW_INTR_STAT_TX_EMPTY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a55c7b7e2ff428ea228c6ede4602fd745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab06d6b783ca8ddfec3dc3f075602a318" id="r_ab06d6b783ca8ddfec3dc3f075602a318"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab06d6b783ca8ddfec3dc3f075602a318">I2C_IC_RAW_INTR_STAT_TX_EMPTY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ab06d6b783ca8ddfec3dc3f075602a318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c9bdbdee6dc7877e2f0b88e9b4e9ce8" id="r_a6c9bdbdee6dc7877e2f0b88e9b4e9ce8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6c9bdbdee6dc7877e2f0b88e9b4e9ce8">I2C_IC_RAW_INTR_STAT_TX_EMPTY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a6c9bdbdee6dc7877e2f0b88e9b4e9ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559f32b833b116cb67bb75882df50f6f" id="r_a559f32b833b116cb67bb75882df50f6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a559f32b833b116cb67bb75882df50f6f">I2C_IC_RAW_INTR_STAT_TX_EMPTY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a559f32b833b116cb67bb75882df50f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58fd6fdab752f1c45995f0237646d853" id="r_a58fd6fdab752f1c45995f0237646d853"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a58fd6fdab752f1c45995f0237646d853">I2C_IC_RAW_INTR_STAT_TX_EMPTY_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a58fd6fdab752f1c45995f0237646d853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a954675fee8f875849a23857d84333ec7" id="r_a954675fee8f875849a23857d84333ec7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a954675fee8f875849a23857d84333ec7">I2C_IC_RAW_INTR_STAT_TX_EMPTY_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a954675fee8f875849a23857d84333ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dfaf7cecd7ea4589b37912262f51ad5" id="r_a2dfaf7cecd7ea4589b37912262f51ad5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2dfaf7cecd7ea4589b37912262f51ad5">I2C_IC_RAW_INTR_STAT_TX_OVER_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a2dfaf7cecd7ea4589b37912262f51ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f856f1f539c6c88022f7d6539ffc05e" id="r_a8f856f1f539c6c88022f7d6539ffc05e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8f856f1f539c6c88022f7d6539ffc05e">I2C_IC_RAW_INTR_STAT_TX_OVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a8f856f1f539c6c88022f7d6539ffc05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a960a77cfb1a8451eef70a86adac3147b" id="r_a960a77cfb1a8451eef70a86adac3147b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a960a77cfb1a8451eef70a86adac3147b">I2C_IC_RAW_INTR_STAT_TX_OVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a960a77cfb1a8451eef70a86adac3147b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d4dc5c9bb7cdb4011b4d7c304de2ae4" id="r_a2d4dc5c9bb7cdb4011b4d7c304de2ae4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2d4dc5c9bb7cdb4011b4d7c304de2ae4">I2C_IC_RAW_INTR_STAT_TX_OVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a2d4dc5c9bb7cdb4011b4d7c304de2ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a139629b1676788bf757d7f510cbc9732" id="r_a139629b1676788bf757d7f510cbc9732"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a139629b1676788bf757d7f510cbc9732">I2C_IC_RAW_INTR_STAT_TX_OVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a139629b1676788bf757d7f510cbc9732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c4838a4be597abc17323de728285dfa" id="r_a0c4838a4be597abc17323de728285dfa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0c4838a4be597abc17323de728285dfa">I2C_IC_RAW_INTR_STAT_TX_OVER_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a0c4838a4be597abc17323de728285dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13717f7a045f066ba4c827a0b7fefb77" id="r_a13717f7a045f066ba4c827a0b7fefb77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a13717f7a045f066ba4c827a0b7fefb77">I2C_IC_RAW_INTR_STAT_TX_OVER_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a13717f7a045f066ba4c827a0b7fefb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a97660132655c08710e3910c0b603f0" id="r_a0a97660132655c08710e3910c0b603f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0a97660132655c08710e3910c0b603f0">I2C_IC_RX_TL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a0a97660132655c08710e3910c0b603f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e6e4fb543e56209ae727c2d995cf7a8" id="r_a3e6e4fb543e56209ae727c2d995cf7a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3e6e4fb543e56209ae727c2d995cf7a8">I2C_IC_RX_TL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000038)</td></tr>
<tr class="separator:a3e6e4fb543e56209ae727c2d995cf7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e920979fa92cc5a02845e6f2a37304" id="r_a42e920979fa92cc5a02845e6f2a37304"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a42e920979fa92cc5a02845e6f2a37304">I2C_IC_RX_TL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a42e920979fa92cc5a02845e6f2a37304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1569e3a99d429cd9011100ee2fb1902d" id="r_a1569e3a99d429cd9011100ee2fb1902d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1569e3a99d429cd9011100ee2fb1902d">I2C_IC_RX_TL_RX_TL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1569e3a99d429cd9011100ee2fb1902d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e41d69f39de181585cef3a6e49a36be" id="r_a9e41d69f39de181585cef3a6e49a36be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9e41d69f39de181585cef3a6e49a36be">I2C_IC_RX_TL_RX_TL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a9e41d69f39de181585cef3a6e49a36be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f884a1df9798807133cdea4bc27e2a6" id="r_a6f884a1df9798807133cdea4bc27e2a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6f884a1df9798807133cdea4bc27e2a6">I2C_IC_RX_TL_RX_TL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6f884a1df9798807133cdea4bc27e2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49aedf505b05973d1d0a501a570bed2" id="r_ac49aedf505b05973d1d0a501a570bed2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac49aedf505b05973d1d0a501a570bed2">I2C_IC_RX_TL_RX_TL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac49aedf505b05973d1d0a501a570bed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a408d2363238680e5656fb660a9b8f" id="r_a48a408d2363238680e5656fb660a9b8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a48a408d2363238680e5656fb660a9b8f">I2C_IC_RX_TL_RX_TL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a48a408d2363238680e5656fb660a9b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4267d763c22d626f7f625f323fdf2f64" id="r_a4267d763c22d626f7f625f323fdf2f64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4267d763c22d626f7f625f323fdf2f64">I2C_IC_RXFLR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:a4267d763c22d626f7f625f323fdf2f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad587dff9abdd6fa918da0ab5fa55251a" id="r_ad587dff9abdd6fa918da0ab5fa55251a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad587dff9abdd6fa918da0ab5fa55251a">I2C_IC_RXFLR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000078)</td></tr>
<tr class="separator:ad587dff9abdd6fa918da0ab5fa55251a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f350ad9f27a1804ac7e0ad0d0259e14" id="r_a2f350ad9f27a1804ac7e0ad0d0259e14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2f350ad9f27a1804ac7e0ad0d0259e14">I2C_IC_RXFLR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a2f350ad9f27a1804ac7e0ad0d0259e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0775b44bd2d938cf6c8f4af940889569" id="r_a0775b44bd2d938cf6c8f4af940889569"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0775b44bd2d938cf6c8f4af940889569">I2C_IC_RXFLR_RXFLR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a0775b44bd2d938cf6c8f4af940889569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a554476567eaedcc1b6a44b5bede66776" id="r_a554476567eaedcc1b6a44b5bede66776"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a554476567eaedcc1b6a44b5bede66776">I2C_IC_RXFLR_RXFLR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:a554476567eaedcc1b6a44b5bede66776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e9eb15b5b2b1a87f16eb071e5355a1b" id="r_a4e9eb15b5b2b1a87f16eb071e5355a1b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4e9eb15b5b2b1a87f16eb071e5355a1b">I2C_IC_RXFLR_RXFLR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4e9eb15b5b2b1a87f16eb071e5355a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade7f210f1ffeb43ec60a6512fdb68fc5" id="r_ade7f210f1ffeb43ec60a6512fdb68fc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ade7f210f1ffeb43ec60a6512fdb68fc5">I2C_IC_RXFLR_RXFLR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ade7f210f1ffeb43ec60a6512fdb68fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c5fb76e94e1a8c99ea96cc678d8cb5" id="r_ad2c5fb76e94e1a8c99ea96cc678d8cb5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad2c5fb76e94e1a8c99ea96cc678d8cb5">I2C_IC_RXFLR_RXFLR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:ad2c5fb76e94e1a8c99ea96cc678d8cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11f5082604e4012891385db638eaaa80" id="r_a11f5082604e4012891385db638eaaa80"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a11f5082604e4012891385db638eaaa80">I2C_IC_SAR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003ff)</td></tr>
<tr class="separator:a11f5082604e4012891385db638eaaa80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e4628b08eaa7a7c99d4b6a30cc1556" id="r_ae2e4628b08eaa7a7c99d4b6a30cc1556"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae2e4628b08eaa7a7c99d4b6a30cc1556">I2C_IC_SAR_IC_SAR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae2e4628b08eaa7a7c99d4b6a30cc1556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d39992dbc6f8dff5ea0406a03591b23" id="r_a5d39992dbc6f8dff5ea0406a03591b23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5d39992dbc6f8dff5ea0406a03591b23">I2C_IC_SAR_IC_SAR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003ff)</td></tr>
<tr class="separator:a5d39992dbc6f8dff5ea0406a03591b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a217e569754692a3107337d3970d1242d" id="r_a217e569754692a3107337d3970d1242d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a217e569754692a3107337d3970d1242d">I2C_IC_SAR_IC_SAR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a217e569754692a3107337d3970d1242d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a359eb1f57a82f6a11962d9254a9cff95" id="r_a359eb1f57a82f6a11962d9254a9cff95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a359eb1f57a82f6a11962d9254a9cff95">I2C_IC_SAR_IC_SAR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a359eb1f57a82f6a11962d9254a9cff95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf419eab7ffafcefca809a069a5c4d73" id="r_abf419eab7ffafcefca809a069a5c4d73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abf419eab7ffafcefca809a069a5c4d73">I2C_IC_SAR_IC_SAR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x055)</td></tr>
<tr class="separator:abf419eab7ffafcefca809a069a5c4d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaf2ee88e9d9bb1dd84f59fef5fb422f" id="r_aeaf2ee88e9d9bb1dd84f59fef5fb422f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aeaf2ee88e9d9bb1dd84f59fef5fb422f">I2C_IC_SAR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:aeaf2ee88e9d9bb1dd84f59fef5fb422f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e6f4dd00f2e847e083fb3c8b97ce04" id="r_a71e6f4dd00f2e847e083fb3c8b97ce04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a71e6f4dd00f2e847e083fb3c8b97ce04">I2C_IC_SAR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000055)</td></tr>
<tr class="separator:a71e6f4dd00f2e847e083fb3c8b97ce04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b6d89b12c64a5a00cfe4b42a4ffbe38" id="r_a6b6d89b12c64a5a00cfe4b42a4ffbe38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6b6d89b12c64a5a00cfe4b42a4ffbe38">I2C_IC_SDA_HOLD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00ffffff)</td></tr>
<tr class="separator:a6b6d89b12c64a5a00cfe4b42a4ffbe38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b08fd1eedff7f5bcd3700d7fc9d3ee2" id="r_a1b08fd1eedff7f5bcd3700d7fc9d3ee2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1b08fd1eedff7f5bcd3700d7fc9d3ee2">I2C_IC_SDA_HOLD_IC_SDA_RX_HOLD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1b08fd1eedff7f5bcd3700d7fc9d3ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a45acfddb883e44a24419d7c6d8c15" id="r_a44a45acfddb883e44a24419d7c6d8c15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a44a45acfddb883e44a24419d7c6d8c15">I2C_IC_SDA_HOLD_IC_SDA_RX_HOLD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00ff0000)</td></tr>
<tr class="separator:a44a45acfddb883e44a24419d7c6d8c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4129b0fb9c04624bb18fed44521a324d" id="r_a4129b0fb9c04624bb18fed44521a324d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4129b0fb9c04624bb18fed44521a324d">I2C_IC_SDA_HOLD_IC_SDA_RX_HOLD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a4129b0fb9c04624bb18fed44521a324d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97805232665df78efc389bb3bb85ad34" id="r_a97805232665df78efc389bb3bb85ad34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a97805232665df78efc389bb3bb85ad34">I2C_IC_SDA_HOLD_IC_SDA_RX_HOLD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a97805232665df78efc389bb3bb85ad34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac51ffefa6cbd04c9155bc37cbf5b0e12" id="r_ac51ffefa6cbd04c9155bc37cbf5b0e12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac51ffefa6cbd04c9155bc37cbf5b0e12">I2C_IC_SDA_HOLD_IC_SDA_RX_HOLD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:ac51ffefa6cbd04c9155bc37cbf5b0e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d98494da9f78ff514d715fcc91b20b" id="r_a22d98494da9f78ff514d715fcc91b20b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a22d98494da9f78ff514d715fcc91b20b">I2C_IC_SDA_HOLD_IC_SDA_TX_HOLD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a22d98494da9f78ff514d715fcc91b20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0533b15c6ff5c98d61f03f06b2cefbad" id="r_a0533b15c6ff5c98d61f03f06b2cefbad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0533b15c6ff5c98d61f03f06b2cefbad">I2C_IC_SDA_HOLD_IC_SDA_TX_HOLD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a0533b15c6ff5c98d61f03f06b2cefbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a629066090fd8c29d83caa221a92fcbbb" id="r_a629066090fd8c29d83caa221a92fcbbb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a629066090fd8c29d83caa221a92fcbbb">I2C_IC_SDA_HOLD_IC_SDA_TX_HOLD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a629066090fd8c29d83caa221a92fcbbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad257e04f71d91aa0548df5c557c2d405" id="r_ad257e04f71d91aa0548df5c557c2d405"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad257e04f71d91aa0548df5c557c2d405">I2C_IC_SDA_HOLD_IC_SDA_TX_HOLD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ad257e04f71d91aa0548df5c557c2d405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac55bb291a37ddee79e1d85338003e3f7" id="r_ac55bb291a37ddee79e1d85338003e3f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac55bb291a37ddee79e1d85338003e3f7">I2C_IC_SDA_HOLD_IC_SDA_TX_HOLD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0001)</td></tr>
<tr class="separator:ac55bb291a37ddee79e1d85338003e3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f659d31012623010c39696d47dea61" id="r_a18f659d31012623010c39696d47dea61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a18f659d31012623010c39696d47dea61">I2C_IC_SDA_HOLD_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000007c)</td></tr>
<tr class="separator:a18f659d31012623010c39696d47dea61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d7e9fa500518de09c3fa5719054b263" id="r_a7d7e9fa500518de09c3fa5719054b263"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7d7e9fa500518de09c3fa5719054b263">I2C_IC_SDA_HOLD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a7d7e9fa500518de09c3fa5719054b263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54eabb8bb97cc95f839462d0de162b96" id="r_a54eabb8bb97cc95f839462d0de162b96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a54eabb8bb97cc95f839462d0de162b96">I2C_IC_SDA_SETUP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a54eabb8bb97cc95f839462d0de162b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5336475d3ac2e25a10d42074f19f89c0" id="r_a5336475d3ac2e25a10d42074f19f89c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5336475d3ac2e25a10d42074f19f89c0">I2C_IC_SDA_SETUP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000094)</td></tr>
<tr class="separator:a5336475d3ac2e25a10d42074f19f89c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58616d2526d4aaf24ed49ab01e16d2bf" id="r_a58616d2526d4aaf24ed49ab01e16d2bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a58616d2526d4aaf24ed49ab01e16d2bf">I2C_IC_SDA_SETUP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000064)</td></tr>
<tr class="separator:a58616d2526d4aaf24ed49ab01e16d2bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a795d9e8c443423504badcb54585b40" id="r_a7a795d9e8c443423504badcb54585b40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7a795d9e8c443423504badcb54585b40">I2C_IC_SDA_SETUP_SDA_SETUP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7a795d9e8c443423504badcb54585b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e7e5804688d6dda8e6bc1a35969a09" id="r_ac5e7e5804688d6dda8e6bc1a35969a09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac5e7e5804688d6dda8e6bc1a35969a09">I2C_IC_SDA_SETUP_SDA_SETUP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:ac5e7e5804688d6dda8e6bc1a35969a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f676ffe4c5d35b5b5d9d9effaa22964" id="r_a0f676ffe4c5d35b5b5d9d9effaa22964"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0f676ffe4c5d35b5b5d9d9effaa22964">I2C_IC_SDA_SETUP_SDA_SETUP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0f676ffe4c5d35b5b5d9d9effaa22964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf9a89b3a516c9771f28b86eb3dea771" id="r_aaf9a89b3a516c9771f28b86eb3dea771"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aaf9a89b3a516c9771f28b86eb3dea771">I2C_IC_SDA_SETUP_SDA_SETUP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aaf9a89b3a516c9771f28b86eb3dea771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a34fe6c64c6587e29d2aeddf3712ed8" id="r_a6a34fe6c64c6587e29d2aeddf3712ed8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6a34fe6c64c6587e29d2aeddf3712ed8">I2C_IC_SDA_SETUP_SDA_SETUP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x64)</td></tr>
<tr class="separator:a6a34fe6c64c6587e29d2aeddf3712ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50501ea3079cae216a2e1c6796a2ad1" id="r_ab50501ea3079cae216a2e1c6796a2ad1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab50501ea3079cae216a2e1c6796a2ad1">I2C_IC_SLV_DATA_NACK_ONLY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ab50501ea3079cae216a2e1c6796a2ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a6c946bcc24fac72219717891a8ded6" id="r_a0a6c946bcc24fac72219717891a8ded6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0a6c946bcc24fac72219717891a8ded6">I2C_IC_SLV_DATA_NACK_ONLY_NACK_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0a6c946bcc24fac72219717891a8ded6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f84dac63544f32f0471e7bc5a46784b" id="r_a3f84dac63544f32f0471e7bc5a46784b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3f84dac63544f32f0471e7bc5a46784b">I2C_IC_SLV_DATA_NACK_ONLY_NACK_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a3f84dac63544f32f0471e7bc5a46784b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c8ff2cfcaf38eec8b1a16bcc44674af" id="r_a2c8ff2cfcaf38eec8b1a16bcc44674af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2c8ff2cfcaf38eec8b1a16bcc44674af">I2C_IC_SLV_DATA_NACK_ONLY_NACK_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2c8ff2cfcaf38eec8b1a16bcc44674af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8bde34ac411bb8b5f8ee0be25a6bd9" id="r_a4b8bde34ac411bb8b5f8ee0be25a6bd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4b8bde34ac411bb8b5f8ee0be25a6bd9">I2C_IC_SLV_DATA_NACK_ONLY_NACK_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4b8bde34ac411bb8b5f8ee0be25a6bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ba13058fba1848b2840c838a972b9cc" id="r_a0ba13058fba1848b2840c838a972b9cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0ba13058fba1848b2840c838a972b9cc">I2C_IC_SLV_DATA_NACK_ONLY_NACK_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0ba13058fba1848b2840c838a972b9cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab00c5139b715ba5a3bebb5011e516926" id="r_ab00c5139b715ba5a3bebb5011e516926"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab00c5139b715ba5a3bebb5011e516926">I2C_IC_SLV_DATA_NACK_ONLY_NACK_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab00c5139b715ba5a3bebb5011e516926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada6ca5b79b5a83242ff0b96388e812bd" id="r_ada6ca5b79b5a83242ff0b96388e812bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ada6ca5b79b5a83242ff0b96388e812bd">I2C_IC_SLV_DATA_NACK_ONLY_NACK_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ada6ca5b79b5a83242ff0b96388e812bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2025926d4f98dec4c8fddcf17fea8c7" id="r_af2025926d4f98dec4c8fddcf17fea8c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af2025926d4f98dec4c8fddcf17fea8c7">I2C_IC_SLV_DATA_NACK_ONLY_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000084)</td></tr>
<tr class="separator:af2025926d4f98dec4c8fddcf17fea8c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a430d014551487024bb0d4c3444ed40c5" id="r_a430d014551487024bb0d4c3444ed40c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a430d014551487024bb0d4c3444ed40c5">I2C_IC_SLV_DATA_NACK_ONLY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a430d014551487024bb0d4c3444ed40c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a49d3f44ce82b7b0d116461ab092edb" id="r_a9a49d3f44ce82b7b0d116461ab092edb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9a49d3f44ce82b7b0d116461ab092edb">I2C_IC_SS_SCL_HCNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a9a49d3f44ce82b7b0d116461ab092edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a82d45e94a58d0c32416f4f591cfd7" id="r_a24a82d45e94a58d0c32416f4f591cfd7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a24a82d45e94a58d0c32416f4f591cfd7">I2C_IC_SS_SCL_HCNT_IC_SS_SCL_HCNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a24a82d45e94a58d0c32416f4f591cfd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8104e4d737102adb14f787026f675b84" id="r_a8104e4d737102adb14f787026f675b84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8104e4d737102adb14f787026f675b84">I2C_IC_SS_SCL_HCNT_IC_SS_SCL_HCNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a8104e4d737102adb14f787026f675b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38969e4ba91cab7f1da44ababf9dc257" id="r_a38969e4ba91cab7f1da44ababf9dc257"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a38969e4ba91cab7f1da44ababf9dc257">I2C_IC_SS_SCL_HCNT_IC_SS_SCL_HCNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a38969e4ba91cab7f1da44ababf9dc257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a573fa0194e002f70bf229f6da38fce05" id="r_a573fa0194e002f70bf229f6da38fce05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a573fa0194e002f70bf229f6da38fce05">I2C_IC_SS_SCL_HCNT_IC_SS_SCL_HCNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a573fa0194e002f70bf229f6da38fce05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc70289027766a9a6563a79e0bcf038" id="r_a0cc70289027766a9a6563a79e0bcf038"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0cc70289027766a9a6563a79e0bcf038">I2C_IC_SS_SCL_HCNT_IC_SS_SCL_HCNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0028)</td></tr>
<tr class="separator:a0cc70289027766a9a6563a79e0bcf038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec74bc7f76739324080c41b4a205f529" id="r_aec74bc7f76739324080c41b4a205f529"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aec74bc7f76739324080c41b4a205f529">I2C_IC_SS_SCL_HCNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td></tr>
<tr class="separator:aec74bc7f76739324080c41b4a205f529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff67df5dd739752ebd0504ccae1532e" id="r_aaff67df5dd739752ebd0504ccae1532e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aaff67df5dd739752ebd0504ccae1532e">I2C_IC_SS_SCL_HCNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000028)</td></tr>
<tr class="separator:aaff67df5dd739752ebd0504ccae1532e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a862c7c77911b26f383338da1e34fd744" id="r_a862c7c77911b26f383338da1e34fd744"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a862c7c77911b26f383338da1e34fd744">I2C_IC_SS_SCL_LCNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a862c7c77911b26f383338da1e34fd744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a137f35786c4ae61d1e8cad31015fd299" id="r_a137f35786c4ae61d1e8cad31015fd299"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a137f35786c4ae61d1e8cad31015fd299">I2C_IC_SS_SCL_LCNT_IC_SS_SCL_LCNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a137f35786c4ae61d1e8cad31015fd299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4870ded0c66e516da85d8608e9505c29" id="r_a4870ded0c66e516da85d8608e9505c29"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4870ded0c66e516da85d8608e9505c29">I2C_IC_SS_SCL_LCNT_IC_SS_SCL_LCNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a4870ded0c66e516da85d8608e9505c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7fe30252ad102152fed2a508f929e88" id="r_ab7fe30252ad102152fed2a508f929e88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab7fe30252ad102152fed2a508f929e88">I2C_IC_SS_SCL_LCNT_IC_SS_SCL_LCNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab7fe30252ad102152fed2a508f929e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c07baf57d88cca4ece708276a3768c1" id="r_a5c07baf57d88cca4ece708276a3768c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5c07baf57d88cca4ece708276a3768c1">I2C_IC_SS_SCL_LCNT_IC_SS_SCL_LCNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a5c07baf57d88cca4ece708276a3768c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50d1f09d916ecbe41d39edcfc6557b96" id="r_a50d1f09d916ecbe41d39edcfc6557b96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a50d1f09d916ecbe41d39edcfc6557b96">I2C_IC_SS_SCL_LCNT_IC_SS_SCL_LCNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x002f)</td></tr>
<tr class="separator:a50d1f09d916ecbe41d39edcfc6557b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a8f80ae54135c75fbf99bef17ea9b45" id="r_a5a8f80ae54135c75fbf99bef17ea9b45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5a8f80ae54135c75fbf99bef17ea9b45">I2C_IC_SS_SCL_LCNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td></tr>
<tr class="separator:a5a8f80ae54135c75fbf99bef17ea9b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1d8407126bebb517e9b251933631a70" id="r_af1d8407126bebb517e9b251933631a70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af1d8407126bebb517e9b251933631a70">I2C_IC_SS_SCL_LCNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002f)</td></tr>
<tr class="separator:af1d8407126bebb517e9b251933631a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9e60f3a6ad1197c2d65ae64594af279" id="r_ad9e60f3a6ad1197c2d65ae64594af279"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad9e60f3a6ad1197c2d65ae64594af279">I2C_IC_STATUS_ACTIVITY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad9e60f3a6ad1197c2d65ae64594af279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b54950dcdfb95ad465c9bfe67abdde7" id="r_a4b54950dcdfb95ad465c9bfe67abdde7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4b54950dcdfb95ad465c9bfe67abdde7">I2C_IC_STATUS_ACTIVITY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a4b54950dcdfb95ad465c9bfe67abdde7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49159a49505a2c7baa16797d4d650daa" id="r_a49159a49505a2c7baa16797d4d650daa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a49159a49505a2c7baa16797d4d650daa">I2C_IC_STATUS_ACTIVITY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a49159a49505a2c7baa16797d4d650daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94380dd165f10ab2d55d2b0c4913491a" id="r_a94380dd165f10ab2d55d2b0c4913491a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a94380dd165f10ab2d55d2b0c4913491a">I2C_IC_STATUS_ACTIVITY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a94380dd165f10ab2d55d2b0c4913491a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86c9cbb52c8a997178ebe5a0ac3e133c" id="r_a86c9cbb52c8a997178ebe5a0ac3e133c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a86c9cbb52c8a997178ebe5a0ac3e133c">I2C_IC_STATUS_ACTIVITY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a86c9cbb52c8a997178ebe5a0ac3e133c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdaee38867719c3437b35375d3912631" id="r_abdaee38867719c3437b35375d3912631"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abdaee38867719c3437b35375d3912631">I2C_IC_STATUS_ACTIVITY_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:abdaee38867719c3437b35375d3912631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8f15ce656f5ee2adb5e147663d6ce3b" id="r_aa8f15ce656f5ee2adb5e147663d6ce3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa8f15ce656f5ee2adb5e147663d6ce3b">I2C_IC_STATUS_ACTIVITY_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa8f15ce656f5ee2adb5e147663d6ce3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a590049c2c558dde16509d8b4fd65b0a8" id="r_a590049c2c558dde16509d8b4fd65b0a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a590049c2c558dde16509d8b4fd65b0a8">I2C_IC_STATUS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000007f)</td></tr>
<tr class="separator:a590049c2c558dde16509d8b4fd65b0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbbd695bfd9f0c1030090a04b4dafec1" id="r_acbbd695bfd9f0c1030090a04b4dafec1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acbbd695bfd9f0c1030090a04b4dafec1">I2C_IC_STATUS_MST_ACTIVITY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:acbbd695bfd9f0c1030090a04b4dafec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4966fe10fbaa66bfc5d74c33d1b9732" id="r_af4966fe10fbaa66bfc5d74c33d1b9732"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af4966fe10fbaa66bfc5d74c33d1b9732">I2C_IC_STATUS_MST_ACTIVITY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:af4966fe10fbaa66bfc5d74c33d1b9732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9bf0233299ef5b2d1c6a4f830e93a18" id="r_ab9bf0233299ef5b2d1c6a4f830e93a18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab9bf0233299ef5b2d1c6a4f830e93a18">I2C_IC_STATUS_MST_ACTIVITY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ab9bf0233299ef5b2d1c6a4f830e93a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a136bcc40a72897db9fc0662f41b1c949" id="r_a136bcc40a72897db9fc0662f41b1c949"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a136bcc40a72897db9fc0662f41b1c949">I2C_IC_STATUS_MST_ACTIVITY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a136bcc40a72897db9fc0662f41b1c949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad74afea994c7145dbf56d8fcb575c99e" id="r_ad74afea994c7145dbf56d8fcb575c99e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad74afea994c7145dbf56d8fcb575c99e">I2C_IC_STATUS_MST_ACTIVITY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad74afea994c7145dbf56d8fcb575c99e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f263762d82949463c879e8c6d8d4770" id="r_a4f263762d82949463c879e8c6d8d4770"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4f263762d82949463c879e8c6d8d4770">I2C_IC_STATUS_MST_ACTIVITY_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a4f263762d82949463c879e8c6d8d4770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af71c847a45a25c0b74c06b22c37927a2" id="r_af71c847a45a25c0b74c06b22c37927a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af71c847a45a25c0b74c06b22c37927a2">I2C_IC_STATUS_MST_ACTIVITY_VALUE_IDLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af71c847a45a25c0b74c06b22c37927a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd87b50fc81a659d76da1d4d569f1418" id="r_acd87b50fc81a659d76da1d4d569f1418"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acd87b50fc81a659d76da1d4d569f1418">I2C_IC_STATUS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000070)</td></tr>
<tr class="separator:acd87b50fc81a659d76da1d4d569f1418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fa82821a2aa1e0970aa70da29a49f34" id="r_a4fa82821a2aa1e0970aa70da29a49f34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4fa82821a2aa1e0970aa70da29a49f34">I2C_IC_STATUS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000006)</td></tr>
<tr class="separator:a4fa82821a2aa1e0970aa70da29a49f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab787109dc1ff96bfb475ae95d4faeb34" id="r_ab787109dc1ff96bfb475ae95d4faeb34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab787109dc1ff96bfb475ae95d4faeb34">I2C_IC_STATUS_RFF_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ab787109dc1ff96bfb475ae95d4faeb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d37e788f6724c1bd981bf5b15006ae1" id="r_a6d37e788f6724c1bd981bf5b15006ae1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6d37e788f6724c1bd981bf5b15006ae1">I2C_IC_STATUS_RFF_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a6d37e788f6724c1bd981bf5b15006ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adff2077c29887cfdf53e0e01623594ef" id="r_adff2077c29887cfdf53e0e01623594ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#adff2077c29887cfdf53e0e01623594ef">I2C_IC_STATUS_RFF_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:adff2077c29887cfdf53e0e01623594ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7599ddf33bebdd9147c64f078a10dc34" id="r_a7599ddf33bebdd9147c64f078a10dc34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7599ddf33bebdd9147c64f078a10dc34">I2C_IC_STATUS_RFF_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a7599ddf33bebdd9147c64f078a10dc34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bc054cb070e1a3342d5f117e2dd280f" id="r_a1bc054cb070e1a3342d5f117e2dd280f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1bc054cb070e1a3342d5f117e2dd280f">I2C_IC_STATUS_RFF_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1bc054cb070e1a3342d5f117e2dd280f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92e36ce253255af8b2cd98baf4f5015f" id="r_a92e36ce253255af8b2cd98baf4f5015f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a92e36ce253255af8b2cd98baf4f5015f">I2C_IC_STATUS_RFF_VALUE_FULL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a92e36ce253255af8b2cd98baf4f5015f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae557a79ba88905b980fa499ca8841fe8" id="r_ae557a79ba88905b980fa499ca8841fe8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae557a79ba88905b980fa499ca8841fe8">I2C_IC_STATUS_RFF_VALUE_NOT_FULL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae557a79ba88905b980fa499ca8841fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae56dc3aec2139e95f68f810310155941" id="r_ae56dc3aec2139e95f68f810310155941"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae56dc3aec2139e95f68f810310155941">I2C_IC_STATUS_RFNE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae56dc3aec2139e95f68f810310155941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7828560984a21438e624643b16b8820a" id="r_a7828560984a21438e624643b16b8820a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7828560984a21438e624643b16b8820a">I2C_IC_STATUS_RFNE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a7828560984a21438e624643b16b8820a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d7cc65e0edca9e4db08e51e6d2d9eb" id="r_a79d7cc65e0edca9e4db08e51e6d2d9eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a79d7cc65e0edca9e4db08e51e6d2d9eb">I2C_IC_STATUS_RFNE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a79d7cc65e0edca9e4db08e51e6d2d9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9417d6629b56d2345d77dd61829bab3" id="r_ae9417d6629b56d2345d77dd61829bab3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae9417d6629b56d2345d77dd61829bab3">I2C_IC_STATUS_RFNE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ae9417d6629b56d2345d77dd61829bab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac936b7e4b2014cd1c2035b3258f55306" id="r_ac936b7e4b2014cd1c2035b3258f55306"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac936b7e4b2014cd1c2035b3258f55306">I2C_IC_STATUS_RFNE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac936b7e4b2014cd1c2035b3258f55306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24fb2a484fc1d9078e29c11f769a4676" id="r_a24fb2a484fc1d9078e29c11f769a4676"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a24fb2a484fc1d9078e29c11f769a4676">I2C_IC_STATUS_RFNE_VALUE_EMPTY</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a24fb2a484fc1d9078e29c11f769a4676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1789acd8f5a0a5624d1a664fab5179" id="r_aaf1789acd8f5a0a5624d1a664fab5179"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aaf1789acd8f5a0a5624d1a664fab5179">I2C_IC_STATUS_RFNE_VALUE_NOT_EMPTY</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aaf1789acd8f5a0a5624d1a664fab5179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34150a8f0377d933ecb4e33d7e80a5dc" id="r_a34150a8f0377d933ecb4e33d7e80a5dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a34150a8f0377d933ecb4e33d7e80a5dc">I2C_IC_STATUS_SLV_ACTIVITY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a34150a8f0377d933ecb4e33d7e80a5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbde2e94f38a80b8dbf94aff3d2339b6" id="r_acbde2e94f38a80b8dbf94aff3d2339b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acbde2e94f38a80b8dbf94aff3d2339b6">I2C_IC_STATUS_SLV_ACTIVITY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:acbde2e94f38a80b8dbf94aff3d2339b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3da4256510f5b3d57209bf8a2a8ba389" id="r_a3da4256510f5b3d57209bf8a2a8ba389"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3da4256510f5b3d57209bf8a2a8ba389">I2C_IC_STATUS_SLV_ACTIVITY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a3da4256510f5b3d57209bf8a2a8ba389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae05a819f3d8891ce042586450f10c13" id="r_aae05a819f3d8891ce042586450f10c13"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aae05a819f3d8891ce042586450f10c13">I2C_IC_STATUS_SLV_ACTIVITY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aae05a819f3d8891ce042586450f10c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa171124a037d2ca3ab13fe5488ccd56e" id="r_aa171124a037d2ca3ab13fe5488ccd56e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa171124a037d2ca3ab13fe5488ccd56e">I2C_IC_STATUS_SLV_ACTIVITY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa171124a037d2ca3ab13fe5488ccd56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a327c9b726e30368bec2db788a6555977" id="r_a327c9b726e30368bec2db788a6555977"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a327c9b726e30368bec2db788a6555977">I2C_IC_STATUS_SLV_ACTIVITY_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a327c9b726e30368bec2db788a6555977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b46c8c48e305a8e7d2db6f3155f27e2" id="r_a6b46c8c48e305a8e7d2db6f3155f27e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6b46c8c48e305a8e7d2db6f3155f27e2">I2C_IC_STATUS_SLV_ACTIVITY_VALUE_IDLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6b46c8c48e305a8e7d2db6f3155f27e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca65172e162d18e439d39a4ed03d04f" id="r_a0ca65172e162d18e439d39a4ed03d04f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0ca65172e162d18e439d39a4ed03d04f">I2C_IC_STATUS_TFE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a0ca65172e162d18e439d39a4ed03d04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552f97c1a1b8c86b9af84a137088efa2" id="r_a552f97c1a1b8c86b9af84a137088efa2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a552f97c1a1b8c86b9af84a137088efa2">I2C_IC_STATUS_TFE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a552f97c1a1b8c86b9af84a137088efa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88986a920617a301044dc7865d658c54" id="r_a88986a920617a301044dc7865d658c54"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a88986a920617a301044dc7865d658c54">I2C_IC_STATUS_TFE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a88986a920617a301044dc7865d658c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0874c845731809daf869a158659028fb" id="r_a0874c845731809daf869a158659028fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0874c845731809daf869a158659028fb">I2C_IC_STATUS_TFE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a0874c845731809daf869a158659028fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c77318a73e09500467fe5210f09f65" id="r_ad6c77318a73e09500467fe5210f09f65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad6c77318a73e09500467fe5210f09f65">I2C_IC_STATUS_TFE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad6c77318a73e09500467fe5210f09f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07d7ab143cda8d9965b2f54e9e683fec" id="r_a07d7ab143cda8d9965b2f54e9e683fec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a07d7ab143cda8d9965b2f54e9e683fec">I2C_IC_STATUS_TFE_VALUE_EMPTY</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a07d7ab143cda8d9965b2f54e9e683fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16c52eb8d76d7c20e6a7bc593d6f4a6b" id="r_a16c52eb8d76d7c20e6a7bc593d6f4a6b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a16c52eb8d76d7c20e6a7bc593d6f4a6b">I2C_IC_STATUS_TFE_VALUE_NON_EMPTY</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a16c52eb8d76d7c20e6a7bc593d6f4a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d59d03410f75a155bd3d3c61d2897e" id="r_a48d59d03410f75a155bd3d3c61d2897e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a48d59d03410f75a155bd3d3c61d2897e">I2C_IC_STATUS_TFNF_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a48d59d03410f75a155bd3d3c61d2897e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8995cc2241b573a11d77099dbba42d7f" id="r_a8995cc2241b573a11d77099dbba42d7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8995cc2241b573a11d77099dbba42d7f">I2C_IC_STATUS_TFNF_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a8995cc2241b573a11d77099dbba42d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8e6964a7957d3bd319fe5cef9d4dbad" id="r_ac8e6964a7957d3bd319fe5cef9d4dbad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac8e6964a7957d3bd319fe5cef9d4dbad">I2C_IC_STATUS_TFNF_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ac8e6964a7957d3bd319fe5cef9d4dbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b92698ad08bce538a87e997a52aca35" id="r_a2b92698ad08bce538a87e997a52aca35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2b92698ad08bce538a87e997a52aca35">I2C_IC_STATUS_TFNF_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a2b92698ad08bce538a87e997a52aca35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdaa8a901090bfb4bc571a952d2bd177" id="r_abdaa8a901090bfb4bc571a952d2bd177"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abdaa8a901090bfb4bc571a952d2bd177">I2C_IC_STATUS_TFNF_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:abdaa8a901090bfb4bc571a952d2bd177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93760128a179ef4db2a6396283ca1973" id="r_a93760128a179ef4db2a6396283ca1973"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a93760128a179ef4db2a6396283ca1973">I2C_IC_STATUS_TFNF_VALUE_FULL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a93760128a179ef4db2a6396283ca1973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3aa49a78b5b3759dc9c2b48362cdfa7" id="r_ad3aa49a78b5b3759dc9c2b48362cdfa7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad3aa49a78b5b3759dc9c2b48362cdfa7">I2C_IC_STATUS_TFNF_VALUE_NOT_FULL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad3aa49a78b5b3759dc9c2b48362cdfa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a0fc662e0ed1cc2756aa34a14584c49" id="r_a8a0fc662e0ed1cc2756aa34a14584c49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8a0fc662e0ed1cc2756aa34a14584c49">I2C_IC_TAR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a8a0fc662e0ed1cc2756aa34a14584c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23596d9742a6a583d105bda64aafaadf" id="r_a23596d9742a6a583d105bda64aafaadf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a23596d9742a6a583d105bda64aafaadf">I2C_IC_TAR_GC_OR_START_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a23596d9742a6a583d105bda64aafaadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4895386af3f36e29a818001e68f4aeb5" id="r_a4895386af3f36e29a818001e68f4aeb5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4895386af3f36e29a818001e68f4aeb5">I2C_IC_TAR_GC_OR_START_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a4895386af3f36e29a818001e68f4aeb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32903145924c128df67b6c2a42b292fa" id="r_a32903145924c128df67b6c2a42b292fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a32903145924c128df67b6c2a42b292fa">I2C_IC_TAR_GC_OR_START_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a32903145924c128df67b6c2a42b292fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a731f53d68d49a0916926af07fc4da411" id="r_a731f53d68d49a0916926af07fc4da411"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a731f53d68d49a0916926af07fc4da411">I2C_IC_TAR_GC_OR_START_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a731f53d68d49a0916926af07fc4da411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f0698dbb6594f609af655f2d57ca18c" id="r_a5f0698dbb6594f609af655f2d57ca18c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5f0698dbb6594f609af655f2d57ca18c">I2C_IC_TAR_GC_OR_START_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5f0698dbb6594f609af655f2d57ca18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c28ddd2124bf2689d7ada2109b4e04b" id="r_a9c28ddd2124bf2689d7ada2109b4e04b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9c28ddd2124bf2689d7ada2109b4e04b">I2C_IC_TAR_GC_OR_START_VALUE_GENERAL_CALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9c28ddd2124bf2689d7ada2109b4e04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4c668f93c69f1bc7168a885f16db19a" id="r_ac4c668f93c69f1bc7168a885f16db19a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac4c668f93c69f1bc7168a885f16db19a">I2C_IC_TAR_GC_OR_START_VALUE_START_BYTE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ac4c668f93c69f1bc7168a885f16db19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a122928dde592727547e066f5660d64eb" id="r_a122928dde592727547e066f5660d64eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a122928dde592727547e066f5660d64eb">I2C_IC_TAR_IC_TAR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a122928dde592727547e066f5660d64eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b1a486088ef4fadbe823fed25d74162" id="r_a9b1a486088ef4fadbe823fed25d74162"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9b1a486088ef4fadbe823fed25d74162">I2C_IC_TAR_IC_TAR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003ff)</td></tr>
<tr class="separator:a9b1a486088ef4fadbe823fed25d74162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0344619f5215e65cb098b94ec8bffda9" id="r_a0344619f5215e65cb098b94ec8bffda9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0344619f5215e65cb098b94ec8bffda9">I2C_IC_TAR_IC_TAR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0344619f5215e65cb098b94ec8bffda9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee7adf1284bf6e86b80a3422fa3ef61" id="r_acee7adf1284bf6e86b80a3422fa3ef61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#acee7adf1284bf6e86b80a3422fa3ef61">I2C_IC_TAR_IC_TAR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:acee7adf1284bf6e86b80a3422fa3ef61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a881af5a0de984adaf17a85d75959c8f7" id="r_a881af5a0de984adaf17a85d75959c8f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a881af5a0de984adaf17a85d75959c8f7">I2C_IC_TAR_IC_TAR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x055)</td></tr>
<tr class="separator:a881af5a0de984adaf17a85d75959c8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab32315843826e02e6509329159fd2d74" id="r_ab32315843826e02e6509329159fd2d74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab32315843826e02e6509329159fd2d74">I2C_IC_TAR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ab32315843826e02e6509329159fd2d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ecf71f0ddc660eb7e2b485fe219ec7" id="r_a92ecf71f0ddc660eb7e2b485fe219ec7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a92ecf71f0ddc660eb7e2b485fe219ec7">I2C_IC_TAR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000055)</td></tr>
<tr class="separator:a92ecf71f0ddc660eb7e2b485fe219ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad13d1525b08f560374dadae2e20315e7" id="r_ad13d1525b08f560374dadae2e20315e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad13d1525b08f560374dadae2e20315e7">I2C_IC_TAR_SPECIAL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad13d1525b08f560374dadae2e20315e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afec74466bd8af99b0cf1881e693fca12" id="r_afec74466bd8af99b0cf1881e693fca12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#afec74466bd8af99b0cf1881e693fca12">I2C_IC_TAR_SPECIAL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:afec74466bd8af99b0cf1881e693fca12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac29a19f78f226d73d7b85dc4b5bf9796" id="r_ac29a19f78f226d73d7b85dc4b5bf9796"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac29a19f78f226d73d7b85dc4b5bf9796">I2C_IC_TAR_SPECIAL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ac29a19f78f226d73d7b85dc4b5bf9796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad9fb4b194f45b942b3cddce7dd63ee3" id="r_aad9fb4b194f45b942b3cddce7dd63ee3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aad9fb4b194f45b942b3cddce7dd63ee3">I2C_IC_TAR_SPECIAL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:aad9fb4b194f45b942b3cddce7dd63ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47dbf8bbe5fc493219c38fb330dc1341" id="r_a47dbf8bbe5fc493219c38fb330dc1341"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a47dbf8bbe5fc493219c38fb330dc1341">I2C_IC_TAR_SPECIAL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a47dbf8bbe5fc493219c38fb330dc1341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a070b5aec19fb434cbca6df16498fe9e0" id="r_a070b5aec19fb434cbca6df16498fe9e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a070b5aec19fb434cbca6df16498fe9e0">I2C_IC_TAR_SPECIAL_VALUE_DISABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a070b5aec19fb434cbca6df16498fe9e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e6ab26943919f7935956f0a13761c6f" id="r_a0e6ab26943919f7935956f0a13761c6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0e6ab26943919f7935956f0a13761c6f">I2C_IC_TAR_SPECIAL_VALUE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a0e6ab26943919f7935956f0a13761c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae21c14bd8cda64216521e72c1889cd7b" id="r_ae21c14bd8cda64216521e72c1889cd7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae21c14bd8cda64216521e72c1889cd7b">I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae21c14bd8cda64216521e72c1889cd7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c7758b818cd3dead192477c93ae7343" id="r_a5c7758b818cd3dead192477c93ae7343"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5c7758b818cd3dead192477c93ae7343">I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a5c7758b818cd3dead192477c93ae7343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7aa3b500532d76faf60a04a6f58d53" id="r_a4d7aa3b500532d76faf60a04a6f58d53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4d7aa3b500532d76faf60a04a6f58d53">I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a4d7aa3b500532d76faf60a04a6f58d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a586636464cd98bbba7b14f3107a889b0" id="r_a586636464cd98bbba7b14f3107a889b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a586636464cd98bbba7b14f3107a889b0">I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a586636464cd98bbba7b14f3107a889b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a679cfb01d75938c89e473f63e9a0ddc1" id="r_a679cfb01d75938c89e473f63e9a0ddc1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a679cfb01d75938c89e473f63e9a0ddc1">I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a679cfb01d75938c89e473f63e9a0ddc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adefe443c3c9544f46fc55136c2da8643" id="r_adefe443c3c9544f46fc55136c2da8643"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#adefe443c3c9544f46fc55136c2da8643">I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:adefe443c3c9544f46fc55136c2da8643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d525388c8813e6136347724a34bd2b7" id="r_a2d525388c8813e6136347724a34bd2b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2d525388c8813e6136347724a34bd2b7">I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2d525388c8813e6136347724a34bd2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcc9f1e44d0849bbccb8197d44b8b68a" id="r_afcc9f1e44d0849bbccb8197d44b8b68a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#afcc9f1e44d0849bbccb8197d44b8b68a">I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:afcc9f1e44d0849bbccb8197d44b8b68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b4414d70865bd2d7238db0762b2192" id="r_a42b4414d70865bd2d7238db0762b2192"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a42b4414d70865bd2d7238db0762b2192">I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a42b4414d70865bd2d7238db0762b2192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af400dc61ff2d1357397afc51e6fafcdf" id="r_af400dc61ff2d1357397afc51e6fafcdf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af400dc61ff2d1357397afc51e6fafcdf">I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:af400dc61ff2d1357397afc51e6fafcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a4ee44caacc00d1e69562c334cf2572" id="r_a2a4ee44caacc00d1e69562c334cf2572"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2a4ee44caacc00d1e69562c334cf2572">I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a2a4ee44caacc00d1e69562c334cf2572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cfafc0744ac461fccb3037ff0fcf471" id="r_a2cfafc0744ac461fccb3037ff0fcf471"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2cfafc0744ac461fccb3037ff0fcf471">I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2cfafc0744ac461fccb3037ff0fcf471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b4888789853aa940f838859944ecbe2" id="r_a5b4888789853aa940f838859944ecbe2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5b4888789853aa940f838859944ecbe2">I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5b4888789853aa940f838859944ecbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f06520d68a2b072a378ed74c209dbf2" id="r_a5f06520d68a2b072a378ed74c209dbf2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5f06520d68a2b072a378ed74c209dbf2">I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5f06520d68a2b072a378ed74c209dbf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfef2fe9cae45c9ca667758e04c2336b" id="r_abfef2fe9cae45c9ca667758e04c2336b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abfef2fe9cae45c9ca667758e04c2336b">I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:abfef2fe9cae45c9ca667758e04c2336b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a083aafe7fcb40012c5a3614a45b3bef9" id="r_a083aafe7fcb40012c5a3614a45b3bef9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a083aafe7fcb40012c5a3614a45b3bef9">I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a083aafe7fcb40012c5a3614a45b3bef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c5ae043e34e64ebb136485cdaceff4e" id="r_a0c5ae043e34e64ebb136485cdaceff4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0c5ae043e34e64ebb136485cdaceff4e">I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a0c5ae043e34e64ebb136485cdaceff4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a879ba89115bd35af2ed3690016798b0f" id="r_a879ba89115bd35af2ed3690016798b0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a879ba89115bd35af2ed3690016798b0f">I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a879ba89115bd35af2ed3690016798b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955910485576950dcf13d0a9f2de376e" id="r_a955910485576950dcf13d0a9f2de376e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a955910485576950dcf13d0a9f2de376e">I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a955910485576950dcf13d0a9f2de376e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a73c1924df5a603421937b157b24acc" id="r_a5a73c1924df5a603421937b157b24acc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5a73c1924df5a603421937b157b24acc">I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_VALUE_ABRT_10B_RD_GENERATED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5a73c1924df5a603421937b157b24acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb5a23b86ef94e010ea4c120cee3d787" id="r_afb5a23b86ef94e010ea4c120cee3d787"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#afb5a23b86ef94e010ea4c120cee3d787">I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_VALUE_ABRT_10B_RD_VOID</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afb5a23b86ef94e010ea4c120cee3d787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ecb3e54aefe5a3b0b58fecb753d2bf0" id="r_a7ecb3e54aefe5a3b0b58fecb753d2bf0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7ecb3e54aefe5a3b0b58fecb753d2bf0">I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a7ecb3e54aefe5a3b0b58fecb753d2bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5802de6bf56862bc7cd315ba1386c14d" id="r_a5802de6bf56862bc7cd315ba1386c14d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5802de6bf56862bc7cd315ba1386c14d">I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a5802de6bf56862bc7cd315ba1386c14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa32b1436bc47ef4985c25d14875db7be" id="r_aa32b1436bc47ef4985c25d14875db7be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa32b1436bc47ef4985c25d14875db7be">I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa32b1436bc47ef4985c25d14875db7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a864a0c5872f1da1857e57afadf2a937e" id="r_a864a0c5872f1da1857e57afadf2a937e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a864a0c5872f1da1857e57afadf2a937e">I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a864a0c5872f1da1857e57afadf2a937e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68c2255de4802265bdeb6e2d92d261a8" id="r_a68c2255de4802265bdeb6e2d92d261a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a68c2255de4802265bdeb6e2d92d261a8">I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a68c2255de4802265bdeb6e2d92d261a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a964d0d0fe093778bb2d80f6efc47f4cb" id="r_a964d0d0fe093778bb2d80f6efc47f4cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a964d0d0fe093778bb2d80f6efc47f4cb">I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_VALUE_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a964d0d0fe093778bb2d80f6efc47f4cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a745d3620e4ac8a9b5da7981ae06be6cf" id="r_a745d3620e4ac8a9b5da7981ae06be6cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a745d3620e4ac8a9b5da7981ae06be6cf">I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_VALUE_INACTIVE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a745d3620e4ac8a9b5da7981ae06be6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9abd203013670213b60c4e7f6235aadf" id="r_a9abd203013670213b60c4e7f6235aadf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9abd203013670213b60c4e7f6235aadf">I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a9abd203013670213b60c4e7f6235aadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01430156c2ab380dc7d48b2d04b1e7db" id="r_a01430156c2ab380dc7d48b2d04b1e7db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a01430156c2ab380dc7d48b2d04b1e7db">I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a01430156c2ab380dc7d48b2d04b1e7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03972759664cfd5e866fbb3aadbe584d" id="r_a03972759664cfd5e866fbb3aadbe584d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a03972759664cfd5e866fbb3aadbe584d">I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a03972759664cfd5e866fbb3aadbe584d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957f8fa7457695656398d6ede06447b6" id="r_a957f8fa7457695656398d6ede06447b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a957f8fa7457695656398d6ede06447b6">I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a957f8fa7457695656398d6ede06447b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc2f7abfd0d2d9ac726f34cf640fa06" id="r_a1cc2f7abfd0d2d9ac726f34cf640fa06"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1cc2f7abfd0d2d9ac726f34cf640fa06">I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1cc2f7abfd0d2d9ac726f34cf640fa06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75c7683450e2b2739b538d4a99c4d6dc" id="r_a75c7683450e2b2739b538d4a99c4d6dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a75c7683450e2b2739b538d4a99c4d6dc">I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_VALUE_ABRT_GCALL_NOACK_GENERATED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a75c7683450e2b2739b538d4a99c4d6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8349f84e7c083eebc801998e3e94f4d" id="r_ad8349f84e7c083eebc801998e3e94f4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad8349f84e7c083eebc801998e3e94f4d">I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_VALUE_ABRT_GCALL_NOACK_VOID</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad8349f84e7c083eebc801998e3e94f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad23531b6c770613e2b63e2b1d5ca2194" id="r_ad23531b6c770613e2b63e2b1d5ca2194"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad23531b6c770613e2b63e2b1d5ca2194">I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad23531b6c770613e2b63e2b1d5ca2194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a540317ca6c9137e14ce22eb542326aca" id="r_a540317ca6c9137e14ce22eb542326aca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a540317ca6c9137e14ce22eb542326aca">I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a540317ca6c9137e14ce22eb542326aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6f5d4ff3a8c35a4e15079e156d61a8e" id="r_ad6f5d4ff3a8c35a4e15079e156d61a8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad6f5d4ff3a8c35a4e15079e156d61a8e">I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ad6f5d4ff3a8c35a4e15079e156d61a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b45d503ffe7b377ac55ab0deaafa80" id="r_a01b45d503ffe7b377ac55ab0deaafa80"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a01b45d503ffe7b377ac55ab0deaafa80">I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a01b45d503ffe7b377ac55ab0deaafa80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1601c007471a2ded0c0825e369882e" id="r_a6d1601c007471a2ded0c0825e369882e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6d1601c007471a2ded0c0825e369882e">I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6d1601c007471a2ded0c0825e369882e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79f10d1322ebb718bc4606d3dca8eed7" id="r_a79f10d1322ebb718bc4606d3dca8eed7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a79f10d1322ebb718bc4606d3dca8eed7">I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_VALUE_ABRT_GCALL_READ_GENERATED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a79f10d1322ebb718bc4606d3dca8eed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76add73d8a468fb8b9f26f312b7c7efd" id="r_a76add73d8a468fb8b9f26f312b7c7efd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a76add73d8a468fb8b9f26f312b7c7efd">I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_VALUE_ABRT_GCALL_READ_VOID</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a76add73d8a468fb8b9f26f312b7c7efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ca2e9e14ecfbdcf422815f29897699" id="r_a75ca2e9e14ecfbdcf422815f29897699"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a75ca2e9e14ecfbdcf422815f29897699">I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a75ca2e9e14ecfbdcf422815f29897699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c1ba053b62430770b79c93998d7771a" id="r_a1c1ba053b62430770b79c93998d7771a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1c1ba053b62430770b79c93998d7771a">I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a1c1ba053b62430770b79c93998d7771a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7205b0cb9157a5bb8693c2c5bedd48bc" id="r_a7205b0cb9157a5bb8693c2c5bedd48bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7205b0cb9157a5bb8693c2c5bedd48bc">I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a7205b0cb9157a5bb8693c2c5bedd48bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03d5914f2eae6974e988a7095848b399" id="r_a03d5914f2eae6974e988a7095848b399"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a03d5914f2eae6974e988a7095848b399">I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a03d5914f2eae6974e988a7095848b399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa16c1d679667d3b4f98e2c0d2dc24e38" id="r_aa16c1d679667d3b4f98e2c0d2dc24e38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa16c1d679667d3b4f98e2c0d2dc24e38">I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa16c1d679667d3b4f98e2c0d2dc24e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3517d77ac6c2241bd96e6434a4f547f4" id="r_a3517d77ac6c2241bd96e6434a4f547f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3517d77ac6c2241bd96e6434a4f547f4">I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_VALUE_ABRT_HS_ACK_GENERATED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3517d77ac6c2241bd96e6434a4f547f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b4dffb0553b2efd34d22f5d95e1187b" id="r_a0b4dffb0553b2efd34d22f5d95e1187b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0b4dffb0553b2efd34d22f5d95e1187b">I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_VALUE_ABRT_HS_ACK_VOID</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0b4dffb0553b2efd34d22f5d95e1187b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3fb8ab9dc5b3f7c458d32eca9f6c53b" id="r_ab3fb8ab9dc5b3f7c458d32eca9f6c53b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab3fb8ab9dc5b3f7c458d32eca9f6c53b">I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ab3fb8ab9dc5b3f7c458d32eca9f6c53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c95989c94eecd2d1169b45c7a40169" id="r_a76c95989c94eecd2d1169b45c7a40169"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a76c95989c94eecd2d1169b45c7a40169">I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a76c95989c94eecd2d1169b45c7a40169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2286afdb188af5bfaddf7322818a4bf" id="r_ae2286afdb188af5bfaddf7322818a4bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae2286afdb188af5bfaddf7322818a4bf">I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ae2286afdb188af5bfaddf7322818a4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb7e6d4e5c035d15450ef9500a606955" id="r_adb7e6d4e5c035d15450ef9500a606955"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#adb7e6d4e5c035d15450ef9500a606955">I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:adb7e6d4e5c035d15450ef9500a606955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192e8a000a756f8a0e24139920d0bd30" id="r_a192e8a000a756f8a0e24139920d0bd30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a192e8a000a756f8a0e24139920d0bd30">I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a192e8a000a756f8a0e24139920d0bd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29947bee47e82dc4b41eb62b45b0d71a" id="r_a29947bee47e82dc4b41eb62b45b0d71a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a29947bee47e82dc4b41eb62b45b0d71a">I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_VALUE_ABRT_HS_NORSTRT_GENERATED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a29947bee47e82dc4b41eb62b45b0d71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a720cd41385b15859d9df37f0816d160b" id="r_a720cd41385b15859d9df37f0816d160b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a720cd41385b15859d9df37f0816d160b">I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_VALUE_ABRT_HS_NORSTRT_VOID</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a720cd41385b15859d9df37f0816d160b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5acc85144d373b19ed34afdf83f21315" id="r_a5acc85144d373b19ed34afdf83f21315"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5acc85144d373b19ed34afdf83f21315">I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a5acc85144d373b19ed34afdf83f21315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a333c204260dadf31107113ff82017265" id="r_a333c204260dadf31107113ff82017265"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a333c204260dadf31107113ff82017265">I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a333c204260dadf31107113ff82017265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a313b12376f62f8e95dce7e14dfb3fdf6" id="r_a313b12376f62f8e95dce7e14dfb3fdf6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a313b12376f62f8e95dce7e14dfb3fdf6">I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a313b12376f62f8e95dce7e14dfb3fdf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff230c7c13c9220983dcd1404586a3cb" id="r_aff230c7c13c9220983dcd1404586a3cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aff230c7c13c9220983dcd1404586a3cb">I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:aff230c7c13c9220983dcd1404586a3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0fd80fe1ea3c70fd9744dbdf492be6e" id="r_ad0fd80fe1ea3c70fd9744dbdf492be6e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad0fd80fe1ea3c70fd9744dbdf492be6e">I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad0fd80fe1ea3c70fd9744dbdf492be6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a582aa562e851e2aff448fdceb06dbeee" id="r_a582aa562e851e2aff448fdceb06dbeee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a582aa562e851e2aff448fdceb06dbeee">I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_VALUE_ABRT_MASTER_DIS_GENERATED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a582aa562e851e2aff448fdceb06dbeee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6892ef55cc6f8e98eef8e26284878c3" id="r_ac6892ef55cc6f8e98eef8e26284878c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac6892ef55cc6f8e98eef8e26284878c3">I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_VALUE_ABRT_MASTER_DIS_VOID</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac6892ef55cc6f8e98eef8e26284878c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a175f0ff118e23c70c361e0faaf45ee60" id="r_a175f0ff118e23c70c361e0faaf45ee60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a175f0ff118e23c70c361e0faaf45ee60">I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a175f0ff118e23c70c361e0faaf45ee60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dc666a72e52d9ce1b387b5b47e1feca" id="r_a7dc666a72e52d9ce1b387b5b47e1feca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7dc666a72e52d9ce1b387b5b47e1feca">I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a7dc666a72e52d9ce1b387b5b47e1feca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af677b0203f2993ed24fa193261c74cf3" id="r_af677b0203f2993ed24fa193261c74cf3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#af677b0203f2993ed24fa193261c74cf3">I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:af677b0203f2993ed24fa193261c74cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5d6fc260f1e34a0b2cc03a733860eaf" id="r_ac5d6fc260f1e34a0b2cc03a733860eaf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac5d6fc260f1e34a0b2cc03a733860eaf">I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac5d6fc260f1e34a0b2cc03a733860eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62513eb07c2861ca5ae61b0ef99158a4" id="r_a62513eb07c2861ca5ae61b0ef99158a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a62513eb07c2861ca5ae61b0ef99158a4">I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a62513eb07c2861ca5ae61b0ef99158a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e3674a8dd9c841bb99ee1cac0eab03" id="r_a32e3674a8dd9c841bb99ee1cac0eab03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a32e3674a8dd9c841bb99ee1cac0eab03">I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_VALUE_ABRT_SBYTE_ACKDET_GENERATED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a32e3674a8dd9c841bb99ee1cac0eab03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d142f334498397aa3c7cc58cd75f7d4" id="r_a7d142f334498397aa3c7cc58cd75f7d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a7d142f334498397aa3c7cc58cd75f7d4">I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_VALUE_ABRT_SBYTE_ACKDET_VOID</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7d142f334498397aa3c7cc58cd75f7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c48b85d3b29a104a6b4478b5d67a971" id="r_a6c48b85d3b29a104a6b4478b5d67a971"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6c48b85d3b29a104a6b4478b5d67a971">I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a6c48b85d3b29a104a6b4478b5d67a971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2326b922338c93cba6421a28c6c210e" id="r_ac2326b922338c93cba6421a28c6c210e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac2326b922338c93cba6421a28c6c210e">I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:ac2326b922338c93cba6421a28c6c210e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b35d417bc1490e60d379089f4d47a69" id="r_a6b35d417bc1490e60d379089f4d47a69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6b35d417bc1490e60d379089f4d47a69">I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a6b35d417bc1490e60d379089f4d47a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b739bdca332288d1612e17d1770296" id="r_ac2b739bdca332288d1612e17d1770296"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ac2b739bdca332288d1612e17d1770296">I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ac2b739bdca332288d1612e17d1770296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cdc4a6e5b6b1200813fcfce00500aed" id="r_a0cdc4a6e5b6b1200813fcfce00500aed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0cdc4a6e5b6b1200813fcfce00500aed">I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0cdc4a6e5b6b1200813fcfce00500aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52809c3c9f852706a752af03337f4f51" id="r_a52809c3c9f852706a752af03337f4f51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a52809c3c9f852706a752af03337f4f51">I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_VALUE_ABRT_SBYTE_NORSTRT_GENERATED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a52809c3c9f852706a752af03337f4f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0298fe77ea8ef9f2830e950529d7097a" id="r_a0298fe77ea8ef9f2830e950529d7097a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0298fe77ea8ef9f2830e950529d7097a">I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_VALUE_ABRT_SBYTE_NORSTRT_VOID</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0298fe77ea8ef9f2830e950529d7097a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa19e7a2a9249ea40614428eb02007409" id="r_aa19e7a2a9249ea40614428eb02007409"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa19e7a2a9249ea40614428eb02007409">I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aa19e7a2a9249ea40614428eb02007409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab02c137c19f80b7b4e84e8acf0498d12" id="r_ab02c137c19f80b7b4e84e8acf0498d12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab02c137c19f80b7b4e84e8acf0498d12">I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:ab02c137c19f80b7b4e84e8acf0498d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06d93e18eb85ad4caca98c49111a2ff1" id="r_a06d93e18eb85ad4caca98c49111a2ff1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a06d93e18eb85ad4caca98c49111a2ff1">I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a06d93e18eb85ad4caca98c49111a2ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bdcbc6fa08e68996b0073bcc1434e3e" id="r_a8bdcbc6fa08e68996b0073bcc1434e3e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8bdcbc6fa08e68996b0073bcc1434e3e">I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a8bdcbc6fa08e68996b0073bcc1434e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d5a740f835cf6bb27491971f53be27" id="r_a01d5a740f835cf6bb27491971f53be27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a01d5a740f835cf6bb27491971f53be27">I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a01d5a740f835cf6bb27491971f53be27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae17bffecda41aace703bf3be8f916554" id="r_ae17bffecda41aace703bf3be8f916554"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae17bffecda41aace703bf3be8f916554">I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_VALUE_ABRT_SLV_ARBLOST_GENERATED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae17bffecda41aace703bf3be8f916554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81fc101aa34b4766ee6716a5eb229fa8" id="r_a81fc101aa34b4766ee6716a5eb229fa8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a81fc101aa34b4766ee6716a5eb229fa8">I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_VALUE_ABRT_SLV_ARBLOST_VOID</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a81fc101aa34b4766ee6716a5eb229fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ba216868aa529ef3112aaba7c16bfd" id="r_a28ba216868aa529ef3112aaba7c16bfd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a28ba216868aa529ef3112aaba7c16bfd">I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a28ba216868aa529ef3112aaba7c16bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67e360e9f21fe6bc853a3c7f6df86f1c" id="r_a67e360e9f21fe6bc853a3c7f6df86f1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a67e360e9f21fe6bc853a3c7f6df86f1c">I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:a67e360e9f21fe6bc853a3c7f6df86f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b2364c6ec360f148918335ec256da2a" id="r_a5b2364c6ec360f148918335ec256da2a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5b2364c6ec360f148918335ec256da2a">I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a5b2364c6ec360f148918335ec256da2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6da8022e08fbbecb5050914b5acda191" id="r_a6da8022e08fbbecb5050914b5acda191"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6da8022e08fbbecb5050914b5acda191">I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a6da8022e08fbbecb5050914b5acda191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a684dcd44bdffb7a3d58be0a2b08b3c44" id="r_a684dcd44bdffb7a3d58be0a2b08b3c44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a684dcd44bdffb7a3d58be0a2b08b3c44">I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a684dcd44bdffb7a3d58be0a2b08b3c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a412aa5645dc4fa0c237d993e01585245" id="r_a412aa5645dc4fa0c237d993e01585245"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a412aa5645dc4fa0c237d993e01585245">I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_VALUE_ABRT_SLVFLUSH_TXFIFO_GENERATED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a412aa5645dc4fa0c237d993e01585245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad189bf91340caf0a1ff7471ebb0a0bce" id="r_ad189bf91340caf0a1ff7471ebb0a0bce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad189bf91340caf0a1ff7471ebb0a0bce">I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_VALUE_ABRT_SLVFLUSH_TXFIFO_VOID</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad189bf91340caf0a1ff7471ebb0a0bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a587c705d980829eb6b3435570792b9fd" id="r_a587c705d980829eb6b3435570792b9fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a587c705d980829eb6b3435570792b9fd">I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a587c705d980829eb6b3435570792b9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae232ff3dfe023a9f057f5fb408634175" id="r_ae232ff3dfe023a9f057f5fb408634175"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ae232ff3dfe023a9f057f5fb408634175">I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:ae232ff3dfe023a9f057f5fb408634175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01694e47f18d6ae10a04e518787dbd8b" id="r_a01694e47f18d6ae10a04e518787dbd8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a01694e47f18d6ae10a04e518787dbd8b">I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a01694e47f18d6ae10a04e518787dbd8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b48bc8730ee3953e88f2dfa6a1e84b9" id="r_a8b48bc8730ee3953e88f2dfa6a1e84b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8b48bc8730ee3953e88f2dfa6a1e84b9">I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a8b48bc8730ee3953e88f2dfa6a1e84b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8160d65521a08ab4183e1fe7a928b25d" id="r_a8160d65521a08ab4183e1fe7a928b25d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8160d65521a08ab4183e1fe7a928b25d">I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8160d65521a08ab4183e1fe7a928b25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a310531aa25db195e2d3d7c516202e92b" id="r_a310531aa25db195e2d3d7c516202e92b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a310531aa25db195e2d3d7c516202e92b">I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_VALUE_ABRT_SLVRD_INTX_GENERATED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a310531aa25db195e2d3d7c516202e92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de8d5c1def5f48d83c2154e383b010d" id="r_a9de8d5c1def5f48d83c2154e383b010d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9de8d5c1def5f48d83c2154e383b010d">I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_VALUE_ABRT_SLVRD_INTX_VOID</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9de8d5c1def5f48d83c2154e383b010d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abefae6e7ff9e8a70725338e86f16a21c" id="r_abefae6e7ff9e8a70725338e86f16a21c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abefae6e7ff9e8a70725338e86f16a21c">I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:abefae6e7ff9e8a70725338e86f16a21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a451703c74199b4367b5c5ac44af29f5e" id="r_a451703c74199b4367b5c5ac44af29f5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a451703c74199b4367b5c5ac44af29f5e">I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a451703c74199b4367b5c5ac44af29f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad93bab86a923b1a24de15a118c90a0f7" id="r_ad93bab86a923b1a24de15a118c90a0f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad93bab86a923b1a24de15a118c90a0f7">I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ad93bab86a923b1a24de15a118c90a0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a670624caf6a6ce22fc80965bd72c4227" id="r_a670624caf6a6ce22fc80965bd72c4227"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a670624caf6a6ce22fc80965bd72c4227">I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a670624caf6a6ce22fc80965bd72c4227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d73c6c3b1de64db15822d6b7588f260" id="r_a9d73c6c3b1de64db15822d6b7588f260"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9d73c6c3b1de64db15822d6b7588f260">I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9d73c6c3b1de64db15822d6b7588f260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab699d83d2115ebebd233be86e42279e8" id="r_ab699d83d2115ebebd233be86e42279e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab699d83d2115ebebd233be86e42279e8">I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_VALUE_ABRT_TXDATA_NOACK_GENERATED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab699d83d2115ebebd233be86e42279e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9b6b7287f9e004f824c99411eb213e4" id="r_ab9b6b7287f9e004f824c99411eb213e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab9b6b7287f9e004f824c99411eb213e4">I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_VALUE_ABRT_TXDATA_NOACK_VOID</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab9b6b7287f9e004f824c99411eb213e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82398fb5ceca0a6b72778382d539a398" id="r_a82398fb5ceca0a6b72778382d539a398"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a82398fb5ceca0a6b72778382d539a398">I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a82398fb5ceca0a6b72778382d539a398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c864445c09c3948bad37caf06b99b2f" id="r_a4c864445c09c3948bad37caf06b99b2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4c864445c09c3948bad37caf06b99b2f">I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a4c864445c09c3948bad37caf06b99b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6357f2fde7e0cdea00229a767e856a78" id="r_a6357f2fde7e0cdea00229a767e856a78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6357f2fde7e0cdea00229a767e856a78">I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a6357f2fde7e0cdea00229a767e856a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00e34a228fa30b4aabb5d0fbd70d07c9" id="r_a00e34a228fa30b4aabb5d0fbd70d07c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a00e34a228fa30b4aabb5d0fbd70d07c9">I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a00e34a228fa30b4aabb5d0fbd70d07c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ebfefc8f037df71d900a19a989bdc2d" id="r_a2ebfefc8f037df71d900a19a989bdc2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2ebfefc8f037df71d900a19a989bdc2d">I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2ebfefc8f037df71d900a19a989bdc2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec94b32368b0ae48b201ac6afcb69cc7" id="r_aec94b32368b0ae48b201ac6afcb69cc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aec94b32368b0ae48b201ac6afcb69cc7">I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_VALUE_ABRT_USER_ABRT_GENERATED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aec94b32368b0ae48b201ac6afcb69cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a876b25a42763e9b6469e729863449a63" id="r_a876b25a42763e9b6469e729863449a63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a876b25a42763e9b6469e729863449a63">I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_VALUE_ABRT_USER_ABRT_VOID</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a876b25a42763e9b6469e729863449a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9617a6cf5435787c1a19bfa8b31a4b" id="r_a2e9617a6cf5435787c1a19bfa8b31a4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2e9617a6cf5435787c1a19bfa8b31a4b">I2C_IC_TX_ABRT_SOURCE_ARB_LOST_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a2e9617a6cf5435787c1a19bfa8b31a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b2d6cdaa64ed8924f1c0a1b56b2cc1d" id="r_a6b2d6cdaa64ed8924f1c0a1b56b2cc1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a6b2d6cdaa64ed8924f1c0a1b56b2cc1d">I2C_IC_TX_ABRT_SOURCE_ARB_LOST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a6b2d6cdaa64ed8924f1c0a1b56b2cc1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a739f71d857cc469feece4609445bdbab" id="r_a739f71d857cc469feece4609445bdbab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a739f71d857cc469feece4609445bdbab">I2C_IC_TX_ABRT_SOURCE_ARB_LOST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a739f71d857cc469feece4609445bdbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dc8ec55951b0e0410a4436f2b5cd614" id="r_a8dc8ec55951b0e0410a4436f2b5cd614"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a8dc8ec55951b0e0410a4436f2b5cd614">I2C_IC_TX_ABRT_SOURCE_ARB_LOST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a8dc8ec55951b0e0410a4436f2b5cd614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed085e425f564b3d90a9e30b0d1c9d60" id="r_aed085e425f564b3d90a9e30b0d1c9d60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aed085e425f564b3d90a9e30b0d1c9d60">I2C_IC_TX_ABRT_SOURCE_ARB_LOST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aed085e425f564b3d90a9e30b0d1c9d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9608d35dd4861fa21d99fc9a331d1da2" id="r_a9608d35dd4861fa21d99fc9a331d1da2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9608d35dd4861fa21d99fc9a331d1da2">I2C_IC_TX_ABRT_SOURCE_ARB_LOST_VALUE_ABRT_LOST_GENERATED</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9608d35dd4861fa21d99fc9a331d1da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afefb01c4cb5ea415ae9568c40feb3c35" id="r_afefb01c4cb5ea415ae9568c40feb3c35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#afefb01c4cb5ea415ae9568c40feb3c35">I2C_IC_TX_ABRT_SOURCE_ARB_LOST_VALUE_ABRT_LOST_VOID</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afefb01c4cb5ea415ae9568c40feb3c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fcdc9c1d26ed2b71ad7f4766dc4e827" id="r_a9fcdc9c1d26ed2b71ad7f4766dc4e827"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9fcdc9c1d26ed2b71ad7f4766dc4e827">I2C_IC_TX_ABRT_SOURCE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xff81ffff)</td></tr>
<tr class="separator:a9fcdc9c1d26ed2b71ad7f4766dc4e827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8d7993a00ab6c21ebbc088fcff4a3d0" id="r_ab8d7993a00ab6c21ebbc088fcff4a3d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ab8d7993a00ab6c21ebbc088fcff4a3d0">I2C_IC_TX_ABRT_SOURCE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:ab8d7993a00ab6c21ebbc088fcff4a3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3512fad451c37e2cc202df7fe52b9702" id="r_a3512fad451c37e2cc202df7fe52b9702"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3512fad451c37e2cc202df7fe52b9702">I2C_IC_TX_ABRT_SOURCE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3512fad451c37e2cc202df7fe52b9702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11a2b5c71012d6badc3ccf764f3e19db" id="r_a11a2b5c71012d6badc3ccf764f3e19db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a11a2b5c71012d6badc3ccf764f3e19db">I2C_IC_TX_ABRT_SOURCE_TX_FLUSH_CNT_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a11a2b5c71012d6badc3ccf764f3e19db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d9371725117965a75bbd17235a80e1" id="r_a62d9371725117965a75bbd17235a80e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a62d9371725117965a75bbd17235a80e1">I2C_IC_TX_ABRT_SOURCE_TX_FLUSH_CNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xff800000)</td></tr>
<tr class="separator:a62d9371725117965a75bbd17235a80e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a724c07eaea45f2bf85f658f17d72a68c" id="r_a724c07eaea45f2bf85f658f17d72a68c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a724c07eaea45f2bf85f658f17d72a68c">I2C_IC_TX_ABRT_SOURCE_TX_FLUSH_CNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a724c07eaea45f2bf85f658f17d72a68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee0bd74b03d0464df3d95deddaeabac" id="r_a5ee0bd74b03d0464df3d95deddaeabac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a5ee0bd74b03d0464df3d95deddaeabac">I2C_IC_TX_ABRT_SOURCE_TX_FLUSH_CNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a5ee0bd74b03d0464df3d95deddaeabac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d7051abece98bbafc8913e3f3d9abe3" id="r_a1d7051abece98bbafc8913e3f3d9abe3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a1d7051abece98bbafc8913e3f3d9abe3">I2C_IC_TX_ABRT_SOURCE_TX_FLUSH_CNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000)</td></tr>
<tr class="separator:a1d7051abece98bbafc8913e3f3d9abe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a810996835b5449462e2ffdbef8671055" id="r_a810996835b5449462e2ffdbef8671055"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a810996835b5449462e2ffdbef8671055">I2C_IC_TX_TL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a810996835b5449462e2ffdbef8671055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74bbb07e6b7af2ba672a35db801c20e7" id="r_a74bbb07e6b7af2ba672a35db801c20e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a74bbb07e6b7af2ba672a35db801c20e7">I2C_IC_TX_TL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003c)</td></tr>
<tr class="separator:a74bbb07e6b7af2ba672a35db801c20e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb87cc5173629a56df5a5ef46ca6af57" id="r_adb87cc5173629a56df5a5ef46ca6af57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#adb87cc5173629a56df5a5ef46ca6af57">I2C_IC_TX_TL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:adb87cc5173629a56df5a5ef46ca6af57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f016e070132285c70ed1329f2064953" id="r_a3f016e070132285c70ed1329f2064953"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a3f016e070132285c70ed1329f2064953">I2C_IC_TX_TL_TX_TL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3f016e070132285c70ed1329f2064953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5aadc8622f82939d5ba701fc90df774" id="r_ad5aadc8622f82939d5ba701fc90df774"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#ad5aadc8622f82939d5ba701fc90df774">I2C_IC_TX_TL_TX_TL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:ad5aadc8622f82939d5ba701fc90df774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e165c9fc676bedc6701a126aeb53c26" id="r_a4e165c9fc676bedc6701a126aeb53c26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4e165c9fc676bedc6701a126aeb53c26">I2C_IC_TX_TL_TX_TL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4e165c9fc676bedc6701a126aeb53c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abac69e5b9e8bbee802a67e9908112a76" id="r_abac69e5b9e8bbee802a67e9908112a76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#abac69e5b9e8bbee802a67e9908112a76">I2C_IC_TX_TL_TX_TL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:abac69e5b9e8bbee802a67e9908112a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bbf8d8e03190aa142ebdbf99e67c17c" id="r_a4bbf8d8e03190aa142ebdbf99e67c17c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a4bbf8d8e03190aa142ebdbf99e67c17c">I2C_IC_TX_TL_TX_TL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a4bbf8d8e03190aa142ebdbf99e67c17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787bb66b651dc88f8b3135cd7c294a90" id="r_a787bb66b651dc88f8b3135cd7c294a90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a787bb66b651dc88f8b3135cd7c294a90">I2C_IC_TXFLR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:a787bb66b651dc88f8b3135cd7c294a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e80de9af2edfa79c58f7006cddd09dc" id="r_a9e80de9af2edfa79c58f7006cddd09dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a9e80de9af2edfa79c58f7006cddd09dc">I2C_IC_TXFLR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000074)</td></tr>
<tr class="separator:a9e80de9af2edfa79c58f7006cddd09dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e27ecf62a4f3e16dce650f0af9f87d2" id="r_a2e27ecf62a4f3e16dce650f0af9f87d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2e27ecf62a4f3e16dce650f0af9f87d2">I2C_IC_TXFLR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a2e27ecf62a4f3e16dce650f0af9f87d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45f6cebd4c58354d0ae4e7eb2858d2c2" id="r_a45f6cebd4c58354d0ae4e7eb2858d2c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a45f6cebd4c58354d0ae4e7eb2858d2c2">I2C_IC_TXFLR_TXFLR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a45f6cebd4c58354d0ae4e7eb2858d2c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d65880d021619cd0eb8ca5dc54b5c42" id="r_a2d65880d021619cd0eb8ca5dc54b5c42"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2d65880d021619cd0eb8ca5dc54b5c42">I2C_IC_TXFLR_TXFLR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:a2d65880d021619cd0eb8ca5dc54b5c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa06cd882b8ed527fdba8416b00359f58" id="r_aa06cd882b8ed527fdba8416b00359f58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#aa06cd882b8ed527fdba8416b00359f58">I2C_IC_TXFLR_TXFLR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa06cd882b8ed527fdba8416b00359f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0caa470b7e48f48d5c4708cad6887a2e" id="r_a0caa470b7e48f48d5c4708cad6887a2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a0caa470b7e48f48d5c4708cad6887a2e">I2C_IC_TXFLR_TXFLR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a0caa470b7e48f48d5c4708cad6887a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b3c7e886dfdeec11193b52c21cb2585" id="r_a2b3c7e886dfdeec11193b52c21cb2585"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html#a2b3c7e886dfdeec11193b52c21cb2585">I2C_IC_TXFLR_TXFLR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a2b3c7e886dfdeec11193b52c21cb2585"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Documentação das macros</h2>
<a id="ad02b332c15dad6af1684ae5ed0351425" name="ad02b332c15dad6af1684ae5ed0351425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad02b332c15dad6af1684ae5ed0351425">&#9670;&#160;</a></span>I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad56a8f89b9411bc29fecec9c885ca7e0" name="ad56a8f89b9411bc29fecec9c885ca7e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad56a8f89b9411bc29fecec9c885ca7e0">&#9670;&#160;</a></span>I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea37ca00c004b451bf31b5531ffcab58" name="aea37ca00c004b451bf31b5531ffcab58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea37ca00c004b451bf31b5531ffcab58">&#9670;&#160;</a></span>I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4ffc8128b447ea1677f123959c65ffa" name="ac4ffc8128b447ea1677f123959c65ffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ffc8128b447ea1677f123959c65ffa">&#9670;&#160;</a></span>I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf50d1efb166533ea8fde5443e1e9ad9" name="abf50d1efb166533ea8fde5443e1e9ad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf50d1efb166533ea8fde5443e1e9ad9">&#9670;&#160;</a></span>I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8120aba68f5d6189402ef05cf1bc4e4a" name="a8120aba68f5d6189402ef05cf1bc4e4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8120aba68f5d6189402ef05cf1bc4e4a">&#9670;&#160;</a></span>I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbcbcae41134a07c7e810fee90ff13a3" name="abbcbcae41134a07c7e810fee90ff13a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbcbcae41134a07c7e810fee90ff13a3">&#9670;&#160;</a></span>I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14115b25c9a1feb08538a85fc2c0cee5" name="a14115b25c9a1feb08538a85fc2c0cee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14115b25c9a1feb08538a85fc2c0cee5">&#9670;&#160;</a></span>I2C_IC_ACK_GENERAL_CALL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ACK_GENERAL_CALL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba0608bf3a48f03910d627037318f6a9" name="aba0608bf3a48f03910d627037318f6a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba0608bf3a48f03910d627037318f6a9">&#9670;&#160;</a></span>I2C_IC_ACK_GENERAL_CALL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ACK_GENERAL_CALL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000098)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea8d89de7d346dff53ce5ab3895dafbe" name="aea8d89de7d346dff53ce5ab3895dafbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea8d89de7d346dff53ce5ab3895dafbe">&#9670;&#160;</a></span>I2C_IC_ACK_GENERAL_CALL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ACK_GENERAL_CALL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3083c5100c9be918d3b1f5048a57c52b" name="a3083c5100c9be918d3b1f5048a57c52b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3083c5100c9be918d3b1f5048a57c52b">&#9670;&#160;</a></span>I2C_IC_CLR_ACTIVITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_ACTIVITY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea0722e73818240ba778d30a75f97b3e" name="aea0722e73818240ba778d30a75f97b3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea0722e73818240ba778d30a75f97b3e">&#9670;&#160;</a></span>I2C_IC_CLR_ACTIVITY_CLR_ACTIVITY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_ACTIVITY_CLR_ACTIVITY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3598de437af4552040a25eb6405778fc" name="a3598de437af4552040a25eb6405778fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3598de437af4552040a25eb6405778fc">&#9670;&#160;</a></span>I2C_IC_CLR_ACTIVITY_CLR_ACTIVITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_ACTIVITY_CLR_ACTIVITY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48f805464c02a9831652dde2c6281f9c" name="a48f805464c02a9831652dde2c6281f9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48f805464c02a9831652dde2c6281f9c">&#9670;&#160;</a></span>I2C_IC_CLR_ACTIVITY_CLR_ACTIVITY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_ACTIVITY_CLR_ACTIVITY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a293a61550d68e6fe6ad3304cf7d5f088" name="a293a61550d68e6fe6ad3304cf7d5f088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a293a61550d68e6fe6ad3304cf7d5f088">&#9670;&#160;</a></span>I2C_IC_CLR_ACTIVITY_CLR_ACTIVITY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_ACTIVITY_CLR_ACTIVITY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0aa93e11485e63387a04d7dc7817f39f" name="a0aa93e11485e63387a04d7dc7817f39f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aa93e11485e63387a04d7dc7817f39f">&#9670;&#160;</a></span>I2C_IC_CLR_ACTIVITY_CLR_ACTIVITY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_ACTIVITY_CLR_ACTIVITY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ee5f1f0f225d7f3f7bc0cbb8646b8d8" name="a4ee5f1f0f225d7f3f7bc0cbb8646b8d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ee5f1f0f225d7f3f7bc0cbb8646b8d8">&#9670;&#160;</a></span>I2C_IC_CLR_ACTIVITY_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_ACTIVITY_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000005c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bdb677028022f93df4f7e2f4c1315ec" name="a3bdb677028022f93df4f7e2f4c1315ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bdb677028022f93df4f7e2f4c1315ec">&#9670;&#160;</a></span>I2C_IC_CLR_ACTIVITY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_ACTIVITY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11bd5a62824698aba4f4be946d4ef182" name="a11bd5a62824698aba4f4be946d4ef182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11bd5a62824698aba4f4be946d4ef182">&#9670;&#160;</a></span>I2C_IC_CLR_GEN_CALL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_GEN_CALL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9636f96d683dd4e4481475133e982284" name="a9636f96d683dd4e4481475133e982284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9636f96d683dd4e4481475133e982284">&#9670;&#160;</a></span>I2C_IC_CLR_GEN_CALL_CLR_GEN_CALL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_GEN_CALL_CLR_GEN_CALL_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe908758264e146222dc299d8993b85a" name="abe908758264e146222dc299d8993b85a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe908758264e146222dc299d8993b85a">&#9670;&#160;</a></span>I2C_IC_CLR_GEN_CALL_CLR_GEN_CALL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_GEN_CALL_CLR_GEN_CALL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad6af9de87eb7ac5626dfed1ef2236a8" name="aad6af9de87eb7ac5626dfed1ef2236a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad6af9de87eb7ac5626dfed1ef2236a8">&#9670;&#160;</a></span>I2C_IC_CLR_GEN_CALL_CLR_GEN_CALL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_GEN_CALL_CLR_GEN_CALL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51e76fadec172db8c50ae1be2ad40568" name="a51e76fadec172db8c50ae1be2ad40568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51e76fadec172db8c50ae1be2ad40568">&#9670;&#160;</a></span>I2C_IC_CLR_GEN_CALL_CLR_GEN_CALL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_GEN_CALL_CLR_GEN_CALL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabcfc88b51659522a172b1999f71c3cd" name="aabcfc88b51659522a172b1999f71c3cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabcfc88b51659522a172b1999f71c3cd">&#9670;&#160;</a></span>I2C_IC_CLR_GEN_CALL_CLR_GEN_CALL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_GEN_CALL_CLR_GEN_CALL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcd4fe86ea90789699b995432f02a3cf" name="afcd4fe86ea90789699b995432f02a3cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcd4fe86ea90789699b995432f02a3cf">&#9670;&#160;</a></span>I2C_IC_CLR_GEN_CALL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_GEN_CALL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000068)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24b8bef7856804b718f0021112b04396" name="a24b8bef7856804b718f0021112b04396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24b8bef7856804b718f0021112b04396">&#9670;&#160;</a></span>I2C_IC_CLR_GEN_CALL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_GEN_CALL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ca672e13153e6139ffd0fb4dd19db3b" name="a8ca672e13153e6139ffd0fb4dd19db3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca672e13153e6139ffd0fb4dd19db3b">&#9670;&#160;</a></span>I2C_IC_CLR_INTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_INTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5edf481945c97130bee00eb15132533" name="ac5edf481945c97130bee00eb15132533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5edf481945c97130bee00eb15132533">&#9670;&#160;</a></span>I2C_IC_CLR_INTR_CLR_INTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_INTR_CLR_INTR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4e2e89e7532c1336e9eebab1b38c71e" name="ad4e2e89e7532c1336e9eebab1b38c71e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4e2e89e7532c1336e9eebab1b38c71e">&#9670;&#160;</a></span>I2C_IC_CLR_INTR_CLR_INTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_INTR_CLR_INTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2444db4ee9abb279b91499dfe4722ee7" name="a2444db4ee9abb279b91499dfe4722ee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2444db4ee9abb279b91499dfe4722ee7">&#9670;&#160;</a></span>I2C_IC_CLR_INTR_CLR_INTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_INTR_CLR_INTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3df302092ec23d4b7469b1a6e5e73eb6" name="a3df302092ec23d4b7469b1a6e5e73eb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3df302092ec23d4b7469b1a6e5e73eb6">&#9670;&#160;</a></span>I2C_IC_CLR_INTR_CLR_INTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_INTR_CLR_INTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4074de4cc937a659cdc6f0ccffd7126" name="af4074de4cc937a659cdc6f0ccffd7126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4074de4cc937a659cdc6f0ccffd7126">&#9670;&#160;</a></span>I2C_IC_CLR_INTR_CLR_INTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_INTR_CLR_INTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a888ce5d5c6e89df808a5cddeb9f9662c" name="a888ce5d5c6e89df808a5cddeb9f9662c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a888ce5d5c6e89df808a5cddeb9f9662c">&#9670;&#160;</a></span>I2C_IC_CLR_INTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_INTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d270cdc70eb5188531144c0b621bcdc" name="a9d270cdc70eb5188531144c0b621bcdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d270cdc70eb5188531144c0b621bcdc">&#9670;&#160;</a></span>I2C_IC_CLR_INTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_INTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4b7506872c8f377bfedb0a61868fb91" name="ab4b7506872c8f377bfedb0a61868fb91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4b7506872c8f377bfedb0a61868fb91">&#9670;&#160;</a></span>I2C_IC_CLR_RD_REQ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RD_REQ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1131fb336ccdda461a3f4f5840198537" name="a1131fb336ccdda461a3f4f5840198537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1131fb336ccdda461a3f4f5840198537">&#9670;&#160;</a></span>I2C_IC_CLR_RD_REQ_CLR_RD_REQ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RD_REQ_CLR_RD_REQ_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fdde352beb9b880d5efda745c741a1f" name="a7fdde352beb9b880d5efda745c741a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fdde352beb9b880d5efda745c741a1f">&#9670;&#160;</a></span>I2C_IC_CLR_RD_REQ_CLR_RD_REQ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RD_REQ_CLR_RD_REQ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60a44242309a7d077fac28d16e91f9a9" name="a60a44242309a7d077fac28d16e91f9a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60a44242309a7d077fac28d16e91f9a9">&#9670;&#160;</a></span>I2C_IC_CLR_RD_REQ_CLR_RD_REQ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RD_REQ_CLR_RD_REQ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac06acb79b560762c80a65952c9751795" name="ac06acb79b560762c80a65952c9751795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac06acb79b560762c80a65952c9751795">&#9670;&#160;</a></span>I2C_IC_CLR_RD_REQ_CLR_RD_REQ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RD_REQ_CLR_RD_REQ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e471d0d8e13de0a87aba15458895df8" name="a8e471d0d8e13de0a87aba15458895df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e471d0d8e13de0a87aba15458895df8">&#9670;&#160;</a></span>I2C_IC_CLR_RD_REQ_CLR_RD_REQ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RD_REQ_CLR_RD_REQ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf97eda4e4578802eb0a0fa9cd7244d4" name="acf97eda4e4578802eb0a0fa9cd7244d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf97eda4e4578802eb0a0fa9cd7244d4">&#9670;&#160;</a></span>I2C_IC_CLR_RD_REQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RD_REQ_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000050)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d990a0e4a27b508ba8bb46a8f5036b5" name="a2d990a0e4a27b508ba8bb46a8f5036b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d990a0e4a27b508ba8bb46a8f5036b5">&#9670;&#160;</a></span>I2C_IC_CLR_RD_REQ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RD_REQ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af277ffabe8cbe2e41cfaeeca6d755bcb" name="af277ffabe8cbe2e41cfaeeca6d755bcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af277ffabe8cbe2e41cfaeeca6d755bcb">&#9670;&#160;</a></span>I2C_IC_CLR_RESTART_DET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RESTART_DET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86f937062bc2f29622b62ff013325382" name="a86f937062bc2f29622b62ff013325382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86f937062bc2f29622b62ff013325382">&#9670;&#160;</a></span>I2C_IC_CLR_RESTART_DET_CLR_RESTART_DET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RESTART_DET_CLR_RESTART_DET_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d85d0a9267f46d7fd52e54432c68954" name="a6d85d0a9267f46d7fd52e54432c68954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d85d0a9267f46d7fd52e54432c68954">&#9670;&#160;</a></span>I2C_IC_CLR_RESTART_DET_CLR_RESTART_DET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RESTART_DET_CLR_RESTART_DET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af91cc65e894e9be18f53d9f99c0a6aa0" name="af91cc65e894e9be18f53d9f99c0a6aa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af91cc65e894e9be18f53d9f99c0a6aa0">&#9670;&#160;</a></span>I2C_IC_CLR_RESTART_DET_CLR_RESTART_DET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RESTART_DET_CLR_RESTART_DET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaeb434c0a2e811d0481f781d2fc180e9" name="aaeb434c0a2e811d0481f781d2fc180e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeb434c0a2e811d0481f781d2fc180e9">&#9670;&#160;</a></span>I2C_IC_CLR_RESTART_DET_CLR_RESTART_DET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RESTART_DET_CLR_RESTART_DET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafe1db046307ee79c048cde46445f6f1" name="aafe1db046307ee79c048cde46445f6f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafe1db046307ee79c048cde46445f6f1">&#9670;&#160;</a></span>I2C_IC_CLR_RESTART_DET_CLR_RESTART_DET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RESTART_DET_CLR_RESTART_DET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3049a3264cf1aa7eed8e10b9c3b3ce4a" name="a3049a3264cf1aa7eed8e10b9c3b3ce4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3049a3264cf1aa7eed8e10b9c3b3ce4a">&#9670;&#160;</a></span>I2C_IC_CLR_RESTART_DET_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RESTART_DET_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a1c7fafdced414bf6737a2d06a52ed7" name="a4a1c7fafdced414bf6737a2d06a52ed7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a1c7fafdced414bf6737a2d06a52ed7">&#9670;&#160;</a></span>I2C_IC_CLR_RESTART_DET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RESTART_DET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cfdd6763f57bc5dcc60dccf7792b326" name="a1cfdd6763f57bc5dcc60dccf7792b326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cfdd6763f57bc5dcc60dccf7792b326">&#9670;&#160;</a></span>I2C_IC_CLR_RX_DONE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_DONE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e24ad30e7b8fc16ae4cf5b66cb1df99" name="a3e24ad30e7b8fc16ae4cf5b66cb1df99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e24ad30e7b8fc16ae4cf5b66cb1df99">&#9670;&#160;</a></span>I2C_IC_CLR_RX_DONE_CLR_RX_DONE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_DONE_CLR_RX_DONE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28e75afb5363ceed6088f67fc3a975b8" name="a28e75afb5363ceed6088f67fc3a975b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28e75afb5363ceed6088f67fc3a975b8">&#9670;&#160;</a></span>I2C_IC_CLR_RX_DONE_CLR_RX_DONE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_DONE_CLR_RX_DONE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2910d756709f89cd5b3f5e0c8d67e9a5" name="a2910d756709f89cd5b3f5e0c8d67e9a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2910d756709f89cd5b3f5e0c8d67e9a5">&#9670;&#160;</a></span>I2C_IC_CLR_RX_DONE_CLR_RX_DONE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_DONE_CLR_RX_DONE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6841fbb28fdd92d83b61f56c030b4310" name="a6841fbb28fdd92d83b61f56c030b4310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6841fbb28fdd92d83b61f56c030b4310">&#9670;&#160;</a></span>I2C_IC_CLR_RX_DONE_CLR_RX_DONE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_DONE_CLR_RX_DONE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0422cfe9bd6b161f0f0e04a05aa270a1" name="a0422cfe9bd6b161f0f0e04a05aa270a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0422cfe9bd6b161f0f0e04a05aa270a1">&#9670;&#160;</a></span>I2C_IC_CLR_RX_DONE_CLR_RX_DONE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_DONE_CLR_RX_DONE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a354de875f62a93a5242d077d3928b2c6" name="a354de875f62a93a5242d077d3928b2c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a354de875f62a93a5242d077d3928b2c6">&#9670;&#160;</a></span>I2C_IC_CLR_RX_DONE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_DONE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000058)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b307ccd16ae9522640e5574f2703fb1" name="a8b307ccd16ae9522640e5574f2703fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b307ccd16ae9522640e5574f2703fb1">&#9670;&#160;</a></span>I2C_IC_CLR_RX_DONE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_DONE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bd50b5c955a3b838fb01622ab2ae446" name="a9bd50b5c955a3b838fb01622ab2ae446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bd50b5c955a3b838fb01622ab2ae446">&#9670;&#160;</a></span>I2C_IC_CLR_RX_OVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_OVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f2143a4d532e3cc9009f82b80c331ed" name="a7f2143a4d532e3cc9009f82b80c331ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f2143a4d532e3cc9009f82b80c331ed">&#9670;&#160;</a></span>I2C_IC_CLR_RX_OVER_CLR_RX_OVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_OVER_CLR_RX_OVER_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f440c3d0d323c13e0ce16f9b6b3b6a1" name="a1f440c3d0d323c13e0ce16f9b6b3b6a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f440c3d0d323c13e0ce16f9b6b3b6a1">&#9670;&#160;</a></span>I2C_IC_CLR_RX_OVER_CLR_RX_OVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_OVER_CLR_RX_OVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cc1b138fad84472b193a15dd2deb0b3" name="a1cc1b138fad84472b193a15dd2deb0b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cc1b138fad84472b193a15dd2deb0b3">&#9670;&#160;</a></span>I2C_IC_CLR_RX_OVER_CLR_RX_OVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_OVER_CLR_RX_OVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae724030b13c6dc9b81c9710cb6999cfb" name="ae724030b13c6dc9b81c9710cb6999cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae724030b13c6dc9b81c9710cb6999cfb">&#9670;&#160;</a></span>I2C_IC_CLR_RX_OVER_CLR_RX_OVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_OVER_CLR_RX_OVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad443990fae1ce93157f7457058fc372f" name="ad443990fae1ce93157f7457058fc372f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad443990fae1ce93157f7457058fc372f">&#9670;&#160;</a></span>I2C_IC_CLR_RX_OVER_CLR_RX_OVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_OVER_CLR_RX_OVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a279dc639c2cc2186d61d2ae78d3488e2" name="a279dc639c2cc2186d61d2ae78d3488e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a279dc639c2cc2186d61d2ae78d3488e2">&#9670;&#160;</a></span>I2C_IC_CLR_RX_OVER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_OVER_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000048)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a347e36e000ad8453cc2783880a8bfcd8" name="a347e36e000ad8453cc2783880a8bfcd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a347e36e000ad8453cc2783880a8bfcd8">&#9670;&#160;</a></span>I2C_IC_CLR_RX_OVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_OVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af86b1f1b76ec0b8ebc3c321d9a4d8f8a" name="af86b1f1b76ec0b8ebc3c321d9a4d8f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af86b1f1b76ec0b8ebc3c321d9a4d8f8a">&#9670;&#160;</a></span>I2C_IC_CLR_RX_UNDER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_UNDER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59db56c2e5d27956473cf7c3f376cb91" name="a59db56c2e5d27956473cf7c3f376cb91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59db56c2e5d27956473cf7c3f376cb91">&#9670;&#160;</a></span>I2C_IC_CLR_RX_UNDER_CLR_RX_UNDER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_UNDER_CLR_RX_UNDER_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a332c0fde2458c4a5b5ff4804185e276f" name="a332c0fde2458c4a5b5ff4804185e276f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a332c0fde2458c4a5b5ff4804185e276f">&#9670;&#160;</a></span>I2C_IC_CLR_RX_UNDER_CLR_RX_UNDER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_UNDER_CLR_RX_UNDER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66105515621e7ffef163161a0be7e3fa" name="a66105515621e7ffef163161a0be7e3fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66105515621e7ffef163161a0be7e3fa">&#9670;&#160;</a></span>I2C_IC_CLR_RX_UNDER_CLR_RX_UNDER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_UNDER_CLR_RX_UNDER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91c3f89e5b7811d14863657d1b4b81d3" name="a91c3f89e5b7811d14863657d1b4b81d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c3f89e5b7811d14863657d1b4b81d3">&#9670;&#160;</a></span>I2C_IC_CLR_RX_UNDER_CLR_RX_UNDER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_UNDER_CLR_RX_UNDER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcc0e1980c72e671c5bf1db13ece786f" name="abcc0e1980c72e671c5bf1db13ece786f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc0e1980c72e671c5bf1db13ece786f">&#9670;&#160;</a></span>I2C_IC_CLR_RX_UNDER_CLR_RX_UNDER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_UNDER_CLR_RX_UNDER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a325f31003dcf583cd432088198f57c9e" name="a325f31003dcf583cd432088198f57c9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a325f31003dcf583cd432088198f57c9e">&#9670;&#160;</a></span>I2C_IC_CLR_RX_UNDER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_UNDER_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000044)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abeec5616a58434d01aba4be448550cbd" name="abeec5616a58434d01aba4be448550cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeec5616a58434d01aba4be448550cbd">&#9670;&#160;</a></span>I2C_IC_CLR_RX_UNDER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_RX_UNDER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad85b10f6f759c4084c9b064cb20e7b46" name="ad85b10f6f759c4084c9b064cb20e7b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85b10f6f759c4084c9b064cb20e7b46">&#9670;&#160;</a></span>I2C_IC_CLR_START_DET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_START_DET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afead65cbd3f128cbc5d12cf8f3104a75" name="afead65cbd3f128cbc5d12cf8f3104a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afead65cbd3f128cbc5d12cf8f3104a75">&#9670;&#160;</a></span>I2C_IC_CLR_START_DET_CLR_START_DET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_START_DET_CLR_START_DET_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54b228d44e357f3bc500af8318b31168" name="a54b228d44e357f3bc500af8318b31168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b228d44e357f3bc500af8318b31168">&#9670;&#160;</a></span>I2C_IC_CLR_START_DET_CLR_START_DET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_START_DET_CLR_START_DET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a760a0841b801f27b4cf6d1b116e5d1d3" name="a760a0841b801f27b4cf6d1b116e5d1d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a760a0841b801f27b4cf6d1b116e5d1d3">&#9670;&#160;</a></span>I2C_IC_CLR_START_DET_CLR_START_DET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_START_DET_CLR_START_DET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af45315cbadb18a3c5af7320612df89c1" name="af45315cbadb18a3c5af7320612df89c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af45315cbadb18a3c5af7320612df89c1">&#9670;&#160;</a></span>I2C_IC_CLR_START_DET_CLR_START_DET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_START_DET_CLR_START_DET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27632e07fb958cbff1a0ddd0d5f43d19" name="a27632e07fb958cbff1a0ddd0d5f43d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27632e07fb958cbff1a0ddd0d5f43d19">&#9670;&#160;</a></span>I2C_IC_CLR_START_DET_CLR_START_DET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_START_DET_CLR_START_DET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adda553fcc8a16ae2f2ef1a62612e4196" name="adda553fcc8a16ae2f2ef1a62612e4196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adda553fcc8a16ae2f2ef1a62612e4196">&#9670;&#160;</a></span>I2C_IC_CLR_START_DET_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_START_DET_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000064)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a7d4c844cabf58ca37a782fb44e8070" name="a0a7d4c844cabf58ca37a782fb44e8070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a7d4c844cabf58ca37a782fb44e8070">&#9670;&#160;</a></span>I2C_IC_CLR_START_DET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_START_DET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a98050e00399075d1e0a0520899c7f5" name="a9a98050e00399075d1e0a0520899c7f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a98050e00399075d1e0a0520899c7f5">&#9670;&#160;</a></span>I2C_IC_CLR_STOP_DET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_STOP_DET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6de35838dc9f7f0fc799815c02606178" name="a6de35838dc9f7f0fc799815c02606178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6de35838dc9f7f0fc799815c02606178">&#9670;&#160;</a></span>I2C_IC_CLR_STOP_DET_CLR_STOP_DET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_STOP_DET_CLR_STOP_DET_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3adf2bb1ebf0e1ce16021b416c5a9956" name="a3adf2bb1ebf0e1ce16021b416c5a9956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3adf2bb1ebf0e1ce16021b416c5a9956">&#9670;&#160;</a></span>I2C_IC_CLR_STOP_DET_CLR_STOP_DET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_STOP_DET_CLR_STOP_DET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a162c5defb05c3293042d5a8ce5a124d5" name="a162c5defb05c3293042d5a8ce5a124d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a162c5defb05c3293042d5a8ce5a124d5">&#9670;&#160;</a></span>I2C_IC_CLR_STOP_DET_CLR_STOP_DET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_STOP_DET_CLR_STOP_DET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c97c90ee5f34a72a8bc5e64bba6aee7" name="a6c97c90ee5f34a72a8bc5e64bba6aee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c97c90ee5f34a72a8bc5e64bba6aee7">&#9670;&#160;</a></span>I2C_IC_CLR_STOP_DET_CLR_STOP_DET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_STOP_DET_CLR_STOP_DET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1512b79d31b7e231a5f4b03a9bb01296" name="a1512b79d31b7e231a5f4b03a9bb01296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1512b79d31b7e231a5f4b03a9bb01296">&#9670;&#160;</a></span>I2C_IC_CLR_STOP_DET_CLR_STOP_DET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_STOP_DET_CLR_STOP_DET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace5eea4d2b6f392de827a5b9d6c87016" name="ace5eea4d2b6f392de827a5b9d6c87016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace5eea4d2b6f392de827a5b9d6c87016">&#9670;&#160;</a></span>I2C_IC_CLR_STOP_DET_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_STOP_DET_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000060)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a330d0006cf39b0616ca83ee939c7ab77" name="a330d0006cf39b0616ca83ee939c7ab77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a330d0006cf39b0616ca83ee939c7ab77">&#9670;&#160;</a></span>I2C_IC_CLR_STOP_DET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_STOP_DET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab453c7218f6c5b0bf86439ecb3d5c14a" name="ab453c7218f6c5b0bf86439ecb3d5c14a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab453c7218f6c5b0bf86439ecb3d5c14a">&#9670;&#160;</a></span>I2C_IC_CLR_TX_ABRT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_TX_ABRT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54a080e0b302f28453325e07fa10d85a" name="a54a080e0b302f28453325e07fa10d85a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54a080e0b302f28453325e07fa10d85a">&#9670;&#160;</a></span>I2C_IC_CLR_TX_ABRT_CLR_TX_ABRT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_TX_ABRT_CLR_TX_ABRT_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6189b14d0616476458632e0479a5d745" name="a6189b14d0616476458632e0479a5d745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6189b14d0616476458632e0479a5d745">&#9670;&#160;</a></span>I2C_IC_CLR_TX_ABRT_CLR_TX_ABRT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_TX_ABRT_CLR_TX_ABRT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e3a0d23b94a016212e123ca49eb7cc9" name="a2e3a0d23b94a016212e123ca49eb7cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e3a0d23b94a016212e123ca49eb7cc9">&#9670;&#160;</a></span>I2C_IC_CLR_TX_ABRT_CLR_TX_ABRT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_TX_ABRT_CLR_TX_ABRT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa993d96df2e1223cb12e369bef183357" name="aa993d96df2e1223cb12e369bef183357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa993d96df2e1223cb12e369bef183357">&#9670;&#160;</a></span>I2C_IC_CLR_TX_ABRT_CLR_TX_ABRT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_TX_ABRT_CLR_TX_ABRT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36cf6b29325c3e0aca1e959d87766a93" name="a36cf6b29325c3e0aca1e959d87766a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36cf6b29325c3e0aca1e959d87766a93">&#9670;&#160;</a></span>I2C_IC_CLR_TX_ABRT_CLR_TX_ABRT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_TX_ABRT_CLR_TX_ABRT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dd469ae440714637839f825c5dd51d9" name="a4dd469ae440714637839f825c5dd51d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dd469ae440714637839f825c5dd51d9">&#9670;&#160;</a></span>I2C_IC_CLR_TX_ABRT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_TX_ABRT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000054)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac65ab904bf1e225b675138bcdea14b03" name="ac65ab904bf1e225b675138bcdea14b03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac65ab904bf1e225b675138bcdea14b03">&#9670;&#160;</a></span>I2C_IC_CLR_TX_ABRT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_TX_ABRT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf3a8f5b01dc685b91d2a1ae5165c788" name="acf3a8f5b01dc685b91d2a1ae5165c788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf3a8f5b01dc685b91d2a1ae5165c788">&#9670;&#160;</a></span>I2C_IC_CLR_TX_OVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_TX_OVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a300bd4561f3e6cef6ce2a7b8b8dd946d" name="a300bd4561f3e6cef6ce2a7b8b8dd946d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a300bd4561f3e6cef6ce2a7b8b8dd946d">&#9670;&#160;</a></span>I2C_IC_CLR_TX_OVER_CLR_TX_OVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_TX_OVER_CLR_TX_OVER_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f2ccb1b15ad2290883c69d17b4d7bef" name="a6f2ccb1b15ad2290883c69d17b4d7bef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f2ccb1b15ad2290883c69d17b4d7bef">&#9670;&#160;</a></span>I2C_IC_CLR_TX_OVER_CLR_TX_OVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_TX_OVER_CLR_TX_OVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a900f27e6bf3b5cdbb5886810741d1308" name="a900f27e6bf3b5cdbb5886810741d1308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a900f27e6bf3b5cdbb5886810741d1308">&#9670;&#160;</a></span>I2C_IC_CLR_TX_OVER_CLR_TX_OVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_TX_OVER_CLR_TX_OVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d1c3e614fa6de8fb59dce660063ef09" name="a6d1c3e614fa6de8fb59dce660063ef09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d1c3e614fa6de8fb59dce660063ef09">&#9670;&#160;</a></span>I2C_IC_CLR_TX_OVER_CLR_TX_OVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_TX_OVER_CLR_TX_OVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2669d60c2e9dd645c189d352442b243" name="ac2669d60c2e9dd645c189d352442b243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2669d60c2e9dd645c189d352442b243">&#9670;&#160;</a></span>I2C_IC_CLR_TX_OVER_CLR_TX_OVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_TX_OVER_CLR_TX_OVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33d6fa7fa3e3d64719fde64f539a04eb" name="a33d6fa7fa3e3d64719fde64f539a04eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33d6fa7fa3e3d64719fde64f539a04eb">&#9670;&#160;</a></span>I2C_IC_CLR_TX_OVER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_TX_OVER_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000004c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1788bcbae150fd10b236b7e9715ee5eb" name="a1788bcbae150fd10b236b7e9715ee5eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1788bcbae150fd10b236b7e9715ee5eb">&#9670;&#160;</a></span>I2C_IC_CLR_TX_OVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CLR_TX_OVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b694d3756e2040d3b041a07806387d6" name="a7b694d3756e2040d3b041a07806387d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b694d3756e2040d3b041a07806387d6">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_ADD_ENCODED_PARAMS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_ADD_ENCODED_PARAMS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab4d46173c3e55c277a9a98b9bc259f3" name="aab4d46173c3e55c277a9a98b9bc259f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab4d46173c3e55c277a9a98b9bc259f3">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_ADD_ENCODED_PARAMS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_ADD_ENCODED_PARAMS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7036737b2aca50a1324a17325745e3b1" name="a7036737b2aca50a1324a17325745e3b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7036737b2aca50a1324a17325745e3b1">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_ADD_ENCODED_PARAMS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_ADD_ENCODED_PARAMS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fb7fcaa6161448a85a7317b08bb5b21" name="a5fb7fcaa6161448a85a7317b08bb5b21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fb7fcaa6161448a85a7317b08bb5b21">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_ADD_ENCODED_PARAMS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_ADD_ENCODED_PARAMS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b141192130218b08184a9e4f568b659" name="a3b141192130218b08184a9e4f568b659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b141192130218b08184a9e4f568b659">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_ADD_ENCODED_PARAMS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_ADD_ENCODED_PARAMS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec5ed21184d6a0d10396c84a6ae58f50" name="aec5ed21184d6a0d10396c84a6ae58f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec5ed21184d6a0d10396c84a6ae58f50">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_APB_DATA_WIDTH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_APB_DATA_WIDTH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a009d480ab7acbdb9f1a31ab56cdbc7d3" name="a009d480ab7acbdb9f1a31ab56cdbc7d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a009d480ab7acbdb9f1a31ab56cdbc7d3">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_APB_DATA_WIDTH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_APB_DATA_WIDTH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb7161b07eec11d9f009c376a0b776e1" name="adb7161b07eec11d9f009c376a0b776e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb7161b07eec11d9f009c376a0b776e1">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_APB_DATA_WIDTH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_APB_DATA_WIDTH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc398080fee8a6ea2e5d08ef4834d38a" name="adc398080fee8a6ea2e5d08ef4834d38a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc398080fee8a6ea2e5d08ef4834d38a">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_APB_DATA_WIDTH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_APB_DATA_WIDTH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36cfa099c903ea6f9bd51dd12c031fbb" name="a36cfa099c903ea6f9bd51dd12c031fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36cfa099c903ea6f9bd51dd12c031fbb">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_APB_DATA_WIDTH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_APB_DATA_WIDTH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52b9ef50ed22358d91567a528217e79d" name="a52b9ef50ed22358d91567a528217e79d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52b9ef50ed22358d91567a528217e79d">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a960be9bf2cf7b297a4626ebbfd261c53" name="a960be9bf2cf7b297a4626ebbfd261c53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a960be9bf2cf7b297a4626ebbfd261c53">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_HAS_DMA_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_HAS_DMA_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f43daa00d122efda51935070e94db58" name="a6f43daa00d122efda51935070e94db58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f43daa00d122efda51935070e94db58">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_HAS_DMA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_HAS_DMA_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e2013a4c344a1d01b2d2c230a079b76" name="a2e2013a4c344a1d01b2d2c230a079b76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e2013a4c344a1d01b2d2c230a079b76">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_HAS_DMA_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_HAS_DMA_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d2199c512af9cbcb3c96b10cb37b389" name="a9d2199c512af9cbcb3c96b10cb37b389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d2199c512af9cbcb3c96b10cb37b389">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_HAS_DMA_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_HAS_DMA_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52c9397f1a8356fe341b594b35531cc5" name="a52c9397f1a8356fe341b594b35531cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52c9397f1a8356fe341b594b35531cc5">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_HAS_DMA_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_HAS_DMA_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadda4d4350fbf998f3531bf76927959c" name="aadda4d4350fbf998f3531bf76927959c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadda4d4350fbf998f3531bf76927959c">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_HC_COUNT_VALUES_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_HC_COUNT_VALUES_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbeacdaf8276181c2f3b7548829f0e1e" name="afbeacdaf8276181c2f3b7548829f0e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbeacdaf8276181c2f3b7548829f0e1e">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_HC_COUNT_VALUES_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_HC_COUNT_VALUES_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0628fff87961b9b5f02089d1e4e52858" name="a0628fff87961b9b5f02089d1e4e52858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0628fff87961b9b5f02089d1e4e52858">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_HC_COUNT_VALUES_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_HC_COUNT_VALUES_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb2e0883f099d2aa5d6feae44ece132e" name="aeb2e0883f099d2aa5d6feae44ece132e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb2e0883f099d2aa5d6feae44ece132e">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_HC_COUNT_VALUES_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_HC_COUNT_VALUES_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fa7863eb1b246f58f12347e23a54745" name="a1fa7863eb1b246f58f12347e23a54745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fa7863eb1b246f58f12347e23a54745">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_HC_COUNT_VALUES_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_HC_COUNT_VALUES_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35b88b099a15022c10ac29106ceaf7d6" name="a35b88b099a15022c10ac29106ceaf7d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35b88b099a15022c10ac29106ceaf7d6">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_INTR_IO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_INTR_IO_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a030120687854ecd37d580488aeaf4b9e" name="a030120687854ecd37d580488aeaf4b9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030120687854ecd37d580488aeaf4b9e">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_INTR_IO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_INTR_IO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade2680c1e413259db3d2b16d05d33096" name="ade2680c1e413259db3d2b16d05d33096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade2680c1e413259db3d2b16d05d33096">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_INTR_IO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_INTR_IO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb3667a54e66bdea2b490f53a0309b23" name="aeb3667a54e66bdea2b490f53a0309b23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3667a54e66bdea2b490f53a0309b23">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_INTR_IO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_INTR_IO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9e6c6ddbfefbd585419e11ce79c36bf" name="af9e6c6ddbfefbd585419e11ce79c36bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9e6c6ddbfefbd585419e11ce79c36bf">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_INTR_IO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_INTR_IO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd65546b9d2e8a11ce29d82a8399745a" name="abd65546b9d2e8a11ce29d82a8399745a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd65546b9d2e8a11ce29d82a8399745a">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_MAX_SPEED_MODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_MAX_SPEED_MODE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1adb65ceeaf085cb135a5626117546e" name="ad1adb65ceeaf085cb135a5626117546e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1adb65ceeaf085cb135a5626117546e">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_MAX_SPEED_MODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_MAX_SPEED_MODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abba19122b898b1ac4f449f25f7576710" name="abba19122b898b1ac4f449f25f7576710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abba19122b898b1ac4f449f25f7576710">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_MAX_SPEED_MODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_MAX_SPEED_MODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac70b7da057b4dcb040736e914356b649" name="ac70b7da057b4dcb040736e914356b649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac70b7da057b4dcb040736e914356b649">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_MAX_SPEED_MODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_MAX_SPEED_MODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed4955de75bbdfad74c21cafb86a5ea7" name="aed4955de75bbdfad74c21cafb86a5ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed4955de75bbdfad74c21cafb86a5ea7">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_MAX_SPEED_MODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_MAX_SPEED_MODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e11861715f41a2dab8a58b4e6f472e7" name="a2e11861715f41a2dab8a58b4e6f472e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e11861715f41a2dab8a58b4e6f472e7">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac685c5ab3e54eaf5095f6d62ad89e761" name="ac685c5ab3e54eaf5095f6d62ad89e761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac685c5ab3e54eaf5095f6d62ad89e761">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d46cc5c85405e120b17eb8942627b47" name="a8d46cc5c85405e120b17eb8942627b47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d46cc5c85405e120b17eb8942627b47">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_RX_BUFFER_DEPTH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_RX_BUFFER_DEPTH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e875817c9ce9f6646784797adc8c289" name="a6e875817c9ce9f6646784797adc8c289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e875817c9ce9f6646784797adc8c289">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_RX_BUFFER_DEPTH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_RX_BUFFER_DEPTH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ff00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fa958bd5db6a1ab0578e942d93044b9" name="a9fa958bd5db6a1ab0578e942d93044b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fa958bd5db6a1ab0578e942d93044b9">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_RX_BUFFER_DEPTH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_RX_BUFFER_DEPTH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad16b978d61325ce380c6e845f946e303" name="ad16b978d61325ce380c6e845f946e303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad16b978d61325ce380c6e845f946e303">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_RX_BUFFER_DEPTH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_RX_BUFFER_DEPTH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af658cdb7be852c5c7343e9bcba0b9abe" name="af658cdb7be852c5c7343e9bcba0b9abe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af658cdb7be852c5c7343e9bcba0b9abe">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_RX_BUFFER_DEPTH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_RX_BUFFER_DEPTH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91a481fd96a7808d78e4b2b2c5ea5b52" name="a91a481fd96a7808d78e4b2b2c5ea5b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91a481fd96a7808d78e4b2b2c5ea5b52">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_TX_BUFFER_DEPTH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_TX_BUFFER_DEPTH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5eb7721b06b366ab6fd3ab80f7398142" name="a5eb7721b06b366ab6fd3ab80f7398142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eb7721b06b366ab6fd3ab80f7398142">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_TX_BUFFER_DEPTH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_TX_BUFFER_DEPTH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00ff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d3a0f53e8fbb91870a3fd938703bac1" name="a7d3a0f53e8fbb91870a3fd938703bac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d3a0f53e8fbb91870a3fd938703bac1">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_TX_BUFFER_DEPTH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_TX_BUFFER_DEPTH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63648ae8b8f3f95d837f5d65be1466b2" name="a63648ae8b8f3f95d837f5d65be1466b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63648ae8b8f3f95d837f5d65be1466b2">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_TX_BUFFER_DEPTH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_TX_BUFFER_DEPTH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa60c9fc74b8bc8cfdf4f9113c1c542da" name="aa60c9fc74b8bc8cfdf4f9113c1c542da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa60c9fc74b8bc8cfdf4f9113c1c542da">&#9670;&#160;</a></span>I2C_IC_COMP_PARAM_1_TX_BUFFER_DEPTH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_PARAM_1_TX_BUFFER_DEPTH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab20df152ffb02d2d685204c99926d0ae" name="ab20df152ffb02d2d685204c99926d0ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab20df152ffb02d2d685204c99926d0ae">&#9670;&#160;</a></span>I2C_IC_COMP_TYPE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_TYPE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa0948288c70d08c013ac54b1ba24a22" name="afa0948288c70d08c013ac54b1ba24a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa0948288c70d08c013ac54b1ba24a22">&#9670;&#160;</a></span>I2C_IC_COMP_TYPE_IC_COMP_TYPE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_TYPE_IC_COMP_TYPE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac632966b91d60eea33e10d0ab641ee6e" name="ac632966b91d60eea33e10d0ab641ee6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac632966b91d60eea33e10d0ab641ee6e">&#9670;&#160;</a></span>I2C_IC_COMP_TYPE_IC_COMP_TYPE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_TYPE_IC_COMP_TYPE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ebe512682e62749dd7ddabf47bc4b8d" name="a4ebe512682e62749dd7ddabf47bc4b8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ebe512682e62749dd7ddabf47bc4b8d">&#9670;&#160;</a></span>I2C_IC_COMP_TYPE_IC_COMP_TYPE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_TYPE_IC_COMP_TYPE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03a5ccda90c49dc2345cd951b5ea59cc" name="a03a5ccda90c49dc2345cd951b5ea59cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03a5ccda90c49dc2345cd951b5ea59cc">&#9670;&#160;</a></span>I2C_IC_COMP_TYPE_IC_COMP_TYPE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_TYPE_IC_COMP_TYPE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a848ef248f3529767379b74d7fae9df64" name="a848ef248f3529767379b74d7fae9df64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a848ef248f3529767379b74d7fae9df64">&#9670;&#160;</a></span>I2C_IC_COMP_TYPE_IC_COMP_TYPE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_TYPE_IC_COMP_TYPE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x44570140)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a904d31aec8699dafe06925559fec1d2c" name="a904d31aec8699dafe06925559fec1d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a904d31aec8699dafe06925559fec1d2c">&#9670;&#160;</a></span>I2C_IC_COMP_TYPE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_TYPE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000fc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c48459ac9ffc22399de3b0a69de518b" name="a8c48459ac9ffc22399de3b0a69de518b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c48459ac9ffc22399de3b0a69de518b">&#9670;&#160;</a></span>I2C_IC_COMP_TYPE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_TYPE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x44570140)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9011dd2ec37bc8d6c63e04f554b7e412" name="a9011dd2ec37bc8d6c63e04f554b7e412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9011dd2ec37bc8d6c63e04f554b7e412">&#9670;&#160;</a></span>I2C_IC_COMP_VERSION_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_VERSION_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13ff06160cfc64f104dc3caeabf90221" name="a13ff06160cfc64f104dc3caeabf90221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13ff06160cfc64f104dc3caeabf90221">&#9670;&#160;</a></span>I2C_IC_COMP_VERSION_IC_COMP_VERSION_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_VERSION_IC_COMP_VERSION_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0044eafd6fb775c5d8ac73b7ad03785" name="af0044eafd6fb775c5d8ac73b7ad03785"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0044eafd6fb775c5d8ac73b7ad03785">&#9670;&#160;</a></span>I2C_IC_COMP_VERSION_IC_COMP_VERSION_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_VERSION_IC_COMP_VERSION_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8b0175051ee014e88c765bd3343191c" name="ac8b0175051ee014e88c765bd3343191c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8b0175051ee014e88c765bd3343191c">&#9670;&#160;</a></span>I2C_IC_COMP_VERSION_IC_COMP_VERSION_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_VERSION_IC_COMP_VERSION_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15145ff07939e68f5710b853a714a9b7" name="a15145ff07939e68f5710b853a714a9b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15145ff07939e68f5710b853a714a9b7">&#9670;&#160;</a></span>I2C_IC_COMP_VERSION_IC_COMP_VERSION_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_VERSION_IC_COMP_VERSION_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b9e131e6a2379bceaa7df44f71377da" name="a2b9e131e6a2379bceaa7df44f71377da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b9e131e6a2379bceaa7df44f71377da">&#9670;&#160;</a></span>I2C_IC_COMP_VERSION_IC_COMP_VERSION_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_VERSION_IC_COMP_VERSION_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3230312a)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e15721f1bef7b00da1f7a442c9cbb6f" name="a1e15721f1bef7b00da1f7a442c9cbb6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e15721f1bef7b00da1f7a442c9cbb6f">&#9670;&#160;</a></span>I2C_IC_COMP_VERSION_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_VERSION_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af850aac5f07a99cbb1c8b9a8dc58da3c" name="af850aac5f07a99cbb1c8b9a8dc58da3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af850aac5f07a99cbb1c8b9a8dc58da3c">&#9670;&#160;</a></span>I2C_IC_COMP_VERSION_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_COMP_VERSION_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3230312a)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adef0a8dbc82a94733f4ee6936d4889c2" name="adef0a8dbc82a94733f4ee6936d4889c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef0a8dbc82a94733f4ee6936d4889c2">&#9670;&#160;</a></span>I2C_IC_CON_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000007ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b0a709b71f2438742f1794482fbd690" name="a2b0a709b71f2438742f1794482fbd690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b0a709b71f2438742f1794482fbd690">&#9670;&#160;</a></span>I2C_IC_CON_IC_10BITADDR_MASTER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_10BITADDR_MASTER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d84af7bf48406266cdc9d1cbd15a572" name="a6d84af7bf48406266cdc9d1cbd15a572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d84af7bf48406266cdc9d1cbd15a572">&#9670;&#160;</a></span>I2C_IC_CON_IC_10BITADDR_MASTER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_10BITADDR_MASTER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a92b225e4d54ec64f2c3a095e905d05" name="a0a92b225e4d54ec64f2c3a095e905d05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a92b225e4d54ec64f2c3a095e905d05">&#9670;&#160;</a></span>I2C_IC_CON_IC_10BITADDR_MASTER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_10BITADDR_MASTER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedad69df27ab15ad7ffa2a34bb83cec4" name="aedad69df27ab15ad7ffa2a34bb83cec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedad69df27ab15ad7ffa2a34bb83cec4">&#9670;&#160;</a></span>I2C_IC_CON_IC_10BITADDR_MASTER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_10BITADDR_MASTER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61dab3ac6a5ed200f45d8bddbbfee899" name="a61dab3ac6a5ed200f45d8bddbbfee899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61dab3ac6a5ed200f45d8bddbbfee899">&#9670;&#160;</a></span>I2C_IC_CON_IC_10BITADDR_MASTER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_10BITADDR_MASTER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91116993d3c61f8265dea96e4675353f" name="a91116993d3c61f8265dea96e4675353f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91116993d3c61f8265dea96e4675353f">&#9670;&#160;</a></span>I2C_IC_CON_IC_10BITADDR_MASTER_VALUE_ADDR_10BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_10BITADDR_MASTER_VALUE_ADDR_10BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4c434c6b4ef35c36637d78ffab0c141" name="ae4c434c6b4ef35c36637d78ffab0c141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4c434c6b4ef35c36637d78ffab0c141">&#9670;&#160;</a></span>I2C_IC_CON_IC_10BITADDR_MASTER_VALUE_ADDR_7BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_10BITADDR_MASTER_VALUE_ADDR_7BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36bf131995f699651f8bfa79c7f0d96c" name="a36bf131995f699651f8bfa79c7f0d96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36bf131995f699651f8bfa79c7f0d96c">&#9670;&#160;</a></span>I2C_IC_CON_IC_10BITADDR_SLAVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_10BITADDR_SLAVE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a960fbfff677530da2d4262def02211cc" name="a960fbfff677530da2d4262def02211cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a960fbfff677530da2d4262def02211cc">&#9670;&#160;</a></span>I2C_IC_CON_IC_10BITADDR_SLAVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_10BITADDR_SLAVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a828d8b7a54bd8d74aa9b2628e5cbadfa" name="a828d8b7a54bd8d74aa9b2628e5cbadfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a828d8b7a54bd8d74aa9b2628e5cbadfa">&#9670;&#160;</a></span>I2C_IC_CON_IC_10BITADDR_SLAVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_10BITADDR_SLAVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a250e87454f9a37d389ebf6661ae2cb00" name="a250e87454f9a37d389ebf6661ae2cb00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a250e87454f9a37d389ebf6661ae2cb00">&#9670;&#160;</a></span>I2C_IC_CON_IC_10BITADDR_SLAVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_10BITADDR_SLAVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac82de953408e1ef1714eb7b134f4b110" name="ac82de953408e1ef1714eb7b134f4b110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac82de953408e1ef1714eb7b134f4b110">&#9670;&#160;</a></span>I2C_IC_CON_IC_10BITADDR_SLAVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_10BITADDR_SLAVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95c9f214e4ebd4458bed7bd2e50627a5" name="a95c9f214e4ebd4458bed7bd2e50627a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95c9f214e4ebd4458bed7bd2e50627a5">&#9670;&#160;</a></span>I2C_IC_CON_IC_10BITADDR_SLAVE_VALUE_ADDR_10BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_10BITADDR_SLAVE_VALUE_ADDR_10BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46f71c4cb4b70ecbde486702eb3a99a5" name="a46f71c4cb4b70ecbde486702eb3a99a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46f71c4cb4b70ecbde486702eb3a99a5">&#9670;&#160;</a></span>I2C_IC_CON_IC_10BITADDR_SLAVE_VALUE_ADDR_7BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_10BITADDR_SLAVE_VALUE_ADDR_7BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e4f8fa9304b178c057686fd0a523e62" name="a2e4f8fa9304b178c057686fd0a523e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e4f8fa9304b178c057686fd0a523e62">&#9670;&#160;</a></span>I2C_IC_CON_IC_RESTART_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_RESTART_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1db0d26c70e621b2dffd526236d75ea8" name="a1db0d26c70e621b2dffd526236d75ea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1db0d26c70e621b2dffd526236d75ea8">&#9670;&#160;</a></span>I2C_IC_CON_IC_RESTART_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_RESTART_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac531ae9e1029f48b8e1f0acd2935c8d" name="aac531ae9e1029f48b8e1f0acd2935c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac531ae9e1029f48b8e1f0acd2935c8d">&#9670;&#160;</a></span>I2C_IC_CON_IC_RESTART_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_RESTART_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f31d274a8e338132ec2d5b96f9745c8" name="a7f31d274a8e338132ec2d5b96f9745c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f31d274a8e338132ec2d5b96f9745c8">&#9670;&#160;</a></span>I2C_IC_CON_IC_RESTART_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_RESTART_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a655985f1d6cf29b999cd1a1824212f22" name="a655985f1d6cf29b999cd1a1824212f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a655985f1d6cf29b999cd1a1824212f22">&#9670;&#160;</a></span>I2C_IC_CON_IC_RESTART_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_RESTART_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68225e3bda31d5f25a081f1dd30f9127" name="a68225e3bda31d5f25a081f1dd30f9127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68225e3bda31d5f25a081f1dd30f9127">&#9670;&#160;</a></span>I2C_IC_CON_IC_RESTART_EN_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_RESTART_EN_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41e396175a27d1344f46ce8fd1fb9bb9" name="a41e396175a27d1344f46ce8fd1fb9bb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41e396175a27d1344f46ce8fd1fb9bb9">&#9670;&#160;</a></span>I2C_IC_CON_IC_RESTART_EN_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_RESTART_EN_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5894a772e2bf33f7735251b162044f6" name="aa5894a772e2bf33f7735251b162044f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5894a772e2bf33f7735251b162044f6">&#9670;&#160;</a></span>I2C_IC_CON_IC_SLAVE_DISABLE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_SLAVE_DISABLE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83bac959d6a3411b6ed7593ed364ec7f" name="a83bac959d6a3411b6ed7593ed364ec7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83bac959d6a3411b6ed7593ed364ec7f">&#9670;&#160;</a></span>I2C_IC_CON_IC_SLAVE_DISABLE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_SLAVE_DISABLE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac937375df68289dac6e14104245a822c" name="ac937375df68289dac6e14104245a822c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac937375df68289dac6e14104245a822c">&#9670;&#160;</a></span>I2C_IC_CON_IC_SLAVE_DISABLE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_SLAVE_DISABLE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54e2ebef6680cef0e7d4ad3262eaacb1" name="a54e2ebef6680cef0e7d4ad3262eaacb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54e2ebef6680cef0e7d4ad3262eaacb1">&#9670;&#160;</a></span>I2C_IC_CON_IC_SLAVE_DISABLE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_SLAVE_DISABLE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab95012a3e2a9f3d54e3df2b86f541135" name="ab95012a3e2a9f3d54e3df2b86f541135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95012a3e2a9f3d54e3df2b86f541135">&#9670;&#160;</a></span>I2C_IC_CON_IC_SLAVE_DISABLE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_SLAVE_DISABLE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b9beb7a8d6423b4c16e541854fb3824" name="a7b9beb7a8d6423b4c16e541854fb3824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b9beb7a8d6423b4c16e541854fb3824">&#9670;&#160;</a></span>I2C_IC_CON_IC_SLAVE_DISABLE_VALUE_SLAVE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_SLAVE_DISABLE_VALUE_SLAVE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6a841d15a12ffe0be07ac98335aa16b" name="aa6a841d15a12ffe0be07ac98335aa16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a841d15a12ffe0be07ac98335aa16b">&#9670;&#160;</a></span>I2C_IC_CON_IC_SLAVE_DISABLE_VALUE_SLAVE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_IC_SLAVE_DISABLE_VALUE_SLAVE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab68ee132c2fc773299490a4077196783" name="ab68ee132c2fc773299490a4077196783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab68ee132c2fc773299490a4077196783">&#9670;&#160;</a></span>I2C_IC_CON_MASTER_MODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_MASTER_MODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a025105905a7cb4b5db76525a5fc4dd5c" name="a025105905a7cb4b5db76525a5fc4dd5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a025105905a7cb4b5db76525a5fc4dd5c">&#9670;&#160;</a></span>I2C_IC_CON_MASTER_MODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_MASTER_MODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a124634f418b86d2ee755abaad0e4dba4" name="a124634f418b86d2ee755abaad0e4dba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a124634f418b86d2ee755abaad0e4dba4">&#9670;&#160;</a></span>I2C_IC_CON_MASTER_MODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_MASTER_MODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a73a19ff431eef0c7bcba7e2b8c4249" name="a3a73a19ff431eef0c7bcba7e2b8c4249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a73a19ff431eef0c7bcba7e2b8c4249">&#9670;&#160;</a></span>I2C_IC_CON_MASTER_MODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_MASTER_MODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bafaba4ea7f2380c3f722dcccdb2f5c" name="a4bafaba4ea7f2380c3f722dcccdb2f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bafaba4ea7f2380c3f722dcccdb2f5c">&#9670;&#160;</a></span>I2C_IC_CON_MASTER_MODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_MASTER_MODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62b9d2759dc88cb1aa7721bd270106ee" name="a62b9d2759dc88cb1aa7721bd270106ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62b9d2759dc88cb1aa7721bd270106ee">&#9670;&#160;</a></span>I2C_IC_CON_MASTER_MODE_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_MASTER_MODE_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a577cd2416faa27f5db70e43ab7a0343c" name="a577cd2416faa27f5db70e43ab7a0343c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a577cd2416faa27f5db70e43ab7a0343c">&#9670;&#160;</a></span>I2C_IC_CON_MASTER_MODE_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_MASTER_MODE_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90b2ab0c4ca815fde2d76c87c2d79d75" name="a90b2ab0c4ca815fde2d76c87c2d79d75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90b2ab0c4ca815fde2d76c87c2d79d75">&#9670;&#160;</a></span>I2C_IC_CON_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copyright (c) 2024 Raspberry Pi Ltd. </p>
<p>SPDX-License-Identifier: BSD-3-Clause </p>

</div>
</div>
<a id="a6a05ae6ab904bdf5c8918893b2d62067" name="a6a05ae6ab904bdf5c8918893b2d62067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a05ae6ab904bdf5c8918893b2d62067">&#9670;&#160;</a></span>I2C_IC_CON_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000065)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a31ee7f73baea13a3f8b0d772d8023c" name="a1a31ee7f73baea13a3f8b0d772d8023c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a31ee7f73baea13a3f8b0d772d8023c">&#9670;&#160;</a></span>I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b410183091f5b011961a7d518536ca6" name="a4b410183091f5b011961a7d518536ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b410183091f5b011961a7d518536ca6">&#9670;&#160;</a></span>I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4955f0d96eeba2025068de63abe023ac" name="a4955f0d96eeba2025068de63abe023ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4955f0d96eeba2025068de63abe023ac">&#9670;&#160;</a></span>I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a028f6559729350716416ff8b6c4d5bbe" name="a028f6559729350716416ff8b6c4d5bbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a028f6559729350716416ff8b6c4d5bbe">&#9670;&#160;</a></span>I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cb30fc9e84e977ddac8a59c006f6a20" name="a5cb30fc9e84e977ddac8a59c006f6a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cb30fc9e84e977ddac8a59c006f6a20">&#9670;&#160;</a></span>I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68f9966d211bcd275422545ac3106867" name="a68f9966d211bcd275422545ac3106867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68f9966d211bcd275422545ac3106867">&#9670;&#160;</a></span>I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a250f1f590f4fa998254a476b54c589be" name="a250f1f590f4fa998254a476b54c589be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a250f1f590f4fa998254a476b54c589be">&#9670;&#160;</a></span>I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57ad98ba855506b057d01766e211efd3" name="a57ad98ba855506b057d01766e211efd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57ad98ba855506b057d01766e211efd3">&#9670;&#160;</a></span>I2C_IC_CON_SPEED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_SPEED_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3722f240ae182e7072509a6a203237d1" name="a3722f240ae182e7072509a6a203237d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3722f240ae182e7072509a6a203237d1">&#9670;&#160;</a></span>I2C_IC_CON_SPEED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_SPEED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000006)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6e65824897fd3f734254e9aa0db6238" name="aa6e65824897fd3f734254e9aa0db6238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6e65824897fd3f734254e9aa0db6238">&#9670;&#160;</a></span>I2C_IC_CON_SPEED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_SPEED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbfce4463ac7222a1d89d5b93ce15569" name="acbfce4463ac7222a1d89d5b93ce15569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbfce4463ac7222a1d89d5b93ce15569">&#9670;&#160;</a></span>I2C_IC_CON_SPEED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_SPEED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af95436d81e7678fd0a0d4744a860bb34" name="af95436d81e7678fd0a0d4744a860bb34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af95436d81e7678fd0a0d4744a860bb34">&#9670;&#160;</a></span>I2C_IC_CON_SPEED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_SPEED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4937a721d5b98beb201df7c88f68c0ee" name="a4937a721d5b98beb201df7c88f68c0ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4937a721d5b98beb201df7c88f68c0ee">&#9670;&#160;</a></span>I2C_IC_CON_SPEED_VALUE_FAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_SPEED_VALUE_FAST&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae52c0700f6d0845ad9f75b146b025419" name="ae52c0700f6d0845ad9f75b146b025419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae52c0700f6d0845ad9f75b146b025419">&#9670;&#160;</a></span>I2C_IC_CON_SPEED_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_SPEED_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74fa30b1bb414410301f4a0c2a849bde" name="a74fa30b1bb414410301f4a0c2a849bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74fa30b1bb414410301f4a0c2a849bde">&#9670;&#160;</a></span>I2C_IC_CON_SPEED_VALUE_STANDARD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_SPEED_VALUE_STANDARD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00572b7f45585e5da2ee6f3e9216027d" name="a00572b7f45585e5da2ee6f3e9216027d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00572b7f45585e5da2ee6f3e9216027d">&#9670;&#160;</a></span>I2C_IC_CON_STOP_DET_IF_MASTER_ACTIVE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_STOP_DET_IF_MASTER_ACTIVE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf651f2e9e52548f966a51403529b1e7" name="acf651f2e9e52548f966a51403529b1e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf651f2e9e52548f966a51403529b1e7">&#9670;&#160;</a></span>I2C_IC_CON_STOP_DET_IF_MASTER_ACTIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_STOP_DET_IF_MASTER_ACTIVE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94804bc264777c7583fb887c7f2714bd" name="a94804bc264777c7583fb887c7f2714bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94804bc264777c7583fb887c7f2714bd">&#9670;&#160;</a></span>I2C_IC_CON_STOP_DET_IF_MASTER_ACTIVE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_STOP_DET_IF_MASTER_ACTIVE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85216eb98df9bc1c036bddc77e431a31" name="a85216eb98df9bc1c036bddc77e431a31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85216eb98df9bc1c036bddc77e431a31">&#9670;&#160;</a></span>I2C_IC_CON_STOP_DET_IF_MASTER_ACTIVE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_STOP_DET_IF_MASTER_ACTIVE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75c6e677c09f42daf3df3c24a94527d4" name="a75c6e677c09f42daf3df3c24a94527d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75c6e677c09f42daf3df3c24a94527d4">&#9670;&#160;</a></span>I2C_IC_CON_STOP_DET_IF_MASTER_ACTIVE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_STOP_DET_IF_MASTER_ACTIVE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95a3b2cdba1ba6a479bb19f0e83fd718" name="a95a3b2cdba1ba6a479bb19f0e83fd718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95a3b2cdba1ba6a479bb19f0e83fd718">&#9670;&#160;</a></span>I2C_IC_CON_STOP_DET_IFADDRESSED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_STOP_DET_IFADDRESSED_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addc974af224833b48a228d6ecc24688a" name="addc974af224833b48a228d6ecc24688a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addc974af224833b48a228d6ecc24688a">&#9670;&#160;</a></span>I2C_IC_CON_STOP_DET_IFADDRESSED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_STOP_DET_IFADDRESSED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a110d9ef129a0e4d0e9f9452ab56de1ce" name="a110d9ef129a0e4d0e9f9452ab56de1ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a110d9ef129a0e4d0e9f9452ab56de1ce">&#9670;&#160;</a></span>I2C_IC_CON_STOP_DET_IFADDRESSED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_STOP_DET_IFADDRESSED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab71f177ce6f17eab1873dd486f0fd5dc" name="ab71f177ce6f17eab1873dd486f0fd5dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab71f177ce6f17eab1873dd486f0fd5dc">&#9670;&#160;</a></span>I2C_IC_CON_STOP_DET_IFADDRESSED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_STOP_DET_IFADDRESSED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e93f5d6d537b273dbcea834a8052129" name="a0e93f5d6d537b273dbcea834a8052129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e93f5d6d537b273dbcea834a8052129">&#9670;&#160;</a></span>I2C_IC_CON_STOP_DET_IFADDRESSED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_STOP_DET_IFADDRESSED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef8476dd0ad10ea79cfc81a09f8902ad" name="aef8476dd0ad10ea79cfc81a09f8902ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef8476dd0ad10ea79cfc81a09f8902ad">&#9670;&#160;</a></span>I2C_IC_CON_STOP_DET_IFADDRESSED_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_STOP_DET_IFADDRESSED_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cf4a89c78207c4dde8abe693cbb1433" name="a6cf4a89c78207c4dde8abe693cbb1433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cf4a89c78207c4dde8abe693cbb1433">&#9670;&#160;</a></span>I2C_IC_CON_STOP_DET_IFADDRESSED_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_STOP_DET_IFADDRESSED_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf2169d070fb9ca276cfb1ca9609c01e" name="adf2169d070fb9ca276cfb1ca9609c01e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf2169d070fb9ca276cfb1ca9609c01e">&#9670;&#160;</a></span>I2C_IC_CON_TX_EMPTY_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_TX_EMPTY_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd2a738a82179933e8f2daf81402716e" name="abd2a738a82179933e8f2daf81402716e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd2a738a82179933e8f2daf81402716e">&#9670;&#160;</a></span>I2C_IC_CON_TX_EMPTY_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_TX_EMPTY_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb949ddb2eae13c50cfa9525fd4d9691" name="abb949ddb2eae13c50cfa9525fd4d9691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb949ddb2eae13c50cfa9525fd4d9691">&#9670;&#160;</a></span>I2C_IC_CON_TX_EMPTY_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_TX_EMPTY_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bafb8e33d65621e4e0a3e1b13a18413" name="a9bafb8e33d65621e4e0a3e1b13a18413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bafb8e33d65621e4e0a3e1b13a18413">&#9670;&#160;</a></span>I2C_IC_CON_TX_EMPTY_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_TX_EMPTY_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acaa50764c9408342c0e8b9ed8beb36d2" name="acaa50764c9408342c0e8b9ed8beb36d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaa50764c9408342c0e8b9ed8beb36d2">&#9670;&#160;</a></span>I2C_IC_CON_TX_EMPTY_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_TX_EMPTY_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05405d299030e20e6626070e8a9bfd78" name="a05405d299030e20e6626070e8a9bfd78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05405d299030e20e6626070e8a9bfd78">&#9670;&#160;</a></span>I2C_IC_CON_TX_EMPTY_CTRL_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_TX_EMPTY_CTRL_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92a1b2b6ca9ef07ca9a41c0860ef951c" name="a92a1b2b6ca9ef07ca9a41c0860ef951c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92a1b2b6ca9ef07ca9a41c0860ef951c">&#9670;&#160;</a></span>I2C_IC_CON_TX_EMPTY_CTRL_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_CON_TX_EMPTY_CTRL_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af579376ffa8ddcec9091e40ce5518082" name="af579376ffa8ddcec9091e40ce5518082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af579376ffa8ddcec9091e40ce5518082">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58deeaead2fbc4c8222ea519fe8f3151" name="a58deeaead2fbc4c8222ea519fe8f3151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58deeaead2fbc4c8222ea519fe8f3151">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_CMD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_CMD_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad134fd1c2b02151882e4908fd74dc165" name="ad134fd1c2b02151882e4908fd74dc165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad134fd1c2b02151882e4908fd74dc165">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_CMD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_CMD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa70aeadeb1f8c75445f66cf7bcc4031b" name="aa70aeadeb1f8c75445f66cf7bcc4031b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa70aeadeb1f8c75445f66cf7bcc4031b">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_CMD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_CMD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad67f2ca9aedbdbd7182ec12c6a72f566" name="ad67f2ca9aedbdbd7182ec12c6a72f566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad67f2ca9aedbdbd7182ec12c6a72f566">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_CMD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_CMD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeff23b1db2303ec9ceeaaf6d4170389b" name="aeff23b1db2303ec9ceeaaf6d4170389b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeff23b1db2303ec9ceeaaf6d4170389b">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_CMD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_CMD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d89bc24540cf7e81a87499511c367a7" name="a1d89bc24540cf7e81a87499511c367a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d89bc24540cf7e81a87499511c367a7">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_CMD_VALUE_READ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_CMD_VALUE_READ&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac76374ade3746d1c25145292cd294417" name="ac76374ade3746d1c25145292cd294417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac76374ade3746d1c25145292cd294417">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_CMD_VALUE_WRITE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_CMD_VALUE_WRITE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26b13c9abe80ff23da9ea9885f9c3bf1" name="a26b13c9abe80ff23da9ea9885f9c3bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26b13c9abe80ff23da9ea9885f9c3bf1">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_DAT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_DAT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abefd788fd585e9db4d8b5c3c0f16c1a7" name="abefd788fd585e9db4d8b5c3c0f16c1a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abefd788fd585e9db4d8b5c3c0f16c1a7">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_DAT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_DAT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41a72fc7d91ad05e43832a26f88e8129" name="a41a72fc7d91ad05e43832a26f88e8129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41a72fc7d91ad05e43832a26f88e8129">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_DAT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_DAT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77a936ba62108fbd7757b645205a9f4d" name="a77a936ba62108fbd7757b645205a9f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77a936ba62108fbd7757b645205a9f4d">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_DAT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_DAT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabbfe61ae5baad2877579fcdecba197e" name="aabbfe61ae5baad2877579fcdecba197e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabbfe61ae5baad2877579fcdecba197e">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_DAT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_DAT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04ee83d7998c043d2ea5a1d6bcbfe89f" name="a04ee83d7998c043d2ea5a1d6bcbfe89f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04ee83d7998c043d2ea5a1d6bcbfe89f">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_FIRST_DATA_BYTE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_FIRST_DATA_BYTE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e5f43fe59fd644539c94c2f5079d3a9" name="a0e5f43fe59fd644539c94c2f5079d3a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e5f43fe59fd644539c94c2f5079d3a9">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_FIRST_DATA_BYTE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_FIRST_DATA_BYTE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a767192517373f4539ea1f05b96c374f0" name="a767192517373f4539ea1f05b96c374f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a767192517373f4539ea1f05b96c374f0">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_FIRST_DATA_BYTE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_FIRST_DATA_BYTE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af52cb53819df47364e36c29c212b9150" name="af52cb53819df47364e36c29c212b9150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af52cb53819df47364e36c29c212b9150">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_FIRST_DATA_BYTE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_FIRST_DATA_BYTE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb4f7b852e28ed46acb0affa091cb2e4" name="acb4f7b852e28ed46acb0affa091cb2e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb4f7b852e28ed46acb0affa091cb2e4">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_FIRST_DATA_BYTE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_FIRST_DATA_BYTE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bf0e37b715186731435f1600188018b" name="a7bf0e37b715186731435f1600188018b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bf0e37b715186731435f1600188018b">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_FIRST_DATA_BYTE_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_FIRST_DATA_BYTE_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae50cf26c748a0e7aa8a3f2949228bb4d" name="ae50cf26c748a0e7aa8a3f2949228bb4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae50cf26c748a0e7aa8a3f2949228bb4d">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_FIRST_DATA_BYTE_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_FIRST_DATA_BYTE_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aade3282c84f84eeef3cf42e124e8df75" name="aade3282c84f84eeef3cf42e124e8df75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aade3282c84f84eeef3cf42e124e8df75">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4018b9f6219fc71d1bf9196a565c54d4" name="a4018b9f6219fc71d1bf9196a565c54d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4018b9f6219fc71d1bf9196a565c54d4">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bfeb1e85c60afa7e6b72a2245b42285" name="a3bfeb1e85c60afa7e6b72a2245b42285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bfeb1e85c60afa7e6b72a2245b42285">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_RESTART_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_RESTART_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae33c311456bc5510046cc3ffe93901e2" name="ae33c311456bc5510046cc3ffe93901e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae33c311456bc5510046cc3ffe93901e2">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_RESTART_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_RESTART_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30a1e2b6fb429d8f4bbee48af481da9d" name="a30a1e2b6fb429d8f4bbee48af481da9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30a1e2b6fb429d8f4bbee48af481da9d">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_RESTART_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_RESTART_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba95f0dc0851cfc412fb3bc5e9546d26" name="aba95f0dc0851cfc412fb3bc5e9546d26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba95f0dc0851cfc412fb3bc5e9546d26">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_RESTART_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_RESTART_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acaaf291376f9a0ac0c2f71bd13aa7617" name="acaaf291376f9a0ac0c2f71bd13aa7617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaaf291376f9a0ac0c2f71bd13aa7617">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_RESTART_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_RESTART_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11ce679bd6d162a372684777db3b3177" name="a11ce679bd6d162a372684777db3b3177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11ce679bd6d162a372684777db3b3177">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_RESTART_VALUE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_RESTART_VALUE_DISABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06895af081f9f7fabadb84b5f26e4b4f" name="a06895af081f9f7fabadb84b5f26e4b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06895af081f9f7fabadb84b5f26e4b4f">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_RESTART_VALUE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_RESTART_VALUE_ENABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad85dae5978fbc04df2de6df8a06a556a" name="ad85dae5978fbc04df2de6df8a06a556a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85dae5978fbc04df2de6df8a06a556a">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_STOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_STOP_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79e1d8022b6e484e1757a104dc1a49ed" name="a79e1d8022b6e484e1757a104dc1a49ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79e1d8022b6e484e1757a104dc1a49ed">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_STOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_STOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac69dc8f95c3b6db991375b2c4805fe31" name="ac69dc8f95c3b6db991375b2c4805fe31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac69dc8f95c3b6db991375b2c4805fe31">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_STOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_STOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11488e79d5dbf847b8a9397580f2e18e" name="a11488e79d5dbf847b8a9397580f2e18e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11488e79d5dbf847b8a9397580f2e18e">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_STOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_STOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7a4ef7ac0900a5add8a1f1c457dbf36" name="ae7a4ef7ac0900a5add8a1f1c457dbf36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7a4ef7ac0900a5add8a1f1c457dbf36">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_STOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_STOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a43e6e619c2bace7801c06a75270dba" name="a1a43e6e619c2bace7801c06a75270dba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a43e6e619c2bace7801c06a75270dba">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_STOP_VALUE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_STOP_VALUE_DISABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae052b68175ce819557ec4dabbada74c8" name="ae052b68175ce819557ec4dabbada74c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae052b68175ce819557ec4dabbada74c8">&#9670;&#160;</a></span>I2C_IC_DATA_CMD_STOP_VALUE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DATA_CMD_STOP_VALUE_ENABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad92c3f34972395d005d5eceaafcca49b" name="ad92c3f34972395d005d5eceaafcca49b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad92c3f34972395d005d5eceaafcca49b">&#9670;&#160;</a></span>I2C_IC_DMA_CR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_CR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a840cf955349df3dce676eb9931570b7c" name="a840cf955349df3dce676eb9931570b7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a840cf955349df3dce676eb9931570b7c">&#9670;&#160;</a></span>I2C_IC_DMA_CR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_CR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000088)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa5efcb645b255210b77340479fb2cb6" name="aaa5efcb645b255210b77340479fb2cb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa5efcb645b255210b77340479fb2cb6">&#9670;&#160;</a></span>I2C_IC_DMA_CR_RDMAE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_CR_RDMAE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b7df402d8014c270450cf09ed4f3c8d" name="a0b7df402d8014c270450cf09ed4f3c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b7df402d8014c270450cf09ed4f3c8d">&#9670;&#160;</a></span>I2C_IC_DMA_CR_RDMAE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_CR_RDMAE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02560516524f0e447b320de39b649606" name="a02560516524f0e447b320de39b649606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02560516524f0e447b320de39b649606">&#9670;&#160;</a></span>I2C_IC_DMA_CR_RDMAE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_CR_RDMAE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35e1d235ad1c45ac8770db615cdcaaa9" name="a35e1d235ad1c45ac8770db615cdcaaa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35e1d235ad1c45ac8770db615cdcaaa9">&#9670;&#160;</a></span>I2C_IC_DMA_CR_RDMAE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_CR_RDMAE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e10eab35b195e9142ff98267e895ce6" name="a3e10eab35b195e9142ff98267e895ce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e10eab35b195e9142ff98267e895ce6">&#9670;&#160;</a></span>I2C_IC_DMA_CR_RDMAE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_CR_RDMAE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e4c7c257248ab39619d1c76cfd15ac0" name="a6e4c7c257248ab39619d1c76cfd15ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e4c7c257248ab39619d1c76cfd15ac0">&#9670;&#160;</a></span>I2C_IC_DMA_CR_RDMAE_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_CR_RDMAE_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c08806dad037170b0dbf7e176d44dde" name="a5c08806dad037170b0dbf7e176d44dde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c08806dad037170b0dbf7e176d44dde">&#9670;&#160;</a></span>I2C_IC_DMA_CR_RDMAE_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_CR_RDMAE_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dbb96574a7f1ccc0fa7d01ab4204c3d" name="a6dbb96574a7f1ccc0fa7d01ab4204c3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dbb96574a7f1ccc0fa7d01ab4204c3d">&#9670;&#160;</a></span>I2C_IC_DMA_CR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_CR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71a4c7847732bb7e9b6ed75947a4a78a" name="a71a4c7847732bb7e9b6ed75947a4a78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71a4c7847732bb7e9b6ed75947a4a78a">&#9670;&#160;</a></span>I2C_IC_DMA_CR_TDMAE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_CR_TDMAE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78b3177c9184265a76e2817f0215729a" name="a78b3177c9184265a76e2817f0215729a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78b3177c9184265a76e2817f0215729a">&#9670;&#160;</a></span>I2C_IC_DMA_CR_TDMAE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_CR_TDMAE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5597ca6deb73484c3537ee5414217aef" name="a5597ca6deb73484c3537ee5414217aef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5597ca6deb73484c3537ee5414217aef">&#9670;&#160;</a></span>I2C_IC_DMA_CR_TDMAE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_CR_TDMAE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa741d68e99d6e7e0553ef8999cb6d22d" name="aa741d68e99d6e7e0553ef8999cb6d22d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa741d68e99d6e7e0553ef8999cb6d22d">&#9670;&#160;</a></span>I2C_IC_DMA_CR_TDMAE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_CR_TDMAE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15a71b5c0c4fcab9abd0295f52c772ae" name="a15a71b5c0c4fcab9abd0295f52c772ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15a71b5c0c4fcab9abd0295f52c772ae">&#9670;&#160;</a></span>I2C_IC_DMA_CR_TDMAE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_CR_TDMAE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cdaa6b1ef75347119dcf3ea3e1dbbcf" name="a3cdaa6b1ef75347119dcf3ea3e1dbbcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cdaa6b1ef75347119dcf3ea3e1dbbcf">&#9670;&#160;</a></span>I2C_IC_DMA_CR_TDMAE_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_CR_TDMAE_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa67fe365c7566d5141de7380db11ffe5" name="aa67fe365c7566d5141de7380db11ffe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa67fe365c7566d5141de7380db11ffe5">&#9670;&#160;</a></span>I2C_IC_DMA_CR_TDMAE_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_CR_TDMAE_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d783c4090802de331570aafb5a945b6" name="a6d783c4090802de331570aafb5a945b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d783c4090802de331570aafb5a945b6">&#9670;&#160;</a></span>I2C_IC_DMA_RDLR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_RDLR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef3dfafbf1c065f167400c659bbcfd3c" name="aef3dfafbf1c065f167400c659bbcfd3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef3dfafbf1c065f167400c659bbcfd3c">&#9670;&#160;</a></span>I2C_IC_DMA_RDLR_DMARDL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_RDLR_DMARDL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2726cc705b5aa57ccc6193fb3b496097" name="a2726cc705b5aa57ccc6193fb3b496097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2726cc705b5aa57ccc6193fb3b496097">&#9670;&#160;</a></span>I2C_IC_DMA_RDLR_DMARDL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_RDLR_DMARDL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd01825d25cb4f508689bf7aa2295b78" name="acd01825d25cb4f508689bf7aa2295b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd01825d25cb4f508689bf7aa2295b78">&#9670;&#160;</a></span>I2C_IC_DMA_RDLR_DMARDL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_RDLR_DMARDL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a825fcc0f8a432b9c1250fd337dfc0050" name="a825fcc0f8a432b9c1250fd337dfc0050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a825fcc0f8a432b9c1250fd337dfc0050">&#9670;&#160;</a></span>I2C_IC_DMA_RDLR_DMARDL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_RDLR_DMARDL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f0fe010ecca99d76fe2fa1aa293f2b4" name="a8f0fe010ecca99d76fe2fa1aa293f2b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f0fe010ecca99d76fe2fa1aa293f2b4">&#9670;&#160;</a></span>I2C_IC_DMA_RDLR_DMARDL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_RDLR_DMARDL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab507653d9ad35e4fb750ebca1fa4a724" name="ab507653d9ad35e4fb750ebca1fa4a724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab507653d9ad35e4fb750ebca1fa4a724">&#9670;&#160;</a></span>I2C_IC_DMA_RDLR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_RDLR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000090)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9cdd75c8994c87034bf468060e8726f" name="af9cdd75c8994c87034bf468060e8726f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9cdd75c8994c87034bf468060e8726f">&#9670;&#160;</a></span>I2C_IC_DMA_RDLR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_RDLR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cb73753c7988a58a1c418d9198e216b" name="a4cb73753c7988a58a1c418d9198e216b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cb73753c7988a58a1c418d9198e216b">&#9670;&#160;</a></span>I2C_IC_DMA_TDLR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_TDLR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affee8af8f0ac8329c82847bdd409c146" name="affee8af8f0ac8329c82847bdd409c146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affee8af8f0ac8329c82847bdd409c146">&#9670;&#160;</a></span>I2C_IC_DMA_TDLR_DMATDL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_TDLR_DMATDL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a597f39439fbfb31cef8d2c1783683145" name="a597f39439fbfb31cef8d2c1783683145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a597f39439fbfb31cef8d2c1783683145">&#9670;&#160;</a></span>I2C_IC_DMA_TDLR_DMATDL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_TDLR_DMATDL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a438e6add28a3bbbe32c4f2bdf2063599" name="a438e6add28a3bbbe32c4f2bdf2063599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a438e6add28a3bbbe32c4f2bdf2063599">&#9670;&#160;</a></span>I2C_IC_DMA_TDLR_DMATDL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_TDLR_DMATDL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80804d82c2ea15c0c04270cfd7c2f157" name="a80804d82c2ea15c0c04270cfd7c2f157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80804d82c2ea15c0c04270cfd7c2f157">&#9670;&#160;</a></span>I2C_IC_DMA_TDLR_DMATDL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_TDLR_DMATDL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af380746bd5f879060cf1861d88615bf8" name="af380746bd5f879060cf1861d88615bf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af380746bd5f879060cf1861d88615bf8">&#9670;&#160;</a></span>I2C_IC_DMA_TDLR_DMATDL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_TDLR_DMATDL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adad3001c617d38f0bf3a9a89ac64c697" name="adad3001c617d38f0bf3a9a89ac64c697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adad3001c617d38f0bf3a9a89ac64c697">&#9670;&#160;</a></span>I2C_IC_DMA_TDLR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_TDLR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000008c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a409fb362e3aee54e6000aa68a9514170" name="a409fb362e3aee54e6000aa68a9514170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a409fb362e3aee54e6000aa68a9514170">&#9670;&#160;</a></span>I2C_IC_DMA_TDLR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_DMA_TDLR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45c84652a6fa1082c20a4b441da4266d" name="a45c84652a6fa1082c20a4b441da4266d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45c84652a6fa1082c20a4b441da4266d">&#9670;&#160;</a></span>I2C_IC_ENABLE_ABORT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_ABORT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee0f76b71fbc12382d40a9c31b339193" name="aee0f76b71fbc12382d40a9c31b339193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee0f76b71fbc12382d40a9c31b339193">&#9670;&#160;</a></span>I2C_IC_ENABLE_ABORT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_ABORT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a5917e88eaa887b701f58312c832560" name="a4a5917e88eaa887b701f58312c832560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a5917e88eaa887b701f58312c832560">&#9670;&#160;</a></span>I2C_IC_ENABLE_ABORT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_ABORT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a490d74cb151361067d76ce296c1ceac7" name="a490d74cb151361067d76ce296c1ceac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a490d74cb151361067d76ce296c1ceac7">&#9670;&#160;</a></span>I2C_IC_ENABLE_ABORT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_ABORT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a157a0e5c30c3881f646beb5baa81f022" name="a157a0e5c30c3881f646beb5baa81f022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a157a0e5c30c3881f646beb5baa81f022">&#9670;&#160;</a></span>I2C_IC_ENABLE_ABORT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_ABORT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5ad2db5d3a707da7afd35dc2ee20ae8" name="ab5ad2db5d3a707da7afd35dc2ee20ae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5ad2db5d3a707da7afd35dc2ee20ae8">&#9670;&#160;</a></span>I2C_IC_ENABLE_ABORT_VALUE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_ABORT_VALUE_DISABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4ce6e6440b7aa138501caaceb8f63a3" name="af4ce6e6440b7aa138501caaceb8f63a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4ce6e6440b7aa138501caaceb8f63a3">&#9670;&#160;</a></span>I2C_IC_ENABLE_ABORT_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_ABORT_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77327fb5305d265b01ee5e07db073ec7" name="a77327fb5305d265b01ee5e07db073ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77327fb5305d265b01ee5e07db073ec7">&#9670;&#160;</a></span>I2C_IC_ENABLE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000007)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07357f58c6c8d773878843e73197328a" name="a07357f58c6c8d773878843e73197328a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07357f58c6c8d773878843e73197328a">&#9670;&#160;</a></span>I2C_IC_ENABLE_ENABLE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_ENABLE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d3852f146935ed173522e4891787c6e" name="a5d3852f146935ed173522e4891787c6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d3852f146935ed173522e4891787c6e">&#9670;&#160;</a></span>I2C_IC_ENABLE_ENABLE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_ENABLE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90719bdbb788f84ebfa8b23119ffdf51" name="a90719bdbb788f84ebfa8b23119ffdf51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90719bdbb788f84ebfa8b23119ffdf51">&#9670;&#160;</a></span>I2C_IC_ENABLE_ENABLE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_ENABLE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70e6cb7cee254152e3cdee191178d07c" name="a70e6cb7cee254152e3cdee191178d07c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70e6cb7cee254152e3cdee191178d07c">&#9670;&#160;</a></span>I2C_IC_ENABLE_ENABLE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_ENABLE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d3ebba1fcb2b6e42b75c82e6565d7af" name="a8d3ebba1fcb2b6e42b75c82e6565d7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d3ebba1fcb2b6e42b75c82e6565d7af">&#9670;&#160;</a></span>I2C_IC_ENABLE_ENABLE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_ENABLE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a3262ccceb295a2146052c362bc20f9" name="a6a3262ccceb295a2146052c362bc20f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a3262ccceb295a2146052c362bc20f9">&#9670;&#160;</a></span>I2C_IC_ENABLE_ENABLE_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_ENABLE_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a486316b574a04117683d6e6e13e27b1c" name="a486316b574a04117683d6e6e13e27b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a486316b574a04117683d6e6e13e27b1c">&#9670;&#160;</a></span>I2C_IC_ENABLE_ENABLE_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_ENABLE_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa08a2bfa60e3a9892de2f4425f2e0d25" name="aa08a2bfa60e3a9892de2f4425f2e0d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa08a2bfa60e3a9892de2f4425f2e0d25">&#9670;&#160;</a></span>I2C_IC_ENABLE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000006c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa61f1ebe126d6aa9bcf8c8ccee8363cf" name="aa61f1ebe126d6aa9bcf8c8ccee8363cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa61f1ebe126d6aa9bcf8c8ccee8363cf">&#9670;&#160;</a></span>I2C_IC_ENABLE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfb77f14fca5f8f1177d54009fda69f6" name="abfb77f14fca5f8f1177d54009fda69f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfb77f14fca5f8f1177d54009fda69f6">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000007)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb60c49e5ea72aaf32f3be1bc63b2bd8" name="acb60c49e5ea72aaf32f3be1bc63b2bd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb60c49e5ea72aaf32f3be1bc63b2bd8">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_IC_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_IC_EN_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade157bc118d06c8c230eba95c1187452" name="ade157bc118d06c8c230eba95c1187452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade157bc118d06c8c230eba95c1187452">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_IC_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_IC_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a3885b25fe28ff5c2c7c7a0d47eab29" name="a8a3885b25fe28ff5c2c7c7a0d47eab29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a3885b25fe28ff5c2c7c7a0d47eab29">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_IC_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_IC_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5146f83208418e702ccc17c9030519ec" name="a5146f83208418e702ccc17c9030519ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5146f83208418e702ccc17c9030519ec">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_IC_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_IC_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addf03f95572f7670fb068c9f6bec06e6" name="addf03f95572f7670fb068c9f6bec06e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addf03f95572f7670fb068c9f6bec06e6">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_IC_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_IC_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d1f698d340c48525c9de98777f116a5" name="a0d1f698d340c48525c9de98777f116a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d1f698d340c48525c9de98777f116a5">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_IC_EN_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_IC_EN_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63d3da244b8524691805add14872ad35" name="a63d3da244b8524691805add14872ad35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63d3da244b8524691805add14872ad35">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_IC_EN_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_IC_EN_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a790ba2a13140d2bfe218c07e77a7d21c" name="a790ba2a13140d2bfe218c07e77a7d21c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a790ba2a13140d2bfe218c07e77a7d21c">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000009c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a794f15ce3718aa5bd13e395bd261c21f" name="a794f15ce3718aa5bd13e395bd261c21f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a794f15ce3718aa5bd13e395bd261c21f">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a8c90c4b76b53a937baa978f9af6b44" name="a0a8c90c4b76b53a937baa978f9af6b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8c90c4b76b53a937baa978f9af6b44">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae933634b3ab2bd7d5d8039d52125dac3" name="ae933634b3ab2bd7d5d8039d52125dac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae933634b3ab2bd7d5d8039d52125dac3">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebf03d3b7f1f067e44382fb3b8c5cd26" name="aebf03d3b7f1f067e44382fb3b8c5cd26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebf03d3b7f1f067e44382fb3b8c5cd26">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae69d30be3be13902c1d1411561308aa5" name="ae69d30be3be13902c1d1411561308aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae69d30be3be13902c1d1411561308aa5">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b1e9548092272928c72eff031b4c06f" name="a0b1e9548092272928c72eff031b4c06f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b1e9548092272928c72eff031b4c06f">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6444f0d3e872375035897c7a2718c9f" name="aa6444f0d3e872375035897c7a2718c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6444f0d3e872375035897c7a2718c9f">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26d6d5fe464b6179fbbc43c15507e75e" name="a26d6d5fe464b6179fbbc43c15507e75e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26d6d5fe464b6179fbbc43c15507e75e">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c0d845dd59bcb039344d5510da3dc98" name="a8c0d845dd59bcb039344d5510da3dc98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c0d845dd59bcb039344d5510da3dc98">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7de2e09f6bd90c398a6005b9c79c1155" name="a7de2e09f6bd90c398a6005b9c79c1155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7de2e09f6bd90c398a6005b9c79c1155">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbace0bc454dc38a23f56e9780fc86e4" name="acbace0bc454dc38a23f56e9780fc86e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbace0bc454dc38a23f56e9780fc86e4">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a990143fb47f7da2170925355eb22c75e" name="a990143fb47f7da2170925355eb22c75e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a990143fb47f7da2170925355eb22c75e">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2a54ba802d41691ed15acd39e2d948a" name="ad2a54ba802d41691ed15acd39e2d948a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2a54ba802d41691ed15acd39e2d948a">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a59c3617aa7b769fb978c345f103d98" name="a5a59c3617aa7b769fb978c345f103d98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a59c3617aa7b769fb978c345f103d98">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86cfcbb5fa9166b93ddace6c935ee2f9" name="a86cfcbb5fa9166b93ddace6c935ee2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86cfcbb5fa9166b93ddace6c935ee2f9">&#9670;&#160;</a></span>I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a009a2afb7d4883681dd0588b88586f3c" name="a009a2afb7d4883681dd0588b88586f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a009a2afb7d4883681dd0588b88586f3c">&#9670;&#160;</a></span>I2C_IC_ENABLE_TX_CMD_BLOCK_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_TX_CMD_BLOCK_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f67924ed8bfdcbd3f4ba0d99c2f3306" name="a9f67924ed8bfdcbd3f4ba0d99c2f3306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f67924ed8bfdcbd3f4ba0d99c2f3306">&#9670;&#160;</a></span>I2C_IC_ENABLE_TX_CMD_BLOCK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_TX_CMD_BLOCK_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e70cd32f1f043c4e6aa6fdea2dc1a66" name="a7e70cd32f1f043c4e6aa6fdea2dc1a66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e70cd32f1f043c4e6aa6fdea2dc1a66">&#9670;&#160;</a></span>I2C_IC_ENABLE_TX_CMD_BLOCK_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_TX_CMD_BLOCK_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3270aa9f2153b4ce895bf6fdeeac49b4" name="a3270aa9f2153b4ce895bf6fdeeac49b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3270aa9f2153b4ce895bf6fdeeac49b4">&#9670;&#160;</a></span>I2C_IC_ENABLE_TX_CMD_BLOCK_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_TX_CMD_BLOCK_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d1a217dd5aeef7958ee82b7f634c3d0" name="a5d1a217dd5aeef7958ee82b7f634c3d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d1a217dd5aeef7958ee82b7f634c3d0">&#9670;&#160;</a></span>I2C_IC_ENABLE_TX_CMD_BLOCK_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_TX_CMD_BLOCK_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97ccce15c10353311e0cc3dd0d77c8ce" name="a97ccce15c10353311e0cc3dd0d77c8ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97ccce15c10353311e0cc3dd0d77c8ce">&#9670;&#160;</a></span>I2C_IC_ENABLE_TX_CMD_BLOCK_VALUE_BLOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_TX_CMD_BLOCK_VALUE_BLOCKED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0348ae0d68c10ffd42796fbf14ccdf17" name="a0348ae0d68c10ffd42796fbf14ccdf17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0348ae0d68c10ffd42796fbf14ccdf17">&#9670;&#160;</a></span>I2C_IC_ENABLE_TX_CMD_BLOCK_VALUE_NOT_BLOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_ENABLE_TX_CMD_BLOCK_VALUE_NOT_BLOCKED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdddb434026516986d6b79135f2a1f1a" name="afdddb434026516986d6b79135f2a1f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdddb434026516986d6b79135f2a1f1a">&#9670;&#160;</a></span>I2C_IC_FS_SCL_HCNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SCL_HCNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0937f7ffea73a469bb1359f28ff9386a" name="a0937f7ffea73a469bb1359f28ff9386a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0937f7ffea73a469bb1359f28ff9386a">&#9670;&#160;</a></span>I2C_IC_FS_SCL_HCNT_IC_FS_SCL_HCNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SCL_HCNT_IC_FS_SCL_HCNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d9ceaf79298eda5b5d621f2bdee3cbe" name="a1d9ceaf79298eda5b5d621f2bdee3cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d9ceaf79298eda5b5d621f2bdee3cbe">&#9670;&#160;</a></span>I2C_IC_FS_SCL_HCNT_IC_FS_SCL_HCNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SCL_HCNT_IC_FS_SCL_HCNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ba62f2460480cc8f2fc72c706ba625a" name="a5ba62f2460480cc8f2fc72c706ba625a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ba62f2460480cc8f2fc72c706ba625a">&#9670;&#160;</a></span>I2C_IC_FS_SCL_HCNT_IC_FS_SCL_HCNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SCL_HCNT_IC_FS_SCL_HCNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a898e665c0b9c2a9b3c56c52535462a" name="a1a898e665c0b9c2a9b3c56c52535462a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a898e665c0b9c2a9b3c56c52535462a">&#9670;&#160;</a></span>I2C_IC_FS_SCL_HCNT_IC_FS_SCL_HCNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SCL_HCNT_IC_FS_SCL_HCNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a355d999697f06aa37fcaa71b84afe9e1" name="a355d999697f06aa37fcaa71b84afe9e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a355d999697f06aa37fcaa71b84afe9e1">&#9670;&#160;</a></span>I2C_IC_FS_SCL_HCNT_IC_FS_SCL_HCNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SCL_HCNT_IC_FS_SCL_HCNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1588e5a41b8bd5d1bd775d4fddde4573" name="a1588e5a41b8bd5d1bd775d4fddde4573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1588e5a41b8bd5d1bd775d4fddde4573">&#9670;&#160;</a></span>I2C_IC_FS_SCL_HCNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SCL_HCNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab942a22795371da9e813351c4378afe2" name="ab942a22795371da9e813351c4378afe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab942a22795371da9e813351c4378afe2">&#9670;&#160;</a></span>I2C_IC_FS_SCL_HCNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SCL_HCNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000006)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93d7d30caecad5a25d0a77f88ddb96cc" name="a93d7d30caecad5a25d0a77f88ddb96cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93d7d30caecad5a25d0a77f88ddb96cc">&#9670;&#160;</a></span>I2C_IC_FS_SCL_LCNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SCL_LCNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bd4a19f9776a5b7b77dc9924846869c" name="a1bd4a19f9776a5b7b77dc9924846869c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bd4a19f9776a5b7b77dc9924846869c">&#9670;&#160;</a></span>I2C_IC_FS_SCL_LCNT_IC_FS_SCL_LCNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SCL_LCNT_IC_FS_SCL_LCNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cb667486c48d1381ee64be7264f6178" name="a2cb667486c48d1381ee64be7264f6178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cb667486c48d1381ee64be7264f6178">&#9670;&#160;</a></span>I2C_IC_FS_SCL_LCNT_IC_FS_SCL_LCNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SCL_LCNT_IC_FS_SCL_LCNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa9482df961980229a4b9b75881a70e1" name="afa9482df961980229a4b9b75881a70e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa9482df961980229a4b9b75881a70e1">&#9670;&#160;</a></span>I2C_IC_FS_SCL_LCNT_IC_FS_SCL_LCNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SCL_LCNT_IC_FS_SCL_LCNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b4d954d8175cb052a855da4bfce6003" name="a3b4d954d8175cb052a855da4bfce6003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b4d954d8175cb052a855da4bfce6003">&#9670;&#160;</a></span>I2C_IC_FS_SCL_LCNT_IC_FS_SCL_LCNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SCL_LCNT_IC_FS_SCL_LCNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17febda7f91a1c0192928a47718e1fbe" name="a17febda7f91a1c0192928a47718e1fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17febda7f91a1c0192928a47718e1fbe">&#9670;&#160;</a></span>I2C_IC_FS_SCL_LCNT_IC_FS_SCL_LCNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SCL_LCNT_IC_FS_SCL_LCNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ad0b7604f5880ec9a85dc31597ded45" name="a8ad0b7604f5880ec9a85dc31597ded45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ad0b7604f5880ec9a85dc31597ded45">&#9670;&#160;</a></span>I2C_IC_FS_SCL_LCNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SCL_LCNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e48cf3116f990cc6ab4b5f8b156f405" name="a2e48cf3116f990cc6ab4b5f8b156f405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e48cf3116f990cc6ab4b5f8b156f405">&#9670;&#160;</a></span>I2C_IC_FS_SCL_LCNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SCL_LCNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03f8cc0d7e54a4223f187ffc1b6269d2" name="a03f8cc0d7e54a4223f187ffc1b6269d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03f8cc0d7e54a4223f187ffc1b6269d2">&#9670;&#160;</a></span>I2C_IC_FS_SPKLEN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SPKLEN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f3007b6795b273207a3f121d58f4c1b" name="a8f3007b6795b273207a3f121d58f4c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f3007b6795b273207a3f121d58f4c1b">&#9670;&#160;</a></span>I2C_IC_FS_SPKLEN_IC_FS_SPKLEN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SPKLEN_IC_FS_SPKLEN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36ab893e1d0c4174c094a298a4804625" name="a36ab893e1d0c4174c094a298a4804625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36ab893e1d0c4174c094a298a4804625">&#9670;&#160;</a></span>I2C_IC_FS_SPKLEN_IC_FS_SPKLEN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SPKLEN_IC_FS_SPKLEN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a540ecbcf74d44bb3466d5cc8c5d1e23e" name="a540ecbcf74d44bb3466d5cc8c5d1e23e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a540ecbcf74d44bb3466d5cc8c5d1e23e">&#9670;&#160;</a></span>I2C_IC_FS_SPKLEN_IC_FS_SPKLEN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SPKLEN_IC_FS_SPKLEN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadf0e555a27cb47627352fd707b41809" name="aadf0e555a27cb47627352fd707b41809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadf0e555a27cb47627352fd707b41809">&#9670;&#160;</a></span>I2C_IC_FS_SPKLEN_IC_FS_SPKLEN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SPKLEN_IC_FS_SPKLEN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8cd439a8f43c537497276e20990f988" name="ac8cd439a8f43c537497276e20990f988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8cd439a8f43c537497276e20990f988">&#9670;&#160;</a></span>I2C_IC_FS_SPKLEN_IC_FS_SPKLEN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SPKLEN_IC_FS_SPKLEN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4242fbe684e4350d7996b1b5e9e79f57" name="a4242fbe684e4350d7996b1b5e9e79f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4242fbe684e4350d7996b1b5e9e79f57">&#9670;&#160;</a></span>I2C_IC_FS_SPKLEN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SPKLEN_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b4de63d531ebfe6821b4c0473f7feff" name="a5b4de63d531ebfe6821b4c0473f7feff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b4de63d531ebfe6821b4c0473f7feff">&#9670;&#160;</a></span>I2C_IC_FS_SPKLEN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_FS_SPKLEN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000007)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa600a8f2f7612647f7482e7d6ef1c0dc" name="aa600a8f2f7612647f7482e7d6ef1c0dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa600a8f2f7612647f7482e7d6ef1c0dc">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b9edaedb57019f53afb42cdec34af4f" name="a4b9edaedb57019f53afb42cdec34af4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b9edaedb57019f53afb42cdec34af4f">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_ACTIVITY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_ACTIVITY_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fde707063c95d04bba4ecb93d190b7b" name="a2fde707063c95d04bba4ecb93d190b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fde707063c95d04bba4ecb93d190b7b">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_ACTIVITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_ACTIVITY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3e7c074393d4c060dcfa545d400ee93" name="aa3e7c074393d4c060dcfa545d400ee93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e7c074393d4c060dcfa545d400ee93">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_ACTIVITY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_ACTIVITY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fd8e93e67a133974437e787e5f6cfcd" name="a5fd8e93e67a133974437e787e5f6cfcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fd8e93e67a133974437e787e5f6cfcd">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_ACTIVITY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_ACTIVITY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a122b47d33bdecde9a93728335e08391a" name="a122b47d33bdecde9a93728335e08391a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a122b47d33bdecde9a93728335e08391a">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_ACTIVITY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_ACTIVITY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab24a6574b8a1355b1347ba147efbcdb8" name="ab24a6574b8a1355b1347ba147efbcdb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab24a6574b8a1355b1347ba147efbcdb8">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_ACTIVITY_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_ACTIVITY_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67cec9db08bc3654627088cfdf7b0755" name="a67cec9db08bc3654627088cfdf7b0755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67cec9db08bc3654627088cfdf7b0755">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_ACTIVITY_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_ACTIVITY_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad11da9c69a58b0a75cbf17209862d095" name="ad11da9c69a58b0a75cbf17209862d095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad11da9c69a58b0a75cbf17209862d095">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_GEN_CALL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_GEN_CALL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfe1a71403b84e845a5e62198b840d35" name="acfe1a71403b84e845a5e62198b840d35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfe1a71403b84e845a5e62198b840d35">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_GEN_CALL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_GEN_CALL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5524894ac0b2ceccaa4be25a4302507b" name="a5524894ac0b2ceccaa4be25a4302507b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5524894ac0b2ceccaa4be25a4302507b">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_GEN_CALL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_GEN_CALL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f694dca9d53c81dab13790218d40abc" name="a1f694dca9d53c81dab13790218d40abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f694dca9d53c81dab13790218d40abc">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_GEN_CALL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_GEN_CALL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ec7f25dd39723173d755d1acee8ea49" name="a0ec7f25dd39723173d755d1acee8ea49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ec7f25dd39723173d755d1acee8ea49">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_GEN_CALL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_GEN_CALL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a0c6016c3c26ec8592a064de1a0b28f" name="a7a0c6016c3c26ec8592a064de1a0b28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a0c6016c3c26ec8592a064de1a0b28f">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_GEN_CALL_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_GEN_CALL_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87065e87306f7612047b023671c70588" name="a87065e87306f7612047b023671c70588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87065e87306f7612047b023671c70588">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_GEN_CALL_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_GEN_CALL_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6199e820466d924b041e1329d3eb5023" name="a6199e820466d924b041e1329d3eb5023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6199e820466d924b041e1329d3eb5023">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RD_REQ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RD_REQ_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60f5cff5f30b3cc196ee977cba9f9caf" name="a60f5cff5f30b3cc196ee977cba9f9caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60f5cff5f30b3cc196ee977cba9f9caf">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RD_REQ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RD_REQ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a072f61190ccd14a78b562247aaf922aa" name="a072f61190ccd14a78b562247aaf922aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a072f61190ccd14a78b562247aaf922aa">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RD_REQ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RD_REQ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a838ce6771bf186b140f7266ec0b67814" name="a838ce6771bf186b140f7266ec0b67814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a838ce6771bf186b140f7266ec0b67814">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RD_REQ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RD_REQ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54a522d87f3a76bad839863149938fed" name="a54a522d87f3a76bad839863149938fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54a522d87f3a76bad839863149938fed">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RD_REQ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RD_REQ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5dadd4fd8f4b176b9d8687b1748bcfce" name="a5dadd4fd8f4b176b9d8687b1748bcfce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dadd4fd8f4b176b9d8687b1748bcfce">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RD_REQ_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RD_REQ_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03acb933d221f42e8c3f3e2409969ee6" name="a03acb933d221f42e8c3f3e2409969ee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03acb933d221f42e8c3f3e2409969ee6">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RD_REQ_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RD_REQ_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c07a15777cf625d02cebb4d9e26d65f" name="a0c07a15777cf625d02cebb4d9e26d65f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c07a15777cf625d02cebb4d9e26d65f">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RESTART_DET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RESTART_DET_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab126005b07ea9b68389cd2412a36043a" name="ab126005b07ea9b68389cd2412a36043a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab126005b07ea9b68389cd2412a36043a">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RESTART_DET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RESTART_DET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fbb9b7b154cbe7ac5a85cc9ac2d22bd" name="a5fbb9b7b154cbe7ac5a85cc9ac2d22bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fbb9b7b154cbe7ac5a85cc9ac2d22bd">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RESTART_DET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RESTART_DET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbdc6ccd8cb6ac5745cdcda6444189cc" name="abbdc6ccd8cb6ac5745cdcda6444189cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbdc6ccd8cb6ac5745cdcda6444189cc">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RESTART_DET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RESTART_DET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f19637f31fe4fafe58038f51466ff6a" name="a9f19637f31fe4fafe58038f51466ff6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f19637f31fe4fafe58038f51466ff6a">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RESTART_DET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RESTART_DET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7660a33f8d18cdb8b8be7a3ca53a034" name="ac7660a33f8d18cdb8b8be7a3ca53a034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7660a33f8d18cdb8b8be7a3ca53a034">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RESTART_DET_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RESTART_DET_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8616df544fbeb5e986fcecb9e84770c9" name="a8616df544fbeb5e986fcecb9e84770c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8616df544fbeb5e986fcecb9e84770c9">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RESTART_DET_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RESTART_DET_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3322823032bc4044f735a9877be81a7" name="ad3322823032bc4044f735a9877be81a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3322823032bc4044f735a9877be81a7">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_DONE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_DONE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87a849303d1c67d7034a98bd2bd811ba" name="a87a849303d1c67d7034a98bd2bd811ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87a849303d1c67d7034a98bd2bd811ba">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_DONE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_DONE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dbe4f1c9fd7b2b9caeaead5bf5a973d" name="a6dbe4f1c9fd7b2b9caeaead5bf5a973d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dbe4f1c9fd7b2b9caeaead5bf5a973d">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_DONE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_DONE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed1c2194b07512d5a286ccf5b2d6ec1c" name="aed1c2194b07512d5a286ccf5b2d6ec1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed1c2194b07512d5a286ccf5b2d6ec1c">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_DONE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_DONE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac71c976f1a6b7775827cd0aac9ff295e" name="ac71c976f1a6b7775827cd0aac9ff295e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac71c976f1a6b7775827cd0aac9ff295e">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_DONE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_DONE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39ef48b2a6439ad36bd04425c86680b8" name="a39ef48b2a6439ad36bd04425c86680b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39ef48b2a6439ad36bd04425c86680b8">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_DONE_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_DONE_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a602071677d7b55c9f25e41dab2d1c863" name="a602071677d7b55c9f25e41dab2d1c863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a602071677d7b55c9f25e41dab2d1c863">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_DONE_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_DONE_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf7f3ab28789236446f9873d28ae8054" name="abf7f3ab28789236446f9873d28ae8054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf7f3ab28789236446f9873d28ae8054">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_FULL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_FULL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f5eebd4b0dc0b0a0be3200b566223fb" name="a0f5eebd4b0dc0b0a0be3200b566223fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f5eebd4b0dc0b0a0be3200b566223fb">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_FULL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_FULL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bd291dfb7cdeb519ddc133f548f9967" name="a5bd291dfb7cdeb519ddc133f548f9967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bd291dfb7cdeb519ddc133f548f9967">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_FULL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_FULL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a383e26253282b601e298cd235a8c8801" name="a383e26253282b601e298cd235a8c8801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a383e26253282b601e298cd235a8c8801">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_FULL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_FULL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9d4a61fe1253f7656019414dbce1b5c" name="ad9d4a61fe1253f7656019414dbce1b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9d4a61fe1253f7656019414dbce1b5c">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_FULL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_FULL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b737a45ce7041ce27eb0af65cd8e325" name="a5b737a45ce7041ce27eb0af65cd8e325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b737a45ce7041ce27eb0af65cd8e325">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_FULL_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_FULL_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b6b15c8b80351ab374a854af1f8a20b" name="a8b6b15c8b80351ab374a854af1f8a20b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b6b15c8b80351ab374a854af1f8a20b">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_FULL_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_FULL_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01ecb86caef00b1160e23eb3aae08e60" name="a01ecb86caef00b1160e23eb3aae08e60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01ecb86caef00b1160e23eb3aae08e60">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_OVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_OVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3b034be3e16451d47f444a62bcb5bcd" name="ac3b034be3e16451d47f444a62bcb5bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3b034be3e16451d47f444a62bcb5bcd">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_OVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_OVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d0445b1c753f246314be356cf8dabdc" name="a9d0445b1c753f246314be356cf8dabdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d0445b1c753f246314be356cf8dabdc">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_OVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_OVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd0585ea71abcc857ef1f63e7a6ca0a6" name="afd0585ea71abcc857ef1f63e7a6ca0a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd0585ea71abcc857ef1f63e7a6ca0a6">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_OVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_OVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04d710004f04075d45ce572f243614d3" name="a04d710004f04075d45ce572f243614d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04d710004f04075d45ce572f243614d3">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_OVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_OVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98ceb7f6178b33b4d47036a34438c999" name="a98ceb7f6178b33b4d47036a34438c999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98ceb7f6178b33b4d47036a34438c999">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_OVER_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_OVER_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09169ed44fd5839356adf809fbaa9c52" name="a09169ed44fd5839356adf809fbaa9c52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09169ed44fd5839356adf809fbaa9c52">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_OVER_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_OVER_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8876395e570296a6f8173f39b52d019" name="ab8876395e570296a6f8173f39b52d019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8876395e570296a6f8173f39b52d019">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_UNDER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_UNDER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7645c8406802d9dd1437918c26273a55" name="a7645c8406802d9dd1437918c26273a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7645c8406802d9dd1437918c26273a55">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_UNDER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_UNDER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acebf35ad7dd3615ef8e7b68bd060d6e2" name="acebf35ad7dd3615ef8e7b68bd060d6e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acebf35ad7dd3615ef8e7b68bd060d6e2">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_UNDER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_UNDER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ff7e83bce7df0eed2d4569aface8d0f" name="a9ff7e83bce7df0eed2d4569aface8d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff7e83bce7df0eed2d4569aface8d0f">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_UNDER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_UNDER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27e77aa3cf06d27d9529cb9e953ccbf4" name="a27e77aa3cf06d27d9529cb9e953ccbf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27e77aa3cf06d27d9529cb9e953ccbf4">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_UNDER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_UNDER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab139850e670e3718b765048e9147e194" name="ab139850e670e3718b765048e9147e194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab139850e670e3718b765048e9147e194">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_UNDER_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_UNDER_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a579849671becb923415674aa6902367c" name="a579849671becb923415674aa6902367c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a579849671becb923415674aa6902367c">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_RX_UNDER_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_RX_UNDER_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a907abcf146030385721069c629a7e8cd" name="a907abcf146030385721069c629a7e8cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a907abcf146030385721069c629a7e8cd">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_START_DET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_START_DET_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8c3875369e76ab86164bf09e74012ad" name="af8c3875369e76ab86164bf09e74012ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8c3875369e76ab86164bf09e74012ad">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_START_DET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_START_DET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29f3a4ce52c6ee769cd770ba8c97bcd9" name="a29f3a4ce52c6ee769cd770ba8c97bcd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29f3a4ce52c6ee769cd770ba8c97bcd9">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_START_DET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_START_DET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a521673d8615f5f485f17ac4919690aac" name="a521673d8615f5f485f17ac4919690aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a521673d8615f5f485f17ac4919690aac">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_START_DET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_START_DET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6a59ef4117c0e574daaed719770eb69" name="ab6a59ef4117c0e574daaed719770eb69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6a59ef4117c0e574daaed719770eb69">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_START_DET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_START_DET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cf231189ca7379bae2598d51360c25f" name="a6cf231189ca7379bae2598d51360c25f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cf231189ca7379bae2598d51360c25f">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_START_DET_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_START_DET_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4e19e22796938a7efbba304d76422e2" name="ad4e19e22796938a7efbba304d76422e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4e19e22796938a7efbba304d76422e2">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_START_DET_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_START_DET_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a645118b5f93faa4e1a1b20d5cea8c8a0" name="a645118b5f93faa4e1a1b20d5cea8c8a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a645118b5f93faa4e1a1b20d5cea8c8a0">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_STOP_DET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_STOP_DET_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac32aadd093132388c99e0b08564a027e" name="ac32aadd093132388c99e0b08564a027e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac32aadd093132388c99e0b08564a027e">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_STOP_DET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_STOP_DET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa459c594ffef2aabe73564c5a66472f" name="aaa459c594ffef2aabe73564c5a66472f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa459c594ffef2aabe73564c5a66472f">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_STOP_DET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_STOP_DET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b3458ceacd62afc382be4a0ec5deb6f" name="a9b3458ceacd62afc382be4a0ec5deb6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b3458ceacd62afc382be4a0ec5deb6f">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_STOP_DET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_STOP_DET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66f5d789592c74e01385ccff3b192ad8" name="a66f5d789592c74e01385ccff3b192ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f5d789592c74e01385ccff3b192ad8">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_STOP_DET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_STOP_DET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9416842213c350b6df1845367e2c0701" name="a9416842213c350b6df1845367e2c0701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9416842213c350b6df1845367e2c0701">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_STOP_DET_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_STOP_DET_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a041e16dea0febf5926999b73ac001420" name="a041e16dea0febf5926999b73ac001420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a041e16dea0febf5926999b73ac001420">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_STOP_DET_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_STOP_DET_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a836d82b38a32001e99a943fef813f635" name="a836d82b38a32001e99a943fef813f635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a836d82b38a32001e99a943fef813f635">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_ABRT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_ABRT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a874bd587e25fa60792dcfb4b26012daf" name="a874bd587e25fa60792dcfb4b26012daf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a874bd587e25fa60792dcfb4b26012daf">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_ABRT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_ABRT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6f09ba66e4b7f723d861d7e4a4a0dfb" name="ab6f09ba66e4b7f723d861d7e4a4a0dfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6f09ba66e4b7f723d861d7e4a4a0dfb">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_ABRT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_ABRT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a5b07a907e46fc944aa430285b44061" name="a0a5b07a907e46fc944aa430285b44061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a5b07a907e46fc944aa430285b44061">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_ABRT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_ABRT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab75689bcff1250037fce98ddcb5d783f" name="ab75689bcff1250037fce98ddcb5d783f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab75689bcff1250037fce98ddcb5d783f">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_ABRT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_ABRT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae401b91a3cf4ae4c2856a269a40a9551" name="ae401b91a3cf4ae4c2856a269a40a9551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae401b91a3cf4ae4c2856a269a40a9551">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_ABRT_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_ABRT_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8123037751bf12aa094f48312505cc10" name="a8123037751bf12aa094f48312505cc10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8123037751bf12aa094f48312505cc10">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_ABRT_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_ABRT_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65c9ccaa0ffb46ae7f7627c25321cd17" name="a65c9ccaa0ffb46ae7f7627c25321cd17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65c9ccaa0ffb46ae7f7627c25321cd17">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_EMPTY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_EMPTY_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa282feb6b9d4d80e886a23b151762ff6" name="aa282feb6b9d4d80e886a23b151762ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa282feb6b9d4d80e886a23b151762ff6">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_EMPTY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_EMPTY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5394c462681050adf8ed4ff4ded52b6" name="af5394c462681050adf8ed4ff4ded52b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5394c462681050adf8ed4ff4ded52b6">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_EMPTY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_EMPTY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadbb7aa27b7d142c300737ae389e7c55" name="aadbb7aa27b7d142c300737ae389e7c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadbb7aa27b7d142c300737ae389e7c55">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_EMPTY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_EMPTY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5f2a8d4f4c3ed009b77f8474f1e1521" name="ad5f2a8d4f4c3ed009b77f8474f1e1521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5f2a8d4f4c3ed009b77f8474f1e1521">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_EMPTY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_EMPTY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ec3b2c6a8a1f53152a34743d1800987" name="a9ec3b2c6a8a1f53152a34743d1800987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ec3b2c6a8a1f53152a34743d1800987">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_EMPTY_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_EMPTY_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c04ea16ee7ed47f5de3bd203051ba52" name="a8c04ea16ee7ed47f5de3bd203051ba52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c04ea16ee7ed47f5de3bd203051ba52">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_EMPTY_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_EMPTY_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5d6b68ba637fe4263ff364657ca911a" name="ac5d6b68ba637fe4263ff364657ca911a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5d6b68ba637fe4263ff364657ca911a">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_OVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_OVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9da98a12c758d8bafefe4a7853271709" name="a9da98a12c758d8bafefe4a7853271709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9da98a12c758d8bafefe4a7853271709">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_OVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_OVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4beed42e0334aa1405b4c42851e3e283" name="a4beed42e0334aa1405b4c42851e3e283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4beed42e0334aa1405b4c42851e3e283">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_OVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_OVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae60215fb7505c68d1b15ad1a4fecdbd" name="aae60215fb7505c68d1b15ad1a4fecdbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae60215fb7505c68d1b15ad1a4fecdbd">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_OVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_OVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac343799b259f21957e5be027f34d3376" name="ac343799b259f21957e5be027f34d3376"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac343799b259f21957e5be027f34d3376">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_OVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_OVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21ce625be11bfb33ef01e7d72d6927d5" name="a21ce625be11bfb33ef01e7d72d6927d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21ce625be11bfb33ef01e7d72d6927d5">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_OVER_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_OVER_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad62d875b230fb555b1fe1253657920df" name="ad62d875b230fb555b1fe1253657920df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad62d875b230fb555b1fe1253657920df">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_M_TX_OVER_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_M_TX_OVER_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67cfe09428a42b3555ffbb58a386923b" name="a67cfe09428a42b3555ffbb58a386923b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67cfe09428a42b3555ffbb58a386923b">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58ae11293f563c8cd036edef00be0891" name="a58ae11293f563c8cd036edef00be0891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58ae11293f563c8cd036edef00be0891">&#9670;&#160;</a></span>I2C_IC_INTR_MASK_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_MASK_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000008ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d6cc76f8d35f99ae84cbf56e4409c50" name="a9d6cc76f8d35f99ae84cbf56e4409c50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d6cc76f8d35f99ae84cbf56e4409c50">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfbdc644ced5648998f645136466e650" name="adfbdc644ced5648998f645136466e650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfbdc644ced5648998f645136466e650">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61e3e25cc8db8ae659131a1fef880a5d" name="a61e3e25cc8db8ae659131a1fef880a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61e3e25cc8db8ae659131a1fef880a5d">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_ACTIVITY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_ACTIVITY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf560590e76a62e162d8f9c01f0db062" name="abf560590e76a62e162d8f9c01f0db062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf560590e76a62e162d8f9c01f0db062">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_ACTIVITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_ACTIVITY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae23143519bb7fda299ca3f901ab43a40" name="ae23143519bb7fda299ca3f901ab43a40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae23143519bb7fda299ca3f901ab43a40">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_ACTIVITY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_ACTIVITY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afabf9ed8b1d16c8ae4f9d6df83234883" name="afabf9ed8b1d16c8ae4f9d6df83234883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afabf9ed8b1d16c8ae4f9d6df83234883">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_ACTIVITY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_ACTIVITY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac29d04d389da954ccaec7811db3f3af5" name="ac29d04d389da954ccaec7811db3f3af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac29d04d389da954ccaec7811db3f3af5">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_ACTIVITY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_ACTIVITY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed42699c36366ee8b608c691b23b209f" name="aed42699c36366ee8b608c691b23b209f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed42699c36366ee8b608c691b23b209f">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_ACTIVITY_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_ACTIVITY_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a903a81fb0672458d4c251bd47606db3f" name="a903a81fb0672458d4c251bd47606db3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a903a81fb0672458d4c251bd47606db3f">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_ACTIVITY_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_ACTIVITY_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f3e334722804ecaa133453156613b25" name="a6f3e334722804ecaa133453156613b25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f3e334722804ecaa133453156613b25">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_GEN_CALL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_GEN_CALL_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad018ebfd2a7b33d306c2694256276c2b" name="ad018ebfd2a7b33d306c2694256276c2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad018ebfd2a7b33d306c2694256276c2b">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_GEN_CALL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_GEN_CALL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a805812723ceda96dc18825a9a09458e7" name="a805812723ceda96dc18825a9a09458e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a805812723ceda96dc18825a9a09458e7">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_GEN_CALL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_GEN_CALL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f45ed63015a3df0023e308e2f4951f0" name="a6f45ed63015a3df0023e308e2f4951f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f45ed63015a3df0023e308e2f4951f0">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_GEN_CALL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_GEN_CALL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac5f9fefa323ff905e6d8473b43102db" name="aac5f9fefa323ff905e6d8473b43102db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac5f9fefa323ff905e6d8473b43102db">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_GEN_CALL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_GEN_CALL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e63ccf2320424cf034a616f7f185f28" name="a2e63ccf2320424cf034a616f7f185f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e63ccf2320424cf034a616f7f185f28">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_GEN_CALL_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_GEN_CALL_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59ed5a46e8623f0c0ac1a40d4c23815f" name="a59ed5a46e8623f0c0ac1a40d4c23815f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59ed5a46e8623f0c0ac1a40d4c23815f">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_GEN_CALL_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_GEN_CALL_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16a42843fc61cd18558a17eab104c8a8" name="a16a42843fc61cd18558a17eab104c8a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16a42843fc61cd18558a17eab104c8a8">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RD_REQ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RD_REQ_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32b7d07d1341255366d905e0d95a9d3a" name="a32b7d07d1341255366d905e0d95a9d3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32b7d07d1341255366d905e0d95a9d3a">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RD_REQ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RD_REQ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9ba1fa864398a7803698b73964e4a50" name="ad9ba1fa864398a7803698b73964e4a50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9ba1fa864398a7803698b73964e4a50">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RD_REQ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RD_REQ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19e05ec189745f076921ecd7744c7c3e" name="a19e05ec189745f076921ecd7744c7c3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e05ec189745f076921ecd7744c7c3e">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RD_REQ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RD_REQ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc23323e8f2b6c8934608028e80d8da4" name="afc23323e8f2b6c8934608028e80d8da4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc23323e8f2b6c8934608028e80d8da4">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RD_REQ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RD_REQ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3f8475422fb84c660935c22305dddee" name="ad3f8475422fb84c660935c22305dddee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3f8475422fb84c660935c22305dddee">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RD_REQ_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RD_REQ_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80d156d1a4836598481e4f799e4fbc49" name="a80d156d1a4836598481e4f799e4fbc49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80d156d1a4836598481e4f799e4fbc49">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RD_REQ_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RD_REQ_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9786f3de931b24ea32ec2e94fad8e999" name="a9786f3de931b24ea32ec2e94fad8e999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9786f3de931b24ea32ec2e94fad8e999">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RESTART_DET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RESTART_DET_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d4af1b7927fbcc8be940b791b57fd54" name="a2d4af1b7927fbcc8be940b791b57fd54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d4af1b7927fbcc8be940b791b57fd54">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RESTART_DET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RESTART_DET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8408ad0f397349163c6aa2f8c74ee738" name="a8408ad0f397349163c6aa2f8c74ee738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8408ad0f397349163c6aa2f8c74ee738">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RESTART_DET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RESTART_DET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbddb3c4cc263d8e4220f674c408d578" name="adbddb3c4cc263d8e4220f674c408d578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbddb3c4cc263d8e4220f674c408d578">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RESTART_DET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RESTART_DET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4562d695c723f82c76819edc282c6b16" name="a4562d695c723f82c76819edc282c6b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4562d695c723f82c76819edc282c6b16">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RESTART_DET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RESTART_DET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a188d8dc722cc94fbb8fe0cd47fa4d4f9" name="a188d8dc722cc94fbb8fe0cd47fa4d4f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a188d8dc722cc94fbb8fe0cd47fa4d4f9">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RESTART_DET_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RESTART_DET_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a8ae7b067539b953166fcbfb0ba0360" name="a4a8ae7b067539b953166fcbfb0ba0360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a8ae7b067539b953166fcbfb0ba0360">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RESTART_DET_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RESTART_DET_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25963f1d8e425417162da71022f079cb" name="a25963f1d8e425417162da71022f079cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25963f1d8e425417162da71022f079cb">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_DONE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_DONE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a052e947c09f4b3068d0e05475f631334" name="a052e947c09f4b3068d0e05475f631334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a052e947c09f4b3068d0e05475f631334">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_DONE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_DONE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64bde9aafbd7c2f082a52e68e0407da0" name="a64bde9aafbd7c2f082a52e68e0407da0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64bde9aafbd7c2f082a52e68e0407da0">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_DONE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_DONE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01496bc2f0040152914cc6784762a010" name="a01496bc2f0040152914cc6784762a010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01496bc2f0040152914cc6784762a010">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_DONE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_DONE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c5a8765c86d250eb0ea50bab1cc416f" name="a4c5a8765c86d250eb0ea50bab1cc416f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c5a8765c86d250eb0ea50bab1cc416f">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_DONE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_DONE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58afa741eaede46da2e93c090581b4fe" name="a58afa741eaede46da2e93c090581b4fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58afa741eaede46da2e93c090581b4fe">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_DONE_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_DONE_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac169a23e86ee68af8364bd197cfbca28" name="ac169a23e86ee68af8364bd197cfbca28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac169a23e86ee68af8364bd197cfbca28">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_DONE_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_DONE_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9f209814ef5e9bc5845cc00e2fbd6a6" name="ab9f209814ef5e9bc5845cc00e2fbd6a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9f209814ef5e9bc5845cc00e2fbd6a6">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_FULL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_FULL_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d606b0f52ecdcc3ef475d8fcdb69d39" name="a9d606b0f52ecdcc3ef475d8fcdb69d39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d606b0f52ecdcc3ef475d8fcdb69d39">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_FULL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_FULL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f9c318cea1af4641a6d9aa88d09e723" name="a6f9c318cea1af4641a6d9aa88d09e723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f9c318cea1af4641a6d9aa88d09e723">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_FULL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_FULL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0188b752d66bd50272c906e36d4f9f99" name="a0188b752d66bd50272c906e36d4f9f99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0188b752d66bd50272c906e36d4f9f99">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_FULL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_FULL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac24e100c8e7d9127d1b389cf134ccd59" name="ac24e100c8e7d9127d1b389cf134ccd59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac24e100c8e7d9127d1b389cf134ccd59">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_FULL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_FULL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2320f848aab73c5081ab3cb43853a8d" name="af2320f848aab73c5081ab3cb43853a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2320f848aab73c5081ab3cb43853a8d">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_FULL_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_FULL_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30ee517a537c360a34504b4039ae5c84" name="a30ee517a537c360a34504b4039ae5c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30ee517a537c360a34504b4039ae5c84">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_FULL_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_FULL_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3dbf32a57effaf04cf34cf02485486d" name="ad3dbf32a57effaf04cf34cf02485486d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3dbf32a57effaf04cf34cf02485486d">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_OVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_OVER_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53f7bf1f7065c198e284a979179268ab" name="a53f7bf1f7065c198e284a979179268ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53f7bf1f7065c198e284a979179268ab">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_OVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_OVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa953e633fa0537119d2f412b62a3b254" name="aa953e633fa0537119d2f412b62a3b254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa953e633fa0537119d2f412b62a3b254">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_OVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_OVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af49aea8fe11e1f6852d3a5dd7bf46225" name="af49aea8fe11e1f6852d3a5dd7bf46225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af49aea8fe11e1f6852d3a5dd7bf46225">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_OVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_OVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbf8da4b25564742f3b3d7d80e8f1e2e" name="adbf8da4b25564742f3b3d7d80e8f1e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbf8da4b25564742f3b3d7d80e8f1e2e">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_OVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_OVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cfc23ab40043326280682c2e8e71931" name="a8cfc23ab40043326280682c2e8e71931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cfc23ab40043326280682c2e8e71931">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_OVER_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_OVER_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75de2080e6697f41faf5a6d913419008" name="a75de2080e6697f41faf5a6d913419008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75de2080e6697f41faf5a6d913419008">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_OVER_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_OVER_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2ee1088a930a10480e39aa2405f8259" name="ae2ee1088a930a10480e39aa2405f8259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2ee1088a930a10480e39aa2405f8259">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_UNDER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_UNDER_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe8c85205f6b9164502e707be45ba169" name="abe8c85205f6b9164502e707be45ba169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe8c85205f6b9164502e707be45ba169">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_UNDER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_UNDER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6052d55b015a83c825625f28d4242aa5" name="a6052d55b015a83c825625f28d4242aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6052d55b015a83c825625f28d4242aa5">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_UNDER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_UNDER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd8df7b7ce58eae677fafc2ca76ff9a9" name="afd8df7b7ce58eae677fafc2ca76ff9a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd8df7b7ce58eae677fafc2ca76ff9a9">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_UNDER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_UNDER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a255beb4836660990c2d762391fade663" name="a255beb4836660990c2d762391fade663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a255beb4836660990c2d762391fade663">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_UNDER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_UNDER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9aaf8dc09ef382998f769a2ec7dc6d5e" name="a9aaf8dc09ef382998f769a2ec7dc6d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aaf8dc09ef382998f769a2ec7dc6d5e">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_UNDER_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_UNDER_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a5dabc7546d78af5631eea82a85ba44" name="a9a5dabc7546d78af5631eea82a85ba44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a5dabc7546d78af5631eea82a85ba44">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_RX_UNDER_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_RX_UNDER_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4277222b4714a9d1fcba5ff47f540c8" name="ae4277222b4714a9d1fcba5ff47f540c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4277222b4714a9d1fcba5ff47f540c8">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_START_DET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_START_DET_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5458820781d50a71ca5046f38277e79b" name="a5458820781d50a71ca5046f38277e79b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5458820781d50a71ca5046f38277e79b">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_START_DET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_START_DET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb2733d0d6e9f6372ad6f8833dcd8a23" name="adb2733d0d6e9f6372ad6f8833dcd8a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb2733d0d6e9f6372ad6f8833dcd8a23">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_START_DET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_START_DET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15461d7f00825b730a565c8995bfa9c6" name="a15461d7f00825b730a565c8995bfa9c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15461d7f00825b730a565c8995bfa9c6">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_START_DET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_START_DET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6c58f031dd14b7d52faa221469cc64e" name="ab6c58f031dd14b7d52faa221469cc64e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6c58f031dd14b7d52faa221469cc64e">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_START_DET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_START_DET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf8be5ba2adcd2506299ff5a4b3b94af" name="acf8be5ba2adcd2506299ff5a4b3b94af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf8be5ba2adcd2506299ff5a4b3b94af">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_START_DET_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_START_DET_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a925f1f441924990e0761d5e40f55ccc6" name="a925f1f441924990e0761d5e40f55ccc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a925f1f441924990e0761d5e40f55ccc6">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_START_DET_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_START_DET_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbd44a4d2dac5b4ffb76307305854d9d" name="acbd44a4d2dac5b4ffb76307305854d9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbd44a4d2dac5b4ffb76307305854d9d">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_STOP_DET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_STOP_DET_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e2dc745818ce6041fac5c80eede1cfd" name="a8e2dc745818ce6041fac5c80eede1cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e2dc745818ce6041fac5c80eede1cfd">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_STOP_DET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_STOP_DET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb8887f0bf8dfb0980e4943dbffc8799" name="acb8887f0bf8dfb0980e4943dbffc8799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb8887f0bf8dfb0980e4943dbffc8799">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_STOP_DET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_STOP_DET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f1635afb1f3271f1d0699b0674e61b5" name="a7f1635afb1f3271f1d0699b0674e61b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f1635afb1f3271f1d0699b0674e61b5">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_STOP_DET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_STOP_DET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56611d473393fba79c764e2599498547" name="a56611d473393fba79c764e2599498547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56611d473393fba79c764e2599498547">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_STOP_DET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_STOP_DET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a497f8ea1df48eb4c2757985e9090dc66" name="a497f8ea1df48eb4c2757985e9090dc66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a497f8ea1df48eb4c2757985e9090dc66">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_STOP_DET_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_STOP_DET_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a076300f5a933929387e8ed3733d116eb" name="a076300f5a933929387e8ed3733d116eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a076300f5a933929387e8ed3733d116eb">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_STOP_DET_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_STOP_DET_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad78f4a2e3bf2886e0e5331f82110dadd" name="ad78f4a2e3bf2886e0e5331f82110dadd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78f4a2e3bf2886e0e5331f82110dadd">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_ABRT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_ABRT_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefe48d43a8efe1ec7b0e959693c212dd" name="aefe48d43a8efe1ec7b0e959693c212dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefe48d43a8efe1ec7b0e959693c212dd">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_ABRT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_ABRT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a536f5f98c08820cd708c4fc093d03fe9" name="a536f5f98c08820cd708c4fc093d03fe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a536f5f98c08820cd708c4fc093d03fe9">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_ABRT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_ABRT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46a02afa6c435472b26744994ecfe52b" name="a46a02afa6c435472b26744994ecfe52b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46a02afa6c435472b26744994ecfe52b">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_ABRT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_ABRT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57ddf113d5b9bdcf0df2d28babf2a2b1" name="a57ddf113d5b9bdcf0df2d28babf2a2b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57ddf113d5b9bdcf0df2d28babf2a2b1">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_ABRT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_ABRT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5434ab5bd66446c57bf9d77eb14611e" name="ae5434ab5bd66446c57bf9d77eb14611e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5434ab5bd66446c57bf9d77eb14611e">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_ABRT_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_ABRT_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8521a373979d5b5c59dac7e2d9f9b2d" name="ab8521a373979d5b5c59dac7e2d9f9b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8521a373979d5b5c59dac7e2d9f9b2d">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_ABRT_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_ABRT_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe8dca5911323ab491eae8c8be802fe8" name="abe8dca5911323ab491eae8c8be802fe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe8dca5911323ab491eae8c8be802fe8">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_EMPTY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_EMPTY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55dbec6d3f0591e78e3efe31c141b3b9" name="a55dbec6d3f0591e78e3efe31c141b3b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55dbec6d3f0591e78e3efe31c141b3b9">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_EMPTY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_EMPTY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc7a18af1bf3762b77b61ed0b43edb43" name="acc7a18af1bf3762b77b61ed0b43edb43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc7a18af1bf3762b77b61ed0b43edb43">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_EMPTY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_EMPTY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a935eb8cfe2fddaa6d8f4d25fc17e0d61" name="a935eb8cfe2fddaa6d8f4d25fc17e0d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a935eb8cfe2fddaa6d8f4d25fc17e0d61">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_EMPTY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_EMPTY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31161c2d0f6046d3fb2497cc0f48ec59" name="a31161c2d0f6046d3fb2497cc0f48ec59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31161c2d0f6046d3fb2497cc0f48ec59">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_EMPTY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_EMPTY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2574d22e1e7f7efe1db6962d4e38e02f" name="a2574d22e1e7f7efe1db6962d4e38e02f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2574d22e1e7f7efe1db6962d4e38e02f">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_EMPTY_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_EMPTY_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd2180ec96ed650e46e64972125c994d" name="afd2180ec96ed650e46e64972125c994d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd2180ec96ed650e46e64972125c994d">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_EMPTY_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_EMPTY_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a488f7755e0c9f3dd75e0644f31650266" name="a488f7755e0c9f3dd75e0644f31650266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a488f7755e0c9f3dd75e0644f31650266">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_OVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_OVER_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cd67304cd95d31e68e90ded8f673fd4" name="a0cd67304cd95d31e68e90ded8f673fd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cd67304cd95d31e68e90ded8f673fd4">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_OVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_OVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5653e6c7453620d5e479df3ae345222f" name="a5653e6c7453620d5e479df3ae345222f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5653e6c7453620d5e479df3ae345222f">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_OVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_OVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50504a20fa37322d5db609ba849fd5d3" name="a50504a20fa37322d5db609ba849fd5d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50504a20fa37322d5db609ba849fd5d3">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_OVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_OVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab20a94ed6e24e1e842c0386ba401999f" name="ab20a94ed6e24e1e842c0386ba401999f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab20a94ed6e24e1e842c0386ba401999f">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_OVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_OVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0aaa3e6e8ef80a4d023976df6d824377" name="a0aaa3e6e8ef80a4d023976df6d824377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aaa3e6e8ef80a4d023976df6d824377">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_OVER_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_OVER_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0eb192206166ab5dff2b8fdbf5ff8db" name="ac0eb192206166ab5dff2b8fdbf5ff8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0eb192206166ab5dff2b8fdbf5ff8db">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_R_TX_OVER_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_R_TX_OVER_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a424efbbd503426a0bd12e0170102390b" name="a424efbbd503426a0bd12e0170102390b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a424efbbd503426a0bd12e0170102390b">&#9670;&#160;</a></span>I2C_IC_INTR_STAT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_INTR_STAT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61a86eea25c5753f5bced4bb704a8e20" name="a61a86eea25c5753f5bced4bb704a8e20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61a86eea25c5753f5bced4bb704a8e20">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_ACTIVITY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_ACTIVITY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00aa4b63c2c9d42c06e3a8d4d9521902" name="a00aa4b63c2c9d42c06e3a8d4d9521902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00aa4b63c2c9d42c06e3a8d4d9521902">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_ACTIVITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_ACTIVITY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea17b5e592bed8a650213d1185884ddf" name="aea17b5e592bed8a650213d1185884ddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea17b5e592bed8a650213d1185884ddf">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_ACTIVITY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_ACTIVITY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26e09ec344dee326aad29d87e278850f" name="a26e09ec344dee326aad29d87e278850f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e09ec344dee326aad29d87e278850f">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_ACTIVITY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_ACTIVITY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1193faf9f405a539db5573411fe7e3f" name="aa1193faf9f405a539db5573411fe7e3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1193faf9f405a539db5573411fe7e3f">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_ACTIVITY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_ACTIVITY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46dc6ead89f9a9a4817a847c919e68f0" name="a46dc6ead89f9a9a4817a847c919e68f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46dc6ead89f9a9a4817a847c919e68f0">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_ACTIVITY_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_ACTIVITY_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bb282c550c3c1d7a18bc9973479f683" name="a5bb282c550c3c1d7a18bc9973479f683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bb282c550c3c1d7a18bc9973479f683">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_ACTIVITY_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_ACTIVITY_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a393953255211b58b3c7c90a301ee0942" name="a393953255211b58b3c7c90a301ee0942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a393953255211b58b3c7c90a301ee0942">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42107fae9b22b11b33664c82057b4ecd" name="a42107fae9b22b11b33664c82057b4ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42107fae9b22b11b33664c82057b4ecd">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_GEN_CALL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_GEN_CALL_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab43bbf729806bcded27e3a0acd595971" name="ab43bbf729806bcded27e3a0acd595971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab43bbf729806bcded27e3a0acd595971">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_GEN_CALL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_GEN_CALL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad873f4285659076e3819ea6df7d65489" name="ad873f4285659076e3819ea6df7d65489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad873f4285659076e3819ea6df7d65489">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_GEN_CALL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_GEN_CALL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3df9f3de0e6fc2509851ad469fce6227" name="a3df9f3de0e6fc2509851ad469fce6227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3df9f3de0e6fc2509851ad469fce6227">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_GEN_CALL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_GEN_CALL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea7136d74ce56610a06f9e89e43fab03" name="aea7136d74ce56610a06f9e89e43fab03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea7136d74ce56610a06f9e89e43fab03">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_GEN_CALL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_GEN_CALL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a118c2d82f57d92d0f9663d4690d1e004" name="a118c2d82f57d92d0f9663d4690d1e004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a118c2d82f57d92d0f9663d4690d1e004">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_GEN_CALL_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_GEN_CALL_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afaa0af32baacc1437599aec938bbe011" name="afaa0af32baacc1437599aec938bbe011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaa0af32baacc1437599aec938bbe011">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_GEN_CALL_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_GEN_CALL_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a998afc1db86f141533854ee7967f5c2b" name="a998afc1db86f141533854ee7967f5c2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a998afc1db86f141533854ee7967f5c2b">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae47c842e6679c719750b23fe4073e3b6" name="ae47c842e6679c719750b23fe4073e3b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae47c842e6679c719750b23fe4073e3b6">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RD_REQ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RD_REQ_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea6dda8abb7c31b464c6cf380c729f74" name="aea6dda8abb7c31b464c6cf380c729f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea6dda8abb7c31b464c6cf380c729f74">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RD_REQ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RD_REQ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab47e74afd95d85dd9e08c2b492047bce" name="ab47e74afd95d85dd9e08c2b492047bce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab47e74afd95d85dd9e08c2b492047bce">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RD_REQ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RD_REQ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4be572e027a95afd70ccc7bf74c330c3" name="a4be572e027a95afd70ccc7bf74c330c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4be572e027a95afd70ccc7bf74c330c3">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RD_REQ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RD_REQ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb4dc41ffe7e2e0471b272e6ae890e44" name="abb4dc41ffe7e2e0471b272e6ae890e44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb4dc41ffe7e2e0471b272e6ae890e44">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RD_REQ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RD_REQ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac468755b184364dcb1ba14fd4a7e0dd4" name="ac468755b184364dcb1ba14fd4a7e0dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac468755b184364dcb1ba14fd4a7e0dd4">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RD_REQ_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RD_REQ_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73ff9b9b0121e5539d4dff6ef19e1576" name="a73ff9b9b0121e5539d4dff6ef19e1576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73ff9b9b0121e5539d4dff6ef19e1576">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RD_REQ_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RD_REQ_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b26bbf94594848090eb96c43e1a4726" name="a3b26bbf94594848090eb96c43e1a4726"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b26bbf94594848090eb96c43e1a4726">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d34f64e533bd0d352b12aacf104798f" name="a5d34f64e533bd0d352b12aacf104798f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d34f64e533bd0d352b12aacf104798f">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RESTART_DET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RESTART_DET_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3a53c3282ac0d3eaf29c8f2baa05835" name="aa3a53c3282ac0d3eaf29c8f2baa05835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3a53c3282ac0d3eaf29c8f2baa05835">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RESTART_DET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RESTART_DET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91b818ad0e7825ead82f74e5297e043d" name="a91b818ad0e7825ead82f74e5297e043d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91b818ad0e7825ead82f74e5297e043d">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RESTART_DET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RESTART_DET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a643bcbe0f01a9185a5c52f19b420f4b3" name="a643bcbe0f01a9185a5c52f19b420f4b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a643bcbe0f01a9185a5c52f19b420f4b3">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RESTART_DET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RESTART_DET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67d7eaa6438a8b73e70588266be4a955" name="a67d7eaa6438a8b73e70588266be4a955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67d7eaa6438a8b73e70588266be4a955">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RESTART_DET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RESTART_DET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0253c59faa1cab20fd2e5ce0d75a409a" name="a0253c59faa1cab20fd2e5ce0d75a409a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0253c59faa1cab20fd2e5ce0d75a409a">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RESTART_DET_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RESTART_DET_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27b0ec972a61484fb5c3f299cb273ca4" name="a27b0ec972a61484fb5c3f299cb273ca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27b0ec972a61484fb5c3f299cb273ca4">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RESTART_DET_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RESTART_DET_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d5933797cd881ab4a5f653c131428df" name="a5d5933797cd881ab4a5f653c131428df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d5933797cd881ab4a5f653c131428df">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_DONE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_DONE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9961e4d3fb709b595817abeaff2cd5dd" name="a9961e4d3fb709b595817abeaff2cd5dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9961e4d3fb709b595817abeaff2cd5dd">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_DONE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_DONE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1f2cde132e97b0618fb3095868fe33f" name="ab1f2cde132e97b0618fb3095868fe33f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1f2cde132e97b0618fb3095868fe33f">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_DONE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_DONE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a694e96f90a5eaffb32b449ae5ee0da80" name="a694e96f90a5eaffb32b449ae5ee0da80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a694e96f90a5eaffb32b449ae5ee0da80">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_DONE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_DONE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3c1696e652ac87dc50cbb4947f63a55" name="aa3c1696e652ac87dc50cbb4947f63a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3c1696e652ac87dc50cbb4947f63a55">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_DONE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_DONE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab153149860a0c579b8a1618c272db43b" name="ab153149860a0c579b8a1618c272db43b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab153149860a0c579b8a1618c272db43b">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_DONE_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_DONE_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ec3b653a81f84bc3d742127d063150f" name="a6ec3b653a81f84bc3d742127d063150f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ec3b653a81f84bc3d742127d063150f">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_DONE_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_DONE_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f3fa3b276a019cb8f0885ed9c0223c2" name="a1f3fa3b276a019cb8f0885ed9c0223c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f3fa3b276a019cb8f0885ed9c0223c2">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_FULL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_FULL_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5854e157ecd13cfe7b994d0a0fa41885" name="a5854e157ecd13cfe7b994d0a0fa41885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5854e157ecd13cfe7b994d0a0fa41885">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_FULL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_FULL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe76465246b3aa45ffdd53352ff1dd02" name="abe76465246b3aa45ffdd53352ff1dd02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe76465246b3aa45ffdd53352ff1dd02">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_FULL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_FULL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a395b1641565748a9e71fd22ed685ce3e" name="a395b1641565748a9e71fd22ed685ce3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a395b1641565748a9e71fd22ed685ce3e">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_FULL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_FULL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d5a2c3f538ecc4f9220fb49293657f3" name="a1d5a2c3f538ecc4f9220fb49293657f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d5a2c3f538ecc4f9220fb49293657f3">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_FULL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_FULL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa857785b237171c00cb2262d7d72533e" name="aa857785b237171c00cb2262d7d72533e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa857785b237171c00cb2262d7d72533e">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_FULL_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_FULL_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca4219a972dc37d062906628fa71c145" name="aca4219a972dc37d062906628fa71c145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca4219a972dc37d062906628fa71c145">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_FULL_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_FULL_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2dd1729736967527c5fb6767646aa787" name="a2dd1729736967527c5fb6767646aa787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dd1729736967527c5fb6767646aa787">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_OVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_OVER_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13e00cc4cb1b5de9700d131cc30fb7e8" name="a13e00cc4cb1b5de9700d131cc30fb7e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e00cc4cb1b5de9700d131cc30fb7e8">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_OVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_OVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b1630fd841589f828adf7b9d982ec04" name="a2b1630fd841589f828adf7b9d982ec04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b1630fd841589f828adf7b9d982ec04">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_OVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_OVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2d65214ed0e5eeb9180578cbcbfce2c" name="ae2d65214ed0e5eeb9180578cbcbfce2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2d65214ed0e5eeb9180578cbcbfce2c">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_OVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_OVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab564faac7864ae95c8e2338c33f3b259" name="ab564faac7864ae95c8e2338c33f3b259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab564faac7864ae95c8e2338c33f3b259">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_OVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_OVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad376a307ef7b1969db5b3d56bb6f781f" name="ad376a307ef7b1969db5b3d56bb6f781f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad376a307ef7b1969db5b3d56bb6f781f">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_OVER_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_OVER_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a222e25d29ea4451ed4273649d35b2e60" name="a222e25d29ea4451ed4273649d35b2e60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a222e25d29ea4451ed4273649d35b2e60">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_OVER_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_OVER_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed9e1f4fa590a036822a1dd170bceeeb" name="aed9e1f4fa590a036822a1dd170bceeeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed9e1f4fa590a036822a1dd170bceeeb">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_UNDER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_UNDER_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a705d6fbca199b49ba821a273dd3eede1" name="a705d6fbca199b49ba821a273dd3eede1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a705d6fbca199b49ba821a273dd3eede1">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_UNDER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_UNDER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee59f1ed0c50d64d80da222369b3bbf7" name="aee59f1ed0c50d64d80da222369b3bbf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee59f1ed0c50d64d80da222369b3bbf7">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_UNDER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_UNDER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abecbcc1a6a5540c7aed2dffeff851777" name="abecbcc1a6a5540c7aed2dffeff851777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abecbcc1a6a5540c7aed2dffeff851777">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_UNDER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_UNDER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf764a42e77bec8a7cc5e79259d7dd1e" name="acf764a42e77bec8a7cc5e79259d7dd1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf764a42e77bec8a7cc5e79259d7dd1e">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_UNDER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_UNDER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae64d22ab0d3bd4c79e3cd6b9f7a09d5c" name="ae64d22ab0d3bd4c79e3cd6b9f7a09d5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae64d22ab0d3bd4c79e3cd6b9f7a09d5c">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_UNDER_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_UNDER_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a375731123dc22cbd0d00ef9f191f7be6" name="a375731123dc22cbd0d00ef9f191f7be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a375731123dc22cbd0d00ef9f191f7be6">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_RX_UNDER_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_RX_UNDER_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3140418ea46a8a61b7ee896c1b31f3c3" name="a3140418ea46a8a61b7ee896c1b31f3c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3140418ea46a8a61b7ee896c1b31f3c3">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_START_DET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_START_DET_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ccaeb604b26965bca92baa48d9ae31d" name="a6ccaeb604b26965bca92baa48d9ae31d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ccaeb604b26965bca92baa48d9ae31d">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_START_DET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_START_DET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5a63b06a3daa1fb8e4353787f5cc0ee" name="af5a63b06a3daa1fb8e4353787f5cc0ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5a63b06a3daa1fb8e4353787f5cc0ee">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_START_DET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_START_DET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb3041429d2886ab13ab3f76e407a6bd" name="afb3041429d2886ab13ab3f76e407a6bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb3041429d2886ab13ab3f76e407a6bd">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_START_DET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_START_DET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57f59d90534ceae989c64c99a0f73989" name="a57f59d90534ceae989c64c99a0f73989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57f59d90534ceae989c64c99a0f73989">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_START_DET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_START_DET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91935abbf5ebdaed8efd145ca631d558" name="a91935abbf5ebdaed8efd145ca631d558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91935abbf5ebdaed8efd145ca631d558">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_START_DET_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_START_DET_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7520e2eab6cf4e5ed49e37249b62919" name="af7520e2eab6cf4e5ed49e37249b62919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7520e2eab6cf4e5ed49e37249b62919">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_START_DET_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_START_DET_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a660669fa3f593b0058fd5840f98d18b2" name="a660669fa3f593b0058fd5840f98d18b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a660669fa3f593b0058fd5840f98d18b2">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_STOP_DET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_STOP_DET_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a8a5241f2bf0ead1b3fe1d9dbe5ceb6" name="a6a8a5241f2bf0ead1b3fe1d9dbe5ceb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a8a5241f2bf0ead1b3fe1d9dbe5ceb6">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_STOP_DET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_STOP_DET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbbe907714150e414853b201161cb36b" name="abbbe907714150e414853b201161cb36b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbbe907714150e414853b201161cb36b">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_STOP_DET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_STOP_DET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67eaf17fe4be1cbb0f4a04153a922c84" name="a67eaf17fe4be1cbb0f4a04153a922c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67eaf17fe4be1cbb0f4a04153a922c84">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_STOP_DET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_STOP_DET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5dc5cfe1672243f31718c62c7cb722b3" name="a5dc5cfe1672243f31718c62c7cb722b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dc5cfe1672243f31718c62c7cb722b3">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_STOP_DET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_STOP_DET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84e2e26409cc91f009fc4d6e8b7ceb41" name="a84e2e26409cc91f009fc4d6e8b7ceb41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84e2e26409cc91f009fc4d6e8b7ceb41">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_STOP_DET_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_STOP_DET_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7582374b0d91d343355cd9ddf982a11f" name="a7582374b0d91d343355cd9ddf982a11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7582374b0d91d343355cd9ddf982a11f">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_STOP_DET_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_STOP_DET_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff8c9d5fb1f87b67237d620a3bcb9ebd" name="aff8c9d5fb1f87b67237d620a3bcb9ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff8c9d5fb1f87b67237d620a3bcb9ebd">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_ABRT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_ABRT_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af218e2ab442a675c094e44975fcc839e" name="af218e2ab442a675c094e44975fcc839e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af218e2ab442a675c094e44975fcc839e">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_ABRT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_ABRT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82728a8d758719a9b1a26fca43e56cef" name="a82728a8d758719a9b1a26fca43e56cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82728a8d758719a9b1a26fca43e56cef">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_ABRT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_ABRT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fe3f24b8bc28db4792aa0959b538236" name="a8fe3f24b8bc28db4792aa0959b538236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fe3f24b8bc28db4792aa0959b538236">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_ABRT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_ABRT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0f41aaa406e8a5d74d34047b4fc440f" name="ac0f41aaa406e8a5d74d34047b4fc440f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0f41aaa406e8a5d74d34047b4fc440f">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_ABRT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_ABRT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12a5608055c6ae1ecd23de9df066e073" name="a12a5608055c6ae1ecd23de9df066e073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12a5608055c6ae1ecd23de9df066e073">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_ABRT_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_ABRT_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a520878ba0056baf877b3fca57bf6bab6" name="a520878ba0056baf877b3fca57bf6bab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a520878ba0056baf877b3fca57bf6bab6">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_ABRT_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_ABRT_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e359311d0a80faf61c94d8c5617a825" name="a6e359311d0a80faf61c94d8c5617a825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e359311d0a80faf61c94d8c5617a825">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_EMPTY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_EMPTY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55c7b7e2ff428ea228c6ede4602fd745" name="a55c7b7e2ff428ea228c6ede4602fd745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c7b7e2ff428ea228c6ede4602fd745">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_EMPTY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_EMPTY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab06d6b783ca8ddfec3dc3f075602a318" name="ab06d6b783ca8ddfec3dc3f075602a318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab06d6b783ca8ddfec3dc3f075602a318">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_EMPTY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_EMPTY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c9bdbdee6dc7877e2f0b88e9b4e9ce8" name="a6c9bdbdee6dc7877e2f0b88e9b4e9ce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c9bdbdee6dc7877e2f0b88e9b4e9ce8">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_EMPTY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_EMPTY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a559f32b833b116cb67bb75882df50f6f" name="a559f32b833b116cb67bb75882df50f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a559f32b833b116cb67bb75882df50f6f">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_EMPTY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_EMPTY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58fd6fdab752f1c45995f0237646d853" name="a58fd6fdab752f1c45995f0237646d853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58fd6fdab752f1c45995f0237646d853">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_EMPTY_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_EMPTY_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a954675fee8f875849a23857d84333ec7" name="a954675fee8f875849a23857d84333ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a954675fee8f875849a23857d84333ec7">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_EMPTY_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_EMPTY_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2dfaf7cecd7ea4589b37912262f51ad5" name="a2dfaf7cecd7ea4589b37912262f51ad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dfaf7cecd7ea4589b37912262f51ad5">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_OVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_OVER_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f856f1f539c6c88022f7d6539ffc05e" name="a8f856f1f539c6c88022f7d6539ffc05e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f856f1f539c6c88022f7d6539ffc05e">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_OVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_OVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a960a77cfb1a8451eef70a86adac3147b" name="a960a77cfb1a8451eef70a86adac3147b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a960a77cfb1a8451eef70a86adac3147b">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_OVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_OVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d4dc5c9bb7cdb4011b4d7c304de2ae4" name="a2d4dc5c9bb7cdb4011b4d7c304de2ae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d4dc5c9bb7cdb4011b4d7c304de2ae4">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_OVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_OVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a139629b1676788bf757d7f510cbc9732" name="a139629b1676788bf757d7f510cbc9732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a139629b1676788bf757d7f510cbc9732">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_OVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_OVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c4838a4be597abc17323de728285dfa" name="a0c4838a4be597abc17323de728285dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c4838a4be597abc17323de728285dfa">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_OVER_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_OVER_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13717f7a045f066ba4c827a0b7fefb77" name="a13717f7a045f066ba4c827a0b7fefb77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13717f7a045f066ba4c827a0b7fefb77">&#9670;&#160;</a></span>I2C_IC_RAW_INTR_STAT_TX_OVER_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RAW_INTR_STAT_TX_OVER_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a97660132655c08710e3910c0b603f0" name="a0a97660132655c08710e3910c0b603f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a97660132655c08710e3910c0b603f0">&#9670;&#160;</a></span>I2C_IC_RX_TL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RX_TL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e6e4fb543e56209ae727c2d995cf7a8" name="a3e6e4fb543e56209ae727c2d995cf7a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e6e4fb543e56209ae727c2d995cf7a8">&#9670;&#160;</a></span>I2C_IC_RX_TL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RX_TL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000038)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42e920979fa92cc5a02845e6f2a37304" name="a42e920979fa92cc5a02845e6f2a37304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42e920979fa92cc5a02845e6f2a37304">&#9670;&#160;</a></span>I2C_IC_RX_TL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RX_TL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1569e3a99d429cd9011100ee2fb1902d" name="a1569e3a99d429cd9011100ee2fb1902d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1569e3a99d429cd9011100ee2fb1902d">&#9670;&#160;</a></span>I2C_IC_RX_TL_RX_TL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RX_TL_RX_TL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e41d69f39de181585cef3a6e49a36be" name="a9e41d69f39de181585cef3a6e49a36be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e41d69f39de181585cef3a6e49a36be">&#9670;&#160;</a></span>I2C_IC_RX_TL_RX_TL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RX_TL_RX_TL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f884a1df9798807133cdea4bc27e2a6" name="a6f884a1df9798807133cdea4bc27e2a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f884a1df9798807133cdea4bc27e2a6">&#9670;&#160;</a></span>I2C_IC_RX_TL_RX_TL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RX_TL_RX_TL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac49aedf505b05973d1d0a501a570bed2" name="ac49aedf505b05973d1d0a501a570bed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac49aedf505b05973d1d0a501a570bed2">&#9670;&#160;</a></span>I2C_IC_RX_TL_RX_TL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RX_TL_RX_TL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48a408d2363238680e5656fb660a9b8f" name="a48a408d2363238680e5656fb660a9b8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48a408d2363238680e5656fb660a9b8f">&#9670;&#160;</a></span>I2C_IC_RX_TL_RX_TL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RX_TL_RX_TL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4267d763c22d626f7f625f323fdf2f64" name="a4267d763c22d626f7f625f323fdf2f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4267d763c22d626f7f625f323fdf2f64">&#9670;&#160;</a></span>I2C_IC_RXFLR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RXFLR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad587dff9abdd6fa918da0ab5fa55251a" name="ad587dff9abdd6fa918da0ab5fa55251a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad587dff9abdd6fa918da0ab5fa55251a">&#9670;&#160;</a></span>I2C_IC_RXFLR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RXFLR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000078)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f350ad9f27a1804ac7e0ad0d0259e14" name="a2f350ad9f27a1804ac7e0ad0d0259e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f350ad9f27a1804ac7e0ad0d0259e14">&#9670;&#160;</a></span>I2C_IC_RXFLR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RXFLR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0775b44bd2d938cf6c8f4af940889569" name="a0775b44bd2d938cf6c8f4af940889569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0775b44bd2d938cf6c8f4af940889569">&#9670;&#160;</a></span>I2C_IC_RXFLR_RXFLR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RXFLR_RXFLR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a554476567eaedcc1b6a44b5bede66776" name="a554476567eaedcc1b6a44b5bede66776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a554476567eaedcc1b6a44b5bede66776">&#9670;&#160;</a></span>I2C_IC_RXFLR_RXFLR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RXFLR_RXFLR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e9eb15b5b2b1a87f16eb071e5355a1b" name="a4e9eb15b5b2b1a87f16eb071e5355a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e9eb15b5b2b1a87f16eb071e5355a1b">&#9670;&#160;</a></span>I2C_IC_RXFLR_RXFLR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RXFLR_RXFLR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade7f210f1ffeb43ec60a6512fdb68fc5" name="ade7f210f1ffeb43ec60a6512fdb68fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade7f210f1ffeb43ec60a6512fdb68fc5">&#9670;&#160;</a></span>I2C_IC_RXFLR_RXFLR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RXFLR_RXFLR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2c5fb76e94e1a8c99ea96cc678d8cb5" name="ad2c5fb76e94e1a8c99ea96cc678d8cb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c5fb76e94e1a8c99ea96cc678d8cb5">&#9670;&#160;</a></span>I2C_IC_RXFLR_RXFLR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_RXFLR_RXFLR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11f5082604e4012891385db638eaaa80" name="a11f5082604e4012891385db638eaaa80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11f5082604e4012891385db638eaaa80">&#9670;&#160;</a></span>I2C_IC_SAR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SAR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2e4628b08eaa7a7c99d4b6a30cc1556" name="ae2e4628b08eaa7a7c99d4b6a30cc1556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2e4628b08eaa7a7c99d4b6a30cc1556">&#9670;&#160;</a></span>I2C_IC_SAR_IC_SAR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SAR_IC_SAR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d39992dbc6f8dff5ea0406a03591b23" name="a5d39992dbc6f8dff5ea0406a03591b23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d39992dbc6f8dff5ea0406a03591b23">&#9670;&#160;</a></span>I2C_IC_SAR_IC_SAR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SAR_IC_SAR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a217e569754692a3107337d3970d1242d" name="a217e569754692a3107337d3970d1242d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a217e569754692a3107337d3970d1242d">&#9670;&#160;</a></span>I2C_IC_SAR_IC_SAR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SAR_IC_SAR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a359eb1f57a82f6a11962d9254a9cff95" name="a359eb1f57a82f6a11962d9254a9cff95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a359eb1f57a82f6a11962d9254a9cff95">&#9670;&#160;</a></span>I2C_IC_SAR_IC_SAR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SAR_IC_SAR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf419eab7ffafcefca809a069a5c4d73" name="abf419eab7ffafcefca809a069a5c4d73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf419eab7ffafcefca809a069a5c4d73">&#9670;&#160;</a></span>I2C_IC_SAR_IC_SAR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SAR_IC_SAR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x055)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeaf2ee88e9d9bb1dd84f59fef5fb422f" name="aeaf2ee88e9d9bb1dd84f59fef5fb422f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaf2ee88e9d9bb1dd84f59fef5fb422f">&#9670;&#160;</a></span>I2C_IC_SAR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SAR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71e6f4dd00f2e847e083fb3c8b97ce04" name="a71e6f4dd00f2e847e083fb3c8b97ce04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71e6f4dd00f2e847e083fb3c8b97ce04">&#9670;&#160;</a></span>I2C_IC_SAR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SAR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000055)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b6d89b12c64a5a00cfe4b42a4ffbe38" name="a6b6d89b12c64a5a00cfe4b42a4ffbe38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b6d89b12c64a5a00cfe4b42a4ffbe38">&#9670;&#160;</a></span>I2C_IC_SDA_HOLD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_HOLD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b08fd1eedff7f5bcd3700d7fc9d3ee2" name="a1b08fd1eedff7f5bcd3700d7fc9d3ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b08fd1eedff7f5bcd3700d7fc9d3ee2">&#9670;&#160;</a></span>I2C_IC_SDA_HOLD_IC_SDA_RX_HOLD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_HOLD_IC_SDA_RX_HOLD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44a45acfddb883e44a24419d7c6d8c15" name="a44a45acfddb883e44a24419d7c6d8c15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44a45acfddb883e44a24419d7c6d8c15">&#9670;&#160;</a></span>I2C_IC_SDA_HOLD_IC_SDA_RX_HOLD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_HOLD_IC_SDA_RX_HOLD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00ff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4129b0fb9c04624bb18fed44521a324d" name="a4129b0fb9c04624bb18fed44521a324d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4129b0fb9c04624bb18fed44521a324d">&#9670;&#160;</a></span>I2C_IC_SDA_HOLD_IC_SDA_RX_HOLD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_HOLD_IC_SDA_RX_HOLD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97805232665df78efc389bb3bb85ad34" name="a97805232665df78efc389bb3bb85ad34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97805232665df78efc389bb3bb85ad34">&#9670;&#160;</a></span>I2C_IC_SDA_HOLD_IC_SDA_RX_HOLD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_HOLD_IC_SDA_RX_HOLD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac51ffefa6cbd04c9155bc37cbf5b0e12" name="ac51ffefa6cbd04c9155bc37cbf5b0e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac51ffefa6cbd04c9155bc37cbf5b0e12">&#9670;&#160;</a></span>I2C_IC_SDA_HOLD_IC_SDA_RX_HOLD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_HOLD_IC_SDA_RX_HOLD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22d98494da9f78ff514d715fcc91b20b" name="a22d98494da9f78ff514d715fcc91b20b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d98494da9f78ff514d715fcc91b20b">&#9670;&#160;</a></span>I2C_IC_SDA_HOLD_IC_SDA_TX_HOLD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_HOLD_IC_SDA_TX_HOLD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0533b15c6ff5c98d61f03f06b2cefbad" name="a0533b15c6ff5c98d61f03f06b2cefbad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0533b15c6ff5c98d61f03f06b2cefbad">&#9670;&#160;</a></span>I2C_IC_SDA_HOLD_IC_SDA_TX_HOLD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_HOLD_IC_SDA_TX_HOLD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a629066090fd8c29d83caa221a92fcbbb" name="a629066090fd8c29d83caa221a92fcbbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a629066090fd8c29d83caa221a92fcbbb">&#9670;&#160;</a></span>I2C_IC_SDA_HOLD_IC_SDA_TX_HOLD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_HOLD_IC_SDA_TX_HOLD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad257e04f71d91aa0548df5c557c2d405" name="ad257e04f71d91aa0548df5c557c2d405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad257e04f71d91aa0548df5c557c2d405">&#9670;&#160;</a></span>I2C_IC_SDA_HOLD_IC_SDA_TX_HOLD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_HOLD_IC_SDA_TX_HOLD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac55bb291a37ddee79e1d85338003e3f7" name="ac55bb291a37ddee79e1d85338003e3f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac55bb291a37ddee79e1d85338003e3f7">&#9670;&#160;</a></span>I2C_IC_SDA_HOLD_IC_SDA_TX_HOLD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_HOLD_IC_SDA_TX_HOLD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18f659d31012623010c39696d47dea61" name="a18f659d31012623010c39696d47dea61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18f659d31012623010c39696d47dea61">&#9670;&#160;</a></span>I2C_IC_SDA_HOLD_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_HOLD_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000007c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d7e9fa500518de09c3fa5719054b263" name="a7d7e9fa500518de09c3fa5719054b263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d7e9fa500518de09c3fa5719054b263">&#9670;&#160;</a></span>I2C_IC_SDA_HOLD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_HOLD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54eabb8bb97cc95f839462d0de162b96" name="a54eabb8bb97cc95f839462d0de162b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54eabb8bb97cc95f839462d0de162b96">&#9670;&#160;</a></span>I2C_IC_SDA_SETUP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_SETUP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5336475d3ac2e25a10d42074f19f89c0" name="a5336475d3ac2e25a10d42074f19f89c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5336475d3ac2e25a10d42074f19f89c0">&#9670;&#160;</a></span>I2C_IC_SDA_SETUP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_SETUP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000094)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58616d2526d4aaf24ed49ab01e16d2bf" name="a58616d2526d4aaf24ed49ab01e16d2bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58616d2526d4aaf24ed49ab01e16d2bf">&#9670;&#160;</a></span>I2C_IC_SDA_SETUP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_SETUP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000064)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a795d9e8c443423504badcb54585b40" name="a7a795d9e8c443423504badcb54585b40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a795d9e8c443423504badcb54585b40">&#9670;&#160;</a></span>I2C_IC_SDA_SETUP_SDA_SETUP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_SETUP_SDA_SETUP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5e7e5804688d6dda8e6bc1a35969a09" name="ac5e7e5804688d6dda8e6bc1a35969a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5e7e5804688d6dda8e6bc1a35969a09">&#9670;&#160;</a></span>I2C_IC_SDA_SETUP_SDA_SETUP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_SETUP_SDA_SETUP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f676ffe4c5d35b5b5d9d9effaa22964" name="a0f676ffe4c5d35b5b5d9d9effaa22964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f676ffe4c5d35b5b5d9d9effaa22964">&#9670;&#160;</a></span>I2C_IC_SDA_SETUP_SDA_SETUP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_SETUP_SDA_SETUP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf9a89b3a516c9771f28b86eb3dea771" name="aaf9a89b3a516c9771f28b86eb3dea771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf9a89b3a516c9771f28b86eb3dea771">&#9670;&#160;</a></span>I2C_IC_SDA_SETUP_SDA_SETUP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_SETUP_SDA_SETUP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a34fe6c64c6587e29d2aeddf3712ed8" name="a6a34fe6c64c6587e29d2aeddf3712ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a34fe6c64c6587e29d2aeddf3712ed8">&#9670;&#160;</a></span>I2C_IC_SDA_SETUP_SDA_SETUP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SDA_SETUP_SDA_SETUP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x64)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab50501ea3079cae216a2e1c6796a2ad1" name="ab50501ea3079cae216a2e1c6796a2ad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab50501ea3079cae216a2e1c6796a2ad1">&#9670;&#160;</a></span>I2C_IC_SLV_DATA_NACK_ONLY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SLV_DATA_NACK_ONLY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a6c946bcc24fac72219717891a8ded6" name="a0a6c946bcc24fac72219717891a8ded6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a6c946bcc24fac72219717891a8ded6">&#9670;&#160;</a></span>I2C_IC_SLV_DATA_NACK_ONLY_NACK_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SLV_DATA_NACK_ONLY_NACK_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f84dac63544f32f0471e7bc5a46784b" name="a3f84dac63544f32f0471e7bc5a46784b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f84dac63544f32f0471e7bc5a46784b">&#9670;&#160;</a></span>I2C_IC_SLV_DATA_NACK_ONLY_NACK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SLV_DATA_NACK_ONLY_NACK_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c8ff2cfcaf38eec8b1a16bcc44674af" name="a2c8ff2cfcaf38eec8b1a16bcc44674af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c8ff2cfcaf38eec8b1a16bcc44674af">&#9670;&#160;</a></span>I2C_IC_SLV_DATA_NACK_ONLY_NACK_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SLV_DATA_NACK_ONLY_NACK_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b8bde34ac411bb8b5f8ee0be25a6bd9" name="a4b8bde34ac411bb8b5f8ee0be25a6bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b8bde34ac411bb8b5f8ee0be25a6bd9">&#9670;&#160;</a></span>I2C_IC_SLV_DATA_NACK_ONLY_NACK_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SLV_DATA_NACK_ONLY_NACK_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ba13058fba1848b2840c838a972b9cc" name="a0ba13058fba1848b2840c838a972b9cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ba13058fba1848b2840c838a972b9cc">&#9670;&#160;</a></span>I2C_IC_SLV_DATA_NACK_ONLY_NACK_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SLV_DATA_NACK_ONLY_NACK_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab00c5139b715ba5a3bebb5011e516926" name="ab00c5139b715ba5a3bebb5011e516926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab00c5139b715ba5a3bebb5011e516926">&#9670;&#160;</a></span>I2C_IC_SLV_DATA_NACK_ONLY_NACK_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SLV_DATA_NACK_ONLY_NACK_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada6ca5b79b5a83242ff0b96388e812bd" name="ada6ca5b79b5a83242ff0b96388e812bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada6ca5b79b5a83242ff0b96388e812bd">&#9670;&#160;</a></span>I2C_IC_SLV_DATA_NACK_ONLY_NACK_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SLV_DATA_NACK_ONLY_NACK_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2025926d4f98dec4c8fddcf17fea8c7" name="af2025926d4f98dec4c8fddcf17fea8c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2025926d4f98dec4c8fddcf17fea8c7">&#9670;&#160;</a></span>I2C_IC_SLV_DATA_NACK_ONLY_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SLV_DATA_NACK_ONLY_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000084)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a430d014551487024bb0d4c3444ed40c5" name="a430d014551487024bb0d4c3444ed40c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a430d014551487024bb0d4c3444ed40c5">&#9670;&#160;</a></span>I2C_IC_SLV_DATA_NACK_ONLY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SLV_DATA_NACK_ONLY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a49d3f44ce82b7b0d116461ab092edb" name="a9a49d3f44ce82b7b0d116461ab092edb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a49d3f44ce82b7b0d116461ab092edb">&#9670;&#160;</a></span>I2C_IC_SS_SCL_HCNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SS_SCL_HCNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24a82d45e94a58d0c32416f4f591cfd7" name="a24a82d45e94a58d0c32416f4f591cfd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a82d45e94a58d0c32416f4f591cfd7">&#9670;&#160;</a></span>I2C_IC_SS_SCL_HCNT_IC_SS_SCL_HCNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SS_SCL_HCNT_IC_SS_SCL_HCNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8104e4d737102adb14f787026f675b84" name="a8104e4d737102adb14f787026f675b84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8104e4d737102adb14f787026f675b84">&#9670;&#160;</a></span>I2C_IC_SS_SCL_HCNT_IC_SS_SCL_HCNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SS_SCL_HCNT_IC_SS_SCL_HCNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38969e4ba91cab7f1da44ababf9dc257" name="a38969e4ba91cab7f1da44ababf9dc257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38969e4ba91cab7f1da44ababf9dc257">&#9670;&#160;</a></span>I2C_IC_SS_SCL_HCNT_IC_SS_SCL_HCNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SS_SCL_HCNT_IC_SS_SCL_HCNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a573fa0194e002f70bf229f6da38fce05" name="a573fa0194e002f70bf229f6da38fce05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a573fa0194e002f70bf229f6da38fce05">&#9670;&#160;</a></span>I2C_IC_SS_SCL_HCNT_IC_SS_SCL_HCNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SS_SCL_HCNT_IC_SS_SCL_HCNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cc70289027766a9a6563a79e0bcf038" name="a0cc70289027766a9a6563a79e0bcf038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cc70289027766a9a6563a79e0bcf038">&#9670;&#160;</a></span>I2C_IC_SS_SCL_HCNT_IC_SS_SCL_HCNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SS_SCL_HCNT_IC_SS_SCL_HCNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0028)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec74bc7f76739324080c41b4a205f529" name="aec74bc7f76739324080c41b4a205f529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec74bc7f76739324080c41b4a205f529">&#9670;&#160;</a></span>I2C_IC_SS_SCL_HCNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SS_SCL_HCNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaff67df5dd739752ebd0504ccae1532e" name="aaff67df5dd739752ebd0504ccae1532e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff67df5dd739752ebd0504ccae1532e">&#9670;&#160;</a></span>I2C_IC_SS_SCL_HCNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SS_SCL_HCNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000028)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a862c7c77911b26f383338da1e34fd744" name="a862c7c77911b26f383338da1e34fd744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a862c7c77911b26f383338da1e34fd744">&#9670;&#160;</a></span>I2C_IC_SS_SCL_LCNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SS_SCL_LCNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a137f35786c4ae61d1e8cad31015fd299" name="a137f35786c4ae61d1e8cad31015fd299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a137f35786c4ae61d1e8cad31015fd299">&#9670;&#160;</a></span>I2C_IC_SS_SCL_LCNT_IC_SS_SCL_LCNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SS_SCL_LCNT_IC_SS_SCL_LCNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4870ded0c66e516da85d8608e9505c29" name="a4870ded0c66e516da85d8608e9505c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4870ded0c66e516da85d8608e9505c29">&#9670;&#160;</a></span>I2C_IC_SS_SCL_LCNT_IC_SS_SCL_LCNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SS_SCL_LCNT_IC_SS_SCL_LCNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7fe30252ad102152fed2a508f929e88" name="ab7fe30252ad102152fed2a508f929e88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7fe30252ad102152fed2a508f929e88">&#9670;&#160;</a></span>I2C_IC_SS_SCL_LCNT_IC_SS_SCL_LCNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SS_SCL_LCNT_IC_SS_SCL_LCNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c07baf57d88cca4ece708276a3768c1" name="a5c07baf57d88cca4ece708276a3768c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c07baf57d88cca4ece708276a3768c1">&#9670;&#160;</a></span>I2C_IC_SS_SCL_LCNT_IC_SS_SCL_LCNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SS_SCL_LCNT_IC_SS_SCL_LCNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50d1f09d916ecbe41d39edcfc6557b96" name="a50d1f09d916ecbe41d39edcfc6557b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50d1f09d916ecbe41d39edcfc6557b96">&#9670;&#160;</a></span>I2C_IC_SS_SCL_LCNT_IC_SS_SCL_LCNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SS_SCL_LCNT_IC_SS_SCL_LCNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x002f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a8f80ae54135c75fbf99bef17ea9b45" name="a5a8f80ae54135c75fbf99bef17ea9b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a8f80ae54135c75fbf99bef17ea9b45">&#9670;&#160;</a></span>I2C_IC_SS_SCL_LCNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SS_SCL_LCNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1d8407126bebb517e9b251933631a70" name="af1d8407126bebb517e9b251933631a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1d8407126bebb517e9b251933631a70">&#9670;&#160;</a></span>I2C_IC_SS_SCL_LCNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_SS_SCL_LCNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9e60f3a6ad1197c2d65ae64594af279" name="ad9e60f3a6ad1197c2d65ae64594af279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9e60f3a6ad1197c2d65ae64594af279">&#9670;&#160;</a></span>I2C_IC_STATUS_ACTIVITY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_ACTIVITY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b54950dcdfb95ad465c9bfe67abdde7" name="a4b54950dcdfb95ad465c9bfe67abdde7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b54950dcdfb95ad465c9bfe67abdde7">&#9670;&#160;</a></span>I2C_IC_STATUS_ACTIVITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_ACTIVITY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49159a49505a2c7baa16797d4d650daa" name="a49159a49505a2c7baa16797d4d650daa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49159a49505a2c7baa16797d4d650daa">&#9670;&#160;</a></span>I2C_IC_STATUS_ACTIVITY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_ACTIVITY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94380dd165f10ab2d55d2b0c4913491a" name="a94380dd165f10ab2d55d2b0c4913491a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94380dd165f10ab2d55d2b0c4913491a">&#9670;&#160;</a></span>I2C_IC_STATUS_ACTIVITY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_ACTIVITY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86c9cbb52c8a997178ebe5a0ac3e133c" name="a86c9cbb52c8a997178ebe5a0ac3e133c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86c9cbb52c8a997178ebe5a0ac3e133c">&#9670;&#160;</a></span>I2C_IC_STATUS_ACTIVITY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_ACTIVITY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdaee38867719c3437b35375d3912631" name="abdaee38867719c3437b35375d3912631"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdaee38867719c3437b35375d3912631">&#9670;&#160;</a></span>I2C_IC_STATUS_ACTIVITY_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_ACTIVITY_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8f15ce656f5ee2adb5e147663d6ce3b" name="aa8f15ce656f5ee2adb5e147663d6ce3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8f15ce656f5ee2adb5e147663d6ce3b">&#9670;&#160;</a></span>I2C_IC_STATUS_ACTIVITY_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_ACTIVITY_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a590049c2c558dde16509d8b4fd65b0a8" name="a590049c2c558dde16509d8b4fd65b0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a590049c2c558dde16509d8b4fd65b0a8">&#9670;&#160;</a></span>I2C_IC_STATUS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbbd695bfd9f0c1030090a04b4dafec1" name="acbbd695bfd9f0c1030090a04b4dafec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbbd695bfd9f0c1030090a04b4dafec1">&#9670;&#160;</a></span>I2C_IC_STATUS_MST_ACTIVITY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_MST_ACTIVITY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4966fe10fbaa66bfc5d74c33d1b9732" name="af4966fe10fbaa66bfc5d74c33d1b9732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4966fe10fbaa66bfc5d74c33d1b9732">&#9670;&#160;</a></span>I2C_IC_STATUS_MST_ACTIVITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_MST_ACTIVITY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9bf0233299ef5b2d1c6a4f830e93a18" name="ab9bf0233299ef5b2d1c6a4f830e93a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9bf0233299ef5b2d1c6a4f830e93a18">&#9670;&#160;</a></span>I2C_IC_STATUS_MST_ACTIVITY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_MST_ACTIVITY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a136bcc40a72897db9fc0662f41b1c949" name="a136bcc40a72897db9fc0662f41b1c949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a136bcc40a72897db9fc0662f41b1c949">&#9670;&#160;</a></span>I2C_IC_STATUS_MST_ACTIVITY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_MST_ACTIVITY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad74afea994c7145dbf56d8fcb575c99e" name="ad74afea994c7145dbf56d8fcb575c99e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad74afea994c7145dbf56d8fcb575c99e">&#9670;&#160;</a></span>I2C_IC_STATUS_MST_ACTIVITY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_MST_ACTIVITY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f263762d82949463c879e8c6d8d4770" name="a4f263762d82949463c879e8c6d8d4770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f263762d82949463c879e8c6d8d4770">&#9670;&#160;</a></span>I2C_IC_STATUS_MST_ACTIVITY_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_MST_ACTIVITY_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af71c847a45a25c0b74c06b22c37927a2" name="af71c847a45a25c0b74c06b22c37927a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af71c847a45a25c0b74c06b22c37927a2">&#9670;&#160;</a></span>I2C_IC_STATUS_MST_ACTIVITY_VALUE_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_MST_ACTIVITY_VALUE_IDLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd87b50fc81a659d76da1d4d569f1418" name="acd87b50fc81a659d76da1d4d569f1418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd87b50fc81a659d76da1d4d569f1418">&#9670;&#160;</a></span>I2C_IC_STATUS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000070)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fa82821a2aa1e0970aa70da29a49f34" name="a4fa82821a2aa1e0970aa70da29a49f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fa82821a2aa1e0970aa70da29a49f34">&#9670;&#160;</a></span>I2C_IC_STATUS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000006)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab787109dc1ff96bfb475ae95d4faeb34" name="ab787109dc1ff96bfb475ae95d4faeb34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab787109dc1ff96bfb475ae95d4faeb34">&#9670;&#160;</a></span>I2C_IC_STATUS_RFF_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_RFF_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d37e788f6724c1bd981bf5b15006ae1" name="a6d37e788f6724c1bd981bf5b15006ae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d37e788f6724c1bd981bf5b15006ae1">&#9670;&#160;</a></span>I2C_IC_STATUS_RFF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_RFF_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adff2077c29887cfdf53e0e01623594ef" name="adff2077c29887cfdf53e0e01623594ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adff2077c29887cfdf53e0e01623594ef">&#9670;&#160;</a></span>I2C_IC_STATUS_RFF_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_RFF_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7599ddf33bebdd9147c64f078a10dc34" name="a7599ddf33bebdd9147c64f078a10dc34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7599ddf33bebdd9147c64f078a10dc34">&#9670;&#160;</a></span>I2C_IC_STATUS_RFF_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_RFF_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bc054cb070e1a3342d5f117e2dd280f" name="a1bc054cb070e1a3342d5f117e2dd280f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bc054cb070e1a3342d5f117e2dd280f">&#9670;&#160;</a></span>I2C_IC_STATUS_RFF_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_RFF_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92e36ce253255af8b2cd98baf4f5015f" name="a92e36ce253255af8b2cd98baf4f5015f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92e36ce253255af8b2cd98baf4f5015f">&#9670;&#160;</a></span>I2C_IC_STATUS_RFF_VALUE_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_RFF_VALUE_FULL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae557a79ba88905b980fa499ca8841fe8" name="ae557a79ba88905b980fa499ca8841fe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae557a79ba88905b980fa499ca8841fe8">&#9670;&#160;</a></span>I2C_IC_STATUS_RFF_VALUE_NOT_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_RFF_VALUE_NOT_FULL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae56dc3aec2139e95f68f810310155941" name="ae56dc3aec2139e95f68f810310155941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae56dc3aec2139e95f68f810310155941">&#9670;&#160;</a></span>I2C_IC_STATUS_RFNE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_RFNE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7828560984a21438e624643b16b8820a" name="a7828560984a21438e624643b16b8820a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7828560984a21438e624643b16b8820a">&#9670;&#160;</a></span>I2C_IC_STATUS_RFNE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_RFNE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79d7cc65e0edca9e4db08e51e6d2d9eb" name="a79d7cc65e0edca9e4db08e51e6d2d9eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79d7cc65e0edca9e4db08e51e6d2d9eb">&#9670;&#160;</a></span>I2C_IC_STATUS_RFNE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_RFNE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9417d6629b56d2345d77dd61829bab3" name="ae9417d6629b56d2345d77dd61829bab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9417d6629b56d2345d77dd61829bab3">&#9670;&#160;</a></span>I2C_IC_STATUS_RFNE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_RFNE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac936b7e4b2014cd1c2035b3258f55306" name="ac936b7e4b2014cd1c2035b3258f55306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac936b7e4b2014cd1c2035b3258f55306">&#9670;&#160;</a></span>I2C_IC_STATUS_RFNE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_RFNE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24fb2a484fc1d9078e29c11f769a4676" name="a24fb2a484fc1d9078e29c11f769a4676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24fb2a484fc1d9078e29c11f769a4676">&#9670;&#160;</a></span>I2C_IC_STATUS_RFNE_VALUE_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_RFNE_VALUE_EMPTY&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf1789acd8f5a0a5624d1a664fab5179" name="aaf1789acd8f5a0a5624d1a664fab5179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1789acd8f5a0a5624d1a664fab5179">&#9670;&#160;</a></span>I2C_IC_STATUS_RFNE_VALUE_NOT_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_RFNE_VALUE_NOT_EMPTY&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34150a8f0377d933ecb4e33d7e80a5dc" name="a34150a8f0377d933ecb4e33d7e80a5dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34150a8f0377d933ecb4e33d7e80a5dc">&#9670;&#160;</a></span>I2C_IC_STATUS_SLV_ACTIVITY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_SLV_ACTIVITY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbde2e94f38a80b8dbf94aff3d2339b6" name="acbde2e94f38a80b8dbf94aff3d2339b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbde2e94f38a80b8dbf94aff3d2339b6">&#9670;&#160;</a></span>I2C_IC_STATUS_SLV_ACTIVITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_SLV_ACTIVITY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3da4256510f5b3d57209bf8a2a8ba389" name="a3da4256510f5b3d57209bf8a2a8ba389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3da4256510f5b3d57209bf8a2a8ba389">&#9670;&#160;</a></span>I2C_IC_STATUS_SLV_ACTIVITY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_SLV_ACTIVITY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae05a819f3d8891ce042586450f10c13" name="aae05a819f3d8891ce042586450f10c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae05a819f3d8891ce042586450f10c13">&#9670;&#160;</a></span>I2C_IC_STATUS_SLV_ACTIVITY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_SLV_ACTIVITY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa171124a037d2ca3ab13fe5488ccd56e" name="aa171124a037d2ca3ab13fe5488ccd56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa171124a037d2ca3ab13fe5488ccd56e">&#9670;&#160;</a></span>I2C_IC_STATUS_SLV_ACTIVITY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_SLV_ACTIVITY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a327c9b726e30368bec2db788a6555977" name="a327c9b726e30368bec2db788a6555977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a327c9b726e30368bec2db788a6555977">&#9670;&#160;</a></span>I2C_IC_STATUS_SLV_ACTIVITY_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_SLV_ACTIVITY_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b46c8c48e305a8e7d2db6f3155f27e2" name="a6b46c8c48e305a8e7d2db6f3155f27e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b46c8c48e305a8e7d2db6f3155f27e2">&#9670;&#160;</a></span>I2C_IC_STATUS_SLV_ACTIVITY_VALUE_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_SLV_ACTIVITY_VALUE_IDLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ca65172e162d18e439d39a4ed03d04f" name="a0ca65172e162d18e439d39a4ed03d04f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ca65172e162d18e439d39a4ed03d04f">&#9670;&#160;</a></span>I2C_IC_STATUS_TFE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_TFE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a552f97c1a1b8c86b9af84a137088efa2" name="a552f97c1a1b8c86b9af84a137088efa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a552f97c1a1b8c86b9af84a137088efa2">&#9670;&#160;</a></span>I2C_IC_STATUS_TFE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_TFE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88986a920617a301044dc7865d658c54" name="a88986a920617a301044dc7865d658c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88986a920617a301044dc7865d658c54">&#9670;&#160;</a></span>I2C_IC_STATUS_TFE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_TFE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0874c845731809daf869a158659028fb" name="a0874c845731809daf869a158659028fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0874c845731809daf869a158659028fb">&#9670;&#160;</a></span>I2C_IC_STATUS_TFE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_TFE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6c77318a73e09500467fe5210f09f65" name="ad6c77318a73e09500467fe5210f09f65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6c77318a73e09500467fe5210f09f65">&#9670;&#160;</a></span>I2C_IC_STATUS_TFE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_TFE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07d7ab143cda8d9965b2f54e9e683fec" name="a07d7ab143cda8d9965b2f54e9e683fec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07d7ab143cda8d9965b2f54e9e683fec">&#9670;&#160;</a></span>I2C_IC_STATUS_TFE_VALUE_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_TFE_VALUE_EMPTY&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16c52eb8d76d7c20e6a7bc593d6f4a6b" name="a16c52eb8d76d7c20e6a7bc593d6f4a6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16c52eb8d76d7c20e6a7bc593d6f4a6b">&#9670;&#160;</a></span>I2C_IC_STATUS_TFE_VALUE_NON_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_TFE_VALUE_NON_EMPTY&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48d59d03410f75a155bd3d3c61d2897e" name="a48d59d03410f75a155bd3d3c61d2897e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48d59d03410f75a155bd3d3c61d2897e">&#9670;&#160;</a></span>I2C_IC_STATUS_TFNF_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_TFNF_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8995cc2241b573a11d77099dbba42d7f" name="a8995cc2241b573a11d77099dbba42d7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8995cc2241b573a11d77099dbba42d7f">&#9670;&#160;</a></span>I2C_IC_STATUS_TFNF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_TFNF_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8e6964a7957d3bd319fe5cef9d4dbad" name="ac8e6964a7957d3bd319fe5cef9d4dbad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8e6964a7957d3bd319fe5cef9d4dbad">&#9670;&#160;</a></span>I2C_IC_STATUS_TFNF_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_TFNF_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b92698ad08bce538a87e997a52aca35" name="a2b92698ad08bce538a87e997a52aca35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b92698ad08bce538a87e997a52aca35">&#9670;&#160;</a></span>I2C_IC_STATUS_TFNF_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_TFNF_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdaa8a901090bfb4bc571a952d2bd177" name="abdaa8a901090bfb4bc571a952d2bd177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdaa8a901090bfb4bc571a952d2bd177">&#9670;&#160;</a></span>I2C_IC_STATUS_TFNF_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_TFNF_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93760128a179ef4db2a6396283ca1973" name="a93760128a179ef4db2a6396283ca1973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93760128a179ef4db2a6396283ca1973">&#9670;&#160;</a></span>I2C_IC_STATUS_TFNF_VALUE_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_TFNF_VALUE_FULL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3aa49a78b5b3759dc9c2b48362cdfa7" name="ad3aa49a78b5b3759dc9c2b48362cdfa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3aa49a78b5b3759dc9c2b48362cdfa7">&#9670;&#160;</a></span>I2C_IC_STATUS_TFNF_VALUE_NOT_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_STATUS_TFNF_VALUE_NOT_FULL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a0fc662e0ed1cc2756aa34a14584c49" name="a8a0fc662e0ed1cc2756aa34a14584c49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a0fc662e0ed1cc2756aa34a14584c49">&#9670;&#160;</a></span>I2C_IC_TAR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23596d9742a6a583d105bda64aafaadf" name="a23596d9742a6a583d105bda64aafaadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23596d9742a6a583d105bda64aafaadf">&#9670;&#160;</a></span>I2C_IC_TAR_GC_OR_START_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_GC_OR_START_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4895386af3f36e29a818001e68f4aeb5" name="a4895386af3f36e29a818001e68f4aeb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4895386af3f36e29a818001e68f4aeb5">&#9670;&#160;</a></span>I2C_IC_TAR_GC_OR_START_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_GC_OR_START_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32903145924c128df67b6c2a42b292fa" name="a32903145924c128df67b6c2a42b292fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32903145924c128df67b6c2a42b292fa">&#9670;&#160;</a></span>I2C_IC_TAR_GC_OR_START_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_GC_OR_START_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a731f53d68d49a0916926af07fc4da411" name="a731f53d68d49a0916926af07fc4da411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a731f53d68d49a0916926af07fc4da411">&#9670;&#160;</a></span>I2C_IC_TAR_GC_OR_START_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_GC_OR_START_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f0698dbb6594f609af655f2d57ca18c" name="a5f0698dbb6594f609af655f2d57ca18c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f0698dbb6594f609af655f2d57ca18c">&#9670;&#160;</a></span>I2C_IC_TAR_GC_OR_START_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_GC_OR_START_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c28ddd2124bf2689d7ada2109b4e04b" name="a9c28ddd2124bf2689d7ada2109b4e04b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c28ddd2124bf2689d7ada2109b4e04b">&#9670;&#160;</a></span>I2C_IC_TAR_GC_OR_START_VALUE_GENERAL_CALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_GC_OR_START_VALUE_GENERAL_CALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4c668f93c69f1bc7168a885f16db19a" name="ac4c668f93c69f1bc7168a885f16db19a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4c668f93c69f1bc7168a885f16db19a">&#9670;&#160;</a></span>I2C_IC_TAR_GC_OR_START_VALUE_START_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_GC_OR_START_VALUE_START_BYTE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a122928dde592727547e066f5660d64eb" name="a122928dde592727547e066f5660d64eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a122928dde592727547e066f5660d64eb">&#9670;&#160;</a></span>I2C_IC_TAR_IC_TAR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_IC_TAR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b1a486088ef4fadbe823fed25d74162" name="a9b1a486088ef4fadbe823fed25d74162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b1a486088ef4fadbe823fed25d74162">&#9670;&#160;</a></span>I2C_IC_TAR_IC_TAR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_IC_TAR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0344619f5215e65cb098b94ec8bffda9" name="a0344619f5215e65cb098b94ec8bffda9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0344619f5215e65cb098b94ec8bffda9">&#9670;&#160;</a></span>I2C_IC_TAR_IC_TAR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_IC_TAR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acee7adf1284bf6e86b80a3422fa3ef61" name="acee7adf1284bf6e86b80a3422fa3ef61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acee7adf1284bf6e86b80a3422fa3ef61">&#9670;&#160;</a></span>I2C_IC_TAR_IC_TAR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_IC_TAR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a881af5a0de984adaf17a85d75959c8f7" name="a881af5a0de984adaf17a85d75959c8f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a881af5a0de984adaf17a85d75959c8f7">&#9670;&#160;</a></span>I2C_IC_TAR_IC_TAR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_IC_TAR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x055)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab32315843826e02e6509329159fd2d74" name="ab32315843826e02e6509329159fd2d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab32315843826e02e6509329159fd2d74">&#9670;&#160;</a></span>I2C_IC_TAR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92ecf71f0ddc660eb7e2b485fe219ec7" name="a92ecf71f0ddc660eb7e2b485fe219ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92ecf71f0ddc660eb7e2b485fe219ec7">&#9670;&#160;</a></span>I2C_IC_TAR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000055)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad13d1525b08f560374dadae2e20315e7" name="ad13d1525b08f560374dadae2e20315e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad13d1525b08f560374dadae2e20315e7">&#9670;&#160;</a></span>I2C_IC_TAR_SPECIAL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_SPECIAL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afec74466bd8af99b0cf1881e693fca12" name="afec74466bd8af99b0cf1881e693fca12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afec74466bd8af99b0cf1881e693fca12">&#9670;&#160;</a></span>I2C_IC_TAR_SPECIAL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_SPECIAL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac29a19f78f226d73d7b85dc4b5bf9796" name="ac29a19f78f226d73d7b85dc4b5bf9796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac29a19f78f226d73d7b85dc4b5bf9796">&#9670;&#160;</a></span>I2C_IC_TAR_SPECIAL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_SPECIAL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad9fb4b194f45b942b3cddce7dd63ee3" name="aad9fb4b194f45b942b3cddce7dd63ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad9fb4b194f45b942b3cddce7dd63ee3">&#9670;&#160;</a></span>I2C_IC_TAR_SPECIAL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_SPECIAL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47dbf8bbe5fc493219c38fb330dc1341" name="a47dbf8bbe5fc493219c38fb330dc1341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47dbf8bbe5fc493219c38fb330dc1341">&#9670;&#160;</a></span>I2C_IC_TAR_SPECIAL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_SPECIAL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a070b5aec19fb434cbca6df16498fe9e0" name="a070b5aec19fb434cbca6df16498fe9e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a070b5aec19fb434cbca6df16498fe9e0">&#9670;&#160;</a></span>I2C_IC_TAR_SPECIAL_VALUE_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_SPECIAL_VALUE_DISABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e6ab26943919f7935956f0a13761c6f" name="a0e6ab26943919f7935956f0a13761c6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e6ab26943919f7935956f0a13761c6f">&#9670;&#160;</a></span>I2C_IC_TAR_SPECIAL_VALUE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TAR_SPECIAL_VALUE_ENABLED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae21c14bd8cda64216521e72c1889cd7b" name="ae21c14bd8cda64216521e72c1889cd7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae21c14bd8cda64216521e72c1889cd7b">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c7758b818cd3dead192477c93ae7343" name="a5c7758b818cd3dead192477c93ae7343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c7758b818cd3dead192477c93ae7343">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d7aa3b500532d76faf60a04a6f58d53" name="a4d7aa3b500532d76faf60a04a6f58d53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d7aa3b500532d76faf60a04a6f58d53">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a586636464cd98bbba7b14f3107a889b0" name="a586636464cd98bbba7b14f3107a889b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a586636464cd98bbba7b14f3107a889b0">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a679cfb01d75938c89e473f63e9a0ddc1" name="a679cfb01d75938c89e473f63e9a0ddc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a679cfb01d75938c89e473f63e9a0ddc1">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adefe443c3c9544f46fc55136c2da8643" name="adefe443c3c9544f46fc55136c2da8643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adefe443c3c9544f46fc55136c2da8643">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d525388c8813e6136347724a34bd2b7" name="a2d525388c8813e6136347724a34bd2b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d525388c8813e6136347724a34bd2b7">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcc9f1e44d0849bbccb8197d44b8b68a" name="afcc9f1e44d0849bbccb8197d44b8b68a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcc9f1e44d0849bbccb8197d44b8b68a">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42b4414d70865bd2d7238db0762b2192" name="a42b4414d70865bd2d7238db0762b2192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42b4414d70865bd2d7238db0762b2192">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af400dc61ff2d1357397afc51e6fafcdf" name="af400dc61ff2d1357397afc51e6fafcdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af400dc61ff2d1357397afc51e6fafcdf">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a4ee44caacc00d1e69562c334cf2572" name="a2a4ee44caacc00d1e69562c334cf2572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a4ee44caacc00d1e69562c334cf2572">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cfafc0744ac461fccb3037ff0fcf471" name="a2cfafc0744ac461fccb3037ff0fcf471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cfafc0744ac461fccb3037ff0fcf471">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b4888789853aa940f838859944ecbe2" name="a5b4888789853aa940f838859944ecbe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b4888789853aa940f838859944ecbe2">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f06520d68a2b072a378ed74c209dbf2" name="a5f06520d68a2b072a378ed74c209dbf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f06520d68a2b072a378ed74c209dbf2">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfef2fe9cae45c9ca667758e04c2336b" name="abfef2fe9cae45c9ca667758e04c2336b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfef2fe9cae45c9ca667758e04c2336b">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a083aafe7fcb40012c5a3614a45b3bef9" name="a083aafe7fcb40012c5a3614a45b3bef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a083aafe7fcb40012c5a3614a45b3bef9">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c5ae043e34e64ebb136485cdaceff4e" name="a0c5ae043e34e64ebb136485cdaceff4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c5ae043e34e64ebb136485cdaceff4e">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a879ba89115bd35af2ed3690016798b0f" name="a879ba89115bd35af2ed3690016798b0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a879ba89115bd35af2ed3690016798b0f">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a955910485576950dcf13d0a9f2de376e" name="a955910485576950dcf13d0a9f2de376e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a955910485576950dcf13d0a9f2de376e">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a73c1924df5a603421937b157b24acc" name="a5a73c1924df5a603421937b157b24acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a73c1924df5a603421937b157b24acc">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_VALUE_ABRT_10B_RD_GENERATED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_VALUE_ABRT_10B_RD_GENERATED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb5a23b86ef94e010ea4c120cee3d787" name="afb5a23b86ef94e010ea4c120cee3d787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb5a23b86ef94e010ea4c120cee3d787">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_VALUE_ABRT_10B_RD_VOID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_VALUE_ABRT_10B_RD_VOID&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ecb3e54aefe5a3b0b58fecb753d2bf0" name="a7ecb3e54aefe5a3b0b58fecb753d2bf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ecb3e54aefe5a3b0b58fecb753d2bf0">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5802de6bf56862bc7cd315ba1386c14d" name="a5802de6bf56862bc7cd315ba1386c14d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5802de6bf56862bc7cd315ba1386c14d">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa32b1436bc47ef4985c25d14875db7be" name="aa32b1436bc47ef4985c25d14875db7be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa32b1436bc47ef4985c25d14875db7be">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a864a0c5872f1da1857e57afadf2a937e" name="a864a0c5872f1da1857e57afadf2a937e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a864a0c5872f1da1857e57afadf2a937e">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68c2255de4802265bdeb6e2d92d261a8" name="a68c2255de4802265bdeb6e2d92d261a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68c2255de4802265bdeb6e2d92d261a8">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a964d0d0fe093778bb2d80f6efc47f4cb" name="a964d0d0fe093778bb2d80f6efc47f4cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a964d0d0fe093778bb2d80f6efc47f4cb">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_VALUE_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_VALUE_ACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a745d3620e4ac8a9b5da7981ae06be6cf" name="a745d3620e4ac8a9b5da7981ae06be6cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a745d3620e4ac8a9b5da7981ae06be6cf">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_VALUE_INACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_VALUE_INACTIVE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9abd203013670213b60c4e7f6235aadf" name="a9abd203013670213b60c4e7f6235aadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9abd203013670213b60c4e7f6235aadf">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01430156c2ab380dc7d48b2d04b1e7db" name="a01430156c2ab380dc7d48b2d04b1e7db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01430156c2ab380dc7d48b2d04b1e7db">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03972759664cfd5e866fbb3aadbe584d" name="a03972759664cfd5e866fbb3aadbe584d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03972759664cfd5e866fbb3aadbe584d">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a957f8fa7457695656398d6ede06447b6" name="a957f8fa7457695656398d6ede06447b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a957f8fa7457695656398d6ede06447b6">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cc2f7abfd0d2d9ac726f34cf640fa06" name="a1cc2f7abfd0d2d9ac726f34cf640fa06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cc2f7abfd0d2d9ac726f34cf640fa06">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75c7683450e2b2739b538d4a99c4d6dc" name="a75c7683450e2b2739b538d4a99c4d6dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75c7683450e2b2739b538d4a99c4d6dc">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_VALUE_ABRT_GCALL_NOACK_GENERATED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_VALUE_ABRT_GCALL_NOACK_GENERATED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8349f84e7c083eebc801998e3e94f4d" name="ad8349f84e7c083eebc801998e3e94f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8349f84e7c083eebc801998e3e94f4d">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_VALUE_ABRT_GCALL_NOACK_VOID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_VALUE_ABRT_GCALL_NOACK_VOID&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad23531b6c770613e2b63e2b1d5ca2194" name="ad23531b6c770613e2b63e2b1d5ca2194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad23531b6c770613e2b63e2b1d5ca2194">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a540317ca6c9137e14ce22eb542326aca" name="a540317ca6c9137e14ce22eb542326aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a540317ca6c9137e14ce22eb542326aca">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6f5d4ff3a8c35a4e15079e156d61a8e" name="ad6f5d4ff3a8c35a4e15079e156d61a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6f5d4ff3a8c35a4e15079e156d61a8e">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01b45d503ffe7b377ac55ab0deaafa80" name="a01b45d503ffe7b377ac55ab0deaafa80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01b45d503ffe7b377ac55ab0deaafa80">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d1601c007471a2ded0c0825e369882e" name="a6d1601c007471a2ded0c0825e369882e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d1601c007471a2ded0c0825e369882e">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79f10d1322ebb718bc4606d3dca8eed7" name="a79f10d1322ebb718bc4606d3dca8eed7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79f10d1322ebb718bc4606d3dca8eed7">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_VALUE_ABRT_GCALL_READ_GENERATED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_VALUE_ABRT_GCALL_READ_GENERATED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76add73d8a468fb8b9f26f312b7c7efd" name="a76add73d8a468fb8b9f26f312b7c7efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76add73d8a468fb8b9f26f312b7c7efd">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_VALUE_ABRT_GCALL_READ_VOID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_VALUE_ABRT_GCALL_READ_VOID&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75ca2e9e14ecfbdcf422815f29897699" name="a75ca2e9e14ecfbdcf422815f29897699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75ca2e9e14ecfbdcf422815f29897699">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c1ba053b62430770b79c93998d7771a" name="a1c1ba053b62430770b79c93998d7771a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c1ba053b62430770b79c93998d7771a">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7205b0cb9157a5bb8693c2c5bedd48bc" name="a7205b0cb9157a5bb8693c2c5bedd48bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7205b0cb9157a5bb8693c2c5bedd48bc">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03d5914f2eae6974e988a7095848b399" name="a03d5914f2eae6974e988a7095848b399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03d5914f2eae6974e988a7095848b399">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa16c1d679667d3b4f98e2c0d2dc24e38" name="aa16c1d679667d3b4f98e2c0d2dc24e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa16c1d679667d3b4f98e2c0d2dc24e38">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3517d77ac6c2241bd96e6434a4f547f4" name="a3517d77ac6c2241bd96e6434a4f547f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3517d77ac6c2241bd96e6434a4f547f4">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_VALUE_ABRT_HS_ACK_GENERATED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_VALUE_ABRT_HS_ACK_GENERATED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b4dffb0553b2efd34d22f5d95e1187b" name="a0b4dffb0553b2efd34d22f5d95e1187b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b4dffb0553b2efd34d22f5d95e1187b">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_VALUE_ABRT_HS_ACK_VOID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_VALUE_ABRT_HS_ACK_VOID&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3fb8ab9dc5b3f7c458d32eca9f6c53b" name="ab3fb8ab9dc5b3f7c458d32eca9f6c53b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3fb8ab9dc5b3f7c458d32eca9f6c53b">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76c95989c94eecd2d1169b45c7a40169" name="a76c95989c94eecd2d1169b45c7a40169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76c95989c94eecd2d1169b45c7a40169">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2286afdb188af5bfaddf7322818a4bf" name="ae2286afdb188af5bfaddf7322818a4bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2286afdb188af5bfaddf7322818a4bf">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb7e6d4e5c035d15450ef9500a606955" name="adb7e6d4e5c035d15450ef9500a606955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb7e6d4e5c035d15450ef9500a606955">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a192e8a000a756f8a0e24139920d0bd30" name="a192e8a000a756f8a0e24139920d0bd30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a192e8a000a756f8a0e24139920d0bd30">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29947bee47e82dc4b41eb62b45b0d71a" name="a29947bee47e82dc4b41eb62b45b0d71a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29947bee47e82dc4b41eb62b45b0d71a">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_VALUE_ABRT_HS_NORSTRT_GENERATED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_VALUE_ABRT_HS_NORSTRT_GENERATED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a720cd41385b15859d9df37f0816d160b" name="a720cd41385b15859d9df37f0816d160b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a720cd41385b15859d9df37f0816d160b">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_VALUE_ABRT_HS_NORSTRT_VOID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_VALUE_ABRT_HS_NORSTRT_VOID&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5acc85144d373b19ed34afdf83f21315" name="a5acc85144d373b19ed34afdf83f21315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5acc85144d373b19ed34afdf83f21315">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a333c204260dadf31107113ff82017265" name="a333c204260dadf31107113ff82017265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a333c204260dadf31107113ff82017265">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a313b12376f62f8e95dce7e14dfb3fdf6" name="a313b12376f62f8e95dce7e14dfb3fdf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a313b12376f62f8e95dce7e14dfb3fdf6">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff230c7c13c9220983dcd1404586a3cb" name="aff230c7c13c9220983dcd1404586a3cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff230c7c13c9220983dcd1404586a3cb">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0fd80fe1ea3c70fd9744dbdf492be6e" name="ad0fd80fe1ea3c70fd9744dbdf492be6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0fd80fe1ea3c70fd9744dbdf492be6e">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a582aa562e851e2aff448fdceb06dbeee" name="a582aa562e851e2aff448fdceb06dbeee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a582aa562e851e2aff448fdceb06dbeee">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_VALUE_ABRT_MASTER_DIS_GENERATED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_VALUE_ABRT_MASTER_DIS_GENERATED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6892ef55cc6f8e98eef8e26284878c3" name="ac6892ef55cc6f8e98eef8e26284878c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6892ef55cc6f8e98eef8e26284878c3">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_VALUE_ABRT_MASTER_DIS_VOID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_VALUE_ABRT_MASTER_DIS_VOID&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a175f0ff118e23c70c361e0faaf45ee60" name="a175f0ff118e23c70c361e0faaf45ee60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a175f0ff118e23c70c361e0faaf45ee60">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7dc666a72e52d9ce1b387b5b47e1feca" name="a7dc666a72e52d9ce1b387b5b47e1feca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dc666a72e52d9ce1b387b5b47e1feca">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af677b0203f2993ed24fa193261c74cf3" name="af677b0203f2993ed24fa193261c74cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af677b0203f2993ed24fa193261c74cf3">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5d6fc260f1e34a0b2cc03a733860eaf" name="ac5d6fc260f1e34a0b2cc03a733860eaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5d6fc260f1e34a0b2cc03a733860eaf">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62513eb07c2861ca5ae61b0ef99158a4" name="a62513eb07c2861ca5ae61b0ef99158a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62513eb07c2861ca5ae61b0ef99158a4">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32e3674a8dd9c841bb99ee1cac0eab03" name="a32e3674a8dd9c841bb99ee1cac0eab03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32e3674a8dd9c841bb99ee1cac0eab03">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_VALUE_ABRT_SBYTE_ACKDET_GENERATED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_VALUE_ABRT_SBYTE_ACKDET_GENERATED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d142f334498397aa3c7cc58cd75f7d4" name="a7d142f334498397aa3c7cc58cd75f7d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d142f334498397aa3c7cc58cd75f7d4">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_VALUE_ABRT_SBYTE_ACKDET_VOID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_VALUE_ABRT_SBYTE_ACKDET_VOID&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c48b85d3b29a104a6b4478b5d67a971" name="a6c48b85d3b29a104a6b4478b5d67a971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c48b85d3b29a104a6b4478b5d67a971">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2326b922338c93cba6421a28c6c210e" name="ac2326b922338c93cba6421a28c6c210e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2326b922338c93cba6421a28c6c210e">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b35d417bc1490e60d379089f4d47a69" name="a6b35d417bc1490e60d379089f4d47a69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b35d417bc1490e60d379089f4d47a69">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2b739bdca332288d1612e17d1770296" name="ac2b739bdca332288d1612e17d1770296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2b739bdca332288d1612e17d1770296">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cdc4a6e5b6b1200813fcfce00500aed" name="a0cdc4a6e5b6b1200813fcfce00500aed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cdc4a6e5b6b1200813fcfce00500aed">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52809c3c9f852706a752af03337f4f51" name="a52809c3c9f852706a752af03337f4f51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52809c3c9f852706a752af03337f4f51">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_VALUE_ABRT_SBYTE_NORSTRT_GENERATED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_VALUE_ABRT_SBYTE_NORSTRT_GENERATED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0298fe77ea8ef9f2830e950529d7097a" name="a0298fe77ea8ef9f2830e950529d7097a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0298fe77ea8ef9f2830e950529d7097a">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_VALUE_ABRT_SBYTE_NORSTRT_VOID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_VALUE_ABRT_SBYTE_NORSTRT_VOID&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa19e7a2a9249ea40614428eb02007409" name="aa19e7a2a9249ea40614428eb02007409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa19e7a2a9249ea40614428eb02007409">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab02c137c19f80b7b4e84e8acf0498d12" name="ab02c137c19f80b7b4e84e8acf0498d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab02c137c19f80b7b4e84e8acf0498d12">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06d93e18eb85ad4caca98c49111a2ff1" name="a06d93e18eb85ad4caca98c49111a2ff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06d93e18eb85ad4caca98c49111a2ff1">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bdcbc6fa08e68996b0073bcc1434e3e" name="a8bdcbc6fa08e68996b0073bcc1434e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bdcbc6fa08e68996b0073bcc1434e3e">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01d5a740f835cf6bb27491971f53be27" name="a01d5a740f835cf6bb27491971f53be27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01d5a740f835cf6bb27491971f53be27">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae17bffecda41aace703bf3be8f916554" name="ae17bffecda41aace703bf3be8f916554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae17bffecda41aace703bf3be8f916554">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_VALUE_ABRT_SLV_ARBLOST_GENERATED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_VALUE_ABRT_SLV_ARBLOST_GENERATED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81fc101aa34b4766ee6716a5eb229fa8" name="a81fc101aa34b4766ee6716a5eb229fa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81fc101aa34b4766ee6716a5eb229fa8">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_VALUE_ABRT_SLV_ARBLOST_VOID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_VALUE_ABRT_SLV_ARBLOST_VOID&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28ba216868aa529ef3112aaba7c16bfd" name="a28ba216868aa529ef3112aaba7c16bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ba216868aa529ef3112aaba7c16bfd">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67e360e9f21fe6bc853a3c7f6df86f1c" name="a67e360e9f21fe6bc853a3c7f6df86f1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67e360e9f21fe6bc853a3c7f6df86f1c">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b2364c6ec360f148918335ec256da2a" name="a5b2364c6ec360f148918335ec256da2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b2364c6ec360f148918335ec256da2a">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6da8022e08fbbecb5050914b5acda191" name="a6da8022e08fbbecb5050914b5acda191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6da8022e08fbbecb5050914b5acda191">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a684dcd44bdffb7a3d58be0a2b08b3c44" name="a684dcd44bdffb7a3d58be0a2b08b3c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a684dcd44bdffb7a3d58be0a2b08b3c44">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a412aa5645dc4fa0c237d993e01585245" name="a412aa5645dc4fa0c237d993e01585245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a412aa5645dc4fa0c237d993e01585245">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_VALUE_ABRT_SLVFLUSH_TXFIFO_GENERATED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_VALUE_ABRT_SLVFLUSH_TXFIFO_GENERATED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad189bf91340caf0a1ff7471ebb0a0bce" name="ad189bf91340caf0a1ff7471ebb0a0bce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad189bf91340caf0a1ff7471ebb0a0bce">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_VALUE_ABRT_SLVFLUSH_TXFIFO_VOID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_VALUE_ABRT_SLVFLUSH_TXFIFO_VOID&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a587c705d980829eb6b3435570792b9fd" name="a587c705d980829eb6b3435570792b9fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a587c705d980829eb6b3435570792b9fd">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae232ff3dfe023a9f057f5fb408634175" name="ae232ff3dfe023a9f057f5fb408634175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae232ff3dfe023a9f057f5fb408634175">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01694e47f18d6ae10a04e518787dbd8b" name="a01694e47f18d6ae10a04e518787dbd8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01694e47f18d6ae10a04e518787dbd8b">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b48bc8730ee3953e88f2dfa6a1e84b9" name="a8b48bc8730ee3953e88f2dfa6a1e84b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b48bc8730ee3953e88f2dfa6a1e84b9">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8160d65521a08ab4183e1fe7a928b25d" name="a8160d65521a08ab4183e1fe7a928b25d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8160d65521a08ab4183e1fe7a928b25d">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a310531aa25db195e2d3d7c516202e92b" name="a310531aa25db195e2d3d7c516202e92b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a310531aa25db195e2d3d7c516202e92b">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_VALUE_ABRT_SLVRD_INTX_GENERATED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_VALUE_ABRT_SLVRD_INTX_GENERATED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9de8d5c1def5f48d83c2154e383b010d" name="a9de8d5c1def5f48d83c2154e383b010d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9de8d5c1def5f48d83c2154e383b010d">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_VALUE_ABRT_SLVRD_INTX_VOID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_VALUE_ABRT_SLVRD_INTX_VOID&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abefae6e7ff9e8a70725338e86f16a21c" name="abefae6e7ff9e8a70725338e86f16a21c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abefae6e7ff9e8a70725338e86f16a21c">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a451703c74199b4367b5c5ac44af29f5e" name="a451703c74199b4367b5c5ac44af29f5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a451703c74199b4367b5c5ac44af29f5e">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad93bab86a923b1a24de15a118c90a0f7" name="ad93bab86a923b1a24de15a118c90a0f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad93bab86a923b1a24de15a118c90a0f7">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a670624caf6a6ce22fc80965bd72c4227" name="a670624caf6a6ce22fc80965bd72c4227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a670624caf6a6ce22fc80965bd72c4227">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d73c6c3b1de64db15822d6b7588f260" name="a9d73c6c3b1de64db15822d6b7588f260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d73c6c3b1de64db15822d6b7588f260">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab699d83d2115ebebd233be86e42279e8" name="ab699d83d2115ebebd233be86e42279e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab699d83d2115ebebd233be86e42279e8">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_VALUE_ABRT_TXDATA_NOACK_GENERATED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_VALUE_ABRT_TXDATA_NOACK_GENERATED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9b6b7287f9e004f824c99411eb213e4" name="ab9b6b7287f9e004f824c99411eb213e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9b6b7287f9e004f824c99411eb213e4">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_VALUE_ABRT_TXDATA_NOACK_VOID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_VALUE_ABRT_TXDATA_NOACK_VOID&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82398fb5ceca0a6b72778382d539a398" name="a82398fb5ceca0a6b72778382d539a398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82398fb5ceca0a6b72778382d539a398">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c864445c09c3948bad37caf06b99b2f" name="a4c864445c09c3948bad37caf06b99b2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c864445c09c3948bad37caf06b99b2f">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6357f2fde7e0cdea00229a767e856a78" name="a6357f2fde7e0cdea00229a767e856a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6357f2fde7e0cdea00229a767e856a78">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00e34a228fa30b4aabb5d0fbd70d07c9" name="a00e34a228fa30b4aabb5d0fbd70d07c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00e34a228fa30b4aabb5d0fbd70d07c9">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ebfefc8f037df71d900a19a989bdc2d" name="a2ebfefc8f037df71d900a19a989bdc2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ebfefc8f037df71d900a19a989bdc2d">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec94b32368b0ae48b201ac6afcb69cc7" name="aec94b32368b0ae48b201ac6afcb69cc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec94b32368b0ae48b201ac6afcb69cc7">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_VALUE_ABRT_USER_ABRT_GENERATED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_VALUE_ABRT_USER_ABRT_GENERATED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a876b25a42763e9b6469e729863449a63" name="a876b25a42763e9b6469e729863449a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a876b25a42763e9b6469e729863449a63">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_VALUE_ABRT_USER_ABRT_VOID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_VALUE_ABRT_USER_ABRT_VOID&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e9617a6cf5435787c1a19bfa8b31a4b" name="a2e9617a6cf5435787c1a19bfa8b31a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e9617a6cf5435787c1a19bfa8b31a4b">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ARB_LOST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ARB_LOST_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b2d6cdaa64ed8924f1c0a1b56b2cc1d" name="a6b2d6cdaa64ed8924f1c0a1b56b2cc1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b2d6cdaa64ed8924f1c0a1b56b2cc1d">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ARB_LOST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ARB_LOST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a739f71d857cc469feece4609445bdbab" name="a739f71d857cc469feece4609445bdbab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a739f71d857cc469feece4609445bdbab">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ARB_LOST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ARB_LOST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dc8ec55951b0e0410a4436f2b5cd614" name="a8dc8ec55951b0e0410a4436f2b5cd614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dc8ec55951b0e0410a4436f2b5cd614">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ARB_LOST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ARB_LOST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed085e425f564b3d90a9e30b0d1c9d60" name="aed085e425f564b3d90a9e30b0d1c9d60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed085e425f564b3d90a9e30b0d1c9d60">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ARB_LOST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ARB_LOST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9608d35dd4861fa21d99fc9a331d1da2" name="a9608d35dd4861fa21d99fc9a331d1da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9608d35dd4861fa21d99fc9a331d1da2">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ARB_LOST_VALUE_ABRT_LOST_GENERATED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ARB_LOST_VALUE_ABRT_LOST_GENERATED&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afefb01c4cb5ea415ae9568c40feb3c35" name="afefb01c4cb5ea415ae9568c40feb3c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afefb01c4cb5ea415ae9568c40feb3c35">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_ARB_LOST_VALUE_ABRT_LOST_VOID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_ARB_LOST_VALUE_ABRT_LOST_VOID&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fcdc9c1d26ed2b71ad7f4766dc4e827" name="a9fcdc9c1d26ed2b71ad7f4766dc4e827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fcdc9c1d26ed2b71ad7f4766dc4e827">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xff81ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8d7993a00ab6c21ebbc088fcff4a3d0" name="ab8d7993a00ab6c21ebbc088fcff4a3d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8d7993a00ab6c21ebbc088fcff4a3d0">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3512fad451c37e2cc202df7fe52b9702" name="a3512fad451c37e2cc202df7fe52b9702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3512fad451c37e2cc202df7fe52b9702">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11a2b5c71012d6badc3ccf764f3e19db" name="a11a2b5c71012d6badc3ccf764f3e19db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11a2b5c71012d6badc3ccf764f3e19db">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_TX_FLUSH_CNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_TX_FLUSH_CNT_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62d9371725117965a75bbd17235a80e1" name="a62d9371725117965a75bbd17235a80e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62d9371725117965a75bbd17235a80e1">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_TX_FLUSH_CNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_TX_FLUSH_CNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xff800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a724c07eaea45f2bf85f658f17d72a68c" name="a724c07eaea45f2bf85f658f17d72a68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a724c07eaea45f2bf85f658f17d72a68c">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_TX_FLUSH_CNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_TX_FLUSH_CNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ee0bd74b03d0464df3d95deddaeabac" name="a5ee0bd74b03d0464df3d95deddaeabac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ee0bd74b03d0464df3d95deddaeabac">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_TX_FLUSH_CNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_TX_FLUSH_CNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d7051abece98bbafc8913e3f3d9abe3" name="a1d7051abece98bbafc8913e3f3d9abe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d7051abece98bbafc8913e3f3d9abe3">&#9670;&#160;</a></span>I2C_IC_TX_ABRT_SOURCE_TX_FLUSH_CNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_ABRT_SOURCE_TX_FLUSH_CNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a810996835b5449462e2ffdbef8671055" name="a810996835b5449462e2ffdbef8671055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a810996835b5449462e2ffdbef8671055">&#9670;&#160;</a></span>I2C_IC_TX_TL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_TL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74bbb07e6b7af2ba672a35db801c20e7" name="a74bbb07e6b7af2ba672a35db801c20e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74bbb07e6b7af2ba672a35db801c20e7">&#9670;&#160;</a></span>I2C_IC_TX_TL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_TL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb87cc5173629a56df5a5ef46ca6af57" name="adb87cc5173629a56df5a5ef46ca6af57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb87cc5173629a56df5a5ef46ca6af57">&#9670;&#160;</a></span>I2C_IC_TX_TL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_TL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f016e070132285c70ed1329f2064953" name="a3f016e070132285c70ed1329f2064953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f016e070132285c70ed1329f2064953">&#9670;&#160;</a></span>I2C_IC_TX_TL_TX_TL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_TL_TX_TL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5aadc8622f82939d5ba701fc90df774" name="ad5aadc8622f82939d5ba701fc90df774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5aadc8622f82939d5ba701fc90df774">&#9670;&#160;</a></span>I2C_IC_TX_TL_TX_TL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_TL_TX_TL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e165c9fc676bedc6701a126aeb53c26" name="a4e165c9fc676bedc6701a126aeb53c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e165c9fc676bedc6701a126aeb53c26">&#9670;&#160;</a></span>I2C_IC_TX_TL_TX_TL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_TL_TX_TL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abac69e5b9e8bbee802a67e9908112a76" name="abac69e5b9e8bbee802a67e9908112a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abac69e5b9e8bbee802a67e9908112a76">&#9670;&#160;</a></span>I2C_IC_TX_TL_TX_TL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_TL_TX_TL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bbf8d8e03190aa142ebdbf99e67c17c" name="a4bbf8d8e03190aa142ebdbf99e67c17c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bbf8d8e03190aa142ebdbf99e67c17c">&#9670;&#160;</a></span>I2C_IC_TX_TL_TX_TL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TX_TL_TX_TL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a787bb66b651dc88f8b3135cd7c294a90" name="a787bb66b651dc88f8b3135cd7c294a90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a787bb66b651dc88f8b3135cd7c294a90">&#9670;&#160;</a></span>I2C_IC_TXFLR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TXFLR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e80de9af2edfa79c58f7006cddd09dc" name="a9e80de9af2edfa79c58f7006cddd09dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e80de9af2edfa79c58f7006cddd09dc">&#9670;&#160;</a></span>I2C_IC_TXFLR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TXFLR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000074)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e27ecf62a4f3e16dce650f0af9f87d2" name="a2e27ecf62a4f3e16dce650f0af9f87d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e27ecf62a4f3e16dce650f0af9f87d2">&#9670;&#160;</a></span>I2C_IC_TXFLR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TXFLR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45f6cebd4c58354d0ae4e7eb2858d2c2" name="a45f6cebd4c58354d0ae4e7eb2858d2c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45f6cebd4c58354d0ae4e7eb2858d2c2">&#9670;&#160;</a></span>I2C_IC_TXFLR_TXFLR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TXFLR_TXFLR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d65880d021619cd0eb8ca5dc54b5c42" name="a2d65880d021619cd0eb8ca5dc54b5c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d65880d021619cd0eb8ca5dc54b5c42">&#9670;&#160;</a></span>I2C_IC_TXFLR_TXFLR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TXFLR_TXFLR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa06cd882b8ed527fdba8416b00359f58" name="aa06cd882b8ed527fdba8416b00359f58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa06cd882b8ed527fdba8416b00359f58">&#9670;&#160;</a></span>I2C_IC_TXFLR_TXFLR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TXFLR_TXFLR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0caa470b7e48f48d5c4708cad6887a2e" name="a0caa470b7e48f48d5c4708cad6887a2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0caa470b7e48f48d5c4708cad6887a2e">&#9670;&#160;</a></span>I2C_IC_TXFLR_TXFLR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TXFLR_TXFLR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b3c7e886dfdeec11193b52c21cb2585" name="a2b3c7e886dfdeec11193b52c21cb2585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b3c7e886dfdeec11193b52c21cb2585">&#9670;&#160;</a></span>I2C_IC_TXFLR_TXFLR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> I2C_IC_TXFLR_TXFLR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2i2c_8h.html">i2c.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
