// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "11/16/2016 21:02:19"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Snake (
	CLOCK_50,
	SW,
	KEY,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \KEY[2]~input_o ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \VGA|controller|Add0~37_sumout ;
wire \SW[8]~input_o ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|Add0~6 ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|Add0~26 ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|xCounter[3]~DUPLICATE_q ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~33_sumout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|Add1~6 ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Add1~22 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~3_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|LessThan5~0_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~feeder_combout ;
wire \VGA|controller|VGA_BLANK~q ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \d0|rateDivider|Add0~25_sumout ;
wire \d0|rateDivider|Add0~26 ;
wire \d0|rateDivider|Add0~29_sumout ;
wire \d0|rateDivider|Add0~30 ;
wire \d0|rateDivider|Add0~37_sumout ;
wire \d0|rateDivider|Add0~38 ;
wire \d0|rateDivider|Add0~33_sumout ;
wire \d0|rateDivider|Add0~34 ;
wire \d0|rateDivider|Add0~41_sumout ;
wire \d0|rateDivider|Add0~42 ;
wire \d0|rateDivider|Add0~45_sumout ;
wire \d0|rateDivider|Add0~46 ;
wire \d0|rateDivider|Add0~49_sumout ;
wire \d0|rateDivider|Add0~50 ;
wire \d0|rateDivider|Add0~53_sumout ;
wire \d0|rateDivider|Add0~54 ;
wire \d0|rateDivider|Add0~61_sumout ;
wire \d0|rateDivider|Add0~62 ;
wire \d0|rateDivider|Add0~57_sumout ;
wire \d0|rateDivider|Add0~58 ;
wire \d0|rateDivider|Add0~21_sumout ;
wire \d0|rateDivider|Add0~22 ;
wire \d0|rateDivider|Add0~17_sumout ;
wire \d0|rateDivider|Add0~18 ;
wire \d0|rateDivider|Add0~9_sumout ;
wire \d0|rateDivider|Add0~10 ;
wire \d0|rateDivider|Add0~13_sumout ;
wire \d0|rateDivider|Add0~14 ;
wire \d0|rateDivider|Add0~5_sumout ;
wire \d0|rateDivider|Add0~6 ;
wire \d0|rateDivider|Add0~97_sumout ;
wire \d0|rateDivider|Add0~98 ;
wire \d0|rateDivider|Add0~81_sumout ;
wire \d0|rateDivider|Add0~82 ;
wire \d0|rateDivider|Add0~1_sumout ;
wire \d0|rateDivider|Add0~2 ;
wire \d0|rateDivider|Add0~85_sumout ;
wire \d0|rateDivider|Add0~86 ;
wire \d0|rateDivider|Add0~77_sumout ;
wire \d0|rateDivider|Add0~78 ;
wire \d0|rateDivider|Add0~73_sumout ;
wire \d0|rateDivider|Add0~74 ;
wire \d0|rateDivider|Add0~69_sumout ;
wire \d0|rateDivider|Add0~70 ;
wire \d0|rateDivider|Add0~65_sumout ;
wire \d0|rateDivider|Add0~66 ;
wire \d0|rateDivider|Add0~105_sumout ;
wire \d0|rateDivider|Add0~106 ;
wire \d0|rateDivider|Add0~109_sumout ;
wire \d0|rateDivider|Add0~110 ;
wire \d0|rateDivider|Add0~101_sumout ;
wire \d0|rateDivider|Add0~102 ;
wire \d0|rateDivider|Add0~93_sumout ;
wire \d0|rateDivider|Add0~94 ;
wire \d0|rateDivider|Add0~89_sumout ;
wire \d0|rateDivider|Equal0~0_combout ;
wire \d0|rateDivider|Equal0~2_combout ;
wire \d0|rateDivider|Equal0~1_combout ;
wire \d0|rateDivider|Equal0~4_combout ;
wire \d0|rateDivider|Equal0~3_combout ;
wire \d0|rateDivider|Equal0~combout ;
wire \SW[9]~input_o ;
wire \d0|y1~5_combout ;
wire \rateDivider|Add0~45_sumout ;
wire \rateDivider|Add0~46 ;
wire \rateDivider|Add0~49_sumout ;
wire \rateDivider|Add0~50 ;
wire \rateDivider|Add0~53_sumout ;
wire \rateDivider|Add0~54 ;
wire \rateDivider|Add0~81_sumout ;
wire \rateDivider|Add0~82 ;
wire \rateDivider|Add0~61_sumout ;
wire \rateDivider|Add0~62 ;
wire \rateDivider|Add0~57_sumout ;
wire \rateDivider|Add0~58 ;
wire \rateDivider|Add0~89_sumout ;
wire \rateDivider|Add0~90 ;
wire \rateDivider|Add0~93_sumout ;
wire \rateDivider|Add0~94 ;
wire \rateDivider|Add0~97_sumout ;
wire \rateDivider|Add0~98 ;
wire \rateDivider|Add0~101_sumout ;
wire \rateDivider|Add0~102 ;
wire \rateDivider|Add0~85_sumout ;
wire \rateDivider|Add0~86 ;
wire \rateDivider|Add0~41_sumout ;
wire \rateDivider|Equal0~3_combout ;
wire \rateDivider|Add0~42 ;
wire \rateDivider|Add0~33_sumout ;
wire \rateDivider|Add0~34 ;
wire \rateDivider|Add0~37_sumout ;
wire \rateDivider|Add0~38 ;
wire \rateDivider|Add0~29_sumout ;
wire \rateDivider|Add0~30 ;
wire \rateDivider|Add0~25_sumout ;
wire \rateDivider|Add0~26 ;
wire \rateDivider|Add0~21_sumout ;
wire \rateDivider|Add0~22 ;
wire \rateDivider|Add0~17_sumout ;
wire \rateDivider|Add0~18 ;
wire \rateDivider|Add0~9_sumout ;
wire \rateDivider|Add0~10 ;
wire \rateDivider|Add0~13_sumout ;
wire \rateDivider|Add0~14 ;
wire \rateDivider|Add0~5_sumout ;
wire \rateDivider|Add0~6 ;
wire \rateDivider|Add0~1_sumout ;
wire \rateDivider|Add0~2 ;
wire \rateDivider|Add0~77_sumout ;
wire \rateDivider|Add0~78 ;
wire \rateDivider|Add0~73_sumout ;
wire \rateDivider|Add0~74 ;
wire \rateDivider|Add0~69_sumout ;
wire \rateDivider|Add0~70 ;
wire \rateDivider|Add0~65_sumout ;
wire \rateDivider|Add0~66 ;
wire \rateDivider|Add0~105_sumout ;
wire \rateDivider|Add0~106 ;
wire \rateDivider|Add0~109_sumout ;
wire \rateDivider|Equal0~5_combout ;
wire \rateDivider|Equal0~1_combout ;
wire \rateDivider|Equal0~4_combout ;
wire \rateDivider|Equal0~2_combout ;
wire \rateDivider|Equal0~0_combout ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[3]~input_o ;
wire \fsm|Selector1~0_combout ;
wire \fsm|current_state.SNAKE_MOVES_LEFT~q ;
wire \fsm|current_state.RESET~0_combout ;
wire \fsm|current_state.RESET~q ;
wire \fsm|Selector0~0_combout ;
wire \fsm|current_state.SNAKE_MOVES_RIGHT~feeder_combout ;
wire \fsm|current_state.SNAKE_MOVES_RIGHT~q ;
wire \fsm|Selector2~0_combout ;
wire \fsm|current_state.SNAKE_MOVES_DOWN~q ;
wire \d0|y1[5]~2_combout ;
wire \d0|y1~4_combout ;
wire \d0|y1~3_combout ;
wire \d0|y1~1_combout ;
wire \d0|y1~0_combout ;
wire \d0|y3[6]~feeder_combout ;
wire \d0|y5[6]~feeder_combout ;
wire \d0|yb[6]~feeder_combout ;
wire \d0|y_start[6]~feeder_combout ;
wire \d0|c1|q~2_combout ;
wire \d0|c1|q~1_combout ;
wire \d0|c1|q~3_combout ;
wire \d0|c1|q~0_combout ;
wire \d0|c1|q[0]~feeder_combout ;
wire \d0|x_start~0_combout ;
wire \d0|y2[4]~feeder_combout ;
wire \d0|yb[4]~feeder_combout ;
wire \d0|y_start[4]~feeder_combout ;
wire \d0|y5[5]~feeder_combout ;
wire \d0|yb[5]~feeder_combout ;
wire \d0|y_start[5]~feeder_combout ;
wire \d0|Add3~13_sumout ;
wire \d0|x1[7]~0_combout ;
wire \d0|x2~0_combout ;
wire \d0|x3~0_combout ;
wire \d0|Add3~14 ;
wire \d0|Add3~17_sumout ;
wire \d0|Add3~18 ;
wire \d0|Add3~21_sumout ;
wire \d0|x1[4]~feeder_combout ;
wire \d0|Add3~25_combout ;
wire \d0|Add3~24_combout ;
wire \d0|Add2~1_combout ;
wire \d0|Add2~0_combout ;
wire \d0|Add1~1_combout ;
wire \d0|Add1~0_combout ;
wire \d0|x4~0_combout ;
wire \d0|Add0~1_combout ;
wire \d0|Add3~22 ;
wire \d0|Add3~9_sumout ;
wire \d0|Add3~26_combout ;
wire \d0|Add2~2_combout ;
wire \d0|Add1~2_combout ;
wire \d0|Add3~10 ;
wire \d0|Add3~5_sumout ;
wire \d0|x1[6]~feeder_combout ;
wire \d0|Add3~27_combout ;
wire \d0|Add2~3_combout ;
wire \d0|Add1~3_combout ;
wire \d0|Add0~3_combout ;
wire \d0|x5~0_combout ;
wire \d0|Add0~2_combout ;
wire \d0|Add3~6 ;
wire \d0|Add3~1_sumout ;
wire \d0|Add3~28_combout ;
wire \d0|Add2~4_combout ;
wire \d0|Add1~4_combout ;
wire \d0|Add0~4_combout ;
wire \d0|Add0~0_combout ;
wire \d0|Add4~0_combout ;
wire \d0|x_start[7]~feeder_combout ;
wire \d0|c2|q~0_combout ;
wire \d0|c2|q~1_combout ;
wire \VGA|user_input_translator|Add1~1_combout ;
wire \VGA|user_input_translator|Add1~0_combout ;
wire \d0|y_start[3]~feeder_combout ;
wire \d0|y_start[2]~feeder_combout ;
wire \d0|Add4~1_combout ;
wire \d0|x_start[6]~feeder_combout ;
wire \d0|Add4~2_combout ;
wire \d0|x_start[5]~feeder_combout ;
wire \VGA|user_input_translator|Add0~10 ;
wire \VGA|user_input_translator|Add0~14 ;
wire \VGA|user_input_translator|Add0~18 ;
wire \VGA|user_input_translator|Add0~22 ;
wire \VGA|user_input_translator|Add0~26 ;
wire \VGA|user_input_translator|Add0~30 ;
wire \VGA|user_input_translator|Add0~34 ;
wire \VGA|user_input_translator|Add0~38 ;
wire \VGA|user_input_translator|Add0~6 ;
wire \VGA|user_input_translator|Add0~1_sumout ;
wire \VGA|user_input_translator|Add0~5_sumout ;
wire \VGA|LessThan3~0_combout ;
wire \VGA|valid_160x120~0_combout ;
wire \VGA|controller|controller_translator|Add1~10 ;
wire \VGA|controller|controller_translator|Add1~11 ;
wire \VGA|controller|controller_translator|Add1~14 ;
wire \VGA|controller|controller_translator|Add1~15 ;
wire \VGA|controller|controller_translator|Add1~18 ;
wire \VGA|controller|controller_translator|Add1~19 ;
wire \VGA|controller|controller_translator|Add1~22 ;
wire \VGA|controller|controller_translator|Add1~23 ;
wire \VGA|controller|controller_translator|Add1~26 ;
wire \VGA|controller|controller_translator|Add1~27 ;
wire \VGA|controller|controller_translator|Add1~30 ;
wire \VGA|controller|controller_translator|Add1~31 ;
wire \VGA|controller|controller_translator|Add1~34 ;
wire \VGA|controller|controller_translator|Add1~35 ;
wire \VGA|controller|controller_translator|Add1~38 ;
wire \VGA|controller|controller_translator|Add1~39 ;
wire \VGA|controller|controller_translator|Add1~2 ;
wire \VGA|controller|controller_translator|Add1~3 ;
wire \VGA|controller|controller_translator|Add1~5_sumout ;
wire \VGA|controller|controller_translator|Add1~1_sumout ;
wire \d0|colour[0]~0_combout ;
wire \d0|xb[2]~3_combout ;
wire \d0|x_start[2]~feeder_combout ;
wire \d0|Add4~3_combout ;
wire \d0|x_start[3]~feeder_combout ;
wire \d0|x_out[3]~feeder_combout ;
wire \d0|Add4~4_combout ;
wire \d0|x_start[4]~feeder_combout ;
wire \d0|x_out[4]~feeder_combout ;
wire \VGA|user_input_translator|Add0~9_sumout ;
wire \VGA|user_input_translator|Add0~13_sumout ;
wire \VGA|user_input_translator|Add0~17_sumout ;
wire \VGA|user_input_translator|Add0~21_sumout ;
wire \VGA|user_input_translator|Add0~25_sumout ;
wire \VGA|user_input_translator|Add0~29_sumout ;
wire \VGA|user_input_translator|Add0~33_sumout ;
wire \VGA|controller|controller_translator|Add1~9_sumout ;
wire \VGA|controller|controller_translator|Add1~13_sumout ;
wire \VGA|controller|controller_translator|Add1~17_sumout ;
wire \VGA|controller|controller_translator|Add1~21_sumout ;
wire \VGA|controller|controller_translator|Add1~25_sumout ;
wire \VGA|controller|controller_translator|Add1~29_sumout ;
wire \VGA|controller|controller_translator|Add1~33_sumout ;
wire \~GND~combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|user_input_translator|Add0~37_sumout ;
wire \VGA|controller|controller_translator|Add1~37_sumout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ;
wire [6:0] \d0|yb ;
wire [9:0] \VGA|controller|xCounter ;
wire [6:0] \d0|y1 ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [7:0] \d0|x1 ;
wire [9:0] \VGA|controller|yCounter ;
wire [6:0] \d0|y_start ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [7:0] \d0|x_start ;
wire [27:0] \d0|rateDivider|rateDivider ;
wire [7:0] \d0|x5 ;
wire [7:0] \d0|x4 ;
wire [7:0] \d0|x3 ;
wire [5:0] \VGA|mypll|altpll_component|auto_generated|clk ;
wire [27:0] \rateDivider|rateDivider ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [7:0] \d0|x2 ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [7:0] \d0|x_out ;
wire [6:0] \d0|y_out ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [3:0] \d0|c1|q ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [2:0] \d0|colour ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [3:0] \d0|c2|q ;
wire [7:0] \d0|xb ;
wire [6:0] \d0|y5 ;
wire [6:0] \d0|y4 ;
wire [6:0] \d0|y3 ;
wire [6:0] \d0|y2 ;

wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N36
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N19
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N30
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N33
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N36
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y68_N37
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N39
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~6  = CARRY(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(\VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y68_N41
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N42
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y68_N43
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N45
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y68_N46
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N48
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y68_N49
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N3
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = ( !\VGA|controller|xCounter [6] & ( (\VGA|controller|xCounter [1] & (\VGA|controller|xCounter [0] & !\VGA|controller|xCounter [5])) ) )

	.dataa(!\VGA|controller|xCounter [1]),
	.datab(!\VGA|controller|xCounter [0]),
	.datac(!\VGA|controller|xCounter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h1010101000000000;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N51
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y68_N52
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N54
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))
// \VGA|controller|Add0~26  = CARRY(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(\VGA|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y68_N55
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N57
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|xCounter [9] ) + ( GND ) + ( \VGA|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y68_N58
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y68_N40
dffeas \VGA|controller|xCounter[3]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N33
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( \VGA|controller|xCounter[3]~DUPLICATE_q  & ( (!\VGA|controller|xCounter [7] & (\VGA|controller|xCounter [9] & (\VGA|controller|xCounter [4] & \VGA|controller|xCounter [2]))) ) )

	.dataa(!\VGA|controller|xCounter [7]),
	.datab(!\VGA|controller|xCounter [9]),
	.datac(!\VGA|controller|xCounter [4]),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'h0000000000020002;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N45
cyclonev_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = ( \VGA|controller|Equal0~0_combout  & ( (\VGA|controller|Equal0~1_combout  & \VGA|controller|xCounter [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|Equal0~1_combout ),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(!\VGA|controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .extended_lut = "off";
defparam \VGA|controller|Equal0~2 .lut_mask = 64'h00000000000F000F;
defparam \VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y68_N32
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y68_N35
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N0
cyclonev_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = ( \VGA|controller|xCounter [3] & ( \VGA|controller|xCounter [4] ) ) # ( !\VGA|controller|xCounter [3] & ( (\VGA|controller|xCounter [4] & (((\VGA|controller|xCounter [1] & \VGA|controller|xCounter [0])) # 
// (\VGA|controller|xCounter [2]))) ) )

	.dataa(!\VGA|controller|xCounter [1]),
	.datab(!\VGA|controller|xCounter [0]),
	.datac(!\VGA|controller|xCounter [4]),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 64'h010F010F0F0F0F0F;
defparam \VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N24
cyclonev_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = ( \VGA|controller|xCounter [7] & ( \VGA|controller|xCounter [9] & ( ((!\VGA|controller|VGA_HS1~0_combout  & (!\VGA|controller|xCounter [5] & !\VGA|controller|xCounter [6])) # (\VGA|controller|VGA_HS1~0_combout  & 
// (\VGA|controller|xCounter [5] & \VGA|controller|xCounter [6]))) # (\VGA|controller|xCounter [8]) ) ) ) # ( !\VGA|controller|xCounter [7] & ( \VGA|controller|xCounter [9] ) ) # ( \VGA|controller|xCounter [7] & ( !\VGA|controller|xCounter [9] ) ) # ( 
// !\VGA|controller|xCounter [7] & ( !\VGA|controller|xCounter [9] ) )

	.dataa(!\VGA|controller|VGA_HS1~0_combout ),
	.datab(!\VGA|controller|xCounter [5]),
	.datac(!\VGA|controller|xCounter [6]),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(!\VGA|controller|xCounter [7]),
	.dataf(!\VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 64'hFFFFFFFFFFFF81FF;
defparam \VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y68_N25
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y80_N2
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N0
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~6  = CARRY(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(\VGA|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N3
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~6  ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y68_N4
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N6
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y68_N7
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N9
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y68_N10
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N12
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y68_N13
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N48
cyclonev_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = ( !\VGA|controller|yCounter [4] & ( (!\VGA|controller|yCounter [0] & (!\VGA|controller|yCounter [1] & (\VGA|controller|yCounter [3] & \VGA|controller|yCounter [2]))) ) )

	.dataa(!\VGA|controller|yCounter [0]),
	.datab(!\VGA|controller|yCounter [1]),
	.datac(!\VGA|controller|yCounter [3]),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .extended_lut = "off";
defparam \VGA|controller|always1~2 .lut_mask = 64'h0008000800000000;
defparam \VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N15
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y68_N16
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N18
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~22  = CARRY(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(\VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y68_N19
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N21
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y68_N22
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N24
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y68_N26
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N27
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [9] ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y68_N28
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N42
cyclonev_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = ( !\VGA|controller|yCounter [5] & ( (\VGA|controller|yCounter [9] & (!\VGA|controller|yCounter [6] & (!\VGA|controller|yCounter [8] & !\VGA|controller|yCounter [7]))) ) )

	.dataa(!\VGA|controller|yCounter [9]),
	.datab(!\VGA|controller|yCounter [6]),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .extended_lut = "off";
defparam \VGA|controller|always1~1 .lut_mask = 64'h4000400000000000;
defparam \VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N54
cyclonev_lcell_comb \VGA|controller|always1~3 (
// Equation(s):
// \VGA|controller|always1~3_combout  = ( \VGA|controller|xCounter [8] & ( \VGA|controller|always1~1_combout  & ( (\VGA|controller|Equal0~0_combout  & (\VGA|controller|Equal0~1_combout  & \VGA|controller|always1~2_combout )) ) ) )

	.dataa(!\VGA|controller|Equal0~0_combout ),
	.datab(!\VGA|controller|Equal0~1_combout ),
	.datac(!\VGA|controller|always1~2_combout ),
	.datad(gnd),
	.datae(!\VGA|controller|xCounter [8]),
	.dataf(!\VGA|controller|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~3 .extended_lut = "off";
defparam \VGA|controller|always1~3 .lut_mask = 64'h0000000000000101;
defparam \VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y68_N2
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\SW[8]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N39
cyclonev_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = ( \VGA|controller|yCounter [2] & ( (\VGA|controller|yCounter [3] & !\VGA|controller|yCounter [4]) ) )

	.dataa(!\VGA|controller|yCounter [3]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .extended_lut = "off";
defparam \VGA|controller|always1~0 .lut_mask = 64'h0000000050505050;
defparam \VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N36
cyclonev_lcell_comb \VGA|controller|LessThan5~0 (
// Equation(s):
// \VGA|controller|LessThan5~0_combout  = ( \VGA|controller|yCounter [5] & ( (\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [8] & \VGA|controller|yCounter [7])) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [6]),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|LessThan5~0 .extended_lut = "off";
defparam \VGA|controller|LessThan5~0 .lut_mask = 64'h0000000000030003;
defparam \VGA|controller|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N51
cyclonev_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ( \VGA|controller|yCounter [9] ) # ( !\VGA|controller|yCounter [9] & ( (!\VGA|controller|always1~0_combout ) # ((!\VGA|controller|LessThan5~0_combout ) # (!\VGA|controller|yCounter [0] $ (\VGA|controller|yCounter 
// [1]))) ) )

	.dataa(!\VGA|controller|yCounter [0]),
	.datab(!\VGA|controller|yCounter [1]),
	.datac(!\VGA|controller|always1~0_combout ),
	.datad(!\VGA|controller|LessThan5~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 64'hFFF9FFF9FFFFFFFF;
defparam \VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y68_N52
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y68_N58
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N30
cyclonev_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = ( \VGA|controller|xCounter [8] & ( (!\VGA|controller|xCounter [9] & (!\VGA|controller|LessThan5~0_combout  & !\VGA|controller|yCounter [9])) ) ) # ( !\VGA|controller|xCounter [8] & ( 
// (!\VGA|controller|LessThan5~0_combout  & (!\VGA|controller|yCounter [9] & ((!\VGA|controller|xCounter [7]) # (!\VGA|controller|xCounter [9])))) ) )

	.dataa(!\VGA|controller|xCounter [7]),
	.datab(!\VGA|controller|xCounter [9]),
	.datac(!\VGA|controller|LessThan5~0_combout ),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 64'hE000E000C000C000;
defparam \VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y68_N31
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y77_N24
cyclonev_lcell_comb \VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \VGA|controller|VGA_BLANK~feeder_combout  = ( \VGA|controller|VGA_BLANK1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_BLANK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_BLANK~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y77_N25
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N0
cyclonev_lcell_comb \d0|rateDivider|Add0~25 (
// Equation(s):
// \d0|rateDivider|Add0~25_sumout  = SUM(( \d0|rateDivider|rateDivider [0] ) + ( VCC ) + ( !VCC ))
// \d0|rateDivider|Add0~26  = CARRY(( \d0|rateDivider|rateDivider [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d0|rateDivider|rateDivider [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~25_sumout ),
	.cout(\d0|rateDivider|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~25 .extended_lut = "off";
defparam \d0|rateDivider|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \d0|rateDivider|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N2
dffeas \d0|rateDivider|rateDivider[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[0] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N3
cyclonev_lcell_comb \d0|rateDivider|Add0~29 (
// Equation(s):
// \d0|rateDivider|Add0~29_sumout  = SUM(( \d0|rateDivider|rateDivider [1] ) + ( VCC ) + ( \d0|rateDivider|Add0~26  ))
// \d0|rateDivider|Add0~30  = CARRY(( \d0|rateDivider|rateDivider [1] ) + ( VCC ) + ( \d0|rateDivider|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d0|rateDivider|rateDivider [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~29_sumout ),
	.cout(\d0|rateDivider|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~29 .extended_lut = "off";
defparam \d0|rateDivider|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \d0|rateDivider|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N5
dffeas \d0|rateDivider|rateDivider[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[1] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N6
cyclonev_lcell_comb \d0|rateDivider|Add0~37 (
// Equation(s):
// \d0|rateDivider|Add0~37_sumout  = SUM(( \d0|rateDivider|rateDivider [2] ) + ( VCC ) + ( \d0|rateDivider|Add0~30  ))
// \d0|rateDivider|Add0~38  = CARRY(( \d0|rateDivider|rateDivider [2] ) + ( VCC ) + ( \d0|rateDivider|Add0~30  ))

	.dataa(gnd),
	.datab(!\d0|rateDivider|rateDivider [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~37_sumout ),
	.cout(\d0|rateDivider|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~37 .extended_lut = "off";
defparam \d0|rateDivider|Add0~37 .lut_mask = 64'h0000000000003333;
defparam \d0|rateDivider|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N8
dffeas \d0|rateDivider|rateDivider[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[2] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N9
cyclonev_lcell_comb \d0|rateDivider|Add0~33 (
// Equation(s):
// \d0|rateDivider|Add0~33_sumout  = SUM(( \d0|rateDivider|rateDivider [3] ) + ( VCC ) + ( \d0|rateDivider|Add0~38  ))
// \d0|rateDivider|Add0~34  = CARRY(( \d0|rateDivider|rateDivider [3] ) + ( VCC ) + ( \d0|rateDivider|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|rateDivider|rateDivider [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~33_sumout ),
	.cout(\d0|rateDivider|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~33 .extended_lut = "off";
defparam \d0|rateDivider|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \d0|rateDivider|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N11
dffeas \d0|rateDivider|rateDivider[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[3] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N12
cyclonev_lcell_comb \d0|rateDivider|Add0~41 (
// Equation(s):
// \d0|rateDivider|Add0~41_sumout  = SUM(( \d0|rateDivider|rateDivider [4] ) + ( VCC ) + ( \d0|rateDivider|Add0~34  ))
// \d0|rateDivider|Add0~42  = CARRY(( \d0|rateDivider|rateDivider [4] ) + ( VCC ) + ( \d0|rateDivider|Add0~34  ))

	.dataa(gnd),
	.datab(!\d0|rateDivider|rateDivider [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~41_sumout ),
	.cout(\d0|rateDivider|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~41 .extended_lut = "off";
defparam \d0|rateDivider|Add0~41 .lut_mask = 64'h0000000000003333;
defparam \d0|rateDivider|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N14
dffeas \d0|rateDivider|rateDivider[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[4] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N15
cyclonev_lcell_comb \d0|rateDivider|Add0~45 (
// Equation(s):
// \d0|rateDivider|Add0~45_sumout  = SUM(( \d0|rateDivider|rateDivider [5] ) + ( VCC ) + ( \d0|rateDivider|Add0~42  ))
// \d0|rateDivider|Add0~46  = CARRY(( \d0|rateDivider|rateDivider [5] ) + ( VCC ) + ( \d0|rateDivider|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|rateDivider|rateDivider [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~45_sumout ),
	.cout(\d0|rateDivider|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~45 .extended_lut = "off";
defparam \d0|rateDivider|Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \d0|rateDivider|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N17
dffeas \d0|rateDivider|rateDivider[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[5] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N18
cyclonev_lcell_comb \d0|rateDivider|Add0~49 (
// Equation(s):
// \d0|rateDivider|Add0~49_sumout  = SUM(( \d0|rateDivider|rateDivider [6] ) + ( VCC ) + ( \d0|rateDivider|Add0~46  ))
// \d0|rateDivider|Add0~50  = CARRY(( \d0|rateDivider|rateDivider [6] ) + ( VCC ) + ( \d0|rateDivider|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|rateDivider|rateDivider [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~49_sumout ),
	.cout(\d0|rateDivider|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~49 .extended_lut = "off";
defparam \d0|rateDivider|Add0~49 .lut_mask = 64'h0000000000000F0F;
defparam \d0|rateDivider|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N20
dffeas \d0|rateDivider|rateDivider[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[6] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N21
cyclonev_lcell_comb \d0|rateDivider|Add0~53 (
// Equation(s):
// \d0|rateDivider|Add0~53_sumout  = SUM(( \d0|rateDivider|rateDivider [7] ) + ( VCC ) + ( \d0|rateDivider|Add0~50  ))
// \d0|rateDivider|Add0~54  = CARRY(( \d0|rateDivider|rateDivider [7] ) + ( VCC ) + ( \d0|rateDivider|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d0|rateDivider|rateDivider [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~53_sumout ),
	.cout(\d0|rateDivider|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~53 .extended_lut = "off";
defparam \d0|rateDivider|Add0~53 .lut_mask = 64'h00000000000000FF;
defparam \d0|rateDivider|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N23
dffeas \d0|rateDivider|rateDivider[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[7] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N24
cyclonev_lcell_comb \d0|rateDivider|Add0~61 (
// Equation(s):
// \d0|rateDivider|Add0~61_sumout  = SUM(( \d0|rateDivider|rateDivider [8] ) + ( VCC ) + ( \d0|rateDivider|Add0~54  ))
// \d0|rateDivider|Add0~62  = CARRY(( \d0|rateDivider|rateDivider [8] ) + ( VCC ) + ( \d0|rateDivider|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|rateDivider|rateDivider [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~61_sumout ),
	.cout(\d0|rateDivider|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~61 .extended_lut = "off";
defparam \d0|rateDivider|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \d0|rateDivider|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N26
dffeas \d0|rateDivider|rateDivider[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[8] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N27
cyclonev_lcell_comb \d0|rateDivider|Add0~57 (
// Equation(s):
// \d0|rateDivider|Add0~57_sumout  = SUM(( \d0|rateDivider|rateDivider [9] ) + ( VCC ) + ( \d0|rateDivider|Add0~62  ))
// \d0|rateDivider|Add0~58  = CARRY(( \d0|rateDivider|rateDivider [9] ) + ( VCC ) + ( \d0|rateDivider|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d0|rateDivider|rateDivider [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~57_sumout ),
	.cout(\d0|rateDivider|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~57 .extended_lut = "off";
defparam \d0|rateDivider|Add0~57 .lut_mask = 64'h00000000000000FF;
defparam \d0|rateDivider|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N29
dffeas \d0|rateDivider|rateDivider[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[9] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N0
cyclonev_lcell_comb \d0|rateDivider|Add0~21 (
// Equation(s):
// \d0|rateDivider|Add0~21_sumout  = SUM(( \d0|rateDivider|rateDivider [10] ) + ( VCC ) + ( \d0|rateDivider|Add0~58  ))
// \d0|rateDivider|Add0~22  = CARRY(( \d0|rateDivider|rateDivider [10] ) + ( VCC ) + ( \d0|rateDivider|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|rateDivider|rateDivider [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~21_sumout ),
	.cout(\d0|rateDivider|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~21 .extended_lut = "off";
defparam \d0|rateDivider|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \d0|rateDivider|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N2
dffeas \d0|rateDivider|rateDivider[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[10] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N3
cyclonev_lcell_comb \d0|rateDivider|Add0~17 (
// Equation(s):
// \d0|rateDivider|Add0~17_sumout  = SUM(( \d0|rateDivider|rateDivider [11] ) + ( VCC ) + ( \d0|rateDivider|Add0~22  ))
// \d0|rateDivider|Add0~18  = CARRY(( \d0|rateDivider|rateDivider [11] ) + ( VCC ) + ( \d0|rateDivider|Add0~22  ))

	.dataa(!\d0|rateDivider|rateDivider [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~17_sumout ),
	.cout(\d0|rateDivider|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~17 .extended_lut = "off";
defparam \d0|rateDivider|Add0~17 .lut_mask = 64'h0000000000005555;
defparam \d0|rateDivider|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N5
dffeas \d0|rateDivider|rateDivider[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[11] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N6
cyclonev_lcell_comb \d0|rateDivider|Add0~9 (
// Equation(s):
// \d0|rateDivider|Add0~9_sumout  = SUM(( \d0|rateDivider|rateDivider [12] ) + ( VCC ) + ( \d0|rateDivider|Add0~18  ))
// \d0|rateDivider|Add0~10  = CARRY(( \d0|rateDivider|rateDivider [12] ) + ( VCC ) + ( \d0|rateDivider|Add0~18  ))

	.dataa(gnd),
	.datab(!\d0|rateDivider|rateDivider [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~9_sumout ),
	.cout(\d0|rateDivider|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~9 .extended_lut = "off";
defparam \d0|rateDivider|Add0~9 .lut_mask = 64'h0000000000003333;
defparam \d0|rateDivider|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N8
dffeas \d0|rateDivider|rateDivider[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[12] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N9
cyclonev_lcell_comb \d0|rateDivider|Add0~13 (
// Equation(s):
// \d0|rateDivider|Add0~13_sumout  = SUM(( \d0|rateDivider|rateDivider [13] ) + ( VCC ) + ( \d0|rateDivider|Add0~10  ))
// \d0|rateDivider|Add0~14  = CARRY(( \d0|rateDivider|rateDivider [13] ) + ( VCC ) + ( \d0|rateDivider|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|rateDivider|rateDivider [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~13_sumout ),
	.cout(\d0|rateDivider|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~13 .extended_lut = "off";
defparam \d0|rateDivider|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \d0|rateDivider|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N11
dffeas \d0|rateDivider|rateDivider[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[13] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N12
cyclonev_lcell_comb \d0|rateDivider|Add0~5 (
// Equation(s):
// \d0|rateDivider|Add0~5_sumout  = SUM(( \d0|rateDivider|rateDivider [14] ) + ( VCC ) + ( \d0|rateDivider|Add0~14  ))
// \d0|rateDivider|Add0~6  = CARRY(( \d0|rateDivider|rateDivider [14] ) + ( VCC ) + ( \d0|rateDivider|Add0~14  ))

	.dataa(gnd),
	.datab(!\d0|rateDivider|rateDivider [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~5_sumout ),
	.cout(\d0|rateDivider|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~5 .extended_lut = "off";
defparam \d0|rateDivider|Add0~5 .lut_mask = 64'h0000000000003333;
defparam \d0|rateDivider|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N14
dffeas \d0|rateDivider|rateDivider[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[14] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N15
cyclonev_lcell_comb \d0|rateDivider|Add0~97 (
// Equation(s):
// \d0|rateDivider|Add0~97_sumout  = SUM(( \d0|rateDivider|rateDivider [15] ) + ( VCC ) + ( \d0|rateDivider|Add0~6  ))
// \d0|rateDivider|Add0~98  = CARRY(( \d0|rateDivider|rateDivider [15] ) + ( VCC ) + ( \d0|rateDivider|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|rateDivider|rateDivider [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~97_sumout ),
	.cout(\d0|rateDivider|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~97 .extended_lut = "off";
defparam \d0|rateDivider|Add0~97 .lut_mask = 64'h0000000000000F0F;
defparam \d0|rateDivider|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N17
dffeas \d0|rateDivider|rateDivider[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[15] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N18
cyclonev_lcell_comb \d0|rateDivider|Add0~81 (
// Equation(s):
// \d0|rateDivider|Add0~81_sumout  = SUM(( \d0|rateDivider|rateDivider [16] ) + ( VCC ) + ( \d0|rateDivider|Add0~98  ))
// \d0|rateDivider|Add0~82  = CARRY(( \d0|rateDivider|rateDivider [16] ) + ( VCC ) + ( \d0|rateDivider|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|rateDivider|rateDivider [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~81_sumout ),
	.cout(\d0|rateDivider|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~81 .extended_lut = "off";
defparam \d0|rateDivider|Add0~81 .lut_mask = 64'h0000000000000F0F;
defparam \d0|rateDivider|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N20
dffeas \d0|rateDivider|rateDivider[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [16]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[16] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N21
cyclonev_lcell_comb \d0|rateDivider|Add0~1 (
// Equation(s):
// \d0|rateDivider|Add0~1_sumout  = SUM(( \d0|rateDivider|rateDivider [17] ) + ( VCC ) + ( \d0|rateDivider|Add0~82  ))
// \d0|rateDivider|Add0~2  = CARRY(( \d0|rateDivider|rateDivider [17] ) + ( VCC ) + ( \d0|rateDivider|Add0~82  ))

	.dataa(!\d0|rateDivider|rateDivider [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~1_sumout ),
	.cout(\d0|rateDivider|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~1 .extended_lut = "off";
defparam \d0|rateDivider|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \d0|rateDivider|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N23
dffeas \d0|rateDivider|rateDivider[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [17]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[17] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N24
cyclonev_lcell_comb \d0|rateDivider|Add0~85 (
// Equation(s):
// \d0|rateDivider|Add0~85_sumout  = SUM(( \d0|rateDivider|rateDivider [18] ) + ( VCC ) + ( \d0|rateDivider|Add0~2  ))
// \d0|rateDivider|Add0~86  = CARRY(( \d0|rateDivider|rateDivider [18] ) + ( VCC ) + ( \d0|rateDivider|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|rateDivider|rateDivider [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~85_sumout ),
	.cout(\d0|rateDivider|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~85 .extended_lut = "off";
defparam \d0|rateDivider|Add0~85 .lut_mask = 64'h0000000000000F0F;
defparam \d0|rateDivider|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N26
dffeas \d0|rateDivider|rateDivider[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [18]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[18] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N27
cyclonev_lcell_comb \d0|rateDivider|Add0~77 (
// Equation(s):
// \d0|rateDivider|Add0~77_sumout  = SUM(( \d0|rateDivider|rateDivider [19] ) + ( VCC ) + ( \d0|rateDivider|Add0~86  ))
// \d0|rateDivider|Add0~78  = CARRY(( \d0|rateDivider|rateDivider [19] ) + ( VCC ) + ( \d0|rateDivider|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d0|rateDivider|rateDivider [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~77_sumout ),
	.cout(\d0|rateDivider|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~77 .extended_lut = "off";
defparam \d0|rateDivider|Add0~77 .lut_mask = 64'h00000000000000FF;
defparam \d0|rateDivider|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N29
dffeas \d0|rateDivider|rateDivider[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [19]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[19] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N30
cyclonev_lcell_comb \d0|rateDivider|Add0~73 (
// Equation(s):
// \d0|rateDivider|Add0~73_sumout  = SUM(( \d0|rateDivider|rateDivider [20] ) + ( VCC ) + ( \d0|rateDivider|Add0~78  ))
// \d0|rateDivider|Add0~74  = CARRY(( \d0|rateDivider|rateDivider [20] ) + ( VCC ) + ( \d0|rateDivider|Add0~78  ))

	.dataa(gnd),
	.datab(!\d0|rateDivider|rateDivider [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~73_sumout ),
	.cout(\d0|rateDivider|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~73 .extended_lut = "off";
defparam \d0|rateDivider|Add0~73 .lut_mask = 64'h0000000000003333;
defparam \d0|rateDivider|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N32
dffeas \d0|rateDivider|rateDivider[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [20]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[20] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N33
cyclonev_lcell_comb \d0|rateDivider|Add0~69 (
// Equation(s):
// \d0|rateDivider|Add0~69_sumout  = SUM(( \d0|rateDivider|rateDivider [21] ) + ( VCC ) + ( \d0|rateDivider|Add0~74  ))
// \d0|rateDivider|Add0~70  = CARRY(( \d0|rateDivider|rateDivider [21] ) + ( VCC ) + ( \d0|rateDivider|Add0~74  ))

	.dataa(!\d0|rateDivider|rateDivider [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~69_sumout ),
	.cout(\d0|rateDivider|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~69 .extended_lut = "off";
defparam \d0|rateDivider|Add0~69 .lut_mask = 64'h0000000000005555;
defparam \d0|rateDivider|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N35
dffeas \d0|rateDivider|rateDivider[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [21]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[21] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N36
cyclonev_lcell_comb \d0|rateDivider|Add0~65 (
// Equation(s):
// \d0|rateDivider|Add0~65_sumout  = SUM(( \d0|rateDivider|rateDivider [22] ) + ( VCC ) + ( \d0|rateDivider|Add0~70  ))
// \d0|rateDivider|Add0~66  = CARRY(( \d0|rateDivider|rateDivider [22] ) + ( VCC ) + ( \d0|rateDivider|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|rateDivider|rateDivider [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~65_sumout ),
	.cout(\d0|rateDivider|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~65 .extended_lut = "off";
defparam \d0|rateDivider|Add0~65 .lut_mask = 64'h0000000000000F0F;
defparam \d0|rateDivider|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N38
dffeas \d0|rateDivider|rateDivider[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [22]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[22] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N39
cyclonev_lcell_comb \d0|rateDivider|Add0~105 (
// Equation(s):
// \d0|rateDivider|Add0~105_sumout  = SUM(( \d0|rateDivider|rateDivider [23] ) + ( VCC ) + ( \d0|rateDivider|Add0~66  ))
// \d0|rateDivider|Add0~106  = CARRY(( \d0|rateDivider|rateDivider [23] ) + ( VCC ) + ( \d0|rateDivider|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|rateDivider|rateDivider [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~105_sumout ),
	.cout(\d0|rateDivider|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~105 .extended_lut = "off";
defparam \d0|rateDivider|Add0~105 .lut_mask = 64'h0000000000000F0F;
defparam \d0|rateDivider|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N41
dffeas \d0|rateDivider|rateDivider[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [23]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[23] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N42
cyclonev_lcell_comb \d0|rateDivider|Add0~109 (
// Equation(s):
// \d0|rateDivider|Add0~109_sumout  = SUM(( \d0|rateDivider|rateDivider [24] ) + ( VCC ) + ( \d0|rateDivider|Add0~106  ))
// \d0|rateDivider|Add0~110  = CARRY(( \d0|rateDivider|rateDivider [24] ) + ( VCC ) + ( \d0|rateDivider|Add0~106  ))

	.dataa(gnd),
	.datab(!\d0|rateDivider|rateDivider [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~109_sumout ),
	.cout(\d0|rateDivider|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~109 .extended_lut = "off";
defparam \d0|rateDivider|Add0~109 .lut_mask = 64'h0000000000003333;
defparam \d0|rateDivider|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N44
dffeas \d0|rateDivider|rateDivider[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [24]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[24] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N45
cyclonev_lcell_comb \d0|rateDivider|Add0~101 (
// Equation(s):
// \d0|rateDivider|Add0~101_sumout  = SUM(( \d0|rateDivider|rateDivider [25] ) + ( VCC ) + ( \d0|rateDivider|Add0~110  ))
// \d0|rateDivider|Add0~102  = CARRY(( \d0|rateDivider|rateDivider [25] ) + ( VCC ) + ( \d0|rateDivider|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|rateDivider|rateDivider [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~101_sumout ),
	.cout(\d0|rateDivider|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~101 .extended_lut = "off";
defparam \d0|rateDivider|Add0~101 .lut_mask = 64'h0000000000000F0F;
defparam \d0|rateDivider|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N47
dffeas \d0|rateDivider|rateDivider[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [25]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[25] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N48
cyclonev_lcell_comb \d0|rateDivider|Add0~93 (
// Equation(s):
// \d0|rateDivider|Add0~93_sumout  = SUM(( \d0|rateDivider|rateDivider [26] ) + ( VCC ) + ( \d0|rateDivider|Add0~102  ))
// \d0|rateDivider|Add0~94  = CARRY(( \d0|rateDivider|rateDivider [26] ) + ( VCC ) + ( \d0|rateDivider|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|rateDivider|rateDivider [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~93_sumout ),
	.cout(\d0|rateDivider|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~93 .extended_lut = "off";
defparam \d0|rateDivider|Add0~93 .lut_mask = 64'h0000000000000F0F;
defparam \d0|rateDivider|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N50
dffeas \d0|rateDivider|rateDivider[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [26]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[26] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N51
cyclonev_lcell_comb \d0|rateDivider|Add0~89 (
// Equation(s):
// \d0|rateDivider|Add0~89_sumout  = SUM(( \d0|rateDivider|rateDivider [27] ) + ( VCC ) + ( \d0|rateDivider|Add0~94  ))

	.dataa(!\d0|rateDivider|rateDivider [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|rateDivider|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|rateDivider|Add0~89_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Add0~89 .extended_lut = "off";
defparam \d0|rateDivider|Add0~89 .lut_mask = 64'h0000000000005555;
defparam \d0|rateDivider|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N53
dffeas \d0|rateDivider|rateDivider[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|rateDivider|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d0|rateDivider|Equal0~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|rateDivider|rateDivider [27]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|rateDivider|rateDivider[27] .is_wysiwyg = "true";
defparam \d0|rateDivider|rateDivider[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N42
cyclonev_lcell_comb \d0|rateDivider|Equal0~0 (
// Equation(s):
// \d0|rateDivider|Equal0~0_combout  = ( !\d0|rateDivider|rateDivider [14] & ( (!\d0|rateDivider|rateDivider [12] & (!\d0|rateDivider|rateDivider [17] & !\d0|rateDivider|rateDivider [13])) ) )

	.dataa(!\d0|rateDivider|rateDivider [12]),
	.datab(gnd),
	.datac(!\d0|rateDivider|rateDivider [17]),
	.datad(!\d0|rateDivider|rateDivider [13]),
	.datae(gnd),
	.dataf(!\d0|rateDivider|rateDivider [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|rateDivider|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Equal0~0 .extended_lut = "off";
defparam \d0|rateDivider|Equal0~0 .lut_mask = 64'hA000A00000000000;
defparam \d0|rateDivider|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N54
cyclonev_lcell_comb \d0|rateDivider|Equal0~2 (
// Equation(s):
// \d0|rateDivider|Equal0~2_combout  = ( !\d0|rateDivider|rateDivider [7] & ( !\d0|rateDivider|rateDivider [6] & ( (!\d0|rateDivider|rateDivider [9] & (!\d0|rateDivider|rateDivider [5] & (!\d0|rateDivider|rateDivider [8] & !\d0|rateDivider|rateDivider [4]))) 
// ) ) )

	.dataa(!\d0|rateDivider|rateDivider [9]),
	.datab(!\d0|rateDivider|rateDivider [5]),
	.datac(!\d0|rateDivider|rateDivider [8]),
	.datad(!\d0|rateDivider|rateDivider [4]),
	.datae(!\d0|rateDivider|rateDivider [7]),
	.dataf(!\d0|rateDivider|rateDivider [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|rateDivider|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Equal0~2 .extended_lut = "off";
defparam \d0|rateDivider|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \d0|rateDivider|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N30
cyclonev_lcell_comb \d0|rateDivider|Equal0~1 (
// Equation(s):
// \d0|rateDivider|Equal0~1_combout  = ( !\d0|rateDivider|rateDivider [1] & ( !\d0|rateDivider|rateDivider [3] & ( (!\d0|rateDivider|rateDivider [11] & (!\d0|rateDivider|rateDivider [2] & (!\d0|rateDivider|rateDivider [0] & !\d0|rateDivider|rateDivider 
// [10]))) ) ) )

	.dataa(!\d0|rateDivider|rateDivider [11]),
	.datab(!\d0|rateDivider|rateDivider [2]),
	.datac(!\d0|rateDivider|rateDivider [0]),
	.datad(!\d0|rateDivider|rateDivider [10]),
	.datae(!\d0|rateDivider|rateDivider [1]),
	.dataf(!\d0|rateDivider|rateDivider [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|rateDivider|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Equal0~1 .extended_lut = "off";
defparam \d0|rateDivider|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \d0|rateDivider|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N30
cyclonev_lcell_comb \d0|rateDivider|Equal0~4 (
// Equation(s):
// \d0|rateDivider|Equal0~4_combout  = ( !\d0|rateDivider|rateDivider [26] & ( !\d0|rateDivider|rateDivider [25] & ( (!\d0|rateDivider|rateDivider [15] & (!\d0|rateDivider|rateDivider [23] & !\d0|rateDivider|rateDivider [24])) ) ) )

	.dataa(!\d0|rateDivider|rateDivider [15]),
	.datab(gnd),
	.datac(!\d0|rateDivider|rateDivider [23]),
	.datad(!\d0|rateDivider|rateDivider [24]),
	.datae(!\d0|rateDivider|rateDivider [26]),
	.dataf(!\d0|rateDivider|rateDivider [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|rateDivider|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Equal0~4 .extended_lut = "off";
defparam \d0|rateDivider|Equal0~4 .lut_mask = 64'hA000000000000000;
defparam \d0|rateDivider|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N54
cyclonev_lcell_comb \d0|rateDivider|Equal0~3 (
// Equation(s):
// \d0|rateDivider|Equal0~3_combout  = ( !\d0|rateDivider|rateDivider [22] & ( !\d0|rateDivider|rateDivider [16] & ( (!\d0|rateDivider|rateDivider [21] & (!\d0|rateDivider|rateDivider [19] & (!\d0|rateDivider|rateDivider [18] & !\d0|rateDivider|rateDivider 
// [20]))) ) ) )

	.dataa(!\d0|rateDivider|rateDivider [21]),
	.datab(!\d0|rateDivider|rateDivider [19]),
	.datac(!\d0|rateDivider|rateDivider [18]),
	.datad(!\d0|rateDivider|rateDivider [20]),
	.datae(!\d0|rateDivider|rateDivider [22]),
	.dataf(!\d0|rateDivider|rateDivider [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|rateDivider|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Equal0~3 .extended_lut = "off";
defparam \d0|rateDivider|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \d0|rateDivider|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N48
cyclonev_lcell_comb \d0|rateDivider|Equal0 (
// Equation(s):
// \d0|rateDivider|Equal0~combout  = LCELL(( \d0|rateDivider|Equal0~4_combout  & ( \d0|rateDivider|Equal0~3_combout  & ( (!\d0|rateDivider|rateDivider [27] & (\d0|rateDivider|Equal0~0_combout  & (\d0|rateDivider|Equal0~2_combout  & 
// \d0|rateDivider|Equal0~1_combout ))) ) ) ))

	.dataa(!\d0|rateDivider|rateDivider [27]),
	.datab(!\d0|rateDivider|Equal0~0_combout ),
	.datac(!\d0|rateDivider|Equal0~2_combout ),
	.datad(!\d0|rateDivider|Equal0~1_combout ),
	.datae(!\d0|rateDivider|Equal0~4_combout ),
	.dataf(!\d0|rateDivider|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|rateDivider|Equal0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|rateDivider|Equal0 .extended_lut = "off";
defparam \d0|rateDivider|Equal0 .lut_mask = 64'h0000000000000002;
defparam \d0|rateDivider|Equal0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N30
cyclonev_lcell_comb \d0|y1~5 (
// Equation(s):
// \d0|y1~5_combout  = ( \d0|y1 [2] & ( \SW[9]~input_o  ) ) # ( !\d0|y1 [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(!\d0|y1 [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|y1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|y1~5 .extended_lut = "off";
defparam \d0|y1~5 .lut_mask = 64'hFFFF0F0FFFFF0F0F;
defparam \d0|y1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N30
cyclonev_lcell_comb \rateDivider|Add0~45 (
// Equation(s):
// \rateDivider|Add0~45_sumout  = SUM(( \rateDivider|rateDivider [0] ) + ( VCC ) + ( !VCC ))
// \rateDivider|Add0~46  = CARRY(( \rateDivider|rateDivider [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rateDivider|rateDivider [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~45_sumout ),
	.cout(\rateDivider|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~45 .extended_lut = "off";
defparam \rateDivider|Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \rateDivider|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y66_N32
dffeas \rateDivider|rateDivider[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[0] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N33
cyclonev_lcell_comb \rateDivider|Add0~49 (
// Equation(s):
// \rateDivider|Add0~49_sumout  = SUM(( \rateDivider|rateDivider [1] ) + ( VCC ) + ( \rateDivider|Add0~46  ))
// \rateDivider|Add0~50  = CARRY(( \rateDivider|rateDivider [1] ) + ( VCC ) + ( \rateDivider|Add0~46  ))

	.dataa(!\rateDivider|rateDivider [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~49_sumout ),
	.cout(\rateDivider|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~49 .extended_lut = "off";
defparam \rateDivider|Add0~49 .lut_mask = 64'h0000000000005555;
defparam \rateDivider|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y66_N35
dffeas \rateDivider|rateDivider[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[1] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N36
cyclonev_lcell_comb \rateDivider|Add0~53 (
// Equation(s):
// \rateDivider|Add0~53_sumout  = SUM(( \rateDivider|rateDivider [2] ) + ( VCC ) + ( \rateDivider|Add0~50  ))
// \rateDivider|Add0~54  = CARRY(( \rateDivider|rateDivider [2] ) + ( VCC ) + ( \rateDivider|Add0~50  ))

	.dataa(gnd),
	.datab(!\rateDivider|rateDivider [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~53_sumout ),
	.cout(\rateDivider|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~53 .extended_lut = "off";
defparam \rateDivider|Add0~53 .lut_mask = 64'h0000000000003333;
defparam \rateDivider|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y66_N38
dffeas \rateDivider|rateDivider[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[2] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N39
cyclonev_lcell_comb \rateDivider|Add0~81 (
// Equation(s):
// \rateDivider|Add0~81_sumout  = SUM(( \rateDivider|rateDivider [3] ) + ( VCC ) + ( \rateDivider|Add0~54  ))
// \rateDivider|Add0~82  = CARRY(( \rateDivider|rateDivider [3] ) + ( VCC ) + ( \rateDivider|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rateDivider|rateDivider [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~81_sumout ),
	.cout(\rateDivider|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~81 .extended_lut = "off";
defparam \rateDivider|Add0~81 .lut_mask = 64'h0000000000000F0F;
defparam \rateDivider|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y66_N41
dffeas \rateDivider|rateDivider[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[3] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N42
cyclonev_lcell_comb \rateDivider|Add0~61 (
// Equation(s):
// \rateDivider|Add0~61_sumout  = SUM(( \rateDivider|rateDivider [4] ) + ( VCC ) + ( \rateDivider|Add0~82  ))
// \rateDivider|Add0~62  = CARRY(( \rateDivider|rateDivider [4] ) + ( VCC ) + ( \rateDivider|Add0~82  ))

	.dataa(gnd),
	.datab(!\rateDivider|rateDivider [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~61_sumout ),
	.cout(\rateDivider|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~61 .extended_lut = "off";
defparam \rateDivider|Add0~61 .lut_mask = 64'h0000000000003333;
defparam \rateDivider|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y66_N44
dffeas \rateDivider|rateDivider[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[4] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N45
cyclonev_lcell_comb \rateDivider|Add0~57 (
// Equation(s):
// \rateDivider|Add0~57_sumout  = SUM(( \rateDivider|rateDivider [5] ) + ( VCC ) + ( \rateDivider|Add0~62  ))
// \rateDivider|Add0~58  = CARRY(( \rateDivider|rateDivider [5] ) + ( VCC ) + ( \rateDivider|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rateDivider|rateDivider [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~57_sumout ),
	.cout(\rateDivider|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~57 .extended_lut = "off";
defparam \rateDivider|Add0~57 .lut_mask = 64'h0000000000000F0F;
defparam \rateDivider|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y66_N47
dffeas \rateDivider|rateDivider[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[5] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N48
cyclonev_lcell_comb \rateDivider|Add0~89 (
// Equation(s):
// \rateDivider|Add0~89_sumout  = SUM(( \rateDivider|rateDivider [6] ) + ( VCC ) + ( \rateDivider|Add0~58  ))
// \rateDivider|Add0~90  = CARRY(( \rateDivider|rateDivider [6] ) + ( VCC ) + ( \rateDivider|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rateDivider|rateDivider [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~89_sumout ),
	.cout(\rateDivider|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~89 .extended_lut = "off";
defparam \rateDivider|Add0~89 .lut_mask = 64'h0000000000000F0F;
defparam \rateDivider|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y66_N50
dffeas \rateDivider|rateDivider[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[6] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N51
cyclonev_lcell_comb \rateDivider|Add0~93 (
// Equation(s):
// \rateDivider|Add0~93_sumout  = SUM(( \rateDivider|rateDivider [7] ) + ( VCC ) + ( \rateDivider|Add0~90  ))
// \rateDivider|Add0~94  = CARRY(( \rateDivider|rateDivider [7] ) + ( VCC ) + ( \rateDivider|Add0~90  ))

	.dataa(!\rateDivider|rateDivider [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~93_sumout ),
	.cout(\rateDivider|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~93 .extended_lut = "off";
defparam \rateDivider|Add0~93 .lut_mask = 64'h0000000000005555;
defparam \rateDivider|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y66_N53
dffeas \rateDivider|rateDivider[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[7] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N54
cyclonev_lcell_comb \rateDivider|Add0~97 (
// Equation(s):
// \rateDivider|Add0~97_sumout  = SUM(( \rateDivider|rateDivider [8] ) + ( VCC ) + ( \rateDivider|Add0~94  ))
// \rateDivider|Add0~98  = CARRY(( \rateDivider|rateDivider [8] ) + ( VCC ) + ( \rateDivider|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rateDivider|rateDivider [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~97_sumout ),
	.cout(\rateDivider|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~97 .extended_lut = "off";
defparam \rateDivider|Add0~97 .lut_mask = 64'h0000000000000F0F;
defparam \rateDivider|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y66_N56
dffeas \rateDivider|rateDivider[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[8] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N57
cyclonev_lcell_comb \rateDivider|Add0~101 (
// Equation(s):
// \rateDivider|Add0~101_sumout  = SUM(( \rateDivider|rateDivider [9] ) + ( VCC ) + ( \rateDivider|Add0~98  ))
// \rateDivider|Add0~102  = CARRY(( \rateDivider|rateDivider [9] ) + ( VCC ) + ( \rateDivider|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rateDivider|rateDivider [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~101_sumout ),
	.cout(\rateDivider|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~101 .extended_lut = "off";
defparam \rateDivider|Add0~101 .lut_mask = 64'h0000000000000F0F;
defparam \rateDivider|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y66_N59
dffeas \rateDivider|rateDivider[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[9] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N0
cyclonev_lcell_comb \rateDivider|Add0~85 (
// Equation(s):
// \rateDivider|Add0~85_sumout  = SUM(( \rateDivider|rateDivider [10] ) + ( VCC ) + ( \rateDivider|Add0~102  ))
// \rateDivider|Add0~86  = CARRY(( \rateDivider|rateDivider [10] ) + ( VCC ) + ( \rateDivider|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rateDivider|rateDivider [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~85_sumout ),
	.cout(\rateDivider|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~85 .extended_lut = "off";
defparam \rateDivider|Add0~85 .lut_mask = 64'h0000000000000F0F;
defparam \rateDivider|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y65_N2
dffeas \rateDivider|rateDivider[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[10] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N3
cyclonev_lcell_comb \rateDivider|Add0~41 (
// Equation(s):
// \rateDivider|Add0~41_sumout  = SUM(( \rateDivider|rateDivider [11] ) + ( VCC ) + ( \rateDivider|Add0~86  ))
// \rateDivider|Add0~42  = CARRY(( \rateDivider|rateDivider [11] ) + ( VCC ) + ( \rateDivider|Add0~86  ))

	.dataa(!\rateDivider|rateDivider [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~41_sumout ),
	.cout(\rateDivider|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~41 .extended_lut = "off";
defparam \rateDivider|Add0~41 .lut_mask = 64'h0000000000005555;
defparam \rateDivider|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y65_N5
dffeas \rateDivider|rateDivider[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[11] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N12
cyclonev_lcell_comb \rateDivider|Equal0~3 (
// Equation(s):
// \rateDivider|Equal0~3_combout  = ( !\rateDivider|rateDivider [5] & ( !\rateDivider|rateDivider [1] & ( (!\rateDivider|rateDivider [11] & (!\rateDivider|rateDivider [0] & (!\rateDivider|rateDivider [2] & !\rateDivider|rateDivider [4]))) ) ) )

	.dataa(!\rateDivider|rateDivider [11]),
	.datab(!\rateDivider|rateDivider [0]),
	.datac(!\rateDivider|rateDivider [2]),
	.datad(!\rateDivider|rateDivider [4]),
	.datae(!\rateDivider|rateDivider [5]),
	.dataf(!\rateDivider|rateDivider [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rateDivider|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Equal0~3 .extended_lut = "off";
defparam \rateDivider|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \rateDivider|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N6
cyclonev_lcell_comb \rateDivider|Add0~33 (
// Equation(s):
// \rateDivider|Add0~33_sumout  = SUM(( \rateDivider|rateDivider [12] ) + ( VCC ) + ( \rateDivider|Add0~42  ))
// \rateDivider|Add0~34  = CARRY(( \rateDivider|rateDivider [12] ) + ( VCC ) + ( \rateDivider|Add0~42  ))

	.dataa(gnd),
	.datab(!\rateDivider|rateDivider [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~33_sumout ),
	.cout(\rateDivider|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~33 .extended_lut = "off";
defparam \rateDivider|Add0~33 .lut_mask = 64'h0000000000003333;
defparam \rateDivider|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y65_N8
dffeas \rateDivider|rateDivider[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[12] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N9
cyclonev_lcell_comb \rateDivider|Add0~37 (
// Equation(s):
// \rateDivider|Add0~37_sumout  = SUM(( \rateDivider|rateDivider [13] ) + ( VCC ) + ( \rateDivider|Add0~34  ))
// \rateDivider|Add0~38  = CARRY(( \rateDivider|rateDivider [13] ) + ( VCC ) + ( \rateDivider|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rateDivider|rateDivider [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~37_sumout ),
	.cout(\rateDivider|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~37 .extended_lut = "off";
defparam \rateDivider|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \rateDivider|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y65_N11
dffeas \rateDivider|rateDivider[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[13] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N12
cyclonev_lcell_comb \rateDivider|Add0~29 (
// Equation(s):
// \rateDivider|Add0~29_sumout  = SUM(( \rateDivider|rateDivider [14] ) + ( VCC ) + ( \rateDivider|Add0~38  ))
// \rateDivider|Add0~30  = CARRY(( \rateDivider|rateDivider [14] ) + ( VCC ) + ( \rateDivider|Add0~38  ))

	.dataa(gnd),
	.datab(!\rateDivider|rateDivider [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~29_sumout ),
	.cout(\rateDivider|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~29 .extended_lut = "off";
defparam \rateDivider|Add0~29 .lut_mask = 64'h0000000000003333;
defparam \rateDivider|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y65_N14
dffeas \rateDivider|rateDivider[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[14] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N15
cyclonev_lcell_comb \rateDivider|Add0~25 (
// Equation(s):
// \rateDivider|Add0~25_sumout  = SUM(( \rateDivider|rateDivider [15] ) + ( VCC ) + ( \rateDivider|Add0~30  ))
// \rateDivider|Add0~26  = CARRY(( \rateDivider|rateDivider [15] ) + ( VCC ) + ( \rateDivider|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rateDivider|rateDivider [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~25_sumout ),
	.cout(\rateDivider|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~25 .extended_lut = "off";
defparam \rateDivider|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \rateDivider|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y65_N17
dffeas \rateDivider|rateDivider[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[15] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N18
cyclonev_lcell_comb \rateDivider|Add0~21 (
// Equation(s):
// \rateDivider|Add0~21_sumout  = SUM(( \rateDivider|rateDivider [16] ) + ( VCC ) + ( \rateDivider|Add0~26  ))
// \rateDivider|Add0~22  = CARRY(( \rateDivider|rateDivider [16] ) + ( VCC ) + ( \rateDivider|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rateDivider|rateDivider [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~21_sumout ),
	.cout(\rateDivider|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~21 .extended_lut = "off";
defparam \rateDivider|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \rateDivider|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y65_N20
dffeas \rateDivider|rateDivider[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [16]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[16] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N21
cyclonev_lcell_comb \rateDivider|Add0~17 (
// Equation(s):
// \rateDivider|Add0~17_sumout  = SUM(( \rateDivider|rateDivider [17] ) + ( VCC ) + ( \rateDivider|Add0~22  ))
// \rateDivider|Add0~18  = CARRY(( \rateDivider|rateDivider [17] ) + ( VCC ) + ( \rateDivider|Add0~22  ))

	.dataa(!\rateDivider|rateDivider [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~17_sumout ),
	.cout(\rateDivider|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~17 .extended_lut = "off";
defparam \rateDivider|Add0~17 .lut_mask = 64'h0000000000005555;
defparam \rateDivider|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y65_N23
dffeas \rateDivider|rateDivider[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [17]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[17] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N24
cyclonev_lcell_comb \rateDivider|Add0~9 (
// Equation(s):
// \rateDivider|Add0~9_sumout  = SUM(( \rateDivider|rateDivider [18] ) + ( VCC ) + ( \rateDivider|Add0~18  ))
// \rateDivider|Add0~10  = CARRY(( \rateDivider|rateDivider [18] ) + ( VCC ) + ( \rateDivider|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rateDivider|rateDivider [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~9_sumout ),
	.cout(\rateDivider|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~9 .extended_lut = "off";
defparam \rateDivider|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \rateDivider|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y65_N26
dffeas \rateDivider|rateDivider[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [18]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[18] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N27
cyclonev_lcell_comb \rateDivider|Add0~13 (
// Equation(s):
// \rateDivider|Add0~13_sumout  = SUM(( \rateDivider|rateDivider [19] ) + ( VCC ) + ( \rateDivider|Add0~10  ))
// \rateDivider|Add0~14  = CARRY(( \rateDivider|rateDivider [19] ) + ( VCC ) + ( \rateDivider|Add0~10  ))

	.dataa(!\rateDivider|rateDivider [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~13_sumout ),
	.cout(\rateDivider|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~13 .extended_lut = "off";
defparam \rateDivider|Add0~13 .lut_mask = 64'h0000000000005555;
defparam \rateDivider|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y65_N29
dffeas \rateDivider|rateDivider[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [19]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[19] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N30
cyclonev_lcell_comb \rateDivider|Add0~5 (
// Equation(s):
// \rateDivider|Add0~5_sumout  = SUM(( \rateDivider|rateDivider [20] ) + ( VCC ) + ( \rateDivider|Add0~14  ))
// \rateDivider|Add0~6  = CARRY(( \rateDivider|rateDivider [20] ) + ( VCC ) + ( \rateDivider|Add0~14  ))

	.dataa(gnd),
	.datab(!\rateDivider|rateDivider [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~5_sumout ),
	.cout(\rateDivider|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~5 .extended_lut = "off";
defparam \rateDivider|Add0~5 .lut_mask = 64'h0000000000003333;
defparam \rateDivider|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y65_N32
dffeas \rateDivider|rateDivider[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [20]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[20] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N33
cyclonev_lcell_comb \rateDivider|Add0~1 (
// Equation(s):
// \rateDivider|Add0~1_sumout  = SUM(( \rateDivider|rateDivider [21] ) + ( VCC ) + ( \rateDivider|Add0~6  ))
// \rateDivider|Add0~2  = CARRY(( \rateDivider|rateDivider [21] ) + ( VCC ) + ( \rateDivider|Add0~6  ))

	.dataa(!\rateDivider|rateDivider [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~1_sumout ),
	.cout(\rateDivider|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~1 .extended_lut = "off";
defparam \rateDivider|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \rateDivider|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y65_N35
dffeas \rateDivider|rateDivider[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [21]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[21] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N36
cyclonev_lcell_comb \rateDivider|Add0~77 (
// Equation(s):
// \rateDivider|Add0~77_sumout  = SUM(( \rateDivider|rateDivider [22] ) + ( VCC ) + ( \rateDivider|Add0~2  ))
// \rateDivider|Add0~78  = CARRY(( \rateDivider|rateDivider [22] ) + ( VCC ) + ( \rateDivider|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rateDivider|rateDivider [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~77_sumout ),
	.cout(\rateDivider|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~77 .extended_lut = "off";
defparam \rateDivider|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \rateDivider|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y65_N38
dffeas \rateDivider|rateDivider[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [22]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[22] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N39
cyclonev_lcell_comb \rateDivider|Add0~73 (
// Equation(s):
// \rateDivider|Add0~73_sumout  = SUM(( \rateDivider|rateDivider [23] ) + ( VCC ) + ( \rateDivider|Add0~78  ))
// \rateDivider|Add0~74  = CARRY(( \rateDivider|rateDivider [23] ) + ( VCC ) + ( \rateDivider|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rateDivider|rateDivider [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~73_sumout ),
	.cout(\rateDivider|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~73 .extended_lut = "off";
defparam \rateDivider|Add0~73 .lut_mask = 64'h0000000000000F0F;
defparam \rateDivider|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y65_N41
dffeas \rateDivider|rateDivider[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [23]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[23] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N42
cyclonev_lcell_comb \rateDivider|Add0~69 (
// Equation(s):
// \rateDivider|Add0~69_sumout  = SUM(( \rateDivider|rateDivider [24] ) + ( VCC ) + ( \rateDivider|Add0~74  ))
// \rateDivider|Add0~70  = CARRY(( \rateDivider|rateDivider [24] ) + ( VCC ) + ( \rateDivider|Add0~74  ))

	.dataa(gnd),
	.datab(!\rateDivider|rateDivider [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~69_sumout ),
	.cout(\rateDivider|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~69 .extended_lut = "off";
defparam \rateDivider|Add0~69 .lut_mask = 64'h0000000000003333;
defparam \rateDivider|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y65_N44
dffeas \rateDivider|rateDivider[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [24]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[24] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N45
cyclonev_lcell_comb \rateDivider|Add0~65 (
// Equation(s):
// \rateDivider|Add0~65_sumout  = SUM(( \rateDivider|rateDivider [25] ) + ( VCC ) + ( \rateDivider|Add0~70  ))
// \rateDivider|Add0~66  = CARRY(( \rateDivider|rateDivider [25] ) + ( VCC ) + ( \rateDivider|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rateDivider|rateDivider [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~65_sumout ),
	.cout(\rateDivider|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~65 .extended_lut = "off";
defparam \rateDivider|Add0~65 .lut_mask = 64'h0000000000000F0F;
defparam \rateDivider|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y65_N47
dffeas \rateDivider|rateDivider[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [25]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[25] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N48
cyclonev_lcell_comb \rateDivider|Add0~105 (
// Equation(s):
// \rateDivider|Add0~105_sumout  = SUM(( \rateDivider|rateDivider [26] ) + ( VCC ) + ( \rateDivider|Add0~66  ))
// \rateDivider|Add0~106  = CARRY(( \rateDivider|rateDivider [26] ) + ( VCC ) + ( \rateDivider|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rateDivider|rateDivider [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~105_sumout ),
	.cout(\rateDivider|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~105 .extended_lut = "off";
defparam \rateDivider|Add0~105 .lut_mask = 64'h0000000000000F0F;
defparam \rateDivider|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y65_N50
dffeas \rateDivider|rateDivider[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [26]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[26] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N51
cyclonev_lcell_comb \rateDivider|Add0~109 (
// Equation(s):
// \rateDivider|Add0~109_sumout  = SUM(( \rateDivider|rateDivider [27] ) + ( VCC ) + ( \rateDivider|Add0~106  ))

	.dataa(!\rateDivider|rateDivider [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rateDivider|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rateDivider|Add0~109_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Add0~109 .extended_lut = "off";
defparam \rateDivider|Add0~109 .lut_mask = 64'h0000000000005555;
defparam \rateDivider|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y65_N53
dffeas \rateDivider|rateDivider[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rateDivider|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rateDivider|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rateDivider|rateDivider [27]),
	.prn(vcc));
// synopsys translate_off
defparam \rateDivider|rateDivider[27] .is_wysiwyg = "true";
defparam \rateDivider|rateDivider[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N18
cyclonev_lcell_comb \rateDivider|Equal0~5 (
// Equation(s):
// \rateDivider|Equal0~5_combout  = ( !\rateDivider|rateDivider [26] & ( !\rateDivider|rateDivider [7] & ( (!\rateDivider|rateDivider [9] & (!\rateDivider|rateDivider [8] & !\rateDivider|rateDivider [27])) ) ) )

	.dataa(gnd),
	.datab(!\rateDivider|rateDivider [9]),
	.datac(!\rateDivider|rateDivider [8]),
	.datad(!\rateDivider|rateDivider [27]),
	.datae(!\rateDivider|rateDivider [26]),
	.dataf(!\rateDivider|rateDivider [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rateDivider|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Equal0~5 .extended_lut = "off";
defparam \rateDivider|Equal0~5 .lut_mask = 64'hC000000000000000;
defparam \rateDivider|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N6
cyclonev_lcell_comb \rateDivider|Equal0~1 (
// Equation(s):
// \rateDivider|Equal0~1_combout  = ( !\rateDivider|rateDivider [21] & ( !\rateDivider|rateDivider [19] & ( (!\rateDivider|rateDivider [18] & !\rateDivider|rateDivider [20]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rateDivider|rateDivider [18]),
	.datad(!\rateDivider|rateDivider [20]),
	.datae(!\rateDivider|rateDivider [21]),
	.dataf(!\rateDivider|rateDivider [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rateDivider|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Equal0~1 .extended_lut = "off";
defparam \rateDivider|Equal0~1 .lut_mask = 64'hF000000000000000;
defparam \rateDivider|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N0
cyclonev_lcell_comb \rateDivider|Equal0~4 (
// Equation(s):
// \rateDivider|Equal0~4_combout  = ( !\rateDivider|rateDivider [22] & ( !\rateDivider|rateDivider [24] & ( (!\rateDivider|rateDivider [23] & (!\rateDivider|rateDivider [10] & (!\rateDivider|rateDivider [25] & !\rateDivider|rateDivider [3]))) ) ) )

	.dataa(!\rateDivider|rateDivider [23]),
	.datab(!\rateDivider|rateDivider [10]),
	.datac(!\rateDivider|rateDivider [25]),
	.datad(!\rateDivider|rateDivider [3]),
	.datae(!\rateDivider|rateDivider [22]),
	.dataf(!\rateDivider|rateDivider [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rateDivider|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Equal0~4 .extended_lut = "off";
defparam \rateDivider|Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \rateDivider|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N54
cyclonev_lcell_comb \rateDivider|Equal0~2 (
// Equation(s):
// \rateDivider|Equal0~2_combout  = ( !\rateDivider|rateDivider [15] & ( !\rateDivider|rateDivider [13] & ( (!\rateDivider|rateDivider [17] & (!\rateDivider|rateDivider [12] & (!\rateDivider|rateDivider [16] & !\rateDivider|rateDivider [14]))) ) ) )

	.dataa(!\rateDivider|rateDivider [17]),
	.datab(!\rateDivider|rateDivider [12]),
	.datac(!\rateDivider|rateDivider [16]),
	.datad(!\rateDivider|rateDivider [14]),
	.datae(!\rateDivider|rateDivider [15]),
	.dataf(!\rateDivider|rateDivider [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rateDivider|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Equal0~2 .extended_lut = "off";
defparam \rateDivider|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \rateDivider|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N24
cyclonev_lcell_comb \rateDivider|Equal0~0 (
// Equation(s):
// \rateDivider|Equal0~0_combout  = LCELL(( \rateDivider|Equal0~4_combout  & ( \rateDivider|Equal0~2_combout  & ( (!\rateDivider|rateDivider [6] & (\rateDivider|Equal0~3_combout  & (\rateDivider|Equal0~5_combout  & \rateDivider|Equal0~1_combout ))) ) ) ))

	.dataa(!\rateDivider|rateDivider [6]),
	.datab(!\rateDivider|Equal0~3_combout ),
	.datac(!\rateDivider|Equal0~5_combout ),
	.datad(!\rateDivider|Equal0~1_combout ),
	.datae(!\rateDivider|Equal0~4_combout ),
	.dataf(!\rateDivider|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rateDivider|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rateDivider|Equal0~0 .extended_lut = "off";
defparam \rateDivider|Equal0~0 .lut_mask = 64'h0000000000000002;
defparam \rateDivider|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N27
cyclonev_lcell_comb \fsm|Selector1~0 (
// Equation(s):
// \fsm|Selector1~0_combout  = ( \KEY[3]~input_o  & ( \fsm|current_state.SNAKE_MOVES_LEFT~q  & ( (!\KEY[0]~input_o ) # (\KEY[1]~input_o ) ) ) ) # ( !\KEY[3]~input_o  & ( \fsm|current_state.SNAKE_MOVES_LEFT~q  & ( (!\KEY[1]~input_o ) # (\KEY[0]~input_o ) ) ) 
// ) # ( \KEY[3]~input_o  & ( !\fsm|current_state.SNAKE_MOVES_LEFT~q  & ( (\fsm|current_state.SNAKE_MOVES_DOWN~q  & (\KEY[0]~input_o  & \KEY[1]~input_o )) ) ) ) # ( !\KEY[3]~input_o  & ( !\fsm|current_state.SNAKE_MOVES_LEFT~q  & ( 
// (\fsm|current_state.SNAKE_MOVES_DOWN~q  & (!\KEY[0]~input_o  & !\KEY[1]~input_o )) ) ) )

	.dataa(!\fsm|current_state.SNAKE_MOVES_DOWN~q ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\fsm|current_state.SNAKE_MOVES_LEFT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector1~0 .extended_lut = "off";
defparam \fsm|Selector1~0 .lut_mask = 64'h50000005FF0FF0FF;
defparam \fsm|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N20
dffeas \fsm|current_state.SNAKE_MOVES_LEFT (
	.clk(\rateDivider|Equal0~0_combout ),
	.d(gnd),
	.asdata(\fsm|Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|current_state.SNAKE_MOVES_LEFT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|current_state.SNAKE_MOVES_LEFT .is_wysiwyg = "true";
defparam \fsm|current_state.SNAKE_MOVES_LEFT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N30
cyclonev_lcell_comb \fsm|current_state.RESET~0 (
// Equation(s):
// \fsm|current_state.RESET~0_combout  = ( !\SW[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[9]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|current_state.RESET~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|current_state.RESET~0 .extended_lut = "off";
defparam \fsm|current_state.RESET~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \fsm|current_state.RESET~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N32
dffeas \fsm|current_state.RESET (
	.clk(\rateDivider|Equal0~0_combout ),
	.d(\fsm|current_state.RESET~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|current_state.RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|current_state.RESET .is_wysiwyg = "true";
defparam \fsm|current_state.RESET .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N45
cyclonev_lcell_comb \fsm|Selector0~0 (
// Equation(s):
// \fsm|Selector0~0_combout  = ( \fsm|current_state.SNAKE_MOVES_RIGHT~q  & ( (!\fsm|current_state.RESET~q ) # ((!\KEY[1]~input_o  & ((!\KEY[0]~input_o ) # (!\KEY[3]~input_o ))) # (\KEY[1]~input_o  & ((\KEY[3]~input_o ) # (\KEY[0]~input_o )))) ) ) # ( 
// !\fsm|current_state.SNAKE_MOVES_RIGHT~q  & ( !\fsm|current_state.RESET~q  ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\fsm|current_state.RESET~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\KEY[3]~input_o ),
	.datae(gnd),
	.dataf(!\fsm|current_state.SNAKE_MOVES_RIGHT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector0~0 .extended_lut = "off";
defparam \fsm|Selector0~0 .lut_mask = 64'hCCCCCCCCEFFDEFFD;
defparam \fsm|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N39
cyclonev_lcell_comb \fsm|current_state.SNAKE_MOVES_RIGHT~feeder (
// Equation(s):
// \fsm|current_state.SNAKE_MOVES_RIGHT~feeder_combout  = \fsm|Selector0~0_combout 

	.dataa(gnd),
	.datab(!\fsm|Selector0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|current_state.SNAKE_MOVES_RIGHT~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|current_state.SNAKE_MOVES_RIGHT~feeder .extended_lut = "off";
defparam \fsm|current_state.SNAKE_MOVES_RIGHT~feeder .lut_mask = 64'h3333333333333333;
defparam \fsm|current_state.SNAKE_MOVES_RIGHT~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N41
dffeas \fsm|current_state.SNAKE_MOVES_RIGHT (
	.clk(\rateDivider|Equal0~0_combout ),
	.d(\fsm|current_state.SNAKE_MOVES_RIGHT~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|current_state.SNAKE_MOVES_RIGHT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|current_state.SNAKE_MOVES_RIGHT .is_wysiwyg = "true";
defparam \fsm|current_state.SNAKE_MOVES_RIGHT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N51
cyclonev_lcell_comb \fsm|Selector2~0 (
// Equation(s):
// \fsm|Selector2~0_combout  = ( \KEY[3]~input_o  & ( \fsm|current_state.SNAKE_MOVES_DOWN~q  & ( (!\KEY[0]~input_o ) # (!\KEY[1]~input_o ) ) ) ) # ( !\KEY[3]~input_o  & ( \fsm|current_state.SNAKE_MOVES_DOWN~q  & ( (\KEY[1]~input_o ) # (\KEY[0]~input_o ) ) ) 
// ) # ( \KEY[3]~input_o  & ( !\fsm|current_state.SNAKE_MOVES_DOWN~q  & ( (\KEY[0]~input_o  & (!\KEY[1]~input_o  & ((\fsm|current_state.SNAKE_MOVES_RIGHT~q ) # (\fsm|current_state.SNAKE_MOVES_LEFT~q )))) ) ) ) # ( !\KEY[3]~input_o  & ( 
// !\fsm|current_state.SNAKE_MOVES_DOWN~q  & ( (!\KEY[0]~input_o  & (\KEY[1]~input_o  & ((\fsm|current_state.SNAKE_MOVES_RIGHT~q ) # (\fsm|current_state.SNAKE_MOVES_LEFT~q )))) ) ) )

	.dataa(!\fsm|current_state.SNAKE_MOVES_LEFT~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\fsm|current_state.SNAKE_MOVES_RIGHT~q ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\fsm|current_state.SNAKE_MOVES_DOWN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector2~0 .extended_lut = "off";
defparam \fsm|Selector2~0 .lut_mask = 64'h004C130033FFFFCC;
defparam \fsm|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N26
dffeas \fsm|current_state.SNAKE_MOVES_DOWN (
	.clk(\rateDivider|Equal0~0_combout ),
	.d(gnd),
	.asdata(\fsm|Selector2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|current_state.SNAKE_MOVES_DOWN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|current_state.SNAKE_MOVES_DOWN .is_wysiwyg = "true";
defparam \fsm|current_state.SNAKE_MOVES_DOWN .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N54
cyclonev_lcell_comb \d0|y1[5]~2 (
// Equation(s):
// \d0|y1[5]~2_combout  = ( \SW[9]~input_o  ) # ( !\SW[9]~input_o  & ( \fsm|current_state.SNAKE_MOVES_DOWN~q  ) )

	.dataa(gnd),
	.datab(!\fsm|current_state.SNAKE_MOVES_DOWN~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[9]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|y1[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|y1[5]~2 .extended_lut = "off";
defparam \d0|y1[5]~2 .lut_mask = 64'h3333FFFF3333FFFF;
defparam \d0|y1[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y66_N38
dffeas \d0|y1[2] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|y1[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y1[2] .is_wysiwyg = "true";
defparam \d0|y1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N42
cyclonev_lcell_comb \d0|y1~4 (
// Equation(s):
// \d0|y1~4_combout  = ( \fsm|current_state.SNAKE_MOVES_DOWN~q  & ( (!\d0|y1 [3] $ (!\d0|y1 [2])) # (\SW[9]~input_o ) ) ) # ( !\fsm|current_state.SNAKE_MOVES_DOWN~q  & ( (!\d0|y1 [3] $ (\d0|y1 [2])) # (\SW[9]~input_o ) ) )

	.dataa(gnd),
	.datab(!\SW[9]~input_o ),
	.datac(!\d0|y1 [3]),
	.datad(!\d0|y1 [2]),
	.datae(gnd),
	.dataf(!\fsm|current_state.SNAKE_MOVES_DOWN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|y1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|y1~4 .extended_lut = "off";
defparam \d0|y1~4 .lut_mask = 64'hF33FF33F3FF33FF3;
defparam \d0|y1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y66_N2
dffeas \d0|y1[3] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|y1[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y1[3] .is_wysiwyg = "true";
defparam \d0|y1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N0
cyclonev_lcell_comb \d0|y1~3 (
// Equation(s):
// \d0|y1~3_combout  = ( \d0|y1 [3] & ( \fsm|current_state.SNAKE_MOVES_DOWN~q  & ( (!\d0|y1 [4] $ (!\d0|y1 [2])) # (\SW[9]~input_o ) ) ) ) # ( !\d0|y1 [3] & ( \fsm|current_state.SNAKE_MOVES_DOWN~q  & ( (\SW[9]~input_o ) # (\d0|y1 [4]) ) ) ) # ( \d0|y1 [3] & 
// ( !\fsm|current_state.SNAKE_MOVES_DOWN~q  & ( (\SW[9]~input_o ) # (\d0|y1 [4]) ) ) ) # ( !\d0|y1 [3] & ( !\fsm|current_state.SNAKE_MOVES_DOWN~q  & ( (!\d0|y1 [4] $ (\d0|y1 [2])) # (\SW[9]~input_o ) ) ) )

	.dataa(!\d0|y1 [4]),
	.datab(!\SW[9]~input_o ),
	.datac(!\d0|y1 [2]),
	.datad(gnd),
	.datae(!\d0|y1 [3]),
	.dataf(!\fsm|current_state.SNAKE_MOVES_DOWN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|y1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|y1~3 .extended_lut = "off";
defparam \d0|y1~3 .lut_mask = 64'hB7B7777777777B7B;
defparam \d0|y1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y66_N5
dffeas \d0|y1[4] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y1~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|y1[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y1[4] .is_wysiwyg = "true";
defparam \d0|y1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N36
cyclonev_lcell_comb \d0|y1~1 (
// Equation(s):
// \d0|y1~1_combout  = ( \d0|y1 [2] & ( \fsm|current_state.SNAKE_MOVES_DOWN~q  & ( (!\d0|y1 [5] $ (((!\d0|y1 [3]) # (!\d0|y1 [4])))) # (\SW[9]~input_o ) ) ) ) # ( !\d0|y1 [2] & ( \fsm|current_state.SNAKE_MOVES_DOWN~q  & ( (\SW[9]~input_o ) # (\d0|y1 [5]) ) ) 
// ) # ( \d0|y1 [2] & ( !\fsm|current_state.SNAKE_MOVES_DOWN~q  & ( (\SW[9]~input_o ) # (\d0|y1 [5]) ) ) ) # ( !\d0|y1 [2] & ( !\fsm|current_state.SNAKE_MOVES_DOWN~q  & ( (!\d0|y1 [5] $ (((\d0|y1 [4]) # (\d0|y1 [3])))) # (\SW[9]~input_o ) ) ) )

	.dataa(!\d0|y1 [3]),
	.datab(!\d0|y1 [5]),
	.datac(!\SW[9]~input_o ),
	.datad(!\d0|y1 [4]),
	.datae(!\d0|y1 [2]),
	.dataf(!\fsm|current_state.SNAKE_MOVES_DOWN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|y1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|y1~1 .extended_lut = "off";
defparam \d0|y1~1 .lut_mask = 64'h9F3F3F3F3F3F3F6F;
defparam \d0|y1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y66_N41
dffeas \d0|y1[5] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|y1[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y1[5] .is_wysiwyg = "true";
defparam \d0|y1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N51
cyclonev_lcell_comb \d0|y1~0 (
// Equation(s):
// \d0|y1~0_combout  = ( \d0|y1 [3] & ( \fsm|current_state.SNAKE_MOVES_DOWN~q  & ( !\d0|y1 [6] $ (((!\d0|y1 [4]) # ((!\d0|y1 [5]) # (!\d0|y1 [2])))) ) ) ) # ( !\d0|y1 [3] & ( \fsm|current_state.SNAKE_MOVES_DOWN~q  & ( \d0|y1 [6] ) ) ) # ( \d0|y1 [3] & ( 
// !\fsm|current_state.SNAKE_MOVES_DOWN~q  & ( \d0|y1 [6] ) ) ) # ( !\d0|y1 [3] & ( !\fsm|current_state.SNAKE_MOVES_DOWN~q  & ( \d0|y1 [6] ) ) )

	.dataa(!\d0|y1 [6]),
	.datab(!\d0|y1 [4]),
	.datac(!\d0|y1 [5]),
	.datad(!\d0|y1 [2]),
	.datae(!\d0|y1 [3]),
	.dataf(!\fsm|current_state.SNAKE_MOVES_DOWN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|y1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|y1~0 .extended_lut = "off";
defparam \d0|y1~0 .lut_mask = 64'h5555555555555556;
defparam \d0|y1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y66_N50
dffeas \d0|y1[6] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y1[6] .is_wysiwyg = "true";
defparam \d0|y1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y66_N4
dffeas \d0|y2[6] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y2[6] .is_wysiwyg = "true";
defparam \d0|y2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N54
cyclonev_lcell_comb \d0|y3[6]~feeder (
// Equation(s):
// \d0|y3[6]~feeder_combout  = \d0|y2 [6]

	.dataa(gnd),
	.datab(!\d0|y2 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|y3[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|y3[6]~feeder .extended_lut = "off";
defparam \d0|y3[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \d0|y3[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y65_N55
dffeas \d0|y3[6] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|y3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y3[6] .is_wysiwyg = "true";
defparam \d0|y3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y66_N53
dffeas \d0|y4[6] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y3 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y4[6] .is_wysiwyg = "true";
defparam \d0|y4[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N45
cyclonev_lcell_comb \d0|y5[6]~feeder (
// Equation(s):
// \d0|y5[6]~feeder_combout  = \d0|y4 [6]

	.dataa(gnd),
	.datab(!\d0|y4 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|y5[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|y5[6]~feeder .extended_lut = "off";
defparam \d0|y5[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \d0|y5[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N46
dffeas \d0|y5[6] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|y5[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y5[6] .is_wysiwyg = "true";
defparam \d0|y5[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N18
cyclonev_lcell_comb \d0|yb[6]~feeder (
// Equation(s):
// \d0|yb[6]~feeder_combout  = \d0|y5 [6]

	.dataa(gnd),
	.datab(!\d0|y5 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|yb[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|yb[6]~feeder .extended_lut = "off";
defparam \d0|yb[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \d0|yb[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y66_N19
dffeas \d0|yb[6] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|yb[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|yb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|yb[6] .is_wysiwyg = "true";
defparam \d0|yb[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N51
cyclonev_lcell_comb \d0|y_start[6]~feeder (
// Equation(s):
// \d0|y_start[6]~feeder_combout  = \d0|yb [6]

	.dataa(!\d0|yb [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|y_start[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|y_start[6]~feeder .extended_lut = "off";
defparam \d0|y_start[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \d0|y_start[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N39
cyclonev_lcell_comb \d0|c1|q~2 (
// Equation(s):
// \d0|c1|q~2_combout  = ( \d0|c1|q [0] & ( (\SW[9]~input_o  & (!\d0|c1|q [1] $ (!\d0|c1|q [2]))) ) ) # ( !\d0|c1|q [0] & ( (\d0|c1|q [2] & (\SW[9]~input_o  & ((!\d0|c1|q [1]) # (\d0|c1|q [3])))) ) )

	.dataa(!\d0|c1|q [3]),
	.datab(!\d0|c1|q [1]),
	.datac(!\d0|c1|q [2]),
	.datad(!\SW[9]~input_o ),
	.datae(gnd),
	.dataf(!\d0|c1|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c1|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c1|q~2 .extended_lut = "off";
defparam \d0|c1|q~2 .lut_mask = 64'h000D000D003C003C;
defparam \d0|c1|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N59
dffeas \d0|c1|q[2] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|c1|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c1|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c1|q[2] .is_wysiwyg = "true";
defparam \d0|c1|q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N54
cyclonev_lcell_comb \d0|c1|q~1 (
// Equation(s):
// \d0|c1|q~1_combout  = ( \d0|c1|q [2] & ( (\SW[9]~input_o  & ((!\d0|c1|q [1] & (\d0|c1|q [0])) # (\d0|c1|q [1] & (!\d0|c1|q [0] & \d0|c1|q [3])))) ) ) # ( !\d0|c1|q [2] & ( (\SW[9]~input_o  & (!\d0|c1|q [1] $ (!\d0|c1|q [0]))) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\d0|c1|q [1]),
	.datac(!\d0|c1|q [0]),
	.datad(!\d0|c1|q [3]),
	.datae(gnd),
	.dataf(!\d0|c1|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c1|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c1|q~1 .extended_lut = "off";
defparam \d0|c1|q~1 .lut_mask = 64'h1414141404140414;
defparam \d0|c1|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N32
dffeas \d0|c1|q[1] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|c1|q~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c1|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c1|q[1] .is_wysiwyg = "true";
defparam \d0|c1|q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N57
cyclonev_lcell_comb \d0|c1|q~3 (
// Equation(s):
// \d0|c1|q~3_combout  = ( \d0|c1|q [3] & ( (\SW[9]~input_o  & ((!\d0|c1|q [1]) # ((!\d0|c1|q [0]) # (!\d0|c1|q [2])))) ) ) # ( !\d0|c1|q [3] & ( (\SW[9]~input_o  & (\d0|c1|q [1] & (\d0|c1|q [0] & \d0|c1|q [2]))) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\d0|c1|q [1]),
	.datac(!\d0|c1|q [0]),
	.datad(!\d0|c1|q [2]),
	.datae(gnd),
	.dataf(!\d0|c1|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c1|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c1|q~3 .extended_lut = "off";
defparam \d0|c1|q~3 .lut_mask = 64'h0001000155545554;
defparam \d0|c1|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N56
dffeas \d0|c1|q[3] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|c1|q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c1|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c1|q[3] .is_wysiwyg = "true";
defparam \d0|c1|q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N30
cyclonev_lcell_comb \d0|c1|q~0 (
// Equation(s):
// \d0|c1|q~0_combout  = ( \d0|c1|q [2] & ( (\SW[9]~input_o  & (!\d0|c1|q [0] & ((!\d0|c1|q [1]) # (\d0|c1|q [3])))) ) ) # ( !\d0|c1|q [2] & ( (\SW[9]~input_o  & !\d0|c1|q [0]) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\d0|c1|q [0]),
	.datac(!\d0|c1|q [3]),
	.datad(!\d0|c1|q [1]),
	.datae(gnd),
	.dataf(!\d0|c1|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c1|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c1|q~0 .extended_lut = "off";
defparam \d0|c1|q~0 .lut_mask = 64'h4444444444044404;
defparam \d0|c1|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N21
cyclonev_lcell_comb \d0|c1|q[0]~feeder (
// Equation(s):
// \d0|c1|q[0]~feeder_combout  = \d0|c1|q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|c1|q~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c1|q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c1|q[0]~feeder .extended_lut = "off";
defparam \d0|c1|q[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \d0|c1|q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N23
dffeas \d0|c1|q[0] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|c1|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c1|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c1|q[0] .is_wysiwyg = "true";
defparam \d0|c1|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N30
cyclonev_lcell_comb \d0|x_start~0 (
// Equation(s):
// \d0|x_start~0_combout  = ( \d0|c1|q [0] & ( \SW[9]~input_o  ) ) # ( !\d0|c1|q [0] )

	.dataa(gnd),
	.datab(!\SW[9]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\d0|c1|q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|x_start~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|x_start~0 .extended_lut = "off";
defparam \d0|x_start~0 .lut_mask = 64'hFFFF3333FFFF3333;
defparam \d0|x_start~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N53
dffeas \d0|y_start[6] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|y_start[6]~feeder_combout ),
	.asdata(\d0|y1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|x_start~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_start [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_start[6] .is_wysiwyg = "true";
defparam \d0|y_start[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y67_N53
dffeas \d0|y_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|y_start [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_out[6] .is_wysiwyg = "true";
defparam \d0|y_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N36
cyclonev_lcell_comb \d0|y2[4]~feeder (
// Equation(s):
// \d0|y2[4]~feeder_combout  = \d0|y1 [4]

	.dataa(gnd),
	.datab(!\d0|y1 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|y2[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|y2[4]~feeder .extended_lut = "off";
defparam \d0|y2[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \d0|y2[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N37
dffeas \d0|y2[4] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|y2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y2[4] .is_wysiwyg = "true";
defparam \d0|y2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y66_N52
dffeas \d0|y3[4] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y3[4] .is_wysiwyg = "true";
defparam \d0|y3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y66_N41
dffeas \d0|y4[4] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y3 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y4[4] .is_wysiwyg = "true";
defparam \d0|y4[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y66_N47
dffeas \d0|y5[4] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y4 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y5[4] .is_wysiwyg = "true";
defparam \d0|y5[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N6
cyclonev_lcell_comb \d0|yb[4]~feeder (
// Equation(s):
// \d0|yb[4]~feeder_combout  = \d0|y5 [4]

	.dataa(gnd),
	.datab(!\d0|y5 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|yb[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|yb[4]~feeder .extended_lut = "off";
defparam \d0|yb[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \d0|yb[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y66_N7
dffeas \d0|yb[4] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|yb[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|yb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|yb[4] .is_wysiwyg = "true";
defparam \d0|yb[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N27
cyclonev_lcell_comb \d0|y_start[4]~feeder (
// Equation(s):
// \d0|y_start[4]~feeder_combout  = \d0|yb [4]

	.dataa(gnd),
	.datab(!\d0|yb [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|y_start[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|y_start[4]~feeder .extended_lut = "off";
defparam \d0|y_start[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \d0|y_start[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N29
dffeas \d0|y_start[4] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|y_start[4]~feeder_combout ),
	.asdata(\d0|y1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|x_start~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_start [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_start[4] .is_wysiwyg = "true";
defparam \d0|y_start[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y67_N8
dffeas \d0|y_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|y_start [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_out[4] .is_wysiwyg = "true";
defparam \d0|y_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y66_N58
dffeas \d0|y2[5] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y2[5] .is_wysiwyg = "true";
defparam \d0|y2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y66_N13
dffeas \d0|y3[5] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y3[5] .is_wysiwyg = "true";
defparam \d0|y3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y66_N50
dffeas \d0|y4[5] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y3 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y4[5] .is_wysiwyg = "true";
defparam \d0|y4[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N39
cyclonev_lcell_comb \d0|y5[5]~feeder (
// Equation(s):
// \d0|y5[5]~feeder_combout  = \d0|y4 [5]

	.dataa(!\d0|y4 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|y5[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|y5[5]~feeder .extended_lut = "off";
defparam \d0|y5[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \d0|y5[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N40
dffeas \d0|y5[5] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|y5[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y5[5] .is_wysiwyg = "true";
defparam \d0|y5[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N21
cyclonev_lcell_comb \d0|yb[5]~feeder (
// Equation(s):
// \d0|yb[5]~feeder_combout  = \d0|y5 [5]

	.dataa(!\d0|y5 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|yb[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|yb[5]~feeder .extended_lut = "off";
defparam \d0|yb[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \d0|yb[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y66_N22
dffeas \d0|yb[5] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|yb[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|yb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|yb[5] .is_wysiwyg = "true";
defparam \d0|yb[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N18
cyclonev_lcell_comb \d0|y_start[5]~feeder (
// Equation(s):
// \d0|y_start[5]~feeder_combout  = \d0|yb [5]

	.dataa(gnd),
	.datab(!\d0|yb [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|y_start[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|y_start[5]~feeder .extended_lut = "off";
defparam \d0|y_start[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \d0|y_start[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y67_N19
dffeas \d0|y_start[5] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|y_start[5]~feeder_combout ),
	.asdata(\d0|y1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|x_start~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_start [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_start[5] .is_wysiwyg = "true";
defparam \d0|y_start[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y67_N50
dffeas \d0|y_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|y_start [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_out[5] .is_wysiwyg = "true";
defparam \d0|y_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N0
cyclonev_lcell_comb \d0|Add3~13 (
// Equation(s):
// \d0|Add3~13_sumout  = SUM(( \d0|x1 [2] ) + ( VCC ) + ( !VCC ))
// \d0|Add3~14  = CARRY(( \d0|x1 [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|x1 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|Add3~13_sumout ),
	.cout(\d0|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \d0|Add3~13 .extended_lut = "off";
defparam \d0|Add3~13 .lut_mask = 64'h0000000000000F0F;
defparam \d0|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N21
cyclonev_lcell_comb \d0|x1[7]~0 (
// Equation(s):
// \d0|x1[7]~0_combout  = ( \SW[9]~input_o  & ( \fsm|current_state.SNAKE_MOVES_LEFT~q  ) ) # ( !\SW[9]~input_o  & ( \fsm|current_state.SNAKE_MOVES_LEFT~q  & ( !\fsm|current_state.SNAKE_MOVES_RIGHT~q  ) ) ) # ( \SW[9]~input_o  & ( 
// !\fsm|current_state.SNAKE_MOVES_LEFT~q  ) ) # ( !\SW[9]~input_o  & ( !\fsm|current_state.SNAKE_MOVES_LEFT~q  & ( \fsm|current_state.SNAKE_MOVES_RIGHT~q  ) ) )

	.dataa(!\fsm|current_state.SNAKE_MOVES_RIGHT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[9]~input_o ),
	.dataf(!\fsm|current_state.SNAKE_MOVES_LEFT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|x1[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|x1[7]~0 .extended_lut = "off";
defparam \d0|x1[7]~0 .lut_mask = 64'h5555FFFFAAAAFFFF;
defparam \d0|x1[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N50
dffeas \d0|x1[2] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|Add3~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(\d0|x1[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x1[2] .is_wysiwyg = "true";
defparam \d0|x1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N54
cyclonev_lcell_comb \d0|x2~0 (
// Equation(s):
// \d0|x2~0_combout  = ( !\SW[9]~input_o  & ( \d0|x1 [2] ) ) # ( \SW[9]~input_o  & ( !\d0|x1 [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[9]~input_o ),
	.dataf(!\d0|x1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|x2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|x2~0 .extended_lut = "off";
defparam \d0|x2~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \d0|x2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y66_N56
dffeas \d0|x2[2] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|x2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x2[2] .is_wysiwyg = "true";
defparam \d0|x2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N36
cyclonev_lcell_comb \d0|x3~0 (
// Equation(s):
// \d0|x3~0_combout  = ( !\SW[9]~input_o  & ( \d0|x2 [2] ) ) # ( \SW[9]~input_o  & ( !\d0|x2 [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[9]~input_o ),
	.dataf(!\d0|x2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|x3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|x3~0 .extended_lut = "off";
defparam \d0|x3~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \d0|x3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y66_N35
dffeas \d0|x3[2] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|x3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x3[2] .is_wysiwyg = "true";
defparam \d0|x3[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N3
cyclonev_lcell_comb \d0|Add3~17 (
// Equation(s):
// \d0|Add3~17_sumout  = SUM(( \fsm|current_state.SNAKE_MOVES_LEFT~q  ) + ( \d0|x1 [3] ) + ( \d0|Add3~14  ))
// \d0|Add3~18  = CARRY(( \fsm|current_state.SNAKE_MOVES_LEFT~q  ) + ( \d0|x1 [3] ) + ( \d0|Add3~14  ))

	.dataa(!\fsm|current_state.SNAKE_MOVES_LEFT~q ),
	.datab(gnd),
	.datac(!\d0|x1 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|Add3~17_sumout ),
	.cout(\d0|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \d0|Add3~17 .extended_lut = "off";
defparam \d0|Add3~17 .lut_mask = 64'h0000F0F000005555;
defparam \d0|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N44
dffeas \d0|x1[3] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|Add3~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(\d0|x1[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x1[3] .is_wysiwyg = "true";
defparam \d0|x1[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N6
cyclonev_lcell_comb \d0|Add3~21 (
// Equation(s):
// \d0|Add3~21_sumout  = SUM(( \d0|x1 [4] ) + ( \fsm|current_state.SNAKE_MOVES_LEFT~q  ) + ( \d0|Add3~18  ))
// \d0|Add3~22  = CARRY(( \d0|x1 [4] ) + ( \fsm|current_state.SNAKE_MOVES_LEFT~q  ) + ( \d0|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fsm|current_state.SNAKE_MOVES_LEFT~q ),
	.datad(!\d0|x1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|Add3~21_sumout ),
	.cout(\d0|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \d0|Add3~21 .extended_lut = "off";
defparam \d0|Add3~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \d0|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N3
cyclonev_lcell_comb \d0|x1[4]~feeder (
// Equation(s):
// \d0|x1[4]~feeder_combout  = ( \d0|Add3~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d0|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|x1[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|x1[4]~feeder .extended_lut = "off";
defparam \d0|x1[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d0|x1[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N5
dffeas \d0|x1[4] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|x1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[9]~input_o ),
	.ena(\d0|x1[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x1[4] .is_wysiwyg = "true";
defparam \d0|x1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N24
cyclonev_lcell_comb \d0|Add3~25 (
// Equation(s):
// \d0|Add3~25_combout  = ( \d0|x1 [2] & ( \d0|x1 [4] ) ) # ( !\d0|x1 [2] & ( !\d0|x1 [3] $ (\d0|x1 [4]) ) )

	.dataa(gnd),
	.datab(!\d0|x1 [3]),
	.datac(gnd),
	.datad(!\d0|x1 [4]),
	.datae(gnd),
	.dataf(!\d0|x1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add3~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add3~25 .extended_lut = "off";
defparam \d0|Add3~25 .lut_mask = 64'hCC33CC3300FF00FF;
defparam \d0|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N26
dffeas \d0|x2[4] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add3~25_combout ),
	.asdata(\d0|x1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x2[4] .is_wysiwyg = "true";
defparam \d0|x2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N27
cyclonev_lcell_comb \d0|Add3~24 (
// Equation(s):
// \d0|Add3~24_combout  = ( \d0|x1 [2] & ( \d0|x1 [3] ) ) # ( !\d0|x1 [2] & ( !\d0|x1 [3] ) )

	.dataa(gnd),
	.datab(!\d0|x1 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d0|x1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add3~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add3~24 .extended_lut = "off";
defparam \d0|Add3~24 .lut_mask = 64'hCCCCCCCC33333333;
defparam \d0|Add3~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N29
dffeas \d0|x2[3] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add3~24_combout ),
	.asdata(\d0|x1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x2[3] .is_wysiwyg = "true";
defparam \d0|x2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N18
cyclonev_lcell_comb \d0|Add2~1 (
// Equation(s):
// \d0|Add2~1_combout  = ( \d0|x2 [3] & ( \d0|x2 [4] ) ) # ( !\d0|x2 [3] & ( !\d0|x2 [4] $ (\d0|x2 [2]) ) )

	.dataa(!\d0|x2 [4]),
	.datab(!\d0|x2 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d0|x2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add2~1 .extended_lut = "off";
defparam \d0|Add2~1 .lut_mask = 64'h9999999955555555;
defparam \d0|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N20
dffeas \d0|x3[4] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add2~1_combout ),
	.asdata(\d0|x2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x3[4] .is_wysiwyg = "true";
defparam \d0|x3[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N21
cyclonev_lcell_comb \d0|Add2~0 (
// Equation(s):
// \d0|Add2~0_combout  = ( \d0|x2 [3] & ( \d0|x2 [2] ) ) # ( !\d0|x2 [3] & ( !\d0|x2 [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|x2 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d0|x2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add2~0 .extended_lut = "off";
defparam \d0|Add2~0 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \d0|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N23
dffeas \d0|x3[3] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add2~0_combout ),
	.asdata(\d0|x2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x3[3] .is_wysiwyg = "true";
defparam \d0|x3[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N39
cyclonev_lcell_comb \d0|Add1~1 (
// Equation(s):
// \d0|Add1~1_combout  = ( \d0|x3 [3] & ( \d0|x3 [4] ) ) # ( !\d0|x3 [3] & ( !\d0|x3 [2] $ (\d0|x3 [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|x3 [2]),
	.datad(!\d0|x3 [4]),
	.datae(gnd),
	.dataf(!\d0|x3 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add1~1 .extended_lut = "off";
defparam \d0|Add1~1 .lut_mask = 64'hF00FF00F00FF00FF;
defparam \d0|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N41
dffeas \d0|x4[4] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add1~1_combout ),
	.asdata(\d0|x3 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x4[4] .is_wysiwyg = "true";
defparam \d0|x4[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N54
cyclonev_lcell_comb \d0|Add1~0 (
// Equation(s):
// \d0|Add1~0_combout  = !\d0|x3 [3] $ (\d0|x3 [2])

	.dataa(gnd),
	.datab(!\d0|x3 [3]),
	.datac(!\d0|x3 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add1~0 .extended_lut = "off";
defparam \d0|Add1~0 .lut_mask = 64'hC3C3C3C3C3C3C3C3;
defparam \d0|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N56
dffeas \d0|x4[3] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add1~0_combout ),
	.asdata(\d0|x3 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x4[3] .is_wysiwyg = "true";
defparam \d0|x4[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N3
cyclonev_lcell_comb \d0|x4~0 (
// Equation(s):
// \d0|x4~0_combout  = !\d0|x3 [2] $ (!\SW[9]~input_o )

	.dataa(!\d0|x3 [2]),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|x4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|x4~0 .extended_lut = "off";
defparam \d0|x4~0 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \d0|x4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N5
dffeas \d0|x4[2] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|x4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x4[2] .is_wysiwyg = "true";
defparam \d0|x4[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N48
cyclonev_lcell_comb \d0|Add0~1 (
// Equation(s):
// \d0|Add0~1_combout  = !\d0|x4 [4] $ (((\d0|x4 [2]) # (\d0|x4 [3])))

	.dataa(!\d0|x4 [4]),
	.datab(!\d0|x4 [3]),
	.datac(!\d0|x4 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add0~1 .extended_lut = "off";
defparam \d0|Add0~1 .lut_mask = 64'h9595959595959595;
defparam \d0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N50
dffeas \d0|x5[4] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add0~1_combout ),
	.asdata(\d0|x4 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x5[4] .is_wysiwyg = "true";
defparam \d0|x5[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N9
cyclonev_lcell_comb \d0|Add3~9 (
// Equation(s):
// \d0|Add3~9_sumout  = SUM(( \d0|x1 [5] ) + ( \fsm|current_state.SNAKE_MOVES_LEFT~q  ) + ( \d0|Add3~22  ))
// \d0|Add3~10  = CARRY(( \d0|x1 [5] ) + ( \fsm|current_state.SNAKE_MOVES_LEFT~q  ) + ( \d0|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fsm|current_state.SNAKE_MOVES_LEFT~q ),
	.datad(!\d0|x1 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|Add3~9_sumout ),
	.cout(\d0|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \d0|Add3~9 .extended_lut = "off";
defparam \d0|Add3~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \d0|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N59
dffeas \d0|x1[5] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|Add3~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(\d0|x1[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x1[5] .is_wysiwyg = "true";
defparam \d0|x1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N57
cyclonev_lcell_comb \d0|Add3~26 (
// Equation(s):
// \d0|Add3~26_combout  = ( \d0|x1 [2] & ( \d0|x1 [5] ) ) # ( !\d0|x1 [2] & ( !\d0|x1 [5] $ (((\d0|x1 [4]) # (\d0|x1 [3]))) ) )

	.dataa(!\d0|x1 [3]),
	.datab(gnd),
	.datac(!\d0|x1 [4]),
	.datad(!\d0|x1 [5]),
	.datae(gnd),
	.dataf(!\d0|x1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add3~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add3~26 .extended_lut = "off";
defparam \d0|Add3~26 .lut_mask = 64'hA05FA05F00FF00FF;
defparam \d0|Add3~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N59
dffeas \d0|x2[5] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add3~26_combout ),
	.asdata(\d0|x1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x2[5] .is_wysiwyg = "true";
defparam \d0|x2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N15
cyclonev_lcell_comb \d0|Add2~2 (
// Equation(s):
// \d0|Add2~2_combout  = ( \d0|x2 [3] & ( \d0|x2 [5] ) ) # ( !\d0|x2 [3] & ( !\d0|x2 [5] $ (((\d0|x2 [2]) # (\d0|x2 [4]))) ) )

	.dataa(!\d0|x2 [4]),
	.datab(gnd),
	.datac(!\d0|x2 [2]),
	.datad(!\d0|x2 [5]),
	.datae(gnd),
	.dataf(!\d0|x2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add2~2 .extended_lut = "off";
defparam \d0|Add2~2 .lut_mask = 64'hA05FA05F00FF00FF;
defparam \d0|Add2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N17
dffeas \d0|x3[5] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add2~2_combout ),
	.asdata(\d0|x2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x3[5] .is_wysiwyg = "true";
defparam \d0|x3[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N30
cyclonev_lcell_comb \d0|Add1~2 (
// Equation(s):
// \d0|Add1~2_combout  = ( \d0|x3 [5] & ( ((\d0|x3 [4]) # (\d0|x3 [3])) # (\d0|x3 [2]) ) ) # ( !\d0|x3 [5] & ( (!\d0|x3 [2] & (!\d0|x3 [3] & !\d0|x3 [4])) ) )

	.dataa(!\d0|x3 [2]),
	.datab(!\d0|x3 [3]),
	.datac(gnd),
	.datad(!\d0|x3 [4]),
	.datae(gnd),
	.dataf(!\d0|x3 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add1~2 .extended_lut = "off";
defparam \d0|Add1~2 .lut_mask = 64'h8800880077FF77FF;
defparam \d0|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N32
dffeas \d0|x4[5] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add1~2_combout ),
	.asdata(\d0|x3 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x4[5] .is_wysiwyg = "true";
defparam \d0|x4[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N12
cyclonev_lcell_comb \d0|Add3~5 (
// Equation(s):
// \d0|Add3~5_sumout  = SUM(( \fsm|current_state.SNAKE_MOVES_LEFT~q  ) + ( \d0|x1 [6] ) + ( \d0|Add3~10  ))
// \d0|Add3~6  = CARRY(( \fsm|current_state.SNAKE_MOVES_LEFT~q  ) + ( \d0|x1 [6] ) + ( \d0|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|x1 [6]),
	.datad(!\fsm|current_state.SNAKE_MOVES_LEFT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|Add3~5_sumout ),
	.cout(\d0|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \d0|Add3~5 .extended_lut = "off";
defparam \d0|Add3~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \d0|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N6
cyclonev_lcell_comb \d0|x1[6]~feeder (
// Equation(s):
// \d0|x1[6]~feeder_combout  = \d0|Add3~5_sumout 

	.dataa(!\d0|Add3~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|x1[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|x1[6]~feeder .extended_lut = "off";
defparam \d0|x1[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \d0|x1[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N8
dffeas \d0|x1[6] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|x1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[9]~input_o ),
	.ena(\d0|x1[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x1[6] .is_wysiwyg = "true";
defparam \d0|x1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N36
cyclonev_lcell_comb \d0|Add3~27 (
// Equation(s):
// \d0|Add3~27_combout  = ( \d0|x1 [4] & ( \d0|x1 [6] ) ) # ( !\d0|x1 [4] & ( !\d0|x1 [6] $ ((((\d0|x1 [5]) # (\d0|x1 [3])) # (\d0|x1 [2]))) ) )

	.dataa(!\d0|x1 [2]),
	.datab(!\d0|x1 [3]),
	.datac(!\d0|x1 [5]),
	.datad(!\d0|x1 [6]),
	.datae(gnd),
	.dataf(!\d0|x1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add3~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add3~27 .extended_lut = "off";
defparam \d0|Add3~27 .lut_mask = 64'h807F807F00FF00FF;
defparam \d0|Add3~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N38
dffeas \d0|x2[6] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add3~27_combout ),
	.asdata(\d0|x1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x2[6] .is_wysiwyg = "true";
defparam \d0|x2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N12
cyclonev_lcell_comb \d0|Add2~3 (
// Equation(s):
// \d0|Add2~3_combout  = ( \d0|x2 [5] & ( \d0|x2 [6] ) ) # ( !\d0|x2 [5] & ( !\d0|x2 [6] $ ((((\d0|x2 [3]) # (\d0|x2 [2])) # (\d0|x2 [4]))) ) )

	.dataa(!\d0|x2 [4]),
	.datab(!\d0|x2 [2]),
	.datac(!\d0|x2 [3]),
	.datad(!\d0|x2 [6]),
	.datae(gnd),
	.dataf(!\d0|x2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add2~3 .extended_lut = "off";
defparam \d0|Add2~3 .lut_mask = 64'h807F807F00FF00FF;
defparam \d0|Add2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N14
dffeas \d0|x3[6] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add2~3_combout ),
	.asdata(\d0|x2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x3[6] .is_wysiwyg = "true";
defparam \d0|x3[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N33
cyclonev_lcell_comb \d0|Add1~3 (
// Equation(s):
// \d0|Add1~3_combout  = ( \d0|x3 [5] & ( \d0|x3 [6] ) ) # ( !\d0|x3 [5] & ( !\d0|x3 [6] $ ((((\d0|x3 [4]) # (\d0|x3 [3])) # (\d0|x3 [2]))) ) )

	.dataa(!\d0|x3 [2]),
	.datab(!\d0|x3 [3]),
	.datac(!\d0|x3 [4]),
	.datad(!\d0|x3 [6]),
	.datae(gnd),
	.dataf(!\d0|x3 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add1~3 .extended_lut = "off";
defparam \d0|Add1~3 .lut_mask = 64'h807F807F00FF00FF;
defparam \d0|Add1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N35
dffeas \d0|x4[6] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add1~3_combout ),
	.asdata(\d0|x3 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x4[6] .is_wysiwyg = "true";
defparam \d0|x4[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N42
cyclonev_lcell_comb \d0|Add0~3 (
// Equation(s):
// \d0|Add0~3_combout  = ( \d0|x4 [4] & ( \d0|x4 [6] ) ) # ( !\d0|x4 [4] & ( !\d0|x4 [6] $ ((((\d0|x4 [5]) # (\d0|x4 [3])) # (\d0|x4 [2]))) ) )

	.dataa(!\d0|x4 [2]),
	.datab(!\d0|x4 [3]),
	.datac(!\d0|x4 [5]),
	.datad(!\d0|x4 [6]),
	.datae(gnd),
	.dataf(!\d0|x4 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add0~3 .extended_lut = "off";
defparam \d0|Add0~3 .lut_mask = 64'h807F807F00FF00FF;
defparam \d0|Add0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N44
dffeas \d0|x5[6] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add0~3_combout ),
	.asdata(\d0|x4 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x5[6] .is_wysiwyg = "true";
defparam \d0|x5[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N45
cyclonev_lcell_comb \d0|x5~0 (
// Equation(s):
// \d0|x5~0_combout  = !\d0|x4 [2] $ (!\SW[9]~input_o )

	.dataa(!\d0|x4 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[9]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|x5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|x5~0 .extended_lut = "off";
defparam \d0|x5~0 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \d0|x5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N47
dffeas \d0|x5[2] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|x5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x5[2] .is_wysiwyg = "true";
defparam \d0|x5[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N51
cyclonev_lcell_comb \d0|Add0~2 (
// Equation(s):
// \d0|Add0~2_combout  = !\d0|x4 [5] $ ((((\d0|x4 [2]) # (\d0|x4 [3])) # (\d0|x4 [4])))

	.dataa(!\d0|x4 [4]),
	.datab(!\d0|x4 [3]),
	.datac(!\d0|x4 [2]),
	.datad(!\d0|x4 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add0~2 .extended_lut = "off";
defparam \d0|Add0~2 .lut_mask = 64'h807F807F807F807F;
defparam \d0|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N53
dffeas \d0|x5[5] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add0~2_combout ),
	.asdata(\d0|x4 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x5[5] .is_wysiwyg = "true";
defparam \d0|x5[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N15
cyclonev_lcell_comb \d0|Add3~1 (
// Equation(s):
// \d0|Add3~1_sumout  = SUM(( \fsm|current_state.SNAKE_MOVES_LEFT~q  ) + ( \d0|x1 [7] ) + ( \d0|Add3~6  ))

	.dataa(!\d0|x1 [7]),
	.datab(!\fsm|current_state.SNAKE_MOVES_LEFT~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d0|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d0|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add3~1 .extended_lut = "off";
defparam \d0|Add3~1 .lut_mask = 64'h0000AAAA00003333;
defparam \d0|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N53
dffeas \d0|x1[7] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|Add3~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(\d0|x1[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x1[7] .is_wysiwyg = "true";
defparam \d0|x1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N42
cyclonev_lcell_comb \d0|Add3~28 (
// Equation(s):
// \d0|Add3~28_combout  = ( \d0|x1 [7] & ( \d0|x1 [2] ) ) # ( \d0|x1 [7] & ( !\d0|x1 [2] & ( (((\d0|x1 [4]) # (\d0|x1 [6])) # (\d0|x1 [5])) # (\d0|x1 [3]) ) ) ) # ( !\d0|x1 [7] & ( !\d0|x1 [2] & ( (!\d0|x1 [3] & (!\d0|x1 [5] & (!\d0|x1 [6] & !\d0|x1 [4]))) ) 
// ) )

	.dataa(!\d0|x1 [3]),
	.datab(!\d0|x1 [5]),
	.datac(!\d0|x1 [6]),
	.datad(!\d0|x1 [4]),
	.datae(!\d0|x1 [7]),
	.dataf(!\d0|x1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add3~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add3~28 .extended_lut = "off";
defparam \d0|Add3~28 .lut_mask = 64'h80007FFF0000FFFF;
defparam \d0|Add3~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N44
dffeas \d0|x2[7] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add3~28_combout ),
	.asdata(\d0|x1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x2[7] .is_wysiwyg = "true";
defparam \d0|x2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N6
cyclonev_lcell_comb \d0|Add2~4 (
// Equation(s):
// \d0|Add2~4_combout  = ( \d0|x2 [3] & ( \d0|x2 [5] & ( \d0|x2 [7] ) ) ) # ( !\d0|x2 [3] & ( \d0|x2 [5] & ( \d0|x2 [7] ) ) ) # ( \d0|x2 [3] & ( !\d0|x2 [5] & ( \d0|x2 [7] ) ) ) # ( !\d0|x2 [3] & ( !\d0|x2 [5] & ( !\d0|x2 [7] $ ((((\d0|x2 [2]) # (\d0|x2 
// [4])) # (\d0|x2 [6]))) ) ) )

	.dataa(!\d0|x2 [6]),
	.datab(!\d0|x2 [4]),
	.datac(!\d0|x2 [7]),
	.datad(!\d0|x2 [2]),
	.datae(!\d0|x2 [3]),
	.dataf(!\d0|x2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add2~4 .extended_lut = "off";
defparam \d0|Add2~4 .lut_mask = 64'h870F0F0F0F0F0F0F;
defparam \d0|Add2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N8
dffeas \d0|x3[7] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add2~4_combout ),
	.asdata(\d0|x2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x3[7] .is_wysiwyg = "true";
defparam \d0|x3[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N48
cyclonev_lcell_comb \d0|Add1~4 (
// Equation(s):
// \d0|Add1~4_combout  = ( \d0|x3 [4] & ( \d0|x3 [5] & ( \d0|x3 [7] ) ) ) # ( !\d0|x3 [4] & ( \d0|x3 [5] & ( \d0|x3 [7] ) ) ) # ( \d0|x3 [4] & ( !\d0|x3 [5] & ( \d0|x3 [7] ) ) ) # ( !\d0|x3 [4] & ( !\d0|x3 [5] & ( !\d0|x3 [7] $ ((((\d0|x3 [6]) # (\d0|x3 
// [2])) # (\d0|x3 [3]))) ) ) )

	.dataa(!\d0|x3 [7]),
	.datab(!\d0|x3 [3]),
	.datac(!\d0|x3 [2]),
	.datad(!\d0|x3 [6]),
	.datae(!\d0|x3 [4]),
	.dataf(!\d0|x3 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add1~4 .extended_lut = "off";
defparam \d0|Add1~4 .lut_mask = 64'h9555555555555555;
defparam \d0|Add1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N50
dffeas \d0|x4[7] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add1~4_combout ),
	.asdata(\d0|x3 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x4[7] .is_wysiwyg = "true";
defparam \d0|x4[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N0
cyclonev_lcell_comb \d0|Add0~4 (
// Equation(s):
// \d0|Add0~4_combout  = ( \d0|x4 [4] & ( \d0|x4 [5] & ( \d0|x4 [7] ) ) ) # ( !\d0|x4 [4] & ( \d0|x4 [5] & ( \d0|x4 [7] ) ) ) # ( \d0|x4 [4] & ( !\d0|x4 [5] & ( \d0|x4 [7] ) ) ) # ( !\d0|x4 [4] & ( !\d0|x4 [5] & ( !\d0|x4 [7] $ ((((\d0|x4 [6]) # (\d0|x4 
// [2])) # (\d0|x4 [3]))) ) ) )

	.dataa(!\d0|x4 [3]),
	.datab(!\d0|x4 [2]),
	.datac(!\d0|x4 [7]),
	.datad(!\d0|x4 [6]),
	.datae(!\d0|x4 [4]),
	.dataf(!\d0|x4 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add0~4 .extended_lut = "off";
defparam \d0|Add0~4 .lut_mask = 64'h870F0F0F0F0F0F0F;
defparam \d0|Add0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N1
dffeas \d0|x5[7] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add0~4_combout ),
	.asdata(\d0|x4 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x5[7] .is_wysiwyg = "true";
defparam \d0|x5[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N33
cyclonev_lcell_comb \d0|Add0~0 (
// Equation(s):
// \d0|Add0~0_combout  = !\d0|x4 [2] $ (\d0|x4 [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|x4 [2]),
	.datad(!\d0|x4 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add0~0 .extended_lut = "off";
defparam \d0|Add0~0 .lut_mask = 64'hF00FF00FF00FF00F;
defparam \d0|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N35
dffeas \d0|x5[3] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add0~0_combout ),
	.asdata(\d0|x4 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x5[3] .is_wysiwyg = "true";
defparam \d0|x5[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N27
cyclonev_lcell_comb \d0|Add4~0 (
// Equation(s):
// \d0|Add4~0_combout  = ( \d0|x5 [7] & ( \d0|x5 [3] ) ) # ( \d0|x5 [7] & ( !\d0|x5 [3] & ( (((\d0|x5 [5]) # (\d0|x5 [2])) # (\d0|x5 [6])) # (\d0|x5 [4]) ) ) ) # ( !\d0|x5 [7] & ( !\d0|x5 [3] & ( (!\d0|x5 [4] & (!\d0|x5 [6] & (!\d0|x5 [2] & !\d0|x5 [5]))) ) 
// ) )

	.dataa(!\d0|x5 [4]),
	.datab(!\d0|x5 [6]),
	.datac(!\d0|x5 [2]),
	.datad(!\d0|x5 [5]),
	.datae(!\d0|x5 [7]),
	.dataf(!\d0|x5 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add4~0 .extended_lut = "off";
defparam \d0|Add4~0 .lut_mask = 64'h80007FFF0000FFFF;
defparam \d0|Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y66_N28
dffeas \d0|xb[7] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|xb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|xb[7] .is_wysiwyg = "true";
defparam \d0|xb[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N24
cyclonev_lcell_comb \d0|x_start[7]~feeder (
// Equation(s):
// \d0|x_start[7]~feeder_combout  = \d0|xb [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|xb [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|x_start[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|x_start[7]~feeder .extended_lut = "off";
defparam \d0|x_start[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \d0|x_start[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N25
dffeas \d0|x_start[7] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|x_start[7]~feeder_combout ),
	.asdata(\d0|x1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|x_start~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_start [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_start[7] .is_wysiwyg = "true";
defparam \d0|x_start[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y67_N32
dffeas \d0|x_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|x_start [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_out[7] .is_wysiwyg = "true";
defparam \d0|x_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N15
cyclonev_lcell_comb \d0|c2|q~0 (
// Equation(s):
// \d0|c2|q~0_combout  = ( !\d0|c2|q [0] & ( \SW[9]~input_o  ) )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\d0|c2|q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c2|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c2|q~0 .extended_lut = "off";
defparam \d0|c2|q~0 .lut_mask = 64'h5555000055550000;
defparam \d0|c2|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N17
dffeas \d0|c2|q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|c2|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c2|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c2|q[0] .is_wysiwyg = "true";
defparam \d0|c2|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N54
cyclonev_lcell_comb \d0|c2|q~1 (
// Equation(s):
// \d0|c2|q~1_combout  = ( !\d0|c2|q [1] & ( \d0|c2|q [0] & ( \SW[9]~input_o  ) ) ) # ( \d0|c2|q [1] & ( !\d0|c2|q [0] & ( \SW[9]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(!\d0|c2|q [1]),
	.dataf(!\d0|c2|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c2|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c2|q~1 .extended_lut = "off";
defparam \d0|c2|q~1 .lut_mask = 64'h00000F0F0F0F0000;
defparam \d0|c2|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N55
dffeas \d0|c2|q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|c2|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c2|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c2|q[1] .is_wysiwyg = "true";
defparam \d0|c2|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y67_N47
dffeas \d0|x_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|c2|q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_out[1] .is_wysiwyg = "true";
defparam \d0|x_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y67_N2
dffeas \d0|x_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|c2|q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_out[0] .is_wysiwyg = "true";
defparam \d0|x_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N45
cyclonev_lcell_comb \VGA|user_input_translator|Add1~1 (
// Equation(s):
// \VGA|user_input_translator|Add1~1_combout  = ( \d0|x_out [0] & ( (\d0|x_out [7] & \d0|x_out [1]) ) )

	.dataa(!\d0|x_out [7]),
	.datab(gnd),
	.datac(!\d0|x_out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d0|x_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|user_input_translator|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~1 .lut_mask = 64'h0000000005050505;
defparam \VGA|user_input_translator|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N45
cyclonev_lcell_comb \VGA|user_input_translator|Add1~0 (
// Equation(s):
// \VGA|user_input_translator|Add1~0_combout  = ( \d0|x_out [7] & ( \d0|x_out [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d0|x_out [0]),
	.datae(gnd),
	.dataf(!\d0|x_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|user_input_translator|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~0 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~0 .lut_mask = 64'h0000000000FF00FF;
defparam \VGA|user_input_translator|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y66_N34
dffeas \d0|y2[3] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y2[3] .is_wysiwyg = "true";
defparam \d0|y2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y66_N16
dffeas \d0|y3[3] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y3[3] .is_wysiwyg = "true";
defparam \d0|y3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y66_N43
dffeas \d0|y4[3] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y3 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y4[3] .is_wysiwyg = "true";
defparam \d0|y4[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y66_N58
dffeas \d0|y5[3] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y4 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y5[3] .is_wysiwyg = "true";
defparam \d0|y5[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y66_N10
dffeas \d0|yb[3] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y5 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|yb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|yb[3] .is_wysiwyg = "true";
defparam \d0|yb[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N15
cyclonev_lcell_comb \d0|y_start[3]~feeder (
// Equation(s):
// \d0|y_start[3]~feeder_combout  = \d0|yb [3]

	.dataa(!\d0|yb [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|y_start[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|y_start[3]~feeder .extended_lut = "off";
defparam \d0|y_start[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \d0|y_start[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y67_N16
dffeas \d0|y_start[3] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|y_start[3]~feeder_combout ),
	.asdata(\d0|y1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|x_start~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_start [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_start[3] .is_wysiwyg = "true";
defparam \d0|y_start[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y67_N41
dffeas \d0|y_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|y_start [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_out[3] .is_wysiwyg = "true";
defparam \d0|y_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y66_N46
dffeas \d0|y2[2] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y2[2] .is_wysiwyg = "true";
defparam \d0|y2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y66_N10
dffeas \d0|y3[2] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y3[2] .is_wysiwyg = "true";
defparam \d0|y3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y66_N55
dffeas \d0|y4[2] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y3 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y4[2] .is_wysiwyg = "true";
defparam \d0|y4[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y66_N31
dffeas \d0|y5[2] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y4 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y5[2] .is_wysiwyg = "true";
defparam \d0|y5[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y67_N46
dffeas \d0|yb[2] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(gnd),
	.asdata(\d0|y5 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|yb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|yb[2] .is_wysiwyg = "true";
defparam \d0|yb[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N0
cyclonev_lcell_comb \d0|y_start[2]~feeder (
// Equation(s):
// \d0|y_start[2]~feeder_combout  = \d0|yb [2]

	.dataa(gnd),
	.datab(!\d0|yb [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|y_start[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|y_start[2]~feeder .extended_lut = "off";
defparam \d0|y_start[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \d0|y_start[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N2
dffeas \d0|y_start[2] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|y_start[2]~feeder_combout ),
	.asdata(\d0|y1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|x_start~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_start [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_start[2] .is_wysiwyg = "true";
defparam \d0|y_start[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y67_N44
dffeas \d0|y_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|y_start [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_out[2] .is_wysiwyg = "true";
defparam \d0|y_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N12
cyclonev_lcell_comb \d0|Add4~1 (
// Equation(s):
// \d0|Add4~1_combout  = ( \d0|x5 [6] & ( (((\d0|x5 [5]) # (\d0|x5 [2])) # (\d0|x5 [3])) # (\d0|x5 [4]) ) ) # ( !\d0|x5 [6] & ( (!\d0|x5 [4] & (!\d0|x5 [3] & (!\d0|x5 [2] & !\d0|x5 [5]))) ) )

	.dataa(!\d0|x5 [4]),
	.datab(!\d0|x5 [3]),
	.datac(!\d0|x5 [2]),
	.datad(!\d0|x5 [5]),
	.datae(gnd),
	.dataf(!\d0|x5 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add4~1 .extended_lut = "off";
defparam \d0|Add4~1 .lut_mask = 64'h800080007FFF7FFF;
defparam \d0|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N13
dffeas \d0|xb[6] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|xb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|xb[6] .is_wysiwyg = "true";
defparam \d0|xb[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N54
cyclonev_lcell_comb \d0|x_start[6]~feeder (
// Equation(s):
// \d0|x_start[6]~feeder_combout  = \d0|xb [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|xb [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|x_start[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|x_start[6]~feeder .extended_lut = "off";
defparam \d0|x_start[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \d0|x_start[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N56
dffeas \d0|x_start[6] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|x_start[6]~feeder_combout ),
	.asdata(\d0|x1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|x_start~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_start [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_start[6] .is_wysiwyg = "true";
defparam \d0|x_start[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y67_N35
dffeas \d0|x_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|x_start [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_out[6] .is_wysiwyg = "true";
defparam \d0|x_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N15
cyclonev_lcell_comb \d0|Add4~2 (
// Equation(s):
// \d0|Add4~2_combout  = !\d0|x5 [5] $ ((((\d0|x5 [2]) # (\d0|x5 [3])) # (\d0|x5 [4])))

	.dataa(!\d0|x5 [4]),
	.datab(!\d0|x5 [3]),
	.datac(!\d0|x5 [2]),
	.datad(!\d0|x5 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add4~2 .extended_lut = "off";
defparam \d0|Add4~2 .lut_mask = 64'h807F807F807F807F;
defparam \d0|Add4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N16
dffeas \d0|xb[5] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|xb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|xb[5] .is_wysiwyg = "true";
defparam \d0|xb[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N24
cyclonev_lcell_comb \d0|x_start[5]~feeder (
// Equation(s):
// \d0|x_start[5]~feeder_combout  = ( \d0|xb [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d0|xb [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|x_start[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|x_start[5]~feeder .extended_lut = "off";
defparam \d0|x_start[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d0|x_start[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y67_N25
dffeas \d0|x_start[5] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|x_start[5]~feeder_combout ),
	.asdata(\d0|x1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|x_start~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_start [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_start[5] .is_wysiwyg = "true";
defparam \d0|x_start[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y67_N32
dffeas \d0|x_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|x_start [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_out[5] .is_wysiwyg = "true";
defparam \d0|x_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N30
cyclonev_lcell_comb \VGA|user_input_translator|Add0~9 (
// Equation(s):
// \VGA|user_input_translator|Add0~9_sumout  = SUM(( \d0|x_out [5] ) + ( \d0|x_out [0] ) + ( !VCC ))
// \VGA|user_input_translator|Add0~10  = CARRY(( \d0|x_out [5] ) + ( \d0|x_out [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|x_out [0]),
	.datad(!\d0|x_out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~9_sumout ),
	.cout(\VGA|user_input_translator|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \VGA|user_input_translator|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N33
cyclonev_lcell_comb \VGA|user_input_translator|Add0~13 (
// Equation(s):
// \VGA|user_input_translator|Add0~13_sumout  = SUM(( \d0|x_out [6] ) + ( \d0|x_out [1] ) + ( \VGA|user_input_translator|Add0~10  ))
// \VGA|user_input_translator|Add0~14  = CARRY(( \d0|x_out [6] ) + ( \d0|x_out [1] ) + ( \VGA|user_input_translator|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|x_out [1]),
	.datad(!\d0|x_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~13_sumout ),
	.cout(\VGA|user_input_translator|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \VGA|user_input_translator|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N36
cyclonev_lcell_comb \VGA|user_input_translator|Add0~17 (
// Equation(s):
// \VGA|user_input_translator|Add0~17_sumout  = SUM(( !\d0|x_out [0] $ (!\d0|x_out [7]) ) + ( \d0|y_out [2] ) + ( \VGA|user_input_translator|Add0~14  ))
// \VGA|user_input_translator|Add0~18  = CARRY(( !\d0|x_out [0] $ (!\d0|x_out [7]) ) + ( \d0|y_out [2] ) + ( \VGA|user_input_translator|Add0~14  ))

	.dataa(!\d0|x_out [0]),
	.datab(gnd),
	.datac(!\d0|x_out [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d0|y_out [2]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~17_sumout ),
	.cout(\VGA|user_input_translator|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~17 .lut_mask = 64'h0000FF0000005A5A;
defparam \VGA|user_input_translator|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N39
cyclonev_lcell_comb \VGA|user_input_translator|Add0~21 (
// Equation(s):
// \VGA|user_input_translator|Add0~21_sumout  = SUM(( \d0|y_out [3] ) + ( !\d0|x_out [1] $ (((!\d0|x_out [0]) # (!\d0|x_out [7]))) ) + ( \VGA|user_input_translator|Add0~18  ))
// \VGA|user_input_translator|Add0~22  = CARRY(( \d0|y_out [3] ) + ( !\d0|x_out [1] $ (((!\d0|x_out [0]) # (!\d0|x_out [7]))) ) + ( \VGA|user_input_translator|Add0~18  ))

	.dataa(!\d0|x_out [0]),
	.datab(gnd),
	.datac(!\d0|x_out [1]),
	.datad(!\d0|y_out [3]),
	.datae(gnd),
	.dataf(!\d0|x_out [7]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~21_sumout ),
	.cout(\VGA|user_input_translator|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~21 .lut_mask = 64'h0000F0A5000000FF;
defparam \VGA|user_input_translator|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N42
cyclonev_lcell_comb \VGA|user_input_translator|Add0~25 (
// Equation(s):
// \VGA|user_input_translator|Add0~25_sumout  = SUM(( \d0|y_out [2] ) + ( !\d0|y_out [4] $ (((!\d0|x_out [1]) # (!\VGA|user_input_translator|Add1~0_combout ))) ) + ( \VGA|user_input_translator|Add0~22  ))
// \VGA|user_input_translator|Add0~26  = CARRY(( \d0|y_out [2] ) + ( !\d0|y_out [4] $ (((!\d0|x_out [1]) # (!\VGA|user_input_translator|Add1~0_combout ))) ) + ( \VGA|user_input_translator|Add0~22  ))

	.dataa(!\d0|x_out [1]),
	.datab(!\d0|y_out [4]),
	.datac(!\VGA|user_input_translator|Add1~0_combout ),
	.datad(!\d0|y_out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~25_sumout ),
	.cout(\VGA|user_input_translator|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~25 .lut_mask = 64'h0000C9C9000000FF;
defparam \VGA|user_input_translator|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N45
cyclonev_lcell_comb \VGA|user_input_translator|Add0~29 (
// Equation(s):
// \VGA|user_input_translator|Add0~29_sumout  = SUM(( !\d0|y_out [5] $ (((!\d0|x_out [1]) # ((!\d0|y_out [4]) # (!\VGA|user_input_translator|Add1~0_combout )))) ) + ( \d0|y_out [3] ) + ( \VGA|user_input_translator|Add0~26  ))
// \VGA|user_input_translator|Add0~30  = CARRY(( !\d0|y_out [5] $ (((!\d0|x_out [1]) # ((!\d0|y_out [4]) # (!\VGA|user_input_translator|Add1~0_combout )))) ) + ( \d0|y_out [3] ) + ( \VGA|user_input_translator|Add0~26  ))

	.dataa(!\d0|x_out [1]),
	.datab(!\d0|y_out [4]),
	.datac(!\d0|y_out [5]),
	.datad(!\VGA|user_input_translator|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\d0|y_out [3]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~29_sumout ),
	.cout(\VGA|user_input_translator|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~29 .lut_mask = 64'h0000FF0000000F1E;
defparam \VGA|user_input_translator|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N48
cyclonev_lcell_comb \VGA|user_input_translator|Add0~33 (
// Equation(s):
// \VGA|user_input_translator|Add0~33_sumout  = SUM(( !\d0|y_out [6] $ (((!\d0|y_out [4]) # ((!\d0|y_out [5]) # (!\VGA|user_input_translator|Add1~1_combout )))) ) + ( \d0|y_out [4] ) + ( \VGA|user_input_translator|Add0~30  ))
// \VGA|user_input_translator|Add0~34  = CARRY(( !\d0|y_out [6] $ (((!\d0|y_out [4]) # ((!\d0|y_out [5]) # (!\VGA|user_input_translator|Add1~1_combout )))) ) + ( \d0|y_out [4] ) + ( \VGA|user_input_translator|Add0~30  ))

	.dataa(!\d0|y_out [6]),
	.datab(!\d0|y_out [4]),
	.datac(!\d0|y_out [5]),
	.datad(!\VGA|user_input_translator|Add1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~33_sumout ),
	.cout(\VGA|user_input_translator|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~33 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~33 .lut_mask = 64'h0000CCCC00005556;
defparam \VGA|user_input_translator|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N51
cyclonev_lcell_comb \VGA|user_input_translator|Add0~37 (
// Equation(s):
// \VGA|user_input_translator|Add0~37_sumout  = SUM(( (\d0|y_out [6] & (\d0|y_out [4] & (\d0|y_out [5] & \VGA|user_input_translator|Add1~1_combout ))) ) + ( \d0|y_out [5] ) + ( \VGA|user_input_translator|Add0~34  ))
// \VGA|user_input_translator|Add0~38  = CARRY(( (\d0|y_out [6] & (\d0|y_out [4] & (\d0|y_out [5] & \VGA|user_input_translator|Add1~1_combout ))) ) + ( \d0|y_out [5] ) + ( \VGA|user_input_translator|Add0~34  ))

	.dataa(!\d0|y_out [6]),
	.datab(!\d0|y_out [4]),
	.datac(!\d0|y_out [5]),
	.datad(!\VGA|user_input_translator|Add1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~37_sumout ),
	.cout(\VGA|user_input_translator|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~37 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~37 .lut_mask = 64'h0000F0F000000001;
defparam \VGA|user_input_translator|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N54
cyclonev_lcell_comb \VGA|user_input_translator|Add0~5 (
// Equation(s):
// \VGA|user_input_translator|Add0~5_sumout  = SUM(( \d0|y_out [6] ) + ( GND ) + ( \VGA|user_input_translator|Add0~38  ))
// \VGA|user_input_translator|Add0~6  = CARRY(( \d0|y_out [6] ) + ( GND ) + ( \VGA|user_input_translator|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|y_out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~5_sumout ),
	.cout(\VGA|user_input_translator|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|user_input_translator|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N57
cyclonev_lcell_comb \VGA|user_input_translator|Add0~1 (
// Equation(s):
// \VGA|user_input_translator|Add0~1_sumout  = SUM(( GND ) + ( GND ) + ( \VGA|user_input_translator|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \VGA|user_input_translator|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N9
cyclonev_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = (\d0|y_out [5] & (\d0|y_out [4] & (\d0|y_out [3] & \d0|y_out [6])))

	.dataa(!\d0|y_out [5]),
	.datab(!\d0|y_out [4]),
	.datac(!\d0|y_out [3]),
	.datad(!\d0|y_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .extended_lut = "off";
defparam \VGA|LessThan3~0 .lut_mask = 64'h0001000100010001;
defparam \VGA|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N27
cyclonev_lcell_comb \VGA|valid_160x120~0 (
// Equation(s):
// \VGA|valid_160x120~0_combout  = ( !\VGA|LessThan3~0_combout  & ( (!\d0|x_out [7]) # ((!\d0|x_out [6] & !\d0|x_out [5])) ) )

	.dataa(!\d0|x_out [6]),
	.datab(!\d0|x_out [7]),
	.datac(!\d0|x_out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|valid_160x120~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|valid_160x120~0 .extended_lut = "off";
defparam \VGA|valid_160x120~0 .lut_mask = 64'hECECECEC00000000;
defparam \VGA|valid_160x120~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N21
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = ( \VGA|valid_160x120~0_combout  & ( (\VGA|user_input_translator|Add0~1_sumout  & !\VGA|user_input_translator|Add0~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add0~1_sumout ),
	.datad(!\VGA|user_input_translator|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\VGA|valid_160x120~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 64'h000000000F000F00;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N0
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~9_sumout  = SUM(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter [7]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~10  = CARRY(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter [7]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~11  = SHARE((\VGA|controller|yCounter [2] & \VGA|controller|xCounter [7]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~10 ),
	.shareout(\VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h00000033000033CC;
defparam \VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N3
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~13_sumout  = SUM(( !\VGA|controller|xCounter [8] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~14  = CARRY(( !\VGA|controller|xCounter [8] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~15  = SHARE((\VGA|controller|xCounter [8] & \VGA|controller|yCounter [3]))

	.dataa(!\VGA|controller|xCounter [8]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~10 ),
	.sharein(\VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~14 ),
	.shareout(\VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N6
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|yCounter [4] $ (\VGA|controller|xCounter [9])) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~18  = CARRY(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|yCounter [4] $ (\VGA|controller|xCounter [9])) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~19  = SHARE((!\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] & \VGA|controller|xCounter [9])) # (\VGA|controller|yCounter [2] & ((\VGA|controller|xCounter [9]) # (\VGA|controller|yCounter [4]))))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [2]),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~14 ),
	.sharein(\VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~18 ),
	.shareout(\VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000033F00003CC3;
defparam \VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N9
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~22  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~23  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter [3]))

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~18 ),
	.sharein(\VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~22 ),
	.shareout(\VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N12
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~26  = CARRY(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~27  = SHARE((\VGA|controller|yCounter [4] & \VGA|controller|yCounter [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~22 ),
	.sharein(\VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~26 ),
	.shareout(\VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N15
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [7]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~30  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [7]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~31  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter [7]))

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~26 ),
	.sharein(\VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~30 ),
	.shareout(\VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N18
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\VGA|controller|yCounter [8] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~34  = CARRY(( !\VGA|controller|yCounter [8] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~35  = SHARE((\VGA|controller|yCounter [8] & \VGA|controller|yCounter [6]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~30 ),
	.sharein(\VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~34 ),
	.shareout(\VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h00000033000033CC;
defparam \VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N21
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~38  = CARRY(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~34 ),
	.sharein(\VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~38 ),
	.shareout(\VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N24
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~2  = CARRY(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~38 ),
	.sharein(\VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~2 ),
	.shareout(\VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N27
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~2 ),
	.sharein(\VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N21
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = ( !\VGA|controller|controller_translator|Add1~1_sumout  & ( \VGA|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 64'h0F0F0F0F00000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N36
cyclonev_lcell_comb \d0|colour[0]~0 (
// Equation(s):
// \d0|colour[0]~0_combout  = !\d0|c1|q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|c1|q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|colour[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|colour[0]~0 .extended_lut = "off";
defparam \d0|colour[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \d0|colour[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N38
dffeas \d0|colour[0] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|colour[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|colour [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|colour[0] .is_wysiwyg = "true";
defparam \d0|colour[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N6
cyclonev_lcell_comb \d0|xb[2]~3 (
// Equation(s):
// \d0|xb[2]~3_combout  = !\d0|x5 [2]

	.dataa(gnd),
	.datab(!\d0|x5 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|xb[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|xb[2]~3 .extended_lut = "off";
defparam \d0|xb[2]~3 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \d0|xb[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N8
dffeas \d0|xb[2] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|xb[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|xb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|xb[2] .is_wysiwyg = "true";
defparam \d0|xb[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N48
cyclonev_lcell_comb \d0|x_start[2]~feeder (
// Equation(s):
// \d0|x_start[2]~feeder_combout  = \d0|xb [2]

	.dataa(gnd),
	.datab(!\d0|xb [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|x_start[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|x_start[2]~feeder .extended_lut = "off";
defparam \d0|x_start[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \d0|x_start[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N49
dffeas \d0|x_start[2] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|x_start[2]~feeder_combout ),
	.asdata(\d0|x1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|x_start~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_start [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_start[2] .is_wysiwyg = "true";
defparam \d0|x_start[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y67_N35
dffeas \d0|x_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d0|x_start [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_out[2] .is_wysiwyg = "true";
defparam \d0|x_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N9
cyclonev_lcell_comb \d0|Add4~3 (
// Equation(s):
// \d0|Add4~3_combout  = !\d0|x5 [3] $ (\d0|x5 [2])

	.dataa(!\d0|x5 [3]),
	.datab(!\d0|x5 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add4~3 .extended_lut = "off";
defparam \d0|Add4~3 .lut_mask = 64'h9999999999999999;
defparam \d0|Add4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N10
dffeas \d0|xb[3] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|xb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|xb[3] .is_wysiwyg = "true";
defparam \d0|xb[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N57
cyclonev_lcell_comb \d0|x_start[3]~feeder (
// Equation(s):
// \d0|x_start[3]~feeder_combout  = \d0|xb [3]

	.dataa(gnd),
	.datab(!\d0|xb [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|x_start[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|x_start[3]~feeder .extended_lut = "off";
defparam \d0|x_start[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \d0|x_start[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N58
dffeas \d0|x_start[3] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|x_start[3]~feeder_combout ),
	.asdata(\d0|x1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|x_start~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_start [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_start[3] .is_wysiwyg = "true";
defparam \d0|x_start[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N36
cyclonev_lcell_comb \d0|x_out[3]~feeder (
// Equation(s):
// \d0|x_out[3]~feeder_combout  = \d0|x_start [3]

	.dataa(!\d0|x_start [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|x_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|x_out[3]~feeder .extended_lut = "off";
defparam \d0|x_out[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \d0|x_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N38
dffeas \d0|x_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|x_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_out[3] .is_wysiwyg = "true";
defparam \d0|x_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N42
cyclonev_lcell_comb \d0|Add4~4 (
// Equation(s):
// \d0|Add4~4_combout  = !\d0|x5 [4] $ (((\d0|x5 [2]) # (\d0|x5 [3])))

	.dataa(!\d0|x5 [4]),
	.datab(!\d0|x5 [3]),
	.datac(!\d0|x5 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Add4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Add4~4 .extended_lut = "off";
defparam \d0|Add4~4 .lut_mask = 64'h9595959595959595;
defparam \d0|Add4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N43
dffeas \d0|xb[4] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|Add4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|xb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|xb[4] .is_wysiwyg = "true";
defparam \d0|xb[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N18
cyclonev_lcell_comb \d0|x_start[4]~feeder (
// Equation(s):
// \d0|x_start[4]~feeder_combout  = \d0|xb [4]

	.dataa(gnd),
	.datab(!\d0|xb [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|x_start[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|x_start[4]~feeder .extended_lut = "off";
defparam \d0|x_start[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \d0|x_start[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N19
dffeas \d0|x_start[4] (
	.clk(\d0|rateDivider|Equal0~combout ),
	.d(\d0|x_start[4]~feeder_combout ),
	.asdata(\d0|x1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|x_start~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_start [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_start[4] .is_wysiwyg = "true";
defparam \d0|x_start[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N39
cyclonev_lcell_comb \d0|x_out[4]~feeder (
// Equation(s):
// \d0|x_out[4]~feeder_combout  = ( \d0|x_start [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d0|x_start [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|x_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|x_out[4]~feeder .extended_lut = "off";
defparam \d0|x_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d0|x_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y67_N41
dffeas \d0|x_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|x_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_out[4] .is_wysiwyg = "true";
defparam \d0|x_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N48
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\d0|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\d0|x_out [4],\d0|x_out [3],\d0|x_out [2],\d0|x_out [1],\d0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X25_Y68_N26
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|controller_translator|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y68_N8
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = (\VGA|valid_160x120~0_combout  & (!\VGA|user_input_translator|Add0~5_sumout  & !\VGA|user_input_translator|Add0~1_sumout ))

	.dataa(gnd),
	.datab(!\VGA|valid_160x120~0_combout ),
	.datac(!\VGA|user_input_translator|Add0~5_sumout ),
	.datad(!\VGA|user_input_translator|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 64'h3000300030003000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N15
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = ( !\VGA|controller|controller_translator|Add1~1_sumout  & ( !\VGA|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 64'hF0F0F0F000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d0|x_out [4],\d0|x_out [3],\d0|x_out [2],\d0|x_out [1],\d0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X25_Y68_N28
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|controller_translator|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y68_N29
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N3
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = ( \VGA|user_input_translator|Add0~5_sumout  & ( \VGA|valid_160x120~0_combout  & ( !\VGA|user_input_translator|Add0~1_sumout  ) ) )

	.dataa(gnd),
	.datab(!\VGA|user_input_translator|Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|user_input_translator|Add0~5_sumout ),
	.dataf(!\VGA|valid_160x120~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 64'h000000000000CCCC;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N9
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = (\VGA|controller|controller_translator|Add1~1_sumout  & !\VGA|controller|controller_translator|Add1~5_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 64'h0F000F000F000F00;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d0|x_out [4],\d0|x_out [3],\d0|x_out [2],\d0|x_out [1],\d0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a8 )) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a8 )) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 64'h0C550C553F553F55;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d0|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d0|x_out [4],\d0|x_out [3],\d0|x_out [2],\d0|x_out [1],\d0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d0|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d0|x_out [4],\d0|x_out [3],\d0|x_out [2],\d0|x_out [1],\d0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout )) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ))) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .lut_mask = 64'h5353535303F303F3;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d0|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d0|x_out [4],\d0|x_out [3],\d0|x_out [2],\d0|x_out [1],\d0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\d0|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\d0|x_out [4],\d0|x_out [3],\d0|x_out [2],\d0|x_out [1],\d0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d0|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d0|x_out [4],\d0|x_out [3],\d0|x_out [2],\d0|x_out [1],\d0|x_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )))) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  
// & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )))) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .lut_mask = 64'h5303530353F353F3;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
