Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date         : Fri Nov 24 19:53:07 2023
| Host         : BME running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    35 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               4 |            4 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+---------------+----------------------+------------------+----------------+
|    Clock Signal   | Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-------------------+---------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG    |               |                      |                1 |              1 |
|  clkdiv           |               | counter_inst/dff3/O1 |                1 |              1 |
|  n_0_q_reg_i_1__0 |               | counter_inst/dff3/O1 |                1 |              1 |
|  n_0_q_reg_i_1    |               | counter_inst/dff3/O1 |                1 |              1 |
|  n_0_q_reg_i_1__1 |               | counter_inst/dff3/O1 |                1 |              1 |
|  clk_IBUF_BUFG    |               | clear                |                8 |             32 |
+-------------------+---------------+----------------------+------------------+----------------+


