
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/priyansh/Downloads/CS683/Tracefiles/Project/429.mcf-51B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 3170654 heartbeat IPC: 3.15392 cumulative IPC: 3.15392 (Simulation time: 0 hr 0 min 21 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6321590 heartbeat IPC: 3.17366 cumulative IPC: 3.16376 (Simulation time: 0 hr 0 min 42 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 7922140 (Simulation time: 0 hr 0 min 52 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 59810636 heartbeat IPC: 0.186954 cumulative IPC: 0.0963604 (Simulation time: 0 hr 1 min 33 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 154996776 heartbeat IPC: 0.105057 cumulative IPC: 0.101989 (Simulation time: 0 hr 2 min 49 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 271893894 heartbeat IPC: 0.0855453 cumulative IPC: 0.0947071 (Simulation time: 0 hr 4 min 7 sec) 
Finished CPU 0 instructions: 25000000 cycles: 263972045 cumulative IPC: 0.094707 (Simulation time: 0 hr 4 min 7 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.094707 instructions: 25000000 cycles: 263972045
cpu0_DTLB TOTAL     ACCESS:    5763595  HIT:    3710685  MISS:    2052910
cpu0_DTLB LOAD      ACCESS:    4915545  HIT:    3037647  MISS:    1877898
cpu0_DTLB RFO       ACCESS:     848050  HIT:     673038  MISS:     175012
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.2277 cycles
cpu0_ITLB TOTAL     ACCESS:    3076130  HIT:    3076130  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3076130  HIT:    3076130  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L1I LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    2052910  HIT:    1773163  MISS:     279747
cpu0_STLB LOAD      ACCESS:    1877898  HIT:    1600315  MISS:     277583
cpu0_STLB RFO       ACCESS:     175012  HIT:     172848  MISS:       2164
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 16.2641 cycles
cpu0_L1D TOTAL     ACCESS:    6852613  HIT:    4272503  MISS:    2580110
cpu0_L1D LOAD      ACCESS:    5435035  HIT:    2963977  MISS:    2471058
cpu0_L1D RFO       ACCESS:    1138822  HIT:    1066580  MISS:      72242
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     278756  HIT:     241946  MISS:      36810
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 245.542 cycles
cpu0_L2C TOTAL     ACCESS:    3159970  HIT:    1443717  MISS:    1716253
cpu0_L2C LOAD      ACCESS:    2470925  HIT:     801315  MISS:    1669610
cpu0_L2C RFO       ACCESS:      72238  HIT:      33991  MISS:      38247
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     579997  HIT:     579921  MISS:         76
cpu0_L2C TRANSLATION ACCESS:      36810  HIT:      28490  MISS:       8320
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 352.478 cycles
LLC TOTAL     ACCESS:    2097865  HIT:     665301  MISS:    1432564
LLC LOAD      ACCESS:    1669609  HIT:     270831  MISS:    1398778
LLC RFO       ACCESS:      38247  HIT:       8865  MISS:      29382
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     381689  HIT:     378839  MISS:       2850
LLC TRANSLATION ACCESS:       8320  HIT:       6766  MISS:       1554
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 397.122 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2147  ROW_BUFFER_MISS:    1427347
 DBUS AVG_CONGESTED_CYCLE:    3.97926
 WQ ROW_BUFFER_HIT:       9593  ROW_BUFFER_MISS:     353104  FULL:          0


CPU 0 Branch Prediction Accuracy: 85.1029% MPKI: 35.9844 Average ROB Occupancy at Mispredict: 18.5134
Branch type MPKI
BRANCH_DIRECT_JUMP: 8e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 35.9843
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

