vhdl work "C:\Users\kanna\academic\Embeded\FPGA\codes_fpga\halfadder\halfadder.vhd"
