{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623438412638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623438412638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 11 22:06:35 2021 " "Processing started: Fri Jun 11 22:06:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623438412638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438412638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438412638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623438413294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623438413294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtent-dataflow " "Found design unit 1: SignExtent-dataflow" {  } { { "SignExtent.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/SignExtent.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427059 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtent " "Found entity 1: SignExtent" {  } { { "SignExtent.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/SignExtent.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438427059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_files/arithmeticlogicunit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_files/arithmeticlogicunit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticLogicUnit_TB-TB " "Found design unit 1: ArithmeticLogicUnit_TB-TB" {  } { { "TestBench_files/ArithmeticLogicUnit_TB.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/TestBench_files/ArithmeticLogicUnit_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427090 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicUnit_TB " "Found entity 1: ArithmeticLogicUnit_TB" {  } { { "TestBench_files/ArithmeticLogicUnit_TB.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/TestBench_files/ArithmeticLogicUnit_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438427090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticlogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmeticlogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticLogicUnit-Behavioral " "Found design unit 1: ArithmeticLogicUnit-Behavioral" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/ArithmeticLogicUnit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427122 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicUnit " "Found entity 1: ArithmeticLogicUnit" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/ArithmeticLogicUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438427122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionRegister-RTL " "Found design unit 1: InstructionRegister-RTL" {  } { { "InstructionRegister.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/InstructionRegister.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427153 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "InstructionRegister.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/InstructionRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438427153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_files/instructionregister_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_files/instructionregister_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionRegister_tb-testbench " "Found design unit 1: InstructionRegister_tb-testbench" {  } { { "TestBench_files/InstructionRegister_tb.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/TestBench_files/InstructionRegister_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427169 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister_tb " "Found entity 1: InstructionRegister_tb" {  } { { "TestBench_files/InstructionRegister_tb.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/TestBench_files/InstructionRegister_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438427169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpreg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gpreg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPReg_File-RTL " "Found design unit 1: GPReg_File-RTL" {  } { { "GPReg_File.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/GPReg_File.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427200 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPReg_File " "Found entity 1: GPReg_File" {  } { { "GPReg_File.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/GPReg_File.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438427200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_files/gpreg_file_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_files/gpreg_file_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPReg_File_tb-testbench " "Found design unit 1: GPReg_File_tb-testbench" {  } { { "TestBench_files/GPReg_File_tb.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427215 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPReg_File_tb " "Found entity 1: GPReg_File_tb" {  } { { "TestBench_files/GPReg_File_tb.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438427215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-RTL " "Found design unit 1: ControlUnit-RTL" {  } { { "ControlUnit.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/ControlUnit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427247 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438427247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_library.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_library " "Found design unit 1: CPU_library" {  } { { "CPU_library.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/CPU_library.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438427278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodedecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file opcodedecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpcodeDecoder-RTL " "Found design unit 1: OpcodeDecoder-RTL" {  } { { "OpcodeDecoder.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/OpcodeDecoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427294 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpcodeDecoder " "Found entity 1: OpcodeDecoder" {  } { { "OpcodeDecoder.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/OpcodeDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438427294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_files/opcodedecoder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_files/opcodedecoder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpcodeDecoder_tb-testbench " "Found design unit 1: OpcodeDecoder_tb-testbench" {  } { { "TestBench_files/OpcodeDecoder_tb.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/TestBench_files/OpcodeDecoder_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427325 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpcodeDecoder_tb " "Found entity 1: OpcodeDecoder_tb" {  } { { "TestBench_files/OpcodeDecoder_tb.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/TestBench_files/OpcodeDecoder_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438427325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_files/controlunit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_files/controlunit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_tb-Testbench " "Found design unit 1: ControlUnit_tb-Testbench" {  } { { "TestBench_files/ControlUnit_tb.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/TestBench_files/ControlUnit_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427340 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_tb " "Found entity 1: ControlUnit_tb" {  } { { "TestBench_files/ControlUnit_tb.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/TestBench_files/ControlUnit_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438427340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-structural " "Found design unit 1: CPU-structural" {  } { { "CPU.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/CPU.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427372 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/CPU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438427372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2x1-dataflow " "Found design unit 1: MUX_2x1-dataflow" {  } { { "MUX_2x1.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/MUX_2x1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427403 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2x1 " "Found entity 1: MUX_2x1" {  } { { "MUX_2x1.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/MUX_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438427403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-behavioral " "Found design unit 1: Reg-behavioral" {  } { { "Reg.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/Reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427434 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438427434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4x1-dataflow " "Found design unit 1: MUX_4x1-dataflow" {  } { { "MUX_4x1.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/MUX_4x1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427450 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4x1 " "Found entity 1: MUX_4x1" {  } { { "MUX_4x1.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/MUX_4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438427450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_files/cpu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_files/cpu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_tb-testbench " "Found design unit 1: CPU_tb-testbench" {  } { { "TestBench_files/CPU_tb.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/TestBench_files/CPU_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427481 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "TestBench_files/CPU_tb.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/TestBench_files/CPU_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438427481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-Behavioral " "Found design unit 1: Memory-Behavioral" {  } { { "Memory.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/Memory.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427512 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623438427512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438427512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623438427606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionRegister InstructionRegister:IR A:rtl " "Elaborating entity \"InstructionRegister\" using architecture \"A:rtl\" for hierarchy \"InstructionRegister:IR\"" {  } { { "CPU.vhd" "IR" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/CPU.vhd" 74 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623438427700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SignExtent SignExtent:SignExt A:dataflow " "Elaborating entity \"SignExtent\" using architecture \"A:dataflow\" for hierarchy \"SignExtent:SignExt\"" {  } { { "CPU.vhd" "SignExt" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/CPU.vhd" 76 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623438427747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MUX_2x1 MUX_2x1:MUX_Rs2 A:dataflow " "Elaborating entity \"MUX_2x1\" using architecture \"A:dataflow\" for hierarchy \"MUX_2x1:MUX_Rs2\"" {  } { { "CPU.vhd" "MUX_Rs2" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/CPU.vhd" 78 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623438427778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "GPReg_File GPReg_File:Reg_File A:rtl " "Elaborating entity \"GPReg_File\" using architecture \"A:rtl\" for hierarchy \"GPReg_File:Reg_File\"" {  } { { "CPU.vhd" "Reg_File" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/CPU.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623438427825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MUX_2x1 MUX_2x1:MUX_MoR A:dataflow " "Elaborating entity \"MUX_2x1\" using architecture \"A:dataflow\" for hierarchy \"MUX_2x1:MUX_MoR\"" {  } { { "CPU.vhd" "MUX_MoR" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/CPU.vhd" 82 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623438427903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Reg Reg:MDR_Reg A:behavioral " "Elaborating entity \"Reg\" using architecture \"A:behavioral\" for hierarchy \"Reg:MDR_Reg\"" {  } { { "CPU.vhd" "MDR_Reg" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/CPU.vhd" 84 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623438427919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlUnit ControlUnit:CU A:rtl " "Elaborating entity \"ControlUnit\" using architecture \"A:rtl\" for hierarchy \"ControlUnit:CU\"" {  } { { "CPU.vhd" "CU" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/CPU.vhd" 86 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623438427950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpcodeDecoder ControlUnit:CU\|OpcodeDecoder:OpDecoder " "Elaborating entity \"OpcodeDecoder\" for hierarchy \"ControlUnit:CU\|OpcodeDecoder:OpDecoder\"" {  } { { "ControlUnit.vhd" "OpDecoder" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/ControlUnit.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623438427997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MUX_4x1 MUX_4x1:MUX2_ALU A:dataflow " "Elaborating entity \"MUX_4x1\" using architecture \"A:dataflow\" for hierarchy \"MUX_4x1:MUX2_ALU\"" {  } { { "CPU.vhd" "MUX2_ALU" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/CPU.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623438428028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ArithmeticLogicUnit ArithmeticLogicUnit:ALU A:behavioral " "Elaborating entity \"ArithmeticLogicUnit\" using architecture \"A:behavioral\" for hierarchy \"ArithmeticLogicUnit:ALU\"" {  } { { "CPU.vhd" "ALU" { Text "//Mac/Home/Desktop/RISC-V/RISC-V/CPU/CPU.vhd" 95 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623438428059 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623438430872 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623438432309 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623438433012 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623438433012 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "892 " "Implemented 892 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623438433590 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623438433590 ""} { "Info" "ICUT_CUT_TM_LCELLS" "831 " "Implemented 831 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623438433590 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623438433590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623438433637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 11 22:07:13 2021 " "Processing ended: Fri Jun 11 22:07:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623438433637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623438433637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623438433637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623438433637 ""}
