/* SPDX-License-Identifier: GPL-2.0-only */
/* Copyright(C) 2016-2020 Intel Corporation. All rights reserved. */

#ifndef __DLB_REGS_H
#define __DLB_REGS_H

#include <linux/types.h>

#define CM_CFG_DIAGNOSTIC_IDLE_STATUS 0xb4000004
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_RST 0x9d0fffff

#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_CHP_PIPEIDLE		0x00000001
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_ROP_PIPEIDLE		0x00000002
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_LSP_PIPEIDLE		0x00000004
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_NALB_PIPEIDLE		0x00000008
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_AP_PIPEIDLE		0x00000010
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_DP_PIPEIDLE		0x00000020
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_QED_PIPEIDLE		0x00000040
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_DQED_PIPEIDLE		0x00000080
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_AQED_PIPEIDLE		0x00000100
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_SYS_PIPEIDLE		0x00000200
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_CHP_UNIT_IDLE		0x00000400
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_ROP_UNIT_IDLE		0x00000800
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_LSP_UNIT_IDLE		0x00001000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_NALB_UNIT_IDLE		0x00002000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_AP_UNIT_IDLE		0x00004000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_DP_UNIT_IDLE		0x00008000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_QED_UNIT_IDLE		0x00010000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_DQED_UNIT_IDLE		0x00020000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_AQED_UNIT_IDLE		0x00040000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_SYS_UNIT_IDLE		0x00080000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_RSVD1			0x00F00000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_MSTR_CFG_RING_IDLE	0x01000000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_MSTR_CFG_MSTR_IDLE	0x02000000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_MSTR_FLR_CLKREQ_B		0x04000000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_MSTR_PROC_IDLE		0x08000000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_MSTR_PROC_IDLE_MASKED	0x10000000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_RSVD0			0x60000000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_DLB_FUNC_IDLE		0x80000000
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_CHP_PIPEIDLE_LOC		0
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_ROP_PIPEIDLE_LOC		1
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_LSP_PIPEIDLE_LOC		2
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_NALB_PIPEIDLE_LOC		3
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_AP_PIPEIDLE_LOC		4
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_DP_PIPEIDLE_LOC		5
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_QED_PIPEIDLE_LOC		6
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_DQED_PIPEIDLE_LOC		7
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_AQED_PIPEIDLE_LOC		8
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_SYS_PIPEIDLE_LOC		9
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_CHP_UNIT_IDLE_LOC		10
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_ROP_UNIT_IDLE_LOC		11
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_LSP_UNIT_IDLE_LOC		12
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_NALB_UNIT_IDLE_LOC	13
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_AP_UNIT_IDLE_LOC		14
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_DP_UNIT_IDLE_LOC		15
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_QED_UNIT_IDLE_LOC		16
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_DQED_UNIT_IDLE_LOC	17
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_AQED_UNIT_IDLE_LOC	18
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_SYS_UNIT_IDLE_LOC		19
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_RSVD1_LOC			20
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_MSTR_CFG_RING_IDLE_LOC	24
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_MSTR_CFG_MSTR_IDLE_LOC	25
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_MSTR_FLR_CLKREQ_B_LOC	26
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_MSTR_PROC_IDLE_LOC	27
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_MSTR_PROC_IDLE_MASKED_LOC	28
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_RSVD0_LOC			29
#define CM_CFG_DIAGNOSTIC_IDLE_STATUS_DLB_FUNC_IDLE_LOC		31

#define CM_CFG_PM_STATUS 0xb4000014
#define CM_CFG_PM_STATUS_RST 0x100403e

#define CM_CFG_PM_STATUS_PROCHOT		0x00000001
#define CM_CFG_PM_STATUS_PGCB_DLB_IDLE		0x00000002
#define CM_CFG_PM_STATUS_PGCB_DLB_PG_RDY_ACK_B	0x00000004
#define CM_CFG_PM_STATUS_PMSM_PGCB_REQ_B	0x00000008
#define CM_CFG_PM_STATUS_PGBC_PMC_PG_REQ_B	0x00000010
#define CM_CFG_PM_STATUS_PMC_PGCB_PG_ACK_B	0x00000020
#define CM_CFG_PM_STATUS_PMC_PGCB_FET_EN_B	0x00000040
#define CM_CFG_PM_STATUS_PGCB_FET_EN_B		0x00000080
#define CM_CFG_PM_STATUS_RSVZ0			0x00000100
#define CM_CFG_PM_STATUS_RSVZ1			0x00000200
#define CM_CFG_PM_STATUS_FUSE_FORCE_ON		0x00000400
#define CM_CFG_PM_STATUS_FUSE_PROC_DISABLE	0x00000800
#define CM_CFG_PM_STATUS_RSVZ2			0x00001000
#define CM_CFG_PM_STATUS_RSVZ3			0x00002000
#define CM_CFG_PM_STATUS_PM_FSM_D0TOD3_OK	0x00004000
#define CM_CFG_PM_STATUS_PM_FSM_D3TOD0_OK	0x00008000
#define CM_CFG_PM_STATUS_DLB_IN_D3		0x00010000
#define CM_CFG_PM_STATUS_RSVZ4			0x00FE0000
#define CM_CFG_PM_STATUS_PMSM			0xFF000000
#define CM_CFG_PM_STATUS_PROCHOT_LOC			0
#define CM_CFG_PM_STATUS_PGCB_DLB_IDLE_LOC		1
#define CM_CFG_PM_STATUS_PGCB_DLB_PG_RDY_ACK_B_LOC	2
#define CM_CFG_PM_STATUS_PMSM_PGCB_REQ_B_LOC		3
#define CM_CFG_PM_STATUS_PGBC_PMC_PG_REQ_B_LOC		4
#define CM_CFG_PM_STATUS_PMC_PGCB_PG_ACK_B_LOC		5
#define CM_CFG_PM_STATUS_PMC_PGCB_FET_EN_B_LOC		6
#define CM_CFG_PM_STATUS_PGCB_FET_EN_B_LOC		7
#define CM_CFG_PM_STATUS_RSVZ0_LOC			8
#define CM_CFG_PM_STATUS_RSVZ1_LOC			9
#define CM_CFG_PM_STATUS_FUSE_FORCE_ON_LOC		10
#define CM_CFG_PM_STATUS_FUSE_PROC_DISABLE_LOC		11
#define CM_CFG_PM_STATUS_RSVZ2_LOC			12
#define CM_CFG_PM_STATUS_RSVZ3_LOC			13
#define CM_CFG_PM_STATUS_PM_FSM_D0TOD3_OK_LOC		14
#define CM_CFG_PM_STATUS_PM_FSM_D3TOD0_OK_LOC		15
#define CM_CFG_PM_STATUS_DLB_IN_D3_LOC			16
#define CM_CFG_PM_STATUS_RSVZ4_LOC			17
#define CM_CFG_PM_STATUS_PMSM_LOC			24

#define CM_CFG_PM_PMCSR_DISABLE 0xb4000018
#define CM_CFG_PM_PMCSR_DISABLE_RST 0x1

#define CM_CFG_PM_PMCSR_DISABLE_DISABLE	0x00000001
#define CM_CFG_PM_PMCSR_DISABLE_RSVZ0	0xFFFFFFFE
#define CM_CFG_PM_PMCSR_DISABLE_DISABLE_LOC	0
#define CM_CFG_PM_PMCSR_DISABLE_RSVZ0_LOC	1

#endif /* __DLB_REGS_H */
