
module root_tb();
    wire RST;
    wire ST;
    wire CLK;
    wire RD;
    wire [%BUS_WIDTH%-1:0] RES;
    reg rRST;
    reg rST;
    reg rCLK;
%INDEF%
    
    root%ROOT_NODE_ID% root(RST, ST, CLK, RD, RES, %IN%);

%IN_ASSIGN%
    assign CLK = rCLK;
    assign RST = rRST;
    assign ST = rST;

    initial begin
        $dumpfile("root_tb.vcd");
        $dumpvars;
        rCLK = 0;
        rRST = 1;
        rST = 0;
%IN_INIT%
        #15 rRST = 0;
        #10 rST = 1;
        #10 rST = 0;
        #%SIM_TIME% $finish;
    end

    always #5 rCLK = !rCLK;

endmodule
