{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 13 16:42:12 2023 " "Info: Processing started: Sat May 13 16:42:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off OCHS -c OCHS " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off OCHS -c OCHS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a2 R 9.613 ns Longest " "Info: Longest tpd from source pin \"a2\" to destination pin \"R\" is 9.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns a2 1 PIN PIN_2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_2; Fanout = 3; PIN Node = 'a2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { a2 } "NODE_NAME" } } { "OCHS.bdf" "" { Schematic "C:/Users/zheka/Desktop/ZXC/ÁÃÓÈÐ/ÀèËÎÖÓ/Êóðñà÷ 2 ñåì/Êóðñà÷/Quartus/OCHS.bdf" { { 8 -112 56 24 "a2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.914 ns) 3.433 ns inst11~1 2 COMB LC_X2_Y4_N5 1 " "Info: 2: + IC(1.387 ns) + CELL(0.914 ns) = 3.433 ns; Loc. = LC_X2_Y4_N5; Fanout = 1; COMB Node = 'inst11~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { a2 inst11~1 } "NODE_NAME" } } { "OCHS.bdf" "" { Schematic "C:/Users/zheka/Desktop/ZXC/ÁÃÓÈÐ/ÀèËÎÖÓ/Êóðñà÷ 2 ñåì/Êóðñà÷/Quartus/OCHS.bdf" { { 72 520 584 216 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.511 ns) 4.704 ns inst11~3 3 COMB LC_X2_Y4_N3 1 " "Info: 3: + IC(0.760 ns) + CELL(0.511 ns) = 4.704 ns; Loc. = LC_X2_Y4_N3; Fanout = 1; COMB Node = 'inst11~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { inst11~1 inst11~3 } "NODE_NAME" } } { "OCHS.bdf" "" { Schematic "C:/Users/zheka/Desktop/ZXC/ÁÃÓÈÐ/ÀèËÎÖÓ/Êóðñà÷ 2 ñåì/Êóðñà÷/Quartus/OCHS.bdf" { { 72 520 584 216 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.587 ns) + CELL(2.322 ns) 9.613 ns R 4 PIN PIN_49 0 " "Info: 4: + IC(2.587 ns) + CELL(2.322 ns) = 9.613 ns; Loc. = PIN_49; Fanout = 0; PIN Node = 'R'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.909 ns" { inst11~3 R } "NODE_NAME" } } { "OCHS.bdf" "" { Schematic "C:/Users/zheka/Desktop/ZXC/ÁÃÓÈÐ/ÀèËÎÖÓ/Êóðñà÷ 2 ñåì/Êóðñà÷/Quartus/OCHS.bdf" { { 136 664 840 152 "R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.879 ns ( 50.75 % ) " "Info: Total cell delay = 4.879 ns ( 50.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.734 ns ( 49.25 % ) " "Info: Total interconnect delay = 4.734 ns ( 49.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.613 ns" { a2 inst11~1 inst11~3 R } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.613 ns" { a2 {} a2~combout {} inst11~1 {} inst11~3 {} R {} } { 0.000ns 0.000ns 1.387ns 0.760ns 2.587ns } { 0.000ns 1.132ns 0.914ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 13 16:42:12 2023 " "Info: Processing ended: Sat May 13 16:42:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
