{
  "Top": "network_top",
  "RtlTop": "network_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "network_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "params": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_ufixed<22, 5, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "params_address0",
          "name": "params_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "params_ce0",
          "name": "params_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "params_q0",
          "name": "params_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "params_address1",
          "name": "params_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "params_ce1",
          "name": "params_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "params_q1",
          "name": "params_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "inp": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_ufixed<22, 5, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "inp_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "inp_PORTB",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "out": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_ufixed<22, 5, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "out_r_PORTA",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "out_r_PORTB",
          "name": "",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "init_params": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_int<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "init_params",
          "name": "init_params",
          "usage": "data",
          "direction": "in"
        }]
    },
    "store_result": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_int<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "store_result",
          "name": "store_result",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -flow=syn",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10"
    ],
    "DirectiveTcl": [
      "set_directive_top network_top -name network_top",
      "set_directive_top network_top -name network_top"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "network_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "350",
    "Uncertainty": "94.5",
    "IsCombinational": "0",
    "II": "4 ~ 3409",
    "Latency": "3"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 350.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "network_top",
    "Version": "1.0",
    "DisplayName": "Network_top",
    "Revision": "2113229235",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_network_top_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/matrix_test.cc"],
    "Vhdl": [
      "impl\/vhdl\/network_top_dcmp_64ns_64ns_1_1_no_dsp_1.vhd",
      "impl\/vhdl\/network_top_dot_product_20ul_20ul_s.vhd",
      "impl\/vhdl\/network_top_fifo_w22_d2_S.vhd",
      "impl\/vhdl\/network_top_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/network_top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/network_top_LSTM_20ul_20ul_10ul_Block_entry128229_proc.vhd",
      "impl\/vhdl\/network_top_LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc.vhd",
      "impl\/vhdl\/network_top_LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_97_1.vhd",
      "impl\/vhdl\/network_top_LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_101_2.vhd",
      "impl\/vhdl\/network_top_LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_101_2_c_t_Rbkb.vhd",
      "impl\/vhdl\/network_top_LSTM_20ul_20ul_10ul_s.vhd",
      "impl\/vhdl\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc.vhd",
      "impl\/vhdl\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc5.vhd",
      "impl\/vhdl\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc6.vhd",
      "impl\/vhdl\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc7.vhd",
      "impl\/vhdl\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc8.vhd",
      "impl\/vhdl\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc9.vhd",
      "impl\/vhdl\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc10.vhd",
      "impl\/vhdl\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc11.vhd",
      "impl\/vhdl\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc12.vhd",
      "impl\/vhdl\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc13.vhd",
      "impl\/vhdl\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_s.vhd",
      "impl\/vhdl\/network_top_mul_22ns_22ns_44_1_1.vhd",
      "impl\/vhdl\/network_top_mux_4_2_22_1_1.vhd",
      "impl\/vhdl\/network_top_mux_20_5_22_1_1.vhd",
      "impl\/vhdl\/network_top_mux_21_5_22_1_1.vhd",
      "impl\/vhdl\/network_top_mux_80_7_22_1_1.vhd",
      "impl\/vhdl\/network_top_network_top_Pipeline_load_A_matrix_outer_loop_VITIS_LOOP_171_1.vhd",
      "impl\/vhdl\/network_top_sigm.vhd",
      "impl\/vhdl\/network_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/network_top_dcmp_64ns_64ns_1_1_no_dsp_1.v",
      "impl\/verilog\/network_top_dot_product_20ul_20ul_s.v",
      "impl\/verilog\/network_top_fifo_w22_d2_S.v",
      "impl\/verilog\/network_top_flow_control_loop_pipe.v",
      "impl\/verilog\/network_top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/network_top_LSTM_20ul_20ul_10ul_Block_entry128229_proc.v",
      "impl\/verilog\/network_top_LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc.v",
      "impl\/verilog\/network_top_LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_97_1.v",
      "impl\/verilog\/network_top_LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_101_2.v",
      "impl\/verilog\/network_top_LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_101_2_c_t_Rbkb.dat",
      "impl\/verilog\/network_top_LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_101_2_c_t_Rbkb.v",
      "impl\/verilog\/network_top_LSTM_20ul_20ul_10ul_s.v",
      "impl\/verilog\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc.v",
      "impl\/verilog\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc5.v",
      "impl\/verilog\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc6.v",
      "impl\/verilog\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc7.v",
      "impl\/verilog\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc8.v",
      "impl\/verilog\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc9.v",
      "impl\/verilog\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc10.v",
      "impl\/verilog\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc11.v",
      "impl\/verilog\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc12.v",
      "impl\/verilog\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc13.v",
      "impl\/verilog\/network_top_matrix_top_40ul_80ul_20ul_20ul_10ul_s.v",
      "impl\/verilog\/network_top_mul_22ns_22ns_44_1_1.v",
      "impl\/verilog\/network_top_mux_4_2_22_1_1.v",
      "impl\/verilog\/network_top_mux_20_5_22_1_1.v",
      "impl\/verilog\/network_top_mux_21_5_22_1_1.v",
      "impl\/verilog\/network_top_mux_80_7_22_1_1.v",
      "impl\/verilog\/network_top_network_top_Pipeline_load_A_matrix_outer_loop_VITIS_LOOP_171_1.v",
      "impl\/verilog\/network_top_sigm.v",
      "impl\/verilog\/network_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/network_top_dcmp_64ns_64ns_1_1_no_dsp_1_ip.tcl"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/network_top.protoinst",
      ".debug\/matrix_top.protoinst",
      ".debug\/matrixtop.protoinst",
      ".debug\/test.protoinst",
      ".debug\/LSTM.protoinst",
      ".debug\/matrixmul.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [{
        "Name": "network_top_dcmp_64ns_64ns_1_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name network_top_dcmp_64ns_64ns_1_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "params_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"params_address0": "DATA"},
      "ports": ["params_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "params"
        }]
    },
    "params_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "22",
      "portMap": {"params_q0": "DATA"},
      "ports": ["params_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "params"
        }]
    },
    "params_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"params_address1": "DATA"},
      "ports": ["params_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "params"
        }]
    },
    "params_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "22",
      "portMap": {"params_q1": "DATA"},
      "ports": ["params_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "params"
        }]
    },
    "inp_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "inp_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "32",
        "MEM_SIZE": "4"
      },
      "portMap": {
        "inp_Addr_A": "ADDR",
        "inp_EN_A": "EN",
        "inp_WEN_A": "WE",
        "inp_Din_A": "DIN",
        "inp_Dout_A": "DOUT",
        "inp_Clk_A": "CLK",
        "inp_Rst_A": "RST"
      },
      "ports": [
        "inp_Addr_A",
        "inp_Clk_A",
        "inp_Din_A",
        "inp_Dout_A",
        "inp_EN_A",
        "inp_Rst_A",
        "inp_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "inp"
        }]
    },
    "inp_PORTB": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "inp_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "32",
        "MEM_SIZE": "4"
      },
      "portMap": {
        "inp_Addr_B": "ADDR",
        "inp_EN_B": "EN",
        "inp_WEN_B": "WE",
        "inp_Din_B": "DIN",
        "inp_Dout_B": "DOUT",
        "inp_Clk_B": "CLK",
        "inp_Rst_B": "RST"
      },
      "ports": [
        "inp_Addr_B",
        "inp_Clk_B",
        "inp_Din_B",
        "inp_Dout_B",
        "inp_EN_B",
        "inp_Rst_B",
        "inp_WEN_B"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "inp"
        }]
    },
    "out_r_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "out_r_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "32",
        "MEM_SIZE": "4"
      },
      "portMap": {
        "out_r_Addr_A": "ADDR",
        "out_r_EN_A": "EN",
        "out_r_WEN_A": "WE",
        "out_r_Din_A": "DIN",
        "out_r_Dout_A": "DOUT",
        "out_r_Clk_A": "CLK",
        "out_r_Rst_A": "RST"
      },
      "ports": [
        "out_r_Addr_A",
        "out_r_Clk_A",
        "out_r_Din_A",
        "out_r_Dout_A",
        "out_r_EN_A",
        "out_r_Rst_A",
        "out_r_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "out"
        }]
    },
    "out_r_PORTB": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "out_r_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "32",
        "MEM_SIZE": "4"
      },
      "portMap": {
        "out_r_Addr_B": "ADDR",
        "out_r_EN_B": "EN",
        "out_r_WEN_B": "WE",
        "out_r_Din_B": "DIN",
        "out_r_Dout_B": "DOUT",
        "out_r_Clk_B": "CLK",
        "out_r_Rst_B": "RST"
      },
      "ports": [
        "out_r_Addr_B",
        "out_r_Clk_B",
        "out_r_Din_B",
        "out_r_Dout_B",
        "out_r_EN_B",
        "out_r_Rst_B",
        "out_r_WEN_B"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "out"
        }]
    },
    "init_params": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"init_params": "DATA"},
      "ports": ["init_params"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "init_params"
        }]
    },
    "store_result": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"store_result": "DATA"},
      "ports": ["store_result"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "store_result"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "params_address0": {
      "dir": "out",
      "width": "12"
    },
    "params_ce0": {
      "dir": "out",
      "width": "1"
    },
    "params_q0": {
      "dir": "in",
      "width": "22"
    },
    "params_address1": {
      "dir": "out",
      "width": "12"
    },
    "params_ce1": {
      "dir": "out",
      "width": "1"
    },
    "params_q1": {
      "dir": "in",
      "width": "22"
    },
    "inp_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "inp_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "inp_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "inp_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "inp_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "inp_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "inp_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "inp_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "inp_EN_B": {
      "dir": "out",
      "width": "1"
    },
    "inp_WEN_B": {
      "dir": "out",
      "width": "4"
    },
    "inp_Din_B": {
      "dir": "out",
      "width": "32"
    },
    "inp_Dout_B": {
      "dir": "in",
      "width": "32"
    },
    "inp_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "inp_Rst_B": {
      "dir": "out",
      "width": "1"
    },
    "out_r_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "out_r_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "out_r_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "out_r_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "out_r_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "out_r_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "out_r_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "out_r_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "out_r_EN_B": {
      "dir": "out",
      "width": "1"
    },
    "out_r_WEN_B": {
      "dir": "out",
      "width": "4"
    },
    "out_r_Din_B": {
      "dir": "out",
      "width": "32"
    },
    "out_r_Dout_B": {
      "dir": "in",
      "width": "32"
    },
    "out_r_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "out_r_Rst_B": {
      "dir": "out",
      "width": "1"
    },
    "init_params": {
      "dir": "in",
      "width": "32"
    },
    "store_result": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "network_top",
      "Instances": [
        {
          "ModuleName": "network_top_Pipeline_load_A_matrix_outer_loop_VITIS_LOOP_171_1",
          "InstanceName": "grp_network_top_Pipeline_load_A_matrix_outer_loop_VITIS_LOOP_171_1_fu_5899"
        },
        {
          "ModuleName": "LSTM_20ul_20ul_10ul_s",
          "InstanceName": "grp_LSTM_20ul_20ul_10ul_s_fu_9105",
          "Instances": [
            {
              "ModuleName": "LSTM_20ul_20ul_10ul_Block_entry128229_proc",
              "InstanceName": "LSTM_20ul_20ul_10ul_Block_entry128229_proc_U0",
              "Instances": [{
                  "ModuleName": "matrix_top_40ul_80ul_20ul_20ul_10ul_s",
                  "InstanceName": "grp_matrix_top_40ul_80ul_20ul_20ul_10ul_s_fu_3886",
                  "Instances": [
                    {
                      "ModuleName": "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc",
                      "InstanceName": "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc_U0",
                      "Instances": [{
                          "ModuleName": "dot_product_20ul_20ul_s",
                          "InstanceName": "tmp_dot_product_20ul_20ul_s_fu_3358"
                        }]
                    },
                    {
                      "ModuleName": "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc5",
                      "InstanceName": "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc5_U0",
                      "Instances": [{
                          "ModuleName": "dot_product_20ul_20ul_s",
                          "InstanceName": "tmp_dot_product_20ul_20ul_s_fu_3358"
                        }]
                    },
                    {
                      "ModuleName": "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc6",
                      "InstanceName": "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc6_U0",
                      "Instances": [{
                          "ModuleName": "dot_product_20ul_20ul_s",
                          "InstanceName": "tmp_dot_product_20ul_20ul_s_fu_3356"
                        }]
                    },
                    {
                      "ModuleName": "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc7",
                      "InstanceName": "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc7_U0",
                      "Instances": [{
                          "ModuleName": "dot_product_20ul_20ul_s",
                          "InstanceName": "tmp_dot_product_20ul_20ul_s_fu_3358"
                        }]
                    },
                    {
                      "ModuleName": "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc8",
                      "InstanceName": "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc8_U0",
                      "Instances": [{
                          "ModuleName": "dot_product_20ul_20ul_s",
                          "InstanceName": "tmp_dot_product_20ul_20ul_s_fu_3356"
                        }]
                    },
                    {
                      "ModuleName": "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc9",
                      "InstanceName": "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc9_U0",
                      "Instances": [{
                          "ModuleName": "dot_product_20ul_20ul_s",
                          "InstanceName": "tmp_dot_product_20ul_20ul_s_fu_3356"
                        }]
                    },
                    {
                      "ModuleName": "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc10",
                      "InstanceName": "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc10_U0",
                      "Instances": [{
                          "ModuleName": "dot_product_20ul_20ul_s",
                          "InstanceName": "tmp_dot_product_20ul_20ul_s_fu_3356"
                        }]
                    },
                    {
                      "ModuleName": "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc11",
                      "InstanceName": "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc11_U0",
                      "Instances": [{
                          "ModuleName": "dot_product_20ul_20ul_s",
                          "InstanceName": "tmp_dot_product_20ul_20ul_s_fu_3358"
                        }]
                    },
                    {
                      "ModuleName": "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc12",
                      "InstanceName": "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc12_U0",
                      "Instances": [{
                          "ModuleName": "dot_product_20ul_20ul_s",
                          "InstanceName": "tmp_dot_product_20ul_20ul_s_fu_3356"
                        }]
                    },
                    {
                      "ModuleName": "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc13",
                      "InstanceName": "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc13_U0",
                      "Instances": [{
                          "ModuleName": "dot_product_20ul_20ul_s",
                          "InstanceName": "tmp_dot_product_20ul_20ul_s_fu_3356"
                        }]
                    }
                  ]
                }]
            },
            {
              "ModuleName": "LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc",
              "InstanceName": "LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_U0",
              "Instances": [
                {
                  "ModuleName": "LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_97_1",
                  "InstanceName": "grp_LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_97_1_fu_2652"
                },
                {
                  "ModuleName": "LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_101_2",
                  "InstanceName": "grp_LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_101_2_fu_3056",
                  "Instances": [
                    {
                      "ModuleName": "sigm",
                      "InstanceName": "grp_sigm_fu_4128"
                    },
                    {
                      "ModuleName": "sigm",
                      "InstanceName": "grp_sigm_fu_4133"
                    },
                    {
                      "ModuleName": "sigm",
                      "InstanceName": "grp_sigm_fu_4138"
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    },
    "Info": {
      "network_top_Pipeline_load_A_matrix_outer_loop_VITIS_LOOP_171_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dot_product_20ul_20ul_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "LSTM_20ul_20ul_10ul_Block_entry128229_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_97_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sigm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_101_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "LSTM_20ul_20ul_10ul_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "network_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "network_top_Pipeline_load_A_matrix_outer_loop_VITIS_LOOP_171_1": {
        "Latency": {
          "LatencyBest": "3202",
          "LatencyAvg": "3202",
          "LatencyWorst": "3202",
          "PipelineII": "3202",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "350.00",
          "Uncertainty": "94.50",
          "Estimate": "3.998"
        },
        "Loops": [{
            "Name": "load_A_matrix_outer_loop_VITIS_LOOP_171_1",
            "TripCount": "3200",
            "Latency": "3200",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "41",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "203",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dot_product_20ul_20ul_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "350.00",
          "Uncertainty": "94.50",
          "Estimate": "48.720"
        },
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "0",
          "AVAIL_FF": "460800",
          "UTIL_FF": "0",
          "LUT": "12141",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "350.00",
          "Uncertainty": "94.50",
          "Estimate": "50.255"
        },
        "Loops": [{
            "Name": "OUTTER_LOOP_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "182",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "12268",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc5": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "350.00",
          "Uncertainty": "94.50",
          "Estimate": "50.247"
        },
        "Loops": [{
            "Name": "OUTTER_LOOP_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "183",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "12269",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc6": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "350.00",
          "Uncertainty": "94.50",
          "Estimate": "50.247"
        },
        "Loops": [{
            "Name": "OUTTER_LOOP_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "183",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "12268",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc7": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "350.00",
          "Uncertainty": "94.50",
          "Estimate": "50.239"
        },
        "Loops": [{
            "Name": "OUTTER_LOOP_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "184",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "12271",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc8": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "350.00",
          "Uncertainty": "94.50",
          "Estimate": "50.239"
        },
        "Loops": [{
            "Name": "OUTTER_LOOP_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "184",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "12270",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc9": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "350.00",
          "Uncertainty": "94.50",
          "Estimate": "50.239"
        },
        "Loops": [{
            "Name": "OUTTER_LOOP_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "184",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "12270",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc10": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "350.00",
          "Uncertainty": "94.50",
          "Estimate": "50.247"
        },
        "Loops": [{
            "Name": "OUTTER_LOOP_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "183",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "12268",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc11": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "350.00",
          "Uncertainty": "94.50",
          "Estimate": "50.231"
        },
        "Loops": [{
            "Name": "OUTTER_LOOP_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "185",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "12273",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc12": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "350.00",
          "Uncertainty": "94.50",
          "Estimate": "50.231"
        },
        "Loops": [{
            "Name": "OUTTER_LOOP_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "185",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "12272",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc13": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "350.00",
          "Uncertainty": "94.50",
          "Estimate": "50.231"
        },
        "Loops": [{
            "Name": "OUTTER_LOOP_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "DSP": "40",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "185",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "12272",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "matrix_top_40ul_80ul_20ul_20ul_10ul_s": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "350.00",
          "Uncertainty": "94.50",
          "Estimate": "50.682"
        },
        "Area": {
          "DSP": "400",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "23",
          "FF": "1848",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "122839",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "53",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "LSTM_20ul_20ul_10ul_Block_entry128229_proc": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "13",
          "LatencyWorst": "13",
          "PipelineII": "13",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "350.00",
          "Uncertainty": "94.50",
          "Estimate": "50.682"
        },
        "Area": {
          "DSP": "400",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "23",
          "FF": "3616",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "123600",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "53",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_97_1": {
        "Latency": {
          "LatencyBest": "82",
          "LatencyAvg": "82",
          "LatencyWorst": "82",
          "PipelineII": "82",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "350.00",
          "Uncertainty": "94.50",
          "Estimate": "3.609"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_97_1",
            "TripCount": "80",
            "Latency": "80",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "1792",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2606",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "sigm": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "350.00",
          "Uncertainty": "94.50",
          "Estimate": "18.514"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "460800",
          "UTIL_FF": "0",
          "LUT": "1106",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_101_2": {
        "Latency": {
          "LatencyBest": "23",
          "LatencyAvg": "23",
          "LatencyWorst": "23",
          "PipelineII": "23",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "350.00",
          "Uncertainty": "94.50",
          "Estimate": "21.241"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_101_2",
            "TripCount": "20",
            "Latency": "21",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "2",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1869",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "5526",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc": {
        "Latency": {
          "LatencyBest": "109",
          "LatencyAvg": "109",
          "LatencyWorst": "109",
          "PipelineII": "109",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "350.00",
          "Uncertainty": "94.50",
          "Estimate": "21.241"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "2",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "5429",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "8894",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "LSTM_20ul_20ul_10ul_s": {
        "Latency": {
          "LatencyBest": "123",
          "LatencyAvg": "123",
          "LatencyWorst": "123",
          "PipelineII": "110",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "350.00",
          "Uncertainty": "94.50",
          "Estimate": "50.682"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "402",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "23",
          "FF": "25045",
          "AVAIL_FF": "460800",
          "UTIL_FF": "5",
          "LUT": "145300",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "63",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "network_top": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "1706",
          "LatencyWorst": "3408",
          "PipelineIIMin": "4",
          "PipelineIIMax": "3409",
          "PipelineII": "4 ~ 3409",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "350.00",
          "Uncertainty": "94.50",
          "Estimate": "50.682"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "402",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "23",
          "FF": "66097",
          "AVAIL_FF": "460800",
          "UTIL_FF": "14",
          "LUT": "147437",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "63",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-09-29 18:15:57 EDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
