
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 5.33

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.26 source latency start_r$_DFF_PP0_/CLK ^
  -0.26 target latency product[7]$_DFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: product[8]$_DFFE_PP0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.12    0.15    0.17    0.37 v input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net17 (net)
                  0.15    0.01    0.38 v _440_/I (gf180mcu_fd_sc_mcu9t5v0__inv_8)
    19    0.24    0.23    0.18    0.56 ^ _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
                                         _000_ (net)
                  0.23    0.00    0.57 ^ product[8]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.57   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.13    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.14 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.09    0.06    0.12    0.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    0.26 ^ product[8]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.26   clock reconvergence pessimism
                          0.25    0.51   library removal time
                                  0.51   data required time
-----------------------------------------------------------------------------
                                  0.51   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)


Startpoint: start (input port clocked by core_clock)
Endpoint: start_r$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v start (in)
                                         start (net)
                  0.00    0.00    0.20 v input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     3    0.09    0.11    0.15    0.35 v input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net18 (net)
                  0.12    0.01    0.36 v start_r$_DFF_PP0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.36   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.13    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.14 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.09    0.06    0.12    0.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    0.26 ^ start_r$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.26   clock reconvergence pessimism
                          0.03    0.29   library hold time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: product[11]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.12    0.15    0.17    0.37 v input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net17 (net)
                  0.15    0.01    0.38 v _440_/I (gf180mcu_fd_sc_mcu9t5v0__inv_8)
    19    0.24    0.23    0.18    0.56 ^ _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
                                         _000_ (net)
                  0.23    0.01    0.57 ^ product[11]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.57   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.13    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.14 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.09    0.06    0.12   10.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00   10.26 ^ product[11]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.26   clock reconvergence pessimism
                          0.09   10.35   library recovery time
                                 10.35   data required time
-----------------------------------------------------------------------------
                                 10.35   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  9.78   slack (MET)


Startpoint: multiplier[1] (input port clocked by core_clock)
Endpoint: product[14]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ multiplier[1] (in)
                                         multiplier[1] (net)
                  0.00    0.00    0.20 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.22    0.20    0.18    0.38 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.22    0.03    0.42 ^ _490_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.27    0.68 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _023_ (net)
                  0.07    0.00    0.68 v _491_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.07    0.16    0.85 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _320_ (net)
                  0.07    0.00    0.85 v _650_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.18    0.37    1.22 ^ _650_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _331_ (net)
                  0.18    0.00    1.22 ^ _504_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     4    0.07    0.20    0.16    1.38 v _504_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _190_ (net)
                  0.20    0.00    1.38 v _623_/B (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     4    0.06    0.20    0.85    2.23 ^ _623_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _246_ (net)
                  0.20    0.00    2.23 ^ _625_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.46    2.69 v _625_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _253_ (net)
                  0.18    0.00    2.69 v _626_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.52    3.21 ^ _626_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _256_ (net)
                  0.14    0.00    3.21 ^ _478_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.08    3.29 v _478_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _352_ (net)
                  0.08    0.00    3.29 v _658_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.06    0.23    0.42    3.71 ^ _658_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _355_ (net)
                  0.23    0.00    3.71 ^ _539_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.11    0.22    3.93 ^ _539_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _049_ (net)
                  0.11    0.00    3.93 ^ _540_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.13    0.08    4.01 v _540_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _050_ (net)
                  0.13    0.00    4.01 v _541_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.16    4.17 v _541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _051_ (net)
                  0.06    0.00    4.17 v _544_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    4.38 v _544_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _054_ (net)
                  0.08    0.00    4.38 v _545_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    4.59 v _545_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _055_ (net)
                  0.08    0.00    4.59 v _548_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.00    0.08    0.21    4.81 v _548_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _007_ (net)
                  0.08    0.00    4.81 v product[14]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.81   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.13    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.14 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.09    0.06    0.12   10.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00   10.26 ^ product[14]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.26   clock reconvergence pessimism
                         -0.12   10.14   library setup time
                                 10.14   data required time
-----------------------------------------------------------------------------
                                 10.14   data required time
                                 -4.81   data arrival time
-----------------------------------------------------------------------------
                                  5.33   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: product[11]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.12    0.15    0.17    0.37 v input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net17 (net)
                  0.15    0.01    0.38 v _440_/I (gf180mcu_fd_sc_mcu9t5v0__inv_8)
    19    0.24    0.23    0.18    0.56 ^ _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
                                         _000_ (net)
                  0.23    0.01    0.57 ^ product[11]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.57   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.13    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.14 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.09    0.06    0.12   10.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00   10.26 ^ product[11]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.26   clock reconvergence pessimism
                          0.09   10.35   library recovery time
                                 10.35   data required time
-----------------------------------------------------------------------------
                                 10.35   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  9.78   slack (MET)


Startpoint: multiplier[1] (input port clocked by core_clock)
Endpoint: product[14]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ multiplier[1] (in)
                                         multiplier[1] (net)
                  0.00    0.00    0.20 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.22    0.20    0.18    0.38 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.22    0.03    0.42 ^ _490_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.27    0.68 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _023_ (net)
                  0.07    0.00    0.68 v _491_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.07    0.16    0.85 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _320_ (net)
                  0.07    0.00    0.85 v _650_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.18    0.37    1.22 ^ _650_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _331_ (net)
                  0.18    0.00    1.22 ^ _504_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     4    0.07    0.20    0.16    1.38 v _504_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _190_ (net)
                  0.20    0.00    1.38 v _623_/B (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     4    0.06    0.20    0.85    2.23 ^ _623_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _246_ (net)
                  0.20    0.00    2.23 ^ _625_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.46    2.69 v _625_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _253_ (net)
                  0.18    0.00    2.69 v _626_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.52    3.21 ^ _626_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _256_ (net)
                  0.14    0.00    3.21 ^ _478_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.08    3.29 v _478_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _352_ (net)
                  0.08    0.00    3.29 v _658_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.06    0.23    0.42    3.71 ^ _658_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _355_ (net)
                  0.23    0.00    3.71 ^ _539_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.11    0.22    3.93 ^ _539_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _049_ (net)
                  0.11    0.00    3.93 ^ _540_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.13    0.08    4.01 v _540_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _050_ (net)
                  0.13    0.00    4.01 v _541_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.16    4.17 v _541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _051_ (net)
                  0.06    0.00    4.17 v _544_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    4.38 v _544_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _054_ (net)
                  0.08    0.00    4.38 v _545_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    4.59 v _545_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _055_ (net)
                  0.08    0.00    4.59 v _548_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.00    0.08    0.21    4.81 v _548_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _007_ (net)
                  0.08    0.00    4.81 v product[14]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.81   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.13    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.14 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.09    0.06    0.12   10.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00   10.26 ^ product[14]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.26   clock reconvergence pessimism
                         -0.12   10.14   library setup time
                                 10.14   data required time
-----------------------------------------------------------------------------
                                 10.14   data required time
                                 -4.81   data arrival time
-----------------------------------------------------------------------------
                                  5.33   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.4208145141601562

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8646

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.21329480409622192

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9561

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: start_r$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[14]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12    0.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.26 ^ start_r$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.46    0.72 ^ start_r$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    0.77 v _481_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.19    0.96 v _634_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.16    1.12 v _376_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.21    1.33 v _377_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.12    1.46 ^ _378_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.10    1.56 v _547_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
   0.26    1.82 v _548_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.00    1.82 v product[14]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           1.82   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.14   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.26 ^ product[14]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00   10.26   clock reconvergence pessimism
  -0.12   10.14   library setup time
          10.14   data required time
---------------------------------------------------------
          10.14   data required time
          -1.82   data arrival time
---------------------------------------------------------
           8.32   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: state$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: done$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12    0.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.26 ^ state$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.37    0.63 v state$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.14    0.78 ^ _375_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.06    0.83 v _509_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    0.83 v done$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           0.83   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12    0.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.26 ^ done$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00    0.26   clock reconvergence pessimism
   0.05    0.31   library hold time
           0.31   data required time
---------------------------------------------------------
           0.31   data required time
          -0.83   data arrival time
---------------------------------------------------------
           0.52   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2601

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2602

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.8085

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
5.3320

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
110.886971

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.29e-03   2.10e-03   1.17e-08   6.39e-03  17.8%
Combinational          1.75e-02   9.03e-03   7.52e-08   2.65e-02  73.9%
Clock                  2.11e-03   8.55e-04   1.29e-06   2.97e-03   8.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.39e-02   1.20e-02   1.38e-06   3.59e-02 100.0%
                          66.6%      33.4%       0.0%
