#source:examples/prob_examples/public_examples/EventBPrologPackages/Advance/CAN_Bus/ADVANCESIM12.zip_unpacked/COMPONENT/CB3TM.bcm
5.3909229333333336E7,5.9952223333333336E7,5.4892036333333336E7,3.517534596666667E8:not(not((T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)))) => (T1_timer<5) & (T1_state=T1_EN)
5.2636489E7,5.7874072333333336E7,3.2386054333333332E7,7.350336433333333E7:not(not((T3_state=T3_READY) & (T3_evaluated=FALSE) & (T3_enabled=TRUE))) => (T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite))
6.0296424666666664E7,5.9983489E7,5.5593289333333336E7,1.25494054E8:not((T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite))) => not((T3_state=T3_RELEASE))
5.3213680666666664E7,5.9984885666666664E7,-1.0,4.47116052E8:not(not((T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)))) => (T3_state=T3_WAIT)
5.7246013E7,5.0092357333333336E7,-1.0,1.20609192E8:(T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & (pt=T1_cycle_offset+5) & (T1_state=T1_WAIT) & not((p:INT) & (T1_state=T1_CALC))
5.5445342333333336E7,7.208556333333333E7,-1.0,1.2172078566666667E8:(T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & (p:INT) & (T1_state=T1_CALC) & not((T2_readpriority=4) & (T2_state=T2_PROC))
5.5451162666666664E7,7.6028872E7,-1.0,1.36232431E8:(T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & (not((p:INT) & (T1_state=T1_CALC)) => (T3_state=T3_READY) & (T3_evaluated=FALSE) & (T3_enabled=FALSE))
5.6006353666666664E7,7.193279766666667E7,-1.0,1.0657579666666667E8:(T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & (not((pv=T1_writevalue) & (ppriority=3) & (T1_state=T1_SEND)) => (T3_readpriority<5) & (T3_state=T3_PROC))
5.6343873666666664E7,4.3667773666666664E7,-1.0,1.0385694566666667E8:(T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & (not((T2_readpriority=4) & (T2_state=T2_PROC)) => (T3_state=T3_RELEASE))
5.552722E7,7.475641E7,-1.0,1.17943327E8:(T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & (T2_timer<10) & (T2_state=T2_EN) & (T3_state=T3_RELEASE)
5.7063914333333336E7,4.6374077E7,-1.0,1.60267238E8:(T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & (ppriority=4) & (T3_readpriority=5) & (T3_state=T3_PROC) & (pt=T2_cycle_offset+10) & (T2_state=T2_WAIT)
