
ubuntu-preinstalled/tr:     file format elf32-littlearm


Disassembly of section .init:

00000ef8 <.init>:
 ef8:	push	{r3, lr}
 efc:	bl	1d48 <__assert_fail@plt+0xb84>
 f00:	pop	{r3, pc}

Disassembly of section .plt:

00000f04 <calloc@plt-0x14>:
     f04:	push	{lr}		; (str lr, [sp, #-4]!)
     f08:	ldr	lr, [pc, #4]	; f14 <calloc@plt-0x4>
     f0c:	add	lr, pc, lr
     f10:	ldr	pc, [lr, #8]!
     f14:			; <UNDEFINED> instruction: 0x00016fb8

00000f18 <calloc@plt>:
     f18:	add	ip, pc, #0, 12
     f1c:	add	ip, ip, #90112	; 0x16000
     f20:	ldr	pc, [ip, #4024]!	; 0xfb8

00000f24 <fputs_unlocked@plt>:
     f24:			; <UNDEFINED> instruction: 0xe7fd4778
     f28:	add	ip, pc, #0, 12
     f2c:	add	ip, ip, #90112	; 0x16000
     f30:	ldr	pc, [ip, #4012]!	; 0xfac

00000f34 <raise@plt>:
     f34:	add	ip, pc, #0, 12
     f38:	add	ip, ip, #90112	; 0x16000
     f3c:	ldr	pc, [ip, #4004]!	; 0xfa4

00000f40 <strcmp@plt>:
     f40:	add	ip, pc, #0, 12
     f44:	add	ip, ip, #90112	; 0x16000
     f48:	ldr	pc, [ip, #3996]!	; 0xf9c

00000f4c <__cxa_finalize@plt>:
     f4c:	add	ip, pc, #0, 12
     f50:	add	ip, ip, #90112	; 0x16000
     f54:	ldr	pc, [ip, #3988]!	; 0xf94

00000f58 <posix_fadvise64@plt>:
     f58:			; <UNDEFINED> instruction: 0xe7fd4778
     f5c:	add	ip, pc, #0, 12
     f60:	add	ip, ip, #90112	; 0x16000
     f64:	ldr	pc, [ip, #3976]!	; 0xf88

00000f68 <read@plt>:
     f68:	add	ip, pc, #0, 12
     f6c:	add	ip, ip, #90112	; 0x16000
     f70:	ldr	pc, [ip, #3968]!	; 0xf80

00000f74 <fflush@plt>:
     f74:			; <UNDEFINED> instruction: 0xe7fd4778
     f78:	add	ip, pc, #0, 12
     f7c:	add	ip, ip, #90112	; 0x16000
     f80:	ldr	pc, [ip, #3956]!	; 0xf74

00000f84 <free@plt>:
     f84:	add	ip, pc, #0, 12
     f88:	add	ip, ip, #90112	; 0x16000
     f8c:	ldr	pc, [ip, #3948]!	; 0xf6c

00000f90 <_exit@plt>:
     f90:	add	ip, pc, #0, 12
     f94:	add	ip, ip, #90112	; 0x16000
     f98:	ldr	pc, [ip, #3940]!	; 0xf64

00000f9c <memcpy@plt>:
     f9c:			; <UNDEFINED> instruction: 0xe7fd4778
     fa0:	add	ip, pc, #0, 12
     fa4:	add	ip, ip, #90112	; 0x16000
     fa8:	ldr	pc, [ip, #3928]!	; 0xf58

00000fac <__strtoull_internal@plt>:
     fac:	add	ip, pc, #0, 12
     fb0:	add	ip, ip, #90112	; 0x16000
     fb4:	ldr	pc, [ip, #3920]!	; 0xf50

00000fb8 <mbsinit@plt>:
     fb8:	add	ip, pc, #0, 12
     fbc:	add	ip, ip, #90112	; 0x16000
     fc0:	ldr	pc, [ip, #3912]!	; 0xf48

00000fc4 <fwrite_unlocked@plt>:
     fc4:	add	ip, pc, #0, 12
     fc8:	add	ip, ip, #90112	; 0x16000
     fcc:	ldr	pc, [ip, #3904]!	; 0xf40

00000fd0 <memcmp@plt>:
     fd0:	add	ip, pc, #0, 12
     fd4:	add	ip, ip, #90112	; 0x16000
     fd8:	ldr	pc, [ip, #3896]!	; 0xf38

00000fdc <stpcpy@plt>:
     fdc:	add	ip, pc, #0, 12
     fe0:	add	ip, ip, #90112	; 0x16000
     fe4:	ldr	pc, [ip, #3888]!	; 0xf30

00000fe8 <dcgettext@plt>:
     fe8:	add	ip, pc, #0, 12
     fec:	add	ip, ip, #90112	; 0x16000
     ff0:	ldr	pc, [ip, #3880]!	; 0xf28

00000ff4 <__stack_chk_fail@plt>:
     ff4:	add	ip, pc, #0, 12
     ff8:	add	ip, ip, #90112	; 0x16000
     ffc:	ldr	pc, [ip, #3872]!	; 0xf20

00001000 <realloc@plt>:
    1000:	add	ip, pc, #0, 12
    1004:	add	ip, ip, #90112	; 0x16000
    1008:	ldr	pc, [ip, #3864]!	; 0xf18

0000100c <textdomain@plt>:
    100c:	add	ip, pc, #0, 12
    1010:	add	ip, ip, #90112	; 0x16000
    1014:	ldr	pc, [ip, #3856]!	; 0xf10

00001018 <iswprint@plt>:
    1018:	add	ip, pc, #0, 12
    101c:	add	ip, ip, #90112	; 0x16000
    1020:	ldr	pc, [ip, #3848]!	; 0xf08

00001024 <fwrite@plt>:
    1024:	add	ip, pc, #0, 12
    1028:	add	ip, ip, #90112	; 0x16000
    102c:	ldr	pc, [ip, #3840]!	; 0xf00

00001030 <lseek64@plt>:
    1030:	add	ip, pc, #0, 12
    1034:	add	ip, ip, #90112	; 0x16000
    1038:	ldr	pc, [ip, #3832]!	; 0xef8

0000103c <__ctype_get_mb_cur_max@plt>:
    103c:	add	ip, pc, #0, 12
    1040:	add	ip, ip, #90112	; 0x16000
    1044:	ldr	pc, [ip, #3824]!	; 0xef0

00001048 <__fpending@plt>:
    1048:	add	ip, pc, #0, 12
    104c:	add	ip, ip, #90112	; 0x16000
    1050:	ldr	pc, [ip, #3816]!	; 0xee8

00001054 <mbrtowc@plt>:
    1054:	add	ip, pc, #0, 12
    1058:	add	ip, ip, #90112	; 0x16000
    105c:	ldr	pc, [ip, #3808]!	; 0xee0

00001060 <error@plt>:
    1060:	add	ip, pc, #0, 12
    1064:	add	ip, ip, #90112	; 0x16000
    1068:	ldr	pc, [ip, #3800]!	; 0xed8

0000106c <malloc@plt>:
    106c:	add	ip, pc, #0, 12
    1070:	add	ip, ip, #90112	; 0x16000
    1074:	ldr	pc, [ip, #3792]!	; 0xed0

00001078 <__libc_start_main@plt>:
    1078:	add	ip, pc, #0, 12
    107c:	add	ip, ip, #90112	; 0x16000
    1080:	ldr	pc, [ip, #3784]!	; 0xec8

00001084 <__freading@plt>:
    1084:	add	ip, pc, #0, 12
    1088:	add	ip, ip, #90112	; 0x16000
    108c:	ldr	pc, [ip, #3776]!	; 0xec0

00001090 <__ctype_tolower_loc@plt>:
    1090:	add	ip, pc, #0, 12
    1094:	add	ip, ip, #90112	; 0x16000
    1098:	ldr	pc, [ip, #3768]!	; 0xeb8

0000109c <__ctype_toupper_loc@plt>:
    109c:	add	ip, pc, #0, 12
    10a0:	add	ip, ip, #90112	; 0x16000
    10a4:	ldr	pc, [ip, #3760]!	; 0xeb0

000010a8 <__gmon_start__@plt>:
    10a8:	add	ip, pc, #0, 12
    10ac:	add	ip, ip, #90112	; 0x16000
    10b0:	ldr	pc, [ip, #3752]!	; 0xea8

000010b4 <getopt_long@plt>:
    10b4:	add	ip, pc, #0, 12
    10b8:	add	ip, ip, #90112	; 0x16000
    10bc:	ldr	pc, [ip, #3744]!	; 0xea0

000010c0 <__ctype_b_loc@plt>:
    10c0:	add	ip, pc, #0, 12
    10c4:	add	ip, ip, #90112	; 0x16000
    10c8:	ldr	pc, [ip, #3736]!	; 0xe98

000010cc <exit@plt>:
    10cc:	add	ip, pc, #0, 12
    10d0:	add	ip, ip, #90112	; 0x16000
    10d4:	ldr	pc, [ip, #3728]!	; 0xe90

000010d8 <strlen@plt>:
    10d8:	add	ip, pc, #0, 12
    10dc:	add	ip, ip, #90112	; 0x16000
    10e0:	ldr	pc, [ip, #3720]!	; 0xe88

000010e4 <strchr@plt>:
    10e4:	add	ip, pc, #0, 12
    10e8:	add	ip, ip, #90112	; 0x16000
    10ec:	ldr	pc, [ip, #3712]!	; 0xe80

000010f0 <__errno_location@plt>:
    10f0:	add	ip, pc, #0, 12
    10f4:	add	ip, ip, #90112	; 0x16000
    10f8:	ldr	pc, [ip, #3704]!	; 0xe78

000010fc <__sprintf_chk@plt>:
    10fc:	add	ip, pc, #0, 12
    1100:	add	ip, ip, #90112	; 0x16000
    1104:	ldr	pc, [ip, #3696]!	; 0xe70

00001108 <__cxa_atexit@plt>:
    1108:			; <UNDEFINED> instruction: 0xe7fd4778
    110c:	add	ip, pc, #0, 12
    1110:	add	ip, ip, #90112	; 0x16000
    1114:	ldr	pc, [ip, #3684]!	; 0xe64

00001118 <memset@plt>:
    1118:			; <UNDEFINED> instruction: 0xe7fd4778
    111c:	add	ip, pc, #0, 12
    1120:	add	ip, ip, #90112	; 0x16000
    1124:	ldr	pc, [ip, #3672]!	; 0xe58

00001128 <__printf_chk@plt>:
    1128:	add	ip, pc, #0, 12
    112c:	add	ip, ip, #90112	; 0x16000
    1130:	ldr	pc, [ip, #3664]!	; 0xe50

00001134 <fileno@plt>:
    1134:	add	ip, pc, #0, 12
    1138:	add	ip, ip, #90112	; 0x16000
    113c:	ldr	pc, [ip, #3656]!	; 0xe48

00001140 <__fprintf_chk@plt>:
    1140:			; <UNDEFINED> instruction: 0xe7fd4778
    1144:	add	ip, pc, #0, 12
    1148:	add	ip, ip, #90112	; 0x16000
    114c:	ldr	pc, [ip, #3644]!	; 0xe3c

00001150 <fclose@plt>:
    1150:			; <UNDEFINED> instruction: 0xe7fd4778
    1154:	add	ip, pc, #0, 12
    1158:	add	ip, ip, #90112	; 0x16000
    115c:	ldr	pc, [ip, #3632]!	; 0xe30

00001160 <fseeko64@plt>:
    1160:			; <UNDEFINED> instruction: 0xe7fd4778
    1164:	add	ip, pc, #0, 12
    1168:	add	ip, ip, #90112	; 0x16000
    116c:	ldr	pc, [ip, #3620]!	; 0xe24

00001170 <setlocale@plt>:
    1170:	add	ip, pc, #0, 12
    1174:	add	ip, ip, #90112	; 0x16000
    1178:	ldr	pc, [ip, #3612]!	; 0xe1c

0000117c <strrchr@plt>:
    117c:	add	ip, pc, #0, 12
    1180:	add	ip, ip, #90112	; 0x16000
    1184:	ldr	pc, [ip, #3604]!	; 0xe14

00001188 <nl_langinfo@plt>:
    1188:	add	ip, pc, #0, 12
    118c:	add	ip, ip, #90112	; 0x16000
    1190:	ldr	pc, [ip, #3596]!	; 0xe0c

00001194 <bindtextdomain@plt>:
    1194:	add	ip, pc, #0, 12
    1198:	add	ip, ip, #90112	; 0x16000
    119c:	ldr	pc, [ip, #3588]!	; 0xe04

000011a0 <strncmp@plt>:
    11a0:	add	ip, pc, #0, 12
    11a4:	add	ip, ip, #90112	; 0x16000
    11a8:	ldr	pc, [ip, #3580]!	; 0xdfc

000011ac <abort@plt>:
    11ac:	add	ip, pc, #0, 12
    11b0:	add	ip, ip, #90112	; 0x16000
    11b4:	ldr	pc, [ip, #3572]!	; 0xdf4

000011b8 <close@plt>:
    11b8:	add	ip, pc, #0, 12
    11bc:	add	ip, ip, #90112	; 0x16000
    11c0:	ldr	pc, [ip, #3564]!	; 0xdec

000011c4 <__assert_fail@plt>:
    11c4:	add	ip, pc, #0, 12
    11c8:	add	ip, ip, #90112	; 0x16000
    11cc:	ldr	pc, [ip, #3556]!	; 0xde4

Disassembly of section .text:

000011d0 <.text>:
    11d0:	bcs	13f554 <program_name@@Base+0x1251b8>
    11d4:	bcc	13f558 <program_name@@Base+0x1251bc>
    11d8:	push	{r1, r3, r4, r5, r6, sl, lr}
    11dc:			; <UNDEFINED> instruction: 0x46064ff0
    11e0:	ldrdlt	r5, [r5], #131	; 0x83	; <UNPREDICTABLE>
    11e4:	strmi	r6, [pc], -r8, lsl #16
    11e8:	cmnls	r3, #1769472	; 0x1b0000
    11ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    11f0:			; <UNDEFINED> instruction: 0xff6ef001
    11f4:	stmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    11f8:			; <UNDEFINED> instruction: 0xf8df2006
    11fc:	ldrbtmi	r4, [r9], #-2536	; 0xfffff618
    1200:	stmibhi	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1204:	svc	0x00b4f7ff
    1208:			; <UNDEFINED> instruction: 0xf8df447c
    120c:	ldrbtmi	r1, [r8], #2528	; 0x9e0
    1210:			; <UNDEFINED> instruction: 0xf8df4620
    1214:	ldrbtmi	sl, [r9], #-2524	; 0xfffff624
    1218:	ldmibls	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    121c:	svc	0x00baf7ff
    1220:			; <UNDEFINED> instruction: 0xf8df4620
    1224:			; <UNDEFINED> instruction: 0xf7ff49d4
    1228:			; <UNDEFINED> instruction: 0xf8dfeef2
    122c:	ldrbtmi	r3, [sl], #2512	; 0x9d0
    1230:	ldrbtmi	r4, [r9], #1148	; 0x47c
    1234:	ldmdaeq	r0!, {r3, r8, ip, sp, lr, pc}
    1238:			; <UNDEFINED> instruction: 0xf00458e0
    123c:	ldrbmi	pc, [r2], -r5, asr #25	; <UNPREDICTABLE>
    1240:	strbmi	r2, [r3], -r0, lsl #10
    1244:			; <UNDEFINED> instruction: 0x46304639
    1248:			; <UNDEFINED> instruction: 0xf7ff9500
    124c:	mcrrne	15, 3, lr, r2, cr4
    1250:	ldmdacs	r4!, {r0, r1, r2, r5, r6, ip, lr, pc}^
    1254:	subhi	pc, ip, #0, 6
    1258:	stcle	8, cr2, [ip, #-392]!	; 0xfffffe78
    125c:	ldmdacs	r1, {r0, r1, r5, r6, fp, ip, sp}
    1260:	subhi	pc, r6, #0, 4
    1264:			; <UNDEFINED> instruction: 0xf010e8df
    1268:	eoreq	r0, r0, sp, lsr #32
    126c:	subeq	r0, r4, #68, 4	; 0x40000004
    1270:	subeq	r0, r4, #68, 4	; 0x40000004
    1274:	subeq	r0, r4, #68, 4	; 0x40000004
    1278:	subeq	r0, r4, #68, 4	; 0x40000004
    127c:	subeq	r0, r4, #68, 4	; 0x40000004
    1280:	subeq	r0, r4, #68, 4	; 0x40000004
    1284:	subeq	r0, r4, #68, 4	; 0x40000004
    1288:	andseq	r0, r2, r9, lsl r0
    128c:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1290:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1294:	movwcs	pc, #14467	; 0x3883	; <UNPREDICTABLE>
    1298:			; <UNDEFINED> instruction: 0xf8dfe7d1
    129c:	andcs	r3, r1, #104, 18	; 0x1a0000
    12a0:			; <UNDEFINED> instruction: 0xf883447b
    12a4:	strb	r2, [sl, r2, lsl #6]
    12a8:	ldmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    12ac:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    12b0:	movwcs	pc, #6275	; 0x1883	; <UNPREDICTABLE>
    12b4:	stmdacs	r1, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}^
    12b8:	stcle	0, cr13, [r6, #-156]	; 0xffffff64
    12bc:			; <UNDEFINED> instruction: 0xf0402843
    12c0:	movwcs	r8, #4631	; 0x1217
    12c4:	movwcc	pc, #2185	; 0x889	; <UNPREDICTABLE>
    12c8:	stclne	7, cr14, [r1], {185}	; 0xb9
    12cc:			; <UNDEFINED> instruction: 0xf8dfd117
    12d0:			; <UNDEFINED> instruction: 0xf8df293c
    12d4:			; <UNDEFINED> instruction: 0xf8df393c
    12d8:	stmiapl	r6!, {r2, r3, r4, r5, r8, fp, ip}
    12dc:	ldrbtmi	r5, [r9], #-2272	; 0xfffff720
    12e0:	ldmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    12e4:	stmdavs	r0, {r0, r1, r4, r5, fp, sp, lr}
    12e8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    12ec:			; <UNDEFINED> instruction: 0xf8df1500
    12f0:	ldrbtmi	r1, [r9], #-2348	; 0xfffff6d4
    12f4:	ldc2	0, cr15, [r2, #-12]
    12f8:			; <UNDEFINED> instruction: 0xf7ff4628
    12fc:	andcc	lr, r2, r8, ror #29
    1300:	mvnshi	pc, r0, asr #32
    1304:			; <UNDEFINED> instruction: 0xf0014628
    1308:			; <UNDEFINED> instruction: 0xf8dffd17
    130c:	andcs	r1, r3, r4, lsl r9
    1310:	tstls	r2, r9, ror r4
    1314:	svc	0x002cf7ff
    1318:	strtmi	r9, [r8], -r2, lsl #18
    131c:	svc	0x0028f7ff
    1320:			; <UNDEFINED> instruction: 0xf8dfe78d
    1324:			; <UNDEFINED> instruction: 0xf8df3900
    1328:			; <UNDEFINED> instruction: 0xf8542900
    132c:	ldrbtmi	r8, [sl], #-3
    1330:	movwcc	pc, #6290	; 0x1892	; <UNPREDICTABLE>
    1334:	ldrdne	pc, [r0], -r8
    1338:	movwls	pc, #10386	; 0x2892	; <UNPREDICTABLE>
    133c:	tstls	r2, r1, ror sl
    1340:			; <UNDEFINED> instruction: 0xf0002902
    1344:	ldrmi	r8, [r9, #474]	; 0x1da
    1348:	movwpl	pc, #18562	; 0x4882	; <UNPREDICTABLE>
    134c:	mvnshi	pc, r0
    1350:			; <UNDEFINED> instruction: 0xf04f4599
    1354:			; <UNDEFINED> instruction: 0xf0800301
    1358:	ldrmi	r8, [sp], -lr, asr #3
    135c:	addsmi	r9, sl, #8192	; 0x2000
    1360:	ldrhi	pc, [r2], #-704	; 0xfffffd40
    1364:	adcmi	r9, fp, #2048	; 0x800
    1368:			; <UNDEFINED> instruction: 0x83bcf300
    136c:	mcrge	0, 0, r2, cr14, cr8, {0}
    1370:	stc2l	0, cr15, [r2, #-12]
    1374:	ldrdcs	pc, [r0], -r8
    1378:	ldrtmi	r2, [r1], -r0, lsl #10
    137c:	stmib	r6, {r0, r1, r9, sl, lr}^
    1380:	subsvs	r0, sp, r0
    1384:	eoreq	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    1388:			; <UNDEFINED> instruction: 0xf8e0f001
    138c:			; <UNDEFINED> instruction: 0xf0002800
    1390:	blls	a1990 <program_name@@Base+0x875f4>
    1394:			; <UNDEFINED> instruction: 0xf0002b02
    1398:	ldrtmi	r8, [r0], -r6, ror #2
    139c:	cdp2	0, 8, cr15, cr10, cr0, {0}
    13a0:	stmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    13a4:			; <UNDEFINED> instruction: 0xf893447b
    13a8:	blcs	dfb0 <version_etc_copyright@@Base+0x6d38>
    13ac:	bichi	pc, ip, r0, asr #32
    13b0:	svccs	0x000069b7
    13b4:	orrhi	pc, r3, #64	; 0x40
    13b8:	rsble	r2, ip, r0, lsl #26
    13bc:	ldmib	r6, {r3, r5, r9, sl, lr}^
    13c0:			; <UNDEFINED> instruction: 0xf0008904
    13c4:	ldmib	r5, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    13c8:	stmibvs	r9!, {r2, r8, r9, fp, sp, pc}
    13cc:	svclt	0x000845d9
    13d0:	movwle	r4, #9680	; 0x25d0
    13d4:			; <UNDEFINED> instruction: 0xf0002901
    13d8:	stmdbcs	r1, {r0, r1, r3, r4, r6, r7, r8, pc}
    13dc:	bichi	pc, r0, #0, 4
    13e0:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    13e4:			; <UNDEFINED> instruction: 0xf893447b
    13e8:	blcs	e000 <version_etc_copyright@@Base+0x6d88>
    13ec:	mvnhi	pc, r0, asr #32
    13f0:	subsle	r2, r0, r0, lsl #18
    13f4:	ldmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    13f8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    13fc:			; <UNDEFINED> instruction: 0xf7ff2000
    1400:	strdcs	lr, [r0, -r4]
    1404:	andcs	r4, r1, r2, lsl #12
    1408:	mcr	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    140c:	bl	fee1fc30 <program_name@@Base+0xfee05894>
    1410:			; <UNDEFINED> instruction: 0xf04f080a
    1414:	bl	1a4147c <program_name@@Base+0x1a270e0>
    1418:			; <UNDEFINED> instruction: 0xf003090b
    141c:	stmdavs	r9!, {r0, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    1420:	movwcs	r2, #16896	; 0x4200
    1424:	andsls	pc, r4, r0, asr #17
    1428:			; <UNDEFINED> instruction: 0xf8c07207
    142c:	stmib	r0, {r4, pc}^
    1430:	stmdbcs	r0, {r9, ip, sp}
    1434:	orrhi	pc, lr, #0
    1438:	tstcs	r2, #3620864	; 0x374000
    143c:	rsbvs	r6, r8, r8, asr #32
    1440:	movwcs	lr, #18885	; 0x49c5
    1444:	ubfxcc	pc, pc, #17, #17
    1448:			; <UNDEFINED> instruction: 0xf893447b
    144c:	tstlt	r3, #0, 6
    1450:	mlacc	r1, r6, r8, pc	; <UNPREDICTABLE>
    1454:	ldmib	r5, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}^
    1458:	ldmib	r6, {r2, r8}^
    145c:	addsmi	r2, r9, #4, 6	; 0x10000000
    1460:	addsmi	fp, r0, #8, 30
    1464:	msrhi	CPSR_sxc, #64	; 0x40
    1468:	andeq	pc, r1, #111	; 0x6f
    146c:	mvnscc	pc, #79	; 0x4f
    1470:	strtmi	r2, [r8], -r0, lsl #2
    1474:	movwcs	lr, #10693	; 0x29c5
    1478:	cdp2	0, 11, cr15, cr14, cr0, {0}
    147c:	strmi	r1, [r7], -r1, asr #24
    1480:	tst	r8, #-1073741824	; 0xc0000000
    1484:			; <UNDEFINED> instruction: 0xf0404287
    1488:	tstcs	r0, r6, lsl r3
    148c:			; <UNDEFINED> instruction: 0xf0004628
    1490:	mcrrne	14, 11, pc, r2, cr3	; <UNPREDICTABLE>
    1494:			; <UNDEFINED> instruction: 0xf8dfd1f6
    1498:	smlatbcs	r2, r4, r7, r3
    149c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    14a0:	cdp2	0, 0, cr15, cr4, cr1, {0}
    14a4:			; <UNDEFINED> instruction: 0x3798f8df
    14a8:	ldrbtmi	r9, [fp], #-2306	; 0xfffff6fe
    14ac:			; <UNDEFINED> instruction: 0xf8932901
    14b0:	andls	r2, r3, #134217728	; 0x8000000
    14b4:	mvnslt	sp, r0, lsr #2
    14b8:			; <UNDEFINED> instruction: 0xf8934630
    14bc:			; <UNDEFINED> instruction: 0xf5031300
    14c0:			; <UNDEFINED> instruction: 0xf0017200
    14c4:			; <UNDEFINED> instruction: 0xf8dffb55
    14c8:	ldrbtmi	r0, [r8], #-1916	; 0xfffff884
    14cc:	blx	1c3d4da <program_name@@Base+0x1c2313e>
    14d0:			; <UNDEFINED> instruction: 0xf7ff2000
    14d4:	stmdacs	r0, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    14d8:	movthi	pc, #32832	; 0x8040	; <UNPREDICTABLE>
    14dc:			; <UNDEFINED> instruction: 0x2768f8df
    14e0:	usatcc	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    14e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    14e8:	blls	18db558 <program_name@@Base+0x18c11bc>
    14ec:			; <UNDEFINED> instruction: 0xf040405a
    14f0:	rsblt	r8, r5, fp, lsr r3
    14f4:	svchi	0x00f0e8bd
    14f8:	smmlsvc	r0, pc, r8, pc	; <UNPREDICTABLE>
    14fc:			; <UNDEFINED> instruction: 0xf897447f
    1500:	bicslt	r3, r3, r1, lsl #6
    1504:	blcs	68114 <program_name@@Base+0x4dd78>
    1508:	adcshi	pc, r5, #0
    150c:	blcs	a811c <program_name@@Base+0x8dd80>
    1510:	blls	f5964 <program_name@@Base+0xdb5c8>
    1514:			; <UNDEFINED> instruction: 0xf897b18b
    1518:	ldrtmi	r1, [r0], -r0, lsl #6
    151c:			; <UNDEFINED> instruction: 0xf001463a
    1520:	strtmi	pc, [r8], -r7, lsr #22
    1524:	andvc	pc, r0, #29360128	; 0x1c00000
    1528:			; <UNDEFINED> instruction: 0xf0012100
    152c:			; <UNDEFINED> instruction: 0xf8dffb21
    1530:	ldrbtmi	r0, [r8], #-1824	; 0xfffff8e0
    1534:	blx	f3d542 <program_name@@Base+0xf231a6>
    1538:			; <UNDEFINED> instruction: 0xf8dfe7ca
    153c:	ldrbtmi	r7, [pc], #-1816	; 1544 <__assert_fail@plt+0x380>
    1540:	movwcc	pc, #18583	; 0x4897	; <UNPREDICTABLE>
    1544:	sbcle	r2, r3, r0, lsl #22
    1548:	movwcc	pc, #2199	; 0x897	; <UNPREDICTABLE>
    154c:			; <UNDEFINED> instruction: 0xf0402b00
    1550:			; <UNDEFINED> instruction: 0xf107823b
    1554:			; <UNDEFINED> instruction: 0xf80202ff
    1558:	movwcc	r3, #7937	; 0x1f01
    155c:	svcvc	0x0080f5b3
    1560:			; <UNDEFINED> instruction: 0xf8dfd1f9
    1564:	stmdage	ip, {r2, r4, r5, r6, r7, r9, sl, ip, pc}
    1568:	usatcc	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    156c:	streq	pc, [r3, -pc, rrx]
    1570:			; <UNDEFINED> instruction: 0xf06f44f9
    1574:	ldrbtmi	r0, [fp], #-513	; 0xfffffdff
    1578:			; <UNDEFINED> instruction: 0xf5099302
    157c:			; <UNDEFINED> instruction: 0xf10d7380
    1580:	movwls	r0, #35380	; 0x8a34
    1584:	ldrmi	r4, [r9], -r3, lsl #13
    1588:			; <UNDEFINED> instruction: 0xf04f9404
    158c:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    1590:	blx	1ca1a2 <program_name@@Base+0x1afe06>
    1594:	stmib	r5, {r0, r8, r9, sl, ip, sp, lr, pc}^
    1598:	ands	r2, r3, r2, lsl #6
    159c:	ldrdcc	pc, [r0], -sl
    15a0:			; <UNDEFINED> instruction: 0xf0002b01
    15a4:			; <UNDEFINED> instruction: 0xf1b980b5
    15a8:			; <UNDEFINED> instruction: 0xf0003fff
    15ac:	stfnep	f0, [r3], {161}	; 0xa1
    15b0:	orrshi	pc, lr, r0
    15b4:	ldrmi	r9, [r9], #2818	; 0xb02
    15b8:	ldrdcc	pc, [r0], -sl
    15bc:			; <UNDEFINED> instruction: 0xf8892b02
    15c0:			; <UNDEFINED> instruction: 0xd12b0100
    15c4:			; <UNDEFINED> instruction: 0x46304659
    15c8:	cdp2	0, 1, cr15, cr6, cr0, {0}
    15cc:	pkhtbmi	r4, r1, r1, asr #12
    15d0:			; <UNDEFINED> instruction: 0xf0004628
    15d4:			; <UNDEFINED> instruction: 0xf8dbfe11
    15d8:	blcs	d5e0 <version_etc_copyright@@Base+0x6368>
    15dc:	blcs	7595c <program_name@@Base+0x5b5c0>
    15e0:			; <UNDEFINED> instruction: 0xf8dad1e1
    15e4:	blcs	d5ec <version_etc_copyright@@Base+0x6374>
    15e8:			; <UNDEFINED> instruction: 0xf7ffd1dd
    15ec:	bls	23cb9c <program_name@@Base+0x222800>
    15f0:	strvc	pc, [r0], #1282	; 0x502
    15f4:	stmdavs	r3, {r4, r7, r9, sl, lr}
    15f8:	stmdbeq	r2, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
    15fc:	svccc	0x0002f839
    1600:	strle	r0, [r7, #-1498]	; 0xfffffa26
    1604:	stcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    1608:	bl	db61c <program_name@@Base+0xc1280>
    160c:	ldmibpl	fp, {r3, r7, r8, r9}^
    1610:	andcc	pc, r0, r8, lsl #17
    1614:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    1618:	mvnle	r4, r4, asr #10
    161c:			; <UNDEFINED> instruction: 0xf04f6872
    1620:	stmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}^
    1624:	mvnscc	pc, pc, asr #32
    1628:	stmib	sp, {r1, r4, r6, fp, sp, lr}^
    162c:	rsbsvs	r0, r2, r0, lsl r1
    1630:	stmib	r5, {r0, r1, r3, r4, r6, fp, sp, lr}^
    1634:	rsbvs	r0, fp, r2, lsl #2
    1638:			; <UNDEFINED> instruction: 0xf882e7c4
    163c:			; <UNDEFINED> instruction: 0xf1b95304
    1640:			; <UNDEFINED> instruction: 0xf43f0f00
    1644:	andscs	sl, r8, r5, lsl #29
    1648:			; <UNDEFINED> instruction: 0xf003ae0e
    164c:			; <UNDEFINED> instruction: 0xf8d8fbd5
    1650:	strmi	r2, [r3], -r0
    1654:			; <UNDEFINED> instruction: 0xf8576045
    1658:	ldrtmi	r0, [r1], -r2, lsr #32
    165c:	eorsvs	r6, r3, r3, ror r0
    1660:			; <UNDEFINED> instruction: 0xff74f000
    1664:	mulscs	r8, r8, r1
    1668:			; <UNDEFINED> instruction: 0xf003ad18
    166c:			; <UNDEFINED> instruction: 0xf8d8fbc5
    1670:	strtmi	r2, [r9], -r0
    1674:	strmi	r3, [r3], -r1, lsl #4
    1678:	eorvs	r6, r8, r8, rrx
    167c:	eoreq	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    1680:	subsvs	r2, sl, r0, lsl #4
    1684:			; <UNDEFINED> instruction: 0xff62f000
    1688:			; <UNDEFINED> instruction: 0xf47f2800
    168c:	andcs	sl, r1, r6, lsl #29
    1690:			; <UNDEFINED> instruction: 0xf8dfe724
    1694:	andcs	r1, r0, ip, asr #11
    1698:	strmi	pc, [r0], r6, lsl #2
    169c:	mcrcc	4, 0, r4, cr1, cr9, {3}
    16a0:	stc	7, cr15, [r2], #1020	; 0x3fc
    16a4:			; <UNDEFINED> instruction: 0xf8579002
    16a8:			; <UNDEFINED> instruction: 0xf0030026
    16ac:			; <UNDEFINED> instruction: 0x2100f99d
    16b0:	strmi	r9, [r3], -r2, lsl #20
    16b4:			; <UNDEFINED> instruction: 0xf7ff4608
    16b8:			; <UNDEFINED> instruction: 0xf8dfecd4
    16bc:			; <UNDEFINED> instruction: 0xf8df35a8
    16c0:	ldrbtmi	r2, [fp], #-1448	; 0xfffffa58
    16c4:			; <UNDEFINED> instruction: 0xf89358a2
    16c8:	ldmdavs	r4, {r1, r8, r9, ip, sp}
    16cc:			; <UNDEFINED> instruction: 0xf0402b00
    16d0:			; <UNDEFINED> instruction: 0xf8df827e
    16d4:	ldrbtmi	r1, [r9], #-1432	; 0xfffffa68
    16d8:	andcs	r2, r0, r5, lsl #4
    16dc:	stc	7, cr15, [r4], {255}	; 0xff
    16e0:	strcs	pc, [ip, #2271]	; 0x8df
    16e4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    16e8:	strtmi	r4, [r0], -r3, lsl #12
    16ec:	stc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    16f0:			; <UNDEFINED> instruction: 0xf0012001
    16f4:	strcs	pc, [r2, #-2849]	; 0xfffff4df
    16f8:	blcs	3afc0 <program_name@@Base+0x20c24>
    16fc:	movwcs	sp, #4509	; 0x119d
    1700:	movwcc	pc, #18562	; 0x4882	; <UNPREDICTABLE>
    1704:	svceq	0x0000f1b9
    1708:			; <UNDEFINED> instruction: 0x81abf000
    170c:	strt	r9, [r9], -r2, lsl #26
    1710:	ldcl	7, cr15, [r6], {255}	; 0xff
    1714:			; <UNDEFINED> instruction: 0xf5029a08
    1718:	ldrmi	r7, [r0], r0, lsl #9
    171c:			; <UNDEFINED> instruction: 0xf1a36803
    1720:			; <UNDEFINED> instruction: 0xf8390902
    1724:	ldreq	r3, [r9, #3842]	; 0xf02
    1728:			; <UNDEFINED> instruction: 0xf7ffd507
    172c:	stmdavs	r3, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
    1730:	orreq	lr, r8, #3072	; 0xc00
    1734:			; <UNDEFINED> instruction: 0xf88859db
    1738:			; <UNDEFINED> instruction: 0xf1083000
    173c:	strmi	r0, [r0, #2049]!	; 0x801
    1740:	strb	sp, [fp, -pc, ror #3]!
    1744:	str	r2, [r8], -r2, lsl #6
    1748:	stmeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    174c:	addvc	pc, r0, #1325400064	; 0x4f000000
    1750:	ldrmi	r2, [r7], -r0, lsl #2
    1754:			; <UNDEFINED> instruction: 0xf04f4640
    1758:			; <UNDEFINED> instruction: 0xf7ff0901
    175c:			; <UNDEFINED> instruction: 0xf06fece0
    1760:			; <UNDEFINED> instruction: 0xf04f0201
    1764:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    1768:	and	r2, r6, r2, lsl #6
    176c:	andcc	pc, r0, r8, lsl r8	; <UNPREDICTABLE>
    1770:	andls	pc, r0, r8, lsl #16
    1774:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    1778:	strdcs	r1, [r0, -pc]
    177c:			; <UNDEFINED> instruction: 0xf0004630
    1780:	mcrrne	13, 3, pc, r3, cr11	; <UNPREDICTABLE>
    1784:			; <UNDEFINED> instruction: 0x17fbd1f2
    1788:	stmib	r6, {r1, r3, r4, r5, r9, sl, lr}^
    178c:	str	r2, [pc], -r4, lsl #6
    1790:	strbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    1794:			; <UNDEFINED> instruction: 0x000aebb8
    1798:	bl	1a5bf48 <program_name@@Base+0x1a41bac>
    179c:	ldrbtmi	r0, [r9], #-3083	; 0xfffff3f5
    17a0:	movwcc	pc, #18577	; 0x4891	; <UNPREDICTABLE>
    17a4:			; <UNDEFINED> instruction: 0x0c04e9c2
    17a8:	stmdbhi	r4, {r0, r2, r6, r7, r8, fp, sp, lr, pc}
    17ac:			; <UNDEFINED> instruction: 0xf43f2b00
    17b0:			; <UNDEFINED> instruction: 0xf895ae21
    17b4:			; <UNDEFINED> instruction: 0xf1b99020
    17b8:			; <UNDEFINED> instruction: 0xf0400f00
    17bc:			; <UNDEFINED> instruction: 0xf89581cd
    17c0:			; <UNDEFINED> instruction: 0xf1b88022
    17c4:			; <UNDEFINED> instruction: 0xf0400f00
    17c8:			; <UNDEFINED> instruction: 0xf89581f7
    17cc:			; <UNDEFINED> instruction: 0xf1b99021
    17d0:			; <UNDEFINED> instruction: 0xf0000f00
    17d4:			; <UNDEFINED> instruction: 0xf7ff816d
    17d8:			; <UNDEFINED> instruction: 0x4641ec74
    17dc:	cdpne	8, 8, cr6, cr3, cr0, {0}
    17e0:	rscsvc	pc, pc, r0, lsl #10
    17e4:	svccs	0x0002f833
    17e8:	svcvc	0x0080f412
    17ec:	smladcc	r1, r8, pc, fp	; <UNPREDICTABLE>
    17f0:	svclt	0x00480592
    17f4:	addsmi	r3, r8, #1073741824	; 0x40000000
    17f8:	ldmib	r6, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    17fc:	stmdage	ip, {r2, r8, r9, sp}
    1800:	strls	r4, [fp], #-1739	; 0xfffff935
    1804:	beq	d3dc40 <program_name@@Base+0xd238a4>
    1808:	stmib	sp, {r2, r3, r6, r9, sl, lr}^
    180c:	cdpne	3, 4, cr2, cr11, cr4, {0}
    1810:	cdpne	3, 7, cr9, cr9, cr8, {0}
    1814:	movwcs	lr, #18901	; 0x49d5
    1818:	strmi	r4, [r9], r0, lsl #13
    181c:	movwcs	lr, #27085	; 0x69cd
    1820:	andeq	pc, r1, #111	; 0x6f
    1824:	movwls	r6, #39027	; 0x9873
    1828:	movwls	r6, #43115	; 0xa86b
    182c:	mvnscc	pc, #79	; 0x4f
    1830:	movwcs	lr, #10694	; 0x29c6
    1834:	movwcs	lr, #10693	; 0x29c5
    1838:	stmdbcs	r2, {r3, r6, sp, lr, pc}
    183c:	stccs	0, cr13, [r0], {50}	; 0x32
    1840:	mrshi	pc, (UNDEF: 76)	; <UNPREDICTABLE>
    1844:	ldrdcc	pc, [r0], -r8
    1848:			; <UNDEFINED> instruction: 0xf0002b02
    184c:	ldmdavs	r2!, {r0, r1, r2, r6, r8, pc}^
    1850:	ldrdcc	pc, [r0], -r8
    1854:	ldmdavs	r2, {r3, fp, ip, pc}^
    1858:	ldmib	r6, {r0, r8, r9, fp, sp}^
    185c:	stmdavs	fp!, {r2, sl, fp, ip, sp, pc}^
    1860:	svclt	0x00084604
    1864:	bl	feed319c <program_name@@Base+0xfeeb8e00>
    1868:	rsbsvs	r0, r2, r4, lsl #22
    186c:	stfeqd	f7, [r0], {108}	; 0x6c
    1870:	stmdbcs	r1, {r0, r1, r3, r4, r6, fp, sp, lr}
    1874:			; <UNDEFINED> instruction: 0xbc04e9c6
    1878:	mvnscc	pc, pc, asr #32
    187c:			; <UNDEFINED> instruction: 0x4602bf14
    1880:	ldrmi	r4, [r4], -sl, asr #12
    1884:	ldmib	r5, {r0, r1, r8, r9, ip, pc}^
    1888:			; <UNDEFINED> instruction: 0xf04f2304
    188c:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}^
    1890:	blne	481cd8 <program_name@@Base+0x46793c>
    1894:			; <UNDEFINED> instruction: 0xf1639c03
    1898:	stmib	r5, {r8, r9}^
    189c:	stmib	r5, {r1, r8}^
    18a0:	rsbvs	r2, ip, r4, lsl #6
    18a4:	strcs	lr, [r2], #-2518	; 0xfffff62a
    18a8:	ldrdcc	lr, [r2, -r5]
    18ac:	stclne	0, cr4, [r0], #-80	; 0xffffffb0
    18b0:	submi	r4, r4, #11
    18b4:	stfeqd	f7, [r1], {3}
    18b8:			; <UNDEFINED> instruction: 0xf1dc4144
    18bc:	bl	12c44c4 <program_name@@Base+0x12aa128>
    18c0:	strcc	r0, [r1, -ip, lsl #22]
    18c4:			; <UNDEFINED> instruction: 0xf1bed03a
    18c8:	ldrshtle	r3, [r7], -pc
    18cc:	ldrtmi	r4, [r0], -r1, asr #12
    18d0:	ldc2	0, cr15, [r2], {0}
    18d4:			; <UNDEFINED> instruction: 0x46074651
    18d8:			; <UNDEFINED> instruction: 0xf0004628
    18dc:			; <UNDEFINED> instruction: 0xf8dafc8d
    18e0:	strmi	r1, [r6], r0
    18e4:	svceq	0x0000f1bb
    18e8:	stmdbcs	r2, {r0, r1, r2, r5, r7, r8, ip, lr, pc}
    18ec:	ldrb	sp, [r9, pc, lsr #3]
    18f0:	svccc	0x00fff1b9
    18f4:	andle	r9, r6, r4, lsl #24
    18f8:	ldrbtmi	r4, [fp], #-3039	; 0xfffff421
    18fc:	movwcc	pc, #14483	; 0x3893	; <UNPREDICTABLE>
    1900:			; <UNDEFINED> instruction: 0xf0002b00
    1904:	blls	e1d6c <program_name@@Base+0xc79d0>
    1908:			; <UNDEFINED> instruction: 0xf0402b00
    190c:	mrcmi	0, 6, r8, cr11, cr13, {4}
    1910:	and	r4, sl, lr, ror r4
    1914:			; <UNDEFINED> instruction: 0x46024bbe
    1918:	ldrtmi	r2, [r0], -r1, lsl #2
    191c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    1920:	bl	143f924 <program_name@@Base+0x1425588>
    1924:			; <UNDEFINED> instruction: 0xf0404285
    1928:	vst4.16	{d24,d26,d28,d30}, [pc], r0
    192c:	ldrtmi	r5, [r0], -r0, lsl #2
    1930:	ldc2	0, cr15, [lr]
    1934:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1938:	strb	sp, [r9, #492]	; 0x1ec
    193c:	movwcs	lr, #18902	; 0x49d6
    1940:	ldrdeq	lr, [r4, -sp]
    1944:	addsmi	r9, r9, #2816	; 0xb00
    1948:	addsmi	fp, r0, #8, 30
    194c:	adcshi	pc, fp, r0, asr #1
    1950:	blge	13c0ac <program_name@@Base+0x121d10>
    1954:	movwcs	lr, #27101	; 0x69dd
    1958:	svclt	0x0008455b
    195c:			; <UNDEFINED> instruction: 0xf0c04552
    1960:	blls	261c30 <program_name@@Base+0x247894>
    1964:	blls	299b38 <program_name@@Base+0x27f79c>
    1968:	ldmib	r6, {r0, r1, r3, r5, r6, sp, lr}^
    196c:	ldrmi	r2, [fp, #772]	; 0x304
    1970:	ldrmi	fp, [r2, #3848]	; 0xf08
    1974:			; <UNDEFINED> instruction: 0x46994690
    1978:	cfstrdge	mvd15, [r4, #-764]!	; 0xfffffd04
    197c:	ldrbtmi	r4, [r9], #-2496	; 0xfffff640
    1980:	movwvc	pc, #14481	; 0x3891	; <UNPREDICTABLE>
    1984:			; <UNDEFINED> instruction: 0xf47f2f00
    1988:	b	16acf04 <program_name@@Base+0x1692b68>
    198c:			; <UNDEFINED> instruction: 0xf000030b
    1990:	stmdavs	r8!, {r0, r2, r3, r4, r6, r7, pc}^
    1994:	stmdbcs	r4, {r0, fp, sp, lr}
    1998:	tsthi	ip, r0, lsl #4	; <UNPREDICTABLE>
    199c:			; <UNDEFINED> instruction: 0xf853a302
    19a0:	ldrmi	r2, [r3], #-33	; 0xffffffdf
    19a4:	svclt	0x00004718
    19a8:			; <UNDEFINED> instruction: 0xfffffa65
    19ac:	andeq	r0, r0, r5, lsl r0
    19b0:	andeq	r0, r0, r9, lsl r0
    19b4:	andeq	r0, r0, sp, lsr #4
    19b8:			; <UNDEFINED> instruction: 0xfffffa65
    19bc:	str	r7, [r6, #-2631]!	; 0xfffff5b9
    19c0:	andcs	r4, r5, #176, 18	; 0x2c0000
    19c4:	ldr	r4, [r9, #-1145]	; 0xfffffb87
    19c8:			; <UNDEFINED> instruction: 0x463a4630
    19cc:			; <UNDEFINED> instruction: 0xf0012100
    19d0:			; <UNDEFINED> instruction: 0xf107f8cf
    19d4:	andcs	r0, r0, #-67108861	; 0xfc000003
    19d8:	andeq	pc, r1, pc, rrx
    19dc:	mvnscc	pc, pc, asr #32
    19e0:	smlabteq	r2, r5, r9, lr
    19e4:	svccs	0x0001f803
    19e8:			; <UNDEFINED> instruction: 0xf5b23201
    19ec:	mvnsle	r7, r0, lsl #31
    19f0:	addshi	pc, r4, #14614528	; 0xdf0000
    19f4:	svcmi	0x00a52600
    19f8:	ldrbtmi	r4, [pc], #-1272	; 1a00 <__assert_fail@plt+0x83c>
    19fc:	stmvc	r0, {r3, r8, sl, ip, sp, lr, pc}
    1a00:	strcc	lr, [r1], -r4
    1a04:	svcvc	0x0080f5b6
    1a08:	svcge	0x007df43f
    1a0c:	blne	7fa70 <program_name@@Base+0x656d4>
    1a10:	mvnsle	r2, r0, lsl #18
    1a14:			; <UNDEFINED> instruction: 0xf0004628
    1a18:	mcrrne	11, 14, pc, r3, cr15	; <UNPREDICTABLE>
    1a1c:			; <UNDEFINED> instruction: 0xf806d002
    1a20:	strb	r0, [lr, r8]!
    1a24:	ldrbtmi	r4, [fp], #-2970	; 0xfffff466
    1a28:	movwcc	pc, #14483	; 0x3893	; <UNPREDICTABLE>
    1a2c:			; <UNDEFINED> instruction: 0xf47f2b00
    1a30:	blmi	fe62d7e0 <program_name@@Base+0xfe613444>
    1a34:	eorvc	pc, sp, #64, 4
    1a38:	ldmmi	r8, {r0, r1, r2, r4, r7, r8, fp, lr}
    1a3c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1a40:	ldrbtmi	r3, [r8], #-920	; 0xfffffc68
    1a44:	bl	fefbfa48 <program_name@@Base+0xfefa56ac>
    1a48:			; <UNDEFINED> instruction: 0x46284a95
    1a4c:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    1a50:	andvc	pc, r0, #8388608	; 0x800000
    1a54:			; <UNDEFINED> instruction: 0xf88cf001
    1a58:	ldrbtmi	r4, [r8], #-2194	; 0xfffff76e
    1a5c:			; <UNDEFINED> instruction: 0xf8a8f001
    1a60:	andscs	lr, r8, r6, lsr r5
    1a64:			; <UNDEFINED> instruction: 0xf003ae0e
    1a68:			; <UNDEFINED> instruction: 0xf8d8f9c7
    1a6c:	strmi	r2, [r3], -r0
    1a70:	andls	pc, r4, r0, asr #17
    1a74:	ldrtmi	lr, [r0], -pc, ror #11
    1a78:			; <UNDEFINED> instruction: 0xf8974e8b
    1a7c:	ldrtmi	r1, [sl], -r0, lsl #6
    1a80:			; <UNDEFINED> instruction: 0xf876f001
    1a84:	and	r4, sl, lr, ror r4
    1a88:	strmi	r4, [r2], -r1, ror #22
    1a8c:	ldrtmi	r2, [r0], -r1, lsl #2
    1a90:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    1a94:	b	fe5bfa98 <program_name@@Base+0xfe5a56fc>
    1a98:			; <UNDEFINED> instruction: 0xf0404285
    1a9c:	vst4.32	{d24-d27}, [pc :64], r1
    1aa0:	ldrtmi	r5, [r0], -r0, lsl #2
    1aa4:	stc2l	0, cr15, [r2], {0}
    1aa8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1aac:	str	sp, [pc, #-492]	; 18c8 <__assert_fail@plt+0x704>
    1ab0:	blge	13c20c <program_name@@Base+0x121e70>
    1ab4:	ldmdbmi	sp!, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    1ab8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1abc:	ldmdbmi	ip!, {r1, r2, r3, r4, r7, sl, sp, lr, pc}^
    1ac0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1ac4:	blmi	1efad34 <program_name@@Base+0x1ee0998>
    1ac8:	sbcmi	pc, r5, #64, 4
    1acc:	ldmdami	fp!, {r1, r3, r4, r5, r6, r8, fp, lr}^
    1ad0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1ad4:	ldrbtmi	r3, [r8], #-896	; 0xfffffc80
    1ad8:	bl	1d3fadc <program_name@@Base+0x1d25740>
    1adc:	andcs	r4, r5, #120, 18	; 0x1e0000
    1ae0:	str	r4, [fp], #1145	; 0x479
    1ae4:	andcs	r4, r5, #1949696	; 0x1dc000
    1ae8:	ldrbtmi	r2, [r9], #-0
    1aec:	b	1f3faf0 <program_name@@Base+0x1f25754>
    1af0:	ldrdcc	pc, [r0], -r8
    1af4:	andls	r4, r3, sp, lsl r4
    1af8:	eoreq	pc, r5, r7, asr r8	; <UNPREDICTABLE>
    1afc:			; <UNDEFINED> instruction: 0xff74f002
    1b00:	bls	c9f08 <program_name@@Base+0xafb6c>
    1b04:	strmi	r4, [r8], -r3, lsl #12
    1b08:	b	feabfb0c <program_name@@Base+0xfeaa5770>
    1b0c:	blcs	a871c <program_name@@Base+0x8e380>
    1b10:	cfstrdge	mvd15, [lr, #508]!	; 0x1fc
    1b14:	andcs	r4, r5, #84, 22	; 0x15000
    1b18:	andcs	r4, r0, fp, ror #18
    1b1c:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    1b20:			; <UNDEFINED> instruction: 0xf7ff681c
    1b24:	bmi	1a7c4b4 <program_name@@Base+0x1a62118>
    1b28:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1b2c:	strtmi	r4, [r0], -r3, lsl #12
    1b30:	bl	23fb34 <program_name@@Base+0x225798>
    1b34:	blmi	19bb2ac <program_name@@Base+0x19a0f10>
    1b38:	rsbvc	pc, r2, #64, 4
    1b3c:	stmdami	r6!, {r0, r2, r5, r6, r8, fp, lr}^
    1b40:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1b44:	ldrbtmi	r3, [r8], #-920	; 0xfffffc68
    1b48:	bl	f3fb4c <program_name@@Base+0xf257b0>
    1b4c:	andcs	r4, r5, #1622016	; 0x18c000
    1b50:	ldrb	r4, [r3], #-1145	; 0xfffffb87
    1b54:	stc2l	0, cr15, [r8], {0}
    1b58:	andcs	r4, r5, #1589248	; 0x184000
    1b5c:	strb	r4, [sp], #-1145	; 0xfffffb87
    1b60:	andcs	r4, r5, #96, 18	; 0x180000
    1b64:	strb	r4, [r9], #-1145	; 0xfffffb87
    1b68:	b	113fb6c <program_name@@Base+0x11257d0>
    1b6c:	b	ff03fb70 <program_name@@Base+0xff0257d4>
    1b70:	andcs	r4, r5, #1523712	; 0x174000
    1b74:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    1b78:			; <UNDEFINED> instruction: 0xf7ff2000
    1b7c:			; <UNDEFINED> instruction: 0x4621ea36
    1b80:	andcs	r4, r1, r2, lsl #12
    1b84:	b	1b3fb88 <program_name@@Base+0x1b257ec>
    1b88:	andcs	r4, r5, #19922944	; 0x1300000
    1b8c:			; <UNDEFINED> instruction: 0xf47f2b00
    1b90:	ldmdbmi	r6, {r7, r8, sl, fp, sp, pc}^
    1b94:			; <UNDEFINED> instruction: 0x461c4618
    1b98:			; <UNDEFINED> instruction: 0xf7ff4479
    1b9c:	strtmi	lr, [r1], -r6, lsr #20
    1ba0:	strtmi	r4, [r0], -r2, lsl #12
    1ba4:	b	173fba8 <program_name@@Base+0x172580c>
    1ba8:			; <UNDEFINED> instruction: 0xf7ffe5a2
    1bac:	ldmdbmi	r0, {r1, r5, r7, r9, fp, sp, lr, pc}^
    1bb0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1bb4:	ldrb	r6, [pc, r4, lsl #16]
    1bb8:	andcs	r4, r5, #1277952	; 0x138000
    1bbc:	ldr	r4, [sp], #-1145	; 0xfffffb87
    1bc0:	b	fe5bfbc4 <program_name@@Base+0xfe5a5828>
    1bc4:	andcs	r4, r5, #76, 18	; 0x130000
    1bc8:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    1bcc:	stmdbmi	fp, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    1bd0:	str	r4, [r1, #1145]	; 0x479
    1bd4:	b	ffabfbd8 <program_name@@Base+0xffaa583c>
    1bd8:	strdeq	r6, [r1], -r0
    1bdc:	strdeq	r0, [r0], -r4
    1be0:	andeq	r6, r0, r2, ror r0
    1be4:	andeq	r5, r0, ip, ror #12
    1be8:	andeq	r6, r1, lr, ror #21
    1bec:	andeq	r5, r0, sl, ror r7
    1bf0:	andeq	r5, r0, sl, lsl #15
    1bf4:	andeq	r6, r1, r6, asr lr
    1bf8:	muleq	r1, r8, ip
    1bfc:	andeq	r0, r0, r4, lsl #2
    1c00:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    1c04:	andeq	r6, r1, r8, ror #27
    1c08:	ldrdeq	r6, [r1], -sl
    1c0c:	strdeq	r0, [r0], -ip
    1c10:	andeq	r0, r0, r4, lsl r1
    1c14:	andeq	r5, r0, sl, asr #13
    1c18:	andeq	r5, r0, r8, lsl #11
    1c1c:	strdeq	r4, [r0], -lr
    1c20:	muleq	r0, r4, r6
    1c24:	strdeq	r0, [r0], -r8
    1c28:	andeq	r6, r1, sl, asr sp
    1c2c:	andeq	r6, r1, r4, ror #25
    1c30:	andeq	r6, r1, r4, lsr #25
    1c34:	andeq	r5, r0, lr, asr #17
    1c38:	andeq	r6, r1, r0, asr #24
    1c3c:	andeq	r0, r0, ip, lsl #2
    1c40:	ldrdeq	r6, [r1], -lr
    1c44:	andeq	r0, r0, r7, asr #30
    1c48:	andeq	r6, r1, r4, ror #19
    1c4c:	andeq	r6, r1, ip, lsl #23
    1c50:	strdeq	r0, [r0], -r7
    1c54:	andeq	r6, r1, sl, asr #22
    1c58:	andeq	r6, r1, r8, lsl fp
    1c5c:	andeq	r6, r1, r2, lsl fp
    1c60:	andeq	r5, r0, r4, lsr r3
    1c64:	andeq	r6, r1, r6, asr #19
    1c68:	andeq	r0, r0, r0, lsl #2
    1c6c:	andeq	r5, r0, lr, lsl #5
    1c70:	andeq	r5, r0, lr, lsr #17
    1c74:	andeq	r6, r1, sl, ror #17
    1c78:	andeq	r6, r1, lr, lsl #15
    1c7c:	andeq	r6, r1, r0, lsl #21
    1c80:	andeq	r6, r1, sl, lsl #14
    1c84:	andeq	r5, r0, ip, lsr #4
    1c88:	muleq	r1, r0, r6
    1c8c:	andeq	r6, r1, lr, lsl #13
    1c90:	andeq	r6, r1, r2, ror #12
    1c94:			; <UNDEFINED> instruction: 0x000053b8
    1c98:	andeq	r4, r0, r6, lsr r2
    1c9c:	andeq	r5, r0, r6, asr #5
    1ca0:	andeq	r6, r1, sl, lsr r6
    1ca4:	andeq	r0, r0, r3, asr sl
    1ca8:	andeq	r6, r1, ip, lsl #18
    1cac:	andeq	r5, r0, r2, lsr #3
    1cb0:	andeq	r4, r0, r6, lsl #31
    1cb4:	andeq	r5, r0, r4, lsr #6
    1cb8:	andeq	r4, r0, r2, lsr #3
    1cbc:	andeq	r5, r0, lr, lsr #1
    1cc0:	andeq	r5, r0, r4, ror r0
    1cc4:	andeq	r4, r0, r2, lsl #30
    1cc8:	andeq	r4, r0, r2, ror #29
    1ccc:	andeq	r5, r0, sl, ror #8
    1cd0:			; <UNDEFINED> instruction: 0x000052b4
    1cd4:	andeq	r4, r0, r2, lsr r1
    1cd8:	ldrdeq	r5, [r0], -lr
    1cdc:	andeq	r5, r0, ip, rrx
    1ce0:	andeq	r4, r0, r8, asr pc
    1ce4:	andeq	r4, r0, r8, lsl pc
    1ce8:	andeq	r5, r0, ip, asr #3
    1cec:	andeq	r4, r0, r8, lsr #28
    1cf0:	andeq	r4, r0, r2, lsr r3
    1cf4:	andeq	r4, r0, r8, lsr pc
    1cf8:	andeq	r4, r0, ip, lsl r3
    1cfc:	andeq	r4, r0, r0, asr sp
    1d00:	bleq	3de44 <program_name@@Base+0x23aa8>
    1d04:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1d08:	strbtmi	fp, [sl], -r2, lsl #24
    1d0c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1d10:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1d14:	ldrmi	sl, [sl], #776	; 0x308
    1d18:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1d1c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1d20:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1d24:			; <UNDEFINED> instruction: 0xf85a4b06
    1d28:	stmdami	r6, {r0, r1, ip, sp}
    1d2c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1d30:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d34:	b	ebfd38 <program_name@@Base+0xea599c>
    1d38:	muleq	r1, r4, r1
    1d3c:	andeq	r0, r0, r8, ror #1
    1d40:	andeq	r0, r0, r0, lsl r1
    1d44:	andeq	r0, r0, r8, lsl r1
    1d48:	ldr	r3, [pc, #20]	; 1d64 <__assert_fail@plt+0xba0>
    1d4c:	ldr	r2, [pc, #20]	; 1d68 <__assert_fail@plt+0xba4>
    1d50:	add	r3, pc, r3
    1d54:	ldr	r2, [r3, r2]
    1d58:	cmp	r2, #0
    1d5c:	bxeq	lr
    1d60:	b	10a8 <__gmon_start__@plt>
    1d64:	andeq	r6, r1, r4, ror r1
    1d68:	andeq	r0, r0, r8, lsl #2
    1d6c:	blmi	1d3d8c <program_name@@Base+0x1b99f0>
    1d70:	bmi	1d2f58 <program_name@@Base+0x1b8bbc>
    1d74:	addmi	r4, r3, #2063597568	; 0x7b000000
    1d78:	andle	r4, r3, sl, ror r4
    1d7c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1d80:	ldrmi	fp, [r8, -r3, lsl #2]
    1d84:	svclt	0x00004770
    1d88:	andeq	r6, r1, r4, lsl r3
    1d8c:	andeq	r6, r1, r0, lsl r3
    1d90:	andeq	r6, r1, r0, asr r1
    1d94:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1d98:	stmdbmi	r9, {r3, fp, lr}
    1d9c:	bmi	252f84 <program_name@@Base+0x238be8>
    1da0:	bne	252f8c <program_name@@Base+0x238bf0>
    1da4:	svceq	0x00cb447a
    1da8:			; <UNDEFINED> instruction: 0x01a1eb03
    1dac:	andle	r1, r3, r9, asr #32
    1db0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1db4:	ldrmi	fp, [r8, -r3, lsl #2]
    1db8:	svclt	0x00004770
    1dbc:	andeq	r6, r1, r8, ror #5
    1dc0:	andeq	r6, r1, r4, ror #5
    1dc4:	andeq	r6, r1, r4, lsr #2
    1dc8:	andeq	r0, r0, r0, lsr r1
    1dcc:	blmi	2af1f4 <program_name@@Base+0x294e58>
    1dd0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1dd4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1dd8:	blmi	27038c <program_name@@Base+0x255ff0>
    1ddc:	ldrdlt	r5, [r3, -r3]!
    1de0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1de4:			; <UNDEFINED> instruction: 0xf7ff6818
    1de8:			; <UNDEFINED> instruction: 0xf7ffe8b2
    1dec:	blmi	1c1cf0 <program_name@@Base+0x1a7954>
    1df0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1df4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1df8:			; <UNDEFINED> instruction: 0x000162b2
    1dfc:	strdeq	r6, [r1], -r4
    1e00:	andeq	r0, r0, ip, ror #1
    1e04:	andeq	r6, r1, lr, lsl r2
    1e08:	muleq	r1, r2, r2
    1e0c:	svclt	0x0000e7c4
    1e10:	ldrbtlt	r6, [r0], #2050	; 0x802
    1e14:	mrrcpl	8, 5, r1, r2, cr3
    1e18:	andle	r2, r3, sl, lsr #20
    1e1c:	ldrtmi	r2, [r8], -r0, lsl #14
    1e20:			; <UNDEFINED> instruction: 0x4770bcf0
    1e24:	ldrdgt	pc, [r4], -r0
    1e28:	andeq	lr, r1, #12, 22	; 0x3000
    1e2c:	andvc	pc, r1, ip, lsl r8	; <UNPREDICTABLE>
    1e30:	mvnsle	r2, r0, lsl #30
    1e34:	smlabbcc	r1, r6, r8, r6
    1e38:	movwle	r4, #25265	; 0x62b1
    1e3c:			; <UNDEFINED> instruction: 0xf812e7ef
    1e40:	stmdblt	r5, {r0, r8, r9, sl, fp, ip, lr}^
    1e44:	adcsmi	r3, r1, #1073741824	; 0x40000000
    1e48:			; <UNDEFINED> instruction: 0xf813d2e8
    1e4c:			; <UNDEFINED> instruction: 0xf1a44f01
    1e50:	cfstr32cs	mvfx0, [r9, #-192]	; 0xffffff40
    1e54:	mrrccs	9, 15, sp, sp, cr3	; <UNPREDICTABLE>
    1e58:			; <UNDEFINED> instruction: 0xf81cbf04
    1e5c:			; <UNDEFINED> instruction: 0xf0877001
    1e60:	ldrtmi	r0, [r8], -r1, lsl #14
    1e64:			; <UNDEFINED> instruction: 0x4770bcf0
    1e68:			; <UNDEFINED> instruction: 0x4605b530
    1e6c:	andcs	fp, r5, r3, lsl #1
    1e70:			; <UNDEFINED> instruction: 0xffc2f002
    1e74:			; <UNDEFINED> instruction: 0xf7ff4604
    1e78:	stmdavs	r3, {r2, r5, r8, fp, sp, lr, pc}
    1e7c:	andscc	pc, r5, r3, lsr r8	; <UNPREDICTABLE>
    1e80:	strle	r0, [r5, #-1115]	; 0xfffffba5
    1e84:	strtmi	r2, [r0], -r0, lsl #6
    1e88:	rsbvc	r7, r3, r5, lsr #32
    1e8c:	ldclt	0, cr11, [r0, #-12]!
    1e90:	andcs	r4, r5, #5120	; 0x1400
    1e94:	strtmi	r2, [r0], -r1, lsl #2
    1e98:	strls	r4, [r0, #-1147]	; 0xfffffb85
    1e9c:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ea0:	andlt	r4, r3, r0, lsr #12
    1ea4:	svclt	0x0000bd30
    1ea8:			; <UNDEFINED> instruction: 0x00003db4
    1eac:	svcmi	0x00f0e92d
    1eb0:	strmi	r1, [pc], -fp, asr #24
    1eb4:	svceq	0x009a493a
    1eb8:	ldrbtmi	r4, [r9], #-2618	; 0xfffff5c6
    1ebc:	strmi	fp, [r6], -r7, lsl #1
    1ec0:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    1ec4:			; <UNDEFINED> instruction: 0xf04f9205
    1ec8:	svclt	0x00140200
    1ecc:	andcs	r2, r0, #268435456	; 0x10000000
    1ed0:	ldrble	r0, [pc], #-152	; 1ed8 <__assert_fail@plt+0xd14>
    1ed4:	cmple	sp, r0, lsl #20
    1ed8:			; <UNDEFINED> instruction: 0xff8ef002
    1edc:	movwlt	r4, #30338	; 0x7682
    1ee0:	ldrdlt	pc, [r4], #143	; 0x8f
    1ee4:			; <UNDEFINED> instruction: 0xf8df3e01
    1ee8:	ldrtmi	r9, [r7], #-196	; 0xffffff3c
    1eec:	ldrdhi	pc, [r0], #143	; 0x8f
    1ef0:	ldrbtmi	r4, [r9], #1275	; 0x4fb
    1ef4:	ldrbtmi	r4, [r8], #1541	; 0x605
    1ef8:	svcmi	0x0001f816
    1efc:	stmdale	fp!, {r0, r2, r3, sl, fp, sp}
    1f00:	pushle	{r1, r2, sl, fp, sp}
    1f04:	stccs	12, cr3, [r5], {8}
    1f08:	ldm	pc, {r1, r2, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    1f0c:	andcs	pc, r3, #4
    1f10:			; <UNDEFINED> instruction: 0x16191c1f
    1f14:	strtmi	r4, [r8], -r1, asr #12
    1f18:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f1c:			; <UNDEFINED> instruction: 0x460542be
    1f20:	bmi	9366d0 <program_name@@Base+0x91c334>
    1f24:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    1f28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f2c:	subsmi	r9, sl, r5, lsl #22
    1f30:	ldrbmi	sp, [r0], -lr, lsr #2
    1f34:	pop	{r0, r1, r2, ip, sp, pc}
    1f38:	ldmdbmi	pc, {r4, r5, r6, r7, r8, r9, sl, fp, pc}	; <UNPREDICTABLE>
    1f3c:			; <UNDEFINED> instruction: 0xe7ea4479
    1f40:	ldrbtmi	r4, [r9], #-2334	; 0xfffff6e2
    1f44:	ldmdbmi	lr, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1f48:			; <UNDEFINED> instruction: 0xe7e44479
    1f4c:	ldrbtmi	r4, [r9], #-2333	; 0xfffff6e3
    1f50:	ldmdbmi	sp, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1f54:			; <UNDEFINED> instruction: 0xe7de4479
    1f58:	svclt	0x00082c5c
    1f5c:	sbcsle	r4, sl, r9, asr #12
    1f60:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f64:			; <UNDEFINED> instruction: 0xf8336803
    1f68:	ldrbeq	r3, [fp], #-20	; 0xffffffec
    1f6c:	movwcs	sp, #1286	; 0x506
    1f70:			; <UNDEFINED> instruction: 0xf88da903
    1f74:			; <UNDEFINED> instruction: 0xf88d400c
    1f78:	strb	r3, [ip, sp]
    1f7c:	cfstrsge	mvf9, [r3], {-0}
    1f80:	ldrbmi	r2, [fp], -r1, lsl #2
    1f84:	strtmi	r2, [r0], -r5, lsl #4
    1f88:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f8c:	strb	r4, [r2, r1, lsr #12]
    1f90:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f94:			; <UNDEFINED> instruction: 0xf808f003
    1f98:	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
    1f9c:	svclt	0x0000e7bb
    1fa0:	andeq	r6, r1, lr
    1fa4:	strdeq	r0, [r0], -r4
    1fa8:	andeq	r3, r0, ip, asr sp
    1fac:	andeq	r3, r0, lr, ror sp
    1fb0:	andeq	r3, r0, r2, ror #26
    1fb4:	andeq	r5, r1, r2, lsr #31
    1fb8:	andeq	r3, r0, r8, lsr #26
    1fbc:	andeq	r3, r0, sl, lsl sp
    1fc0:	andeq	r3, r0, r4, lsr #26
    1fc4:	andeq	r3, r0, r2, lsl sp
    1fc8:	andeq	r3, r0, r4, lsl sp
    1fcc:			; <UNDEFINED> instruction: 0x00003cba
    1fd0:			; <UNDEFINED> instruction: 0x460cb510
    1fd4:	stmdale	sl!, {r0, r1, r3, fp, sp}^
    1fd8:			; <UNDEFINED> instruction: 0xf000e8df
    1fdc:	stmdbcs	r1!, {r0, r4, r8, fp, ip}
    1fe0:	stmdbmi	r1, {r0, r4, r5, r8, fp, ip, sp}^
    1fe4:			; <UNDEFINED> instruction: 0x06615951
    1fe8:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fec:			; <UNDEFINED> instruction: 0xf8336803
    1ff0:	vst4.8	{d0-d3}, [r0 :64], r4
    1ff4:	stmdacc	r0, {r7, ip, lr}
    1ff8:	andcs	fp, r1, r8, lsl pc
    1ffc:			; <UNDEFINED> instruction: 0xf7ffbd10
    2000:	stmdavs	r3, {r5, r6, fp, sp, lr, pc}
    2004:	andseq	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    2008:	andeq	pc, r8, r0
    200c:			; <UNDEFINED> instruction: 0xf7ffe7f3
    2010:	stmdavs	r3, {r3, r4, r6, fp, sp, lr, pc}
    2014:	andseq	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    2018:	addvs	pc, r0, r0, lsl #8
    201c:			; <UNDEFINED> instruction: 0xf7ffe7eb
    2020:	stmdavs	r3, {r4, r6, fp, sp, lr, pc}
    2024:	andseq	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    2028:	andeq	pc, r1, r0
    202c:			; <UNDEFINED> instruction: 0xf7ffe7e3
    2030:	stmdavs	r3, {r3, r6, fp, sp, lr, pc}
    2034:	andseq	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    2038:	andeq	pc, r2, r0
    203c:			; <UNDEFINED> instruction: 0xf7ffe7db
    2040:	stmdavs	r3, {r6, fp, sp, lr, pc}
    2044:	andseq	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    2048:	andvs	pc, r0, r0, lsl #8
    204c:			; <UNDEFINED> instruction: 0xf7ffe7d3
    2050:	stmdavs	r3, {r3, r4, r5, fp, sp, lr, pc}
    2054:	andseq	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    2058:	andmi	pc, r0, r0, lsl #8
    205c:			; <UNDEFINED> instruction: 0xf7ffe7cb
    2060:	stmdavs	r3, {r4, r5, fp, sp, lr, pc}
    2064:	andseq	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    2068:	andvc	pc, r0, r0, lsl #8
    206c:			; <UNDEFINED> instruction: 0xf7ffe7c3
    2070:	stmdavs	r3, {r3, r5, fp, sp, lr, pc}
    2074:	andseq	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    2078:	addmi	pc, r0, r0, lsl #8
    207c:			; <UNDEFINED> instruction: 0xf7ffe7bb
    2080:	stmdavs	r3, {r5, fp, sp, lr, pc}
    2084:	andseq	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    2088:	andeq	pc, r4, r0
    208c:			; <UNDEFINED> instruction: 0xf7ffe7b3
    2090:	stmdavs	r3, {r3, r4, fp, sp, lr, pc}
    2094:	andseq	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    2098:	andpl	pc, r0, r0, lsl #8
    209c:			; <UNDEFINED> instruction: 0xf7ffe7ab
    20a0:	stmdavs	r3, {r4, fp, sp, lr, pc}
    20a4:	andseq	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    20a8:	addvc	pc, r0, r0, lsl #8
    20ac:			; <UNDEFINED> instruction: 0xf7ffe7a3
    20b0:	svclt	0x0000e87e
    20b4:	push	{r1, fp, sp, lr}
    20b8:	movwcs	r4, #4088	; 0xff8
    20bc:	ldrdhi	pc, [r4], -r2
    20c0:	strcs	r4, [r0], -r1, lsl #13
    20c4:	orrvs	r2, r3, r0, lsl #14
    20c8:			; <UNDEFINED> instruction: 0xf8808403
    20cc:			; <UNDEFINED> instruction: 0xf1b83022
    20d0:	andsle	r0, sl, r0, lsl #30
    20d4:	ldrdcc	pc, [r0], -r8
    20d8:	vqdmulh.s<illegal width 8>	d2, d0, d4
    20dc:	ldm	pc, {r1, r7, pc}^	; <UNPREDICTABLE>
    20e0:	ldmdbvs	r3!, {r0, r1, ip, sp, lr, pc}^
    20e4:	andeq	r1, r3, r7, asr #16
    20e8:	strmi	lr, [r4, #-2520]	; 0xfffff628
    20ec:	movweq	lr, #23124	; 0x5a54
    20f0:			; <UNDEFINED> instruction: 0xf8d9d122
    20f4:			; <UNDEFINED> instruction: 0xf8c93018
    20f8:	movwcc	r8, #4124	; 0x101c
    20fc:	andscc	pc, r8, r9, asr #17
    2100:	ldrdhi	pc, [r4], -r8
    2104:	svceq	0x0000f1b8
    2108:	stmib	r9, {r2, r5, r6, r7, r8, ip, lr, pc}^
    210c:	pop	{r2, r8, r9, sl, sp, lr}
    2110:			; <UNDEFINED> instruction: 0xf8988ff8
    2114:	strcs	r1, [r0], #-8
    2118:	movwcs	r2, #1280	; 0x500
    211c:	addsmi	fp, r1, #-1610612723	; 0xa000000d
    2120:	strcc	sp, [r1], #-258	; 0xfffffefe
    2124:	streq	pc, [r0, #-325]	; 0xfffffebb
    2128:			; <UNDEFINED> instruction: 0xf5b33301
    212c:	mvnsle	r7, r0, lsl #31
    2130:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    2134:	eorcc	pc, r0, r9, lsl #17
    2138:	bl	15c8608 <program_name@@Base+0x15ae26c>
    213c:	ldrmi	r0, [r6], -r5, lsl #6
    2140:	b	939c4 <program_name@@Base+0x79628>
    2144:	svclt	0x002c0207
    2148:	movwcs	r2, #769	; 0x301
    214c:	svccc	0x00fff1b2
    2150:			; <UNDEFINED> instruction: 0xf043bf08
    2154:	blcs	2d60 <__assert_fail@plt+0x1b9c>
    2158:	stmdbmi	r3!, {r1, r4, r6, r7, ip, lr, pc}
    215c:	andcs	r2, r0, r5, lsl #4
    2160:			; <UNDEFINED> instruction: 0xf7fe4479
    2164:	tstcs	r0, r2, asr #30
    2168:	andcs	r4, r1, r2, lsl #12
    216c:	svc	0x0078f7fe
    2170:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    2174:	beq	3e2b8 <program_name@@Base+0x23f1c>
    2178:	ldrdlt	pc, [r8], -r8
    217c:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    2180:	eorcc	pc, r1, r9, lsl #17
    2184:			; <UNDEFINED> instruction: 0xf18afa5f
    2188:			; <UNDEFINED> instruction: 0xf7ff4658
    218c:	tstlt	r0, r1, lsr #30	; <UNPREDICTABLE>
    2190:			; <UNDEFINED> instruction: 0xf1453401
    2194:			; <UNDEFINED> instruction: 0xf10a0500
    2198:			; <UNDEFINED> instruction: 0xf5ba0a01
    219c:	mvnsle	r7, r0, lsl #31
    21a0:	bleq	1be854 <program_name@@Base+0x1a44b8>
    21a4:	movweq	pc, #16443	; 0x403b	; <UNPREDICTABLE>
    21a8:			; <UNDEFINED> instruction: 0xf04fd0c6
    21ac:			; <UNDEFINED> instruction: 0xf8890301
    21b0:	strb	r3, [r1, r2, lsr #32]
    21b4:	mulcc	r9, r8, r8
    21b8:	mulmi	r8, r8, r8
    21bc:	movwle	r4, #25251	; 0x62a3
    21c0:	strcc	r1, [r1], #-2844	; 0xfffff4e4
    21c4:	ldr	r1, [r7, r5, ror #15]!
    21c8:	strcs	r2, [r0, #-1025]	; 0xfffffbff
    21cc:	blmi	1fc0a4 <program_name@@Base+0x1e1d08>
    21d0:	rscmi	pc, lr, #64, 4
    21d4:	stmdami	r7, {r1, r2, r8, fp, lr}
    21d8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    21dc:			; <UNDEFINED> instruction: 0xf7fe4478
    21e0:			; <UNDEFINED> instruction: 0xf7feeff2
    21e4:	svclt	0x0000efe4
    21e8:	andeq	r3, r0, r0, asr fp
    21ec:	andeq	r4, r0, ip, lsl ip
    21f0:	muleq	r0, sl, sl
    21f4:	andeq	r3, r0, r4, lsr #21
    21f8:	svcmi	0x00f0e92d
    21fc:	ldmib	r0, {r0, r1, r7, ip, sp, pc}^
    2200:	strmi	r6, [r4], -r2, lsl #14
    2204:	andeq	pc, r1, #111	; 0x6f
    2208:	mvnscc	pc, #79	; 0x4f
    220c:	bcc	ffffe350 <program_name@@Base+0xfffe3fb4>
    2210:	blcc	ffffe354 <program_name@@Base+0xfffe3fb8>
    2214:			; <UNDEFINED> instruction: 0xf04f468c
    2218:			; <UNDEFINED> instruction: 0xf1bc0e02
    221c:	andle	r0, r1, r0, lsl #30
    2220:	and	pc, r0, ip, asr #17
    2224:	svclt	0x0005429f
    2228:	stmdavs	r5!, {r1, r2, r4, r7, r9, lr}
    222c:	stmdavs	sp!, {r0, r2, r5, r6, fp, sp, lr}^
    2230:	stmib	r4, {r2, r8, r9, sl, fp, ip, sp, pc}^
    2234:	rsbvs	sl, r5, r2, lsl #22
    2238:			; <UNDEFINED> instruction: 0xf0002d00
    223c:	stmdavs	lr!, {r2, r4, r7, pc}
    2240:	vceq.f32	d2, d0, d4
    2244:	ldm	pc, {r1, r2, r6, r7, pc}^	; <UNPREDICTABLE>
    2248:	movwmi	pc, #12294	; 0x3006	; <UNPREDICTABLE>
    224c:	rsbeq	r0, r7, r1, lsl r3
    2250:			; <UNDEFINED> instruction: 0xf04f686b
    2254:			; <UNDEFINED> instruction: 0xf89530ff
    2258:			; <UNDEFINED> instruction: 0xf04fa008
    225c:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
    2260:	rsbvs	r0, r3, r2, lsl #2
    2264:	andlt	r4, r3, r0, asr r6
    2268:	svchi	0x00f0e8bd
    226c:			; <UNDEFINED> instruction: 0xf1bc68af
    2270:	andle	r0, r7, r0, lsl #30
    2274:	rsbsle	r2, r1, r6, lsl #30
    2278:	tstle	r3, sl, lsl #30
    227c:			; <UNDEFINED> instruction: 0xf8cc2301
    2280:	stmiavs	pc!, {ip, sp}	; <UNPREDICTABLE>
    2284:	blge	bc9dc <program_name@@Base+0xa2640>
    2288:	svccc	0x00fff1bb
    228c:			; <UNDEFINED> instruction: 0xf1babf08
    2290:	strdle	r3, [pc], #-255	; <UNPREDICTABLE>
    2294:			; <UNDEFINED> instruction: 0xf18afa5f
    2298:			; <UNDEFINED> instruction: 0xf7ff4638
    229c:	stmdacs	r0, {r0, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    22a0:	addhi	pc, r1, r0
    22a4:	streq	pc, [r1], -sl, lsl #2
    22a8:	stcle	14, cr2, [r4, #-1020]	; 0xfffffc04
    22ac:	strcc	lr, [r1], -r8, lsr #32
    22b0:	svcvc	0x0080f5b6
    22b4:	rscslt	sp, r1, #36	; 0x24
    22b8:			; <UNDEFINED> instruction: 0xf7ff4638
    22bc:	stmdacs	r0, {r0, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    22c0:			; <UNDEFINED> instruction: 0x17f7d0f5
    22c4:	stmib	r4, {r4, r6, r9, sl, lr}^
    22c8:	andlt	r6, r3, r2, lsl #14
    22cc:	svchi	0x00f0e8bd
    22d0:	movwcs	lr, #10708	; 0x29d4
    22d4:	svclt	0x00021c58
    22d8:	svccc	0x00fff1b2
    22dc:	mulhi	r8, r5, r8
    22e0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    22e4:			; <UNDEFINED> instruction: 0xf112d003
    22e8:			; <UNDEFINED> instruction: 0xf1430801
    22ec:	bvc	1a846f4 <program_name@@Base+0x1a6a358>
    22f0:	strbmi	r2, [fp, #-768]	; 0xfffffd00
    22f4:	svclt	0x000846c2
    22f8:	stmib	r4, {r1, r6, r8, sl, lr}^
    22fc:			; <UNDEFINED> instruction: 0xd1b18902
    2300:			; <UNDEFINED> instruction: 0xf04f686b
    2304:			; <UNDEFINED> instruction: 0xf04f30ff
    2308:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
    230c:	ldrbmi	r0, [r0], -r2, lsl #2
    2310:	andlt	r6, r3, r3, rrx
    2314:	svchi	0x00f0e8bd
    2318:			; <UNDEFINED> instruction: 0x6704e9d5
    231c:	tsteq	r7, r6, asr sl
    2320:	stmdavs	sp!, {r2, r5, r8, ip, lr, pc}^
    2324:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    2328:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    232c:	blge	bca44 <program_name@@Base+0xa26a8>
    2330:	ldrb	r6, [r2, -r5, rrx]!
    2334:	beq	3e478 <program_name@@Base+0x240dc>
    2338:			; <UNDEFINED> instruction: 0xf10ae004
    233c:			; <UNDEFINED> instruction: 0xf5ba0a01
    2340:	eorsle	r7, fp, r0, lsl #31
    2344:			; <UNDEFINED> instruction: 0xf18afa5f
    2348:			; <UNDEFINED> instruction: 0xf7ff4638
    234c:	stmdacs	r0, {r0, r6, r9, sl, fp, ip, sp, lr, pc}
    2350:	b	13f6724 <program_name@@Base+0x13dc388>
    2354:	stmib	r4, {r1, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr}^
    2358:	ldr	sl, [fp, r2, lsl #22]
    235c:			; <UNDEFINED> instruction: 0xf8cc2300
    2360:	stmiavs	pc!, {ip, sp}	; <UNPREDICTABLE>
    2364:			; <UNDEFINED> instruction: 0xf04fe78e
    2368:			; <UNDEFINED> instruction: 0xe77b3aff
    236c:	movwcs	lr, #10708	; 0x29d4
    2370:	svclt	0x00081c59
    2374:	svccc	0x00fff1b2
    2378:	mrrcne	0, 1, sp, r1, cr0
    237c:			; <UNDEFINED> instruction: 0xf1439100
    2380:	movwls	r0, #4864	; 0x1300
    2384:	movwcs	lr, #2525	; 0x9dd
    2388:	mulge	r8, r5, r8
    238c:	svclt	0x0008429f
    2390:	stmib	r4, {r1, r2, r4, r7, r9, lr}^
    2394:			; <UNDEFINED> instruction: 0xf47f2302
    2398:	ldr	sl, [r1, r5, ror #30]!
    239c:	movwcs	r2, #513	; 0x201
    23a0:	movwcs	lr, #2509	; 0x9cd
    23a4:	blmi	33c364 <program_name@@Base+0x321fc8>
    23a8:	eorsmi	pc, r7, #64, 4
    23ac:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
    23b0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    23b4:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    23b8:	svc	0x0004f7fe
    23bc:	vqdmulh.s<illegal width 8>	d20, d0, d9
    23c0:	stmdbmi	r9, {r2, r4, r5, r9, lr}
    23c4:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
    23c8:	tstcc	r0, #2030043136	; 0x79000000
    23cc:			; <UNDEFINED> instruction: 0xf7fe4478
    23d0:			; <UNDEFINED> instruction: 0xf7feeefa
    23d4:	svclt	0x0000eeec
    23d8:	andeq	r4, r0, r4, asr #20
    23dc:	andeq	r3, r0, r2, asr #17
    23e0:	andeq	r3, r0, r6, lsl r9
    23e4:	andeq	r4, r0, lr, lsr #20
    23e8:	andeq	r3, r0, ip, lsr #17
    23ec:	andeq	r3, r0, r4, lsr r9
    23f0:			; <UNDEFINED> instruction: 0xf7feb508
    23f4:	andcs	lr, r5, #2016	; 0x7e0
    23f8:	ldrbtmi	r4, [r9], #-2309	; 0xfffff6fb
    23fc:	andcs	r6, r0, r4, lsl #16
    2400:	ldcl	7, cr15, [r2, #1016]!	; 0x3f8
    2404:	strmi	r4, [r2], -r1, lsr #12
    2408:			; <UNDEFINED> instruction: 0xf7fe2001
    240c:	svclt	0x0000ee2a
    2410:	andeq	r3, r0, r2, lsl r9
    2414:	strmi	r4, [r1], -sl, lsl #12
    2418:	andcs	fp, r0, r8, lsl #10
    241c:	blx	ffbbe42c <program_name@@Base+0xffba4090>
    2420:	andle	r1, r0, r3, asr #24
    2424:			; <UNDEFINED> instruction: 0xf7ffbd08
    2428:	svclt	0x0000ffe3
    242c:	mvnsmi	lr, sp, lsr #18
    2430:	cfmsub32mi	mvax4, mvfx4, mvfx13, mvfx0
    2434:	ldcmi	6, cr4, [sp, #-60]	; 0xffffffc4
    2438:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    243c:			; <UNDEFINED> instruction: 0x4641463a
    2440:			; <UNDEFINED> instruction: 0xf0022000
    2444:	mcrrne	10, 13, pc, r3, cr11	; <UNPREDICTABLE>
    2448:	mvnslt	sp, ip, lsr #32
    244c:	mvnscc	pc, #8, 2
    2450:	stceq	0, cr15, [r0], {79}	; 0x4f
    2454:	svccs	0x0001f813
    2458:	streq	pc, [r1], #-268	; 0xfffffef4
    245c:			; <UNDEFINED> instruction: 0xb1ba5cb2
    2460:	stmdble	pc, {r5, r7, r9, lr}	; <UNPREDICTABLE>
    2464:	strbmi	r3, [r4], #-3073	; 0xfffff3ff
    2468:			; <UNDEFINED> instruction: 0xf8144623
    246c:	stcpl	15, cr2, [r9], #4
    2470:			; <UNDEFINED> instruction: 0xf808b919
    2474:			; <UNDEFINED> instruction: 0xf10c200c
    2478:	movwcc	r0, #11265	; 0x2c01
    247c:	movweq	lr, #35747	; 0x8ba3
    2480:	mvnsle	r4, #805306376	; 0x30000008
    2484:	svceq	0x0000f1bc
    2488:			; <UNDEFINED> instruction: 0x4660d0d8
    248c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2490:	andle	r4, r1, r0, lsr #5
    2494:	ldrb	r4, [sp, r4, lsr #13]
    2498:	streq	pc, [r2], #-268	; 0xfffffef4
    249c:	rscsle	r4, r5, #132, 4	; 0x40000008
    24a0:	ldrb	r4, [pc, r4, lsl #13]
    24a4:			; <UNDEFINED> instruction: 0xffa4f7ff
    24a8:	andeq	r5, r1, r0, asr ip
    24ac:	andeq	r5, r1, lr, asr #24
    24b0:	strmi	r4, [r1], -sl, lsl #12
    24b4:			; <UNDEFINED> instruction: 0x4604b510
    24b8:			; <UNDEFINED> instruction: 0xf0022000
    24bc:	mcrrne	10, 9, pc, r3, cr15	; <UNPREDICTABLE>
    24c0:	cmplt	r8, sp
    24c4:	stcmi	14, cr1, [r7], {97}	; 0x61
    24c8:	ldrbtmi	r1, [ip], #-2058	; 0xfffff7f6
    24cc:	svccc	0x0001f811
    24d0:	addsmi	r4, r1, #587202560	; 0x23000000
    24d4:			; <UNDEFINED> instruction: 0x3100f893
    24d8:	mvnsle	r7, fp
    24dc:			; <UNDEFINED> instruction: 0xf7ffbd10
    24e0:	svclt	0x0000ff87
    24e4:			; <UNDEFINED> instruction: 0x00015bbe
    24e8:	vrshl.s8	d27, d8, d0
    24ec:	blmi	10b030 <program_name@@Base+0xf0c94>
    24f0:	stmdami	r5, {r2, r8, fp, lr}
    24f4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    24f8:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
    24fc:	mcr	7, 3, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2500:	andeq	r4, r0, r0, lsl #18
    2504:	andeq	r3, r0, lr, ror r7
    2508:	andeq	r3, r0, lr, lsl r8
    250c:			; <UNDEFINED> instruction: 0x4604b538
    2510:			; <UNDEFINED> instruction: 0x460d2018
    2514:	ldc2l	0, cr15, [r0], #-8
    2518:	movwcs	r6, #2082	; 0x822
    251c:	stmib	r0, {r0, r2, r9, ip, sp, lr}^
    2520:	tstlt	r2, r0, lsl #6
    2524:	eorvs	r6, r0, r0, asr r0
    2528:	blmi	171a10 <program_name@@Base+0x157674>
    252c:	addcs	pc, r7, #64, 4
    2530:	stmdami	r5, {r2, r8, fp, lr}
    2534:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2538:	ldrbtmi	r3, [r8], #-820	; 0xfffffccc
    253c:	mcr	7, 2, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2540:	andeq	r4, r0, r0, asr #17
    2544:	andeq	r3, r0, lr, lsr r7
    2548:	ldrdeq	r3, [r0], -lr
    254c:	strbcs	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    2550:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    2554:	svcmi	0x00f0e92d
    2558:	addslt	r4, fp, sl, ror r4
    255c:	tstls	r8, r7, lsl #12
    2560:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2564:			; <UNDEFINED> instruction: 0xf04f9319
    2568:			; <UNDEFINED> instruction: 0xf7fe0300
    256c:			; <UNDEFINED> instruction: 0x4604edb6
    2570:	mcrr2	0, 0, pc, r2, cr2	; <UNPREDICTABLE>
    2574:	strmi	r2, [r3], r1, lsl #2
    2578:			; <UNDEFINED> instruction: 0xf8cd4620
    257c:			; <UNDEFINED> instruction: 0xf002b058
    2580:	ldmdavc	ip!, {r0, r2, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    2584:	andsls	r4, r7, r2, lsl #13
    2588:			; <UNDEFINED> instruction: 0xf0002c00
    258c:			; <UNDEFINED> instruction: 0xf8df8126
    2590:	pkhbtmi	r3, r1, r4, lsl #11
    2594:			; <UNDEFINED> instruction: 0x260046d8
    2598:	movwls	r4, #29819	; 0x747b
    259c:	movweq	pc, #4555	; 0x11cb	; <UNPREDICTABLE>
    25a0:			; <UNDEFINED> instruction: 0xf8df930b
    25a4:	ldrbtmi	r3, [fp], #-1412	; 0xfffffa7c
    25a8:	strtmi	r9, [r3], -sl, lsl #6
    25ac:	and	r4, r5, ip, lsr r6
    25b0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    25b4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    25b8:	rsbsle	r2, r2, r0, lsl #22
    25bc:	blcs	17097a0 <program_name@@Base+0x16ef404>
    25c0:			; <UNDEFINED> instruction: 0x5de59a0b
    25c4:	shadd16mi	fp, lr, r8
    25c8:	svclt	0x00184442
    25cc:	andcc	pc, r0, r8, lsl #17
    25d0:	svclt	0x00189209
    25d4:	mvnle	r4, fp, lsr #12
    25d8:	andeq	pc, r1, #79	; 0x4f
    25dc:	andcs	pc, r0, r9, lsl #17
    25e0:			; <UNDEFINED> instruction: 0xf0002d00
    25e4:			; <UNDEFINED> instruction: 0xf1a58236
    25e8:	sbcslt	r0, r9, #48, 6	; 0xc0000000
    25ec:	vmla.i8	q1, q0, q3
    25f0:	blcs	11a29d0 <program_name@@Base+0x1188634>
    25f4:	rscshi	pc, r3, r0, lsl #4
    25f8:			; <UNDEFINED> instruction: 0xf013e8df
    25fc:			; <UNDEFINED> instruction: 0x01a201a2
    2600:			; <UNDEFINED> instruction: 0x01a201a2
    2604:			; <UNDEFINED> instruction: 0x01a201a2
    2608:			; <UNDEFINED> instruction: 0x01a201a2
    260c:	ldrshteq	r0, [r1], #1
    2610:	ldrshteq	r0, [r1], #1
    2614:	ldrshteq	r0, [r1], #1
    2618:	ldrshteq	r0, [r1], #1
    261c:	ldrshteq	r0, [r1], #1
    2620:	ldrshteq	r0, [r1], #1
    2624:	ldrshteq	r0, [r1], #1
    2628:	ldrshteq	r0, [r1], #1
    262c:	ldrshteq	r0, [r1], #1
    2630:	ldrshteq	r0, [r1], #1
    2634:	ldrshteq	r0, [r1], #1
    2638:	ldrshteq	r0, [r1], #1
    263c:	ldrshteq	r0, [r1], #1
    2640:	ldrshteq	r0, [r1], #1
    2644:	ldrshteq	r0, [r1], #1
    2648:	ldrshteq	r0, [r1], #1
    264c:	ldrshteq	r0, [r1], #1
    2650:	ldrshteq	r0, [r1], #1
    2654:	ldrshteq	r0, [r1], #1
    2658:	ldrshteq	r0, [r1], #1
    265c:	strdeq	r0, [r7], #-1
    2660:	smlalseq	r0, r1, pc, r1	; <UNPREDICTABLE>
    2664:	ldrshteq	r0, [r1], #1
    2668:	smlalseq	r0, r1, ip, r1
    266c:	ldrshteq	r0, [r1], #1
    2670:	ldrshteq	r0, [r1], #1
    2674:	ldrshteq	r0, [r1], #1
    2678:	smlalseq	r0, r1, r9, r1
    267c:	ldrshteq	r0, [r1], #1
    2680:	smlalseq	r0, r1, r6, r1
    2684:	smlalseq	r0, r1, r3, r1
    2688:	ldfnes	f0, [r2], #748	; 0x2ec
    268c:			; <UNDEFINED> instruction: 0xf8882507
    2690:			; <UNDEFINED> instruction: 0xf1095000
    2694:			; <UNDEFINED> instruction: 0x5ca30901
    2698:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    269c:	blcs	13efc <version_etc_copyright@@Base+0xcc84>
    26a0:	bls	276cd8 <program_name@@Base+0x25c93c>
    26a4:	bcs	93f1c <program_name@@Base+0x79b80>
    26a8:	vqsub.s8	d25, d0, d8
    26ac:			; <UNDEFINED> instruction: 0xf1ab8084
    26b0:	ldrmi	r0, [r3], #-770	; 0xfffffcfe
    26b4:	movwcs	r9, #8973	; 0x230d
    26b8:	mul	lr, r8, r6
    26bc:	bcs	b68ee0 <program_name@@Base+0xb4eb44>
    26c0:	rschi	pc, r1, r0
    26c4:	strbmi	r9, [r9], -r8, lsl #20
    26c8:	ldcne	6, cr4, [r0, #-112]	; 0xffffff90
    26cc:			; <UNDEFINED> instruction: 0xff1ef7ff
    26d0:			; <UNDEFINED> instruction: 0xf1049b09
    26d4:	ldrmi	r0, [r8, #2050]	; 0x802
    26d8:	sfmne	f5, 3, [r3], #-436	; 0xfffffe4c
    26dc:	andls	pc, r4, fp, lsl r8	; <UNPREDICTABLE>
    26e0:	andcs	pc, r3, fp, lsl r8	; <UNPREDICTABLE>
    26e4:	svceq	0x005bf1b9
    26e8:	mvnle	r9, r7, lsl #4
    26ec:	andcs	pc, r4, sl, lsl r8	; <UNPREDICTABLE>
    26f0:	bcs	26f20 <program_name@@Base+0xcb84>
    26f4:	bls	1f6e84 <program_name@@Base+0x1dcae8>
    26f8:	rsbsle	r2, r2, sl, lsr sl
    26fc:	bcs	f68f20 <program_name@@Base+0xf4eb84>
    2700:			; <UNDEFINED> instruction: 0xf81bd06f
    2704:	bcs	a8a72c <program_name@@Base+0xa70390>
    2708:			; <UNDEFINED> instruction: 0xf81ad1d8
    270c:	bcs	a734 <version_etc_copyright@@Base+0x34bc>
    2710:	bls	276e68 <program_name@@Base+0x25cacc>
    2714:	addmi	r1, sl, #57600	; 0xe100
    2718:			; <UNDEFINED> instruction: 0x1ca2d9d0
    271c:	bl	293f5c <program_name@@Base+0x279bc0>
    2720:	ldrbmi	r0, [sl], #-2
    2724:	stcls	0, cr14, [r9, #-12]
    2728:	adcsmi	r3, r5, #1048576	; 0x100000
    272c:			; <UNDEFINED> instruction: 0xf810d9c6
    2730:	svccs	0x00007f01
    2734:			; <UNDEFINED> instruction: 0xf812d1c2
    2738:	ldclcs	15, cr5, [sp, #-4]
    273c:	bne	ffd76f10 <program_name@@Base+0xffd5cb74>
    2740:			; <UNDEFINED> instruction: 0xf0003d02
    2744:			; <UNDEFINED> instruction: 0xf81b8156
    2748:	bl	2ca754 <program_name@@Base+0x2b03b8>
    274c:	blge	503758 <program_name@@Base+0x4e93bc>
    2750:	bcs	c2cba4 <program_name@@Base+0xc12808>
    2754:	strls	r4, [r0, -r0, lsr #12]
    2758:	andcs	fp, r8, #12, 30	; 0x30
    275c:			; <UNDEFINED> instruction: 0xf002220a
    2760:	stmdacs	r0, {r0, r6, sl, fp, ip, sp, lr, pc}
    2764:			; <UNDEFINED> instruction: 0x81a2f040
    2768:	ldmdbhi	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    276c:	svccc	0x00fff1b9
    2770:			; <UNDEFINED> instruction: 0xf1b8bf08
    2774:			; <UNDEFINED> instruction: 0xf0003fff
    2778:	bls	4e2de4 <program_name@@Base+0x4c8a48>
    277c:	addsmi	r1, sl, #1622016	; 0x18c000
    2780:	orrshi	pc, r4, r0, asr #32
    2784:			; <UNDEFINED> instruction: 0xf0022018
    2788:	blls	24146c <program_name@@Base+0x2270d0>
    278c:	tstcs	r0, r7, lsl #20
    2790:	andvc	r6, r2, #5963776	; 0x5b0000
    2794:	stmib	r0, {r2, r9, sp}^
    2798:	stmib	r0, {r2, r8, fp, pc}^
    279c:	blcs	aba4 <version_etc_copyright@@Base+0x392c>
    27a0:			; <UNDEFINED> instruction: 0x81aef000
    27a4:	ldclne	0, cr6, [r4], #-352	; 0xfffffea0
    27a8:			; <UNDEFINED> instruction: 0xf1049b08
    27ac:	subsvs	r0, r8, r2, lsl #16
    27b0:	ldrmi	r9, [r8, #2825]	; 0xb09
    27b4:	blls	277600 <program_name@@Base+0x25d264>
    27b8:	stmdble	lr, {r0, r1, r5, r7, r9, lr}
    27bc:	stccc	13, cr9, [r1], {8}
    27c0:			; <UNDEFINED> instruction: 0xf10b9b09
    27c4:	ldrbmi	r3, [ip], #-1791	; 0xfffff901
    27c8:	ldrmi	r3, [lr], #-1284	; 0xfffffafc
    27cc:	svcne	0x0001f814
    27d0:			; <UNDEFINED> instruction: 0xf7ff4628
    27d4:	adcmi	pc, r6, #2480	; 0x9b0
    27d8:			; <UNDEFINED> instruction: 0x2601d1f8
    27dc:	ldcne	0, cr14, [r2], #568	; 0x238
    27e0:			; <UNDEFINED> instruction: 0xf81ae755
    27e4:	bcs	a7f8 <version_etc_copyright@@Base+0x3580>
    27e8:	bls	276e1c <program_name@@Base+0x25ca80>
    27ec:	strbmi	r3, [r2, #-2561]	; 0xfffff5ff
    27f0:			; <UNDEFINED> instruction: 0xf108d987
    27f4:	bl	28f3f8 <program_name@@Base+0x27505c>
    27f8:	ldrbmi	r0, [sl], #-264	; 0xfffffef8
    27fc:	stmdals	sp, {r2, sp, lr, pc}
    2800:	addsmi	r3, r0, #1073741824	; 0x40000000
    2804:	svcge	0x007df43f
    2808:	stcls	8, cr9, [r7, #-44]	; 0xffffffd4
    280c:			; <UNDEFINED> instruction: 0xf8121816
    2810:	adcmi	r0, r8, #1, 30
    2814:	ldmdavc	r0, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    2818:	mvnsle	r2, sp, asr r8
    281c:	stmdacs	r0, {r3, fp, ip, sp, lr}
    2820:	stmdavc	sp, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    2824:	mvnle	r2, r0, lsl #26
    2828:			; <UNDEFINED> instruction: 0x960e1b37
    282c:	bl	2d243c <program_name@@Base+0x2b80a0>
    2830:			; <UNDEFINED> instruction: 0xf0000608
    2834:	bls	1e2d50 <program_name@@Base+0x1c89b4>
    2838:			; <UNDEFINED> instruction: 0xf0002a3a
    283c:	svccs	0x0001809d
    2840:			; <UNDEFINED> instruction: 0xf000930c
    2844:	ldmdage	r6, {r0, r1, r2, r3, r5, r6, r7, pc}
    2848:			; <UNDEFINED> instruction: 0xf7ff4641
    284c:	blls	3413d8 <program_name@@Base+0x32703c>
    2850:			; <UNDEFINED> instruction: 0xf47f2800
    2854:	shsaxmi	sl, r3, r6
    2858:	ldrtmi	r4, [r9], -r0, lsl #13
    285c:	mcrls	6, 0, r4, cr10, cr8, {0}
    2860:	blx	940866 <program_name@@Base+0x9264ca>
    2864:	andcs	r4, r5, #2899968	; 0x2c4000
    2868:			; <UNDEFINED> instruction: 0x46044479
    286c:			; <UNDEFINED> instruction: 0xf7fe4640
    2870:			; <UNDEFINED> instruction: 0x4623ebbc
    2874:	tstcs	r0, r2, lsl #12
    2878:			; <UNDEFINED> instruction: 0xf7fe4608
    287c:			; <UNDEFINED> instruction: 0x4620ebf2
    2880:	bl	fe040880 <program_name@@Base+0xfe0264e4>
    2884:			; <UNDEFINED> instruction: 0xf81ae03a
    2888:	andls	r2, sl, #3
    288c:			; <UNDEFINED> instruction: 0xf47f2a00
    2890:			; <UNDEFINED> instruction: 0xf81baf19
    2894:	strmi	r5, [r9, #8]!
    2898:	andscs	sp, r8, r3, lsl r8
    289c:	blx	feb3e8ac <program_name@@Base+0xfeb24510>
    28a0:	bls	2a94c8 <program_name@@Base+0x28f12c>
    28a4:	subvs	r6, r2, fp, asr r8
    28a8:			; <UNDEFINED> instruction: 0xf8802201
    28ac:	subvc	r9, r5, #8
    28b0:	blcs	1a8c0 <program_name@@Base+0x524>
    28b4:	tsthi	r7, r0	; <UNPREDICTABLE>
    28b8:	strcc	r6, [r3], #-88	; 0xffffffa8
    28bc:	subsvs	r9, r8, r8, lsl #22
    28c0:	strbmi	lr, [r8], -r6, lsl #14
    28c4:			; <UNDEFINED> instruction: 0xf7ff9e0a
    28c8:	strmi	pc, [r3], -pc, asr #21
    28cc:	ldrmi	r4, [sp], -r8, lsr #12
    28d0:	blx	ff2c08d4 <program_name@@Base+0xff2a6538>
    28d4:	andcs	r4, r5, #2457600	; 0x258000
    28d8:			; <UNDEFINED> instruction: 0x46044479
    28dc:			; <UNDEFINED> instruction: 0xf7fe4630
    28e0:	strtmi	lr, [fp], -r4, lsl #23
    28e4:	strls	r4, [r0], #-1585	; 0xfffff9cf
    28e8:	ldrtmi	r4, [r0], -r2, lsl #12
    28ec:	bl	fee408ec <program_name@@Base+0xfee26550>
    28f0:			; <UNDEFINED> instruction: 0xf7fe4628
    28f4:	strtmi	lr, [r0], -r8, asr #22
    28f8:	bl	11408f8 <program_name@@Base+0x112655c>
    28fc:			; <UNDEFINED> instruction: 0xf7fe4658
    2900:	ldrbmi	lr, [r0], -r2, asr #22
    2904:	bl	fc0904 <program_name@@Base+0xfa6568>
    2908:	blmi	fe155338 <program_name@@Base+0xfe13af9c>
    290c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2910:	blls	65c980 <program_name@@Base+0x6425e4>
    2914:			; <UNDEFINED> instruction: 0xf040405a
    2918:			; <UNDEFINED> instruction: 0x463080f1
    291c:	pop	{r0, r1, r3, r4, ip, sp, pc}
    2920:	ldcne	15, cr8, [r2], #960	; 0x3c0
    2924:	ldrt	r2, [r2], r9, lsl #10
    2928:	strcs	r1, [sp, #-3250]	; 0xfffff34e
    292c:	ldcne	6, cr14, [r2], #700	; 0x2bc
    2930:	strt	r2, [ip], sl, lsl #10
    2934:	strcs	r1, [ip, #-3250]	; 0xfffff34e
    2938:	ldcne	6, cr14, [r2], #676	; 0x2a4
    293c:	strt	r2, [r6], r8, lsl #10
    2940:	stmiane	r3!, {r1, r4, r5, r7, sl, fp, ip}
    2944:	ldccc	12, cr5, [r0, #-660]!	; 0xfffffd6c
    2948:	vadd.f32	d2, d0, d7
    294c:			; <UNDEFINED> instruction: 0x36038093
    2950:	strbeq	lr, [r1, #2821]	; 0xb05
    2954:	rsclt	r5, sp, #10304	; 0x2840
    2958:	stmdbcs	r7, {r4, r5, r8, fp, ip, sp}
    295c:	addhi	pc, ip, r0, lsl #4
    2960:	sbceq	lr, r5, r1, lsl #22
    2964:	vceq.i8	q1, q8, <illegal reg q15.5>
    2968:	andcc	r8, r2, #137	; 0x89
    296c:	ldrbeq	pc, [pc, #0]!	; 2974 <__assert_fail@plt+0x17b0>	; <UNPREDICTABLE>
    2970:	ldcne	6, cr14, [r2], #564	; 0x234
    2974:	str	r2, [sl], fp, lsl #10
    2978:			; <UNDEFINED> instruction: 0xf8cd4a6f
    297c:			; <UNDEFINED> instruction: 0x46a9903c
    2980:	ldrls	r4, [r0], #-1146	; 0xfffffb86
    2984:	tstls	r1, #4, 20	; 0x4000
    2988:			; <UNDEFINED> instruction: 0xf8544614
    298c:	ldrtmi	r1, [sl], -r4, lsl #30
    2990:	tstls	ip, r0, lsr r6
    2994:	stc	7, cr15, [r4], {254}	; 0xfe
    2998:	stmdblt	r8!, {r0, r2, r9, sl, lr}
    299c:	strmi	r9, [r8], -ip, lsl #18
    29a0:	bl	fe6c09a0 <program_name@@Base+0xfe6a6604>
    29a4:	eorle	r4, fp, r7, lsl #5
    29a8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    29ac:	svceq	0x000cf1b9
    29b0:	blls	477164 <program_name@@Base+0x45cdc8>
    29b4:			; <UNDEFINED> instruction: 0x4641a816
    29b8:	strls	lr, [pc], #-2525	; 29c0 <__assert_fail@plt+0x17fc>
    29bc:			; <UNDEFINED> instruction: 0xf7ff930c
    29c0:	blls	341264 <program_name@@Base+0x326ec8>
    29c4:			; <UNDEFINED> instruction: 0xf47f2800
    29c8:			; <UNDEFINED> instruction: 0x4633ae9c
    29cc:			; <UNDEFINED> instruction: 0x46184639
    29d0:			; <UNDEFINED> instruction: 0xf7ff9e0a
    29d4:	ldmdbmi	r9, {r0, r1, r3, r5, r6, r9, fp, ip, sp, lr, pc}^
    29d8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    29dc:	andcs	r4, r0, r4, lsl #12
    29e0:	bl	c09e0 <program_name@@Base+0xa6644>
    29e4:	strtmi	r9, [r0], -r7
    29e8:			; <UNDEFINED> instruction: 0xfffef001
    29ec:	strmi	r9, [r3], -r7, lsl #20
    29f0:	movwcs	lr, #1857	; 0x741
    29f4:	ldrmi	r2, [r8], r0, lsl #8
    29f8:	stmib	sp, {r0, r5, r7, r9, sl, lr}^
    29fc:			; <UNDEFINED> instruction: 0xe6c13414
    2a00:			; <UNDEFINED> instruction: 0xf0022018
    2a04:	blls	2411f0 <program_name@@Base+0x226e54>
    2a08:	ldmdavs	fp, {r1, r9, sp}^
    2a0c:			; <UNDEFINED> instruction: 0xf8c06045
    2a10:	andvs	r9, r2, r8
    2a14:	rsbsle	r2, r5, r0, lsl #22
    2a18:	blls	21ab80 <program_name@@Base+0x2007e4>
    2a1c:	subsvs	r9, r8, lr, lsl #24
    2a20:	ldrb	r3, [r5], -r2, lsl #8
    2a24:			; <UNDEFINED> instruction: 0xf0022018
    2a28:	blls	2411cc <program_name@@Base+0x226e30>
    2a2c:	andcs	r7, r3, #3211264	; 0x310000
    2a30:	subvs	r6, r5, fp, asr r8
    2a34:	andvs	r7, r2, r1, lsl #4
    2a38:	mvnle	r2, r0, lsl #22
    2a3c:	vqdmulh.s<illegal width 8>	q10, q0, q0
    2a40:	stmdbmi	r0, {r0, r2, r5, r6, r7, r9, sp}^
    2a44:	ldrbtmi	r4, [fp], #-2112	; 0xfffff7c0
    2a48:	cmpcc	ip, #2030043136	; 0x79000000
    2a4c:			; <UNDEFINED> instruction: 0xf7fe4478
    2a50:	stmdbls	r7, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    2a54:	strtmi	r2, [r8], -r5, lsl #4
    2a58:			; <UNDEFINED> instruction: 0xf7fe930c
    2a5c:	strtmi	lr, [r9], -r6, asr #21
    2a60:	strtmi	r4, [r8], -r2, lsl #12
    2a64:	b	fff40a64 <program_name@@Base+0xfff266c8>
    2a68:			; <UNDEFINED> instruction: 0xf8899b0c
    2a6c:	ldclne	0, cr5, [r2], #-0
    2a70:			; <UNDEFINED> instruction: 0xe60c461d
    2a74:	str	r4, [sl], -sp, lsl #12
    2a78:			; <UNDEFINED> instruction: 0xe6081cba
    2a7c:	andcs	r9, r5, #163840	; 0x28000
    2a80:	movwls	r2, #49152	; 0xc000
    2a84:	b	fec40a84 <program_name@@Base+0xfec266e8>
    2a88:			; <UNDEFINED> instruction: 0xf8149b0c
    2a8c:	tstcs	r0, r7
    2a90:	ldmdavc	fp, {r1, r2, r5, r7, r8, sl, fp, ip, lr}
    2a94:	movwls	r9, #13828	; 0x3604
    2a98:	strbtmi	r9, [r3], -r0, lsl #6
    2a9c:			; <UNDEFINED> instruction: 0x6c01e9cd
    2aa0:	strmi	r4, [r8], -r2, lsl #12
    2aa4:	b	ff740aa4 <program_name@@Base+0xff726708>
    2aa8:	ldrb	r1, [r0, #3258]!	; 0xcba
    2aac:	strtmi	r4, [r0], -r9, lsr #12
    2ab0:			; <UNDEFINED> instruction: 0xf7ff9e0a
    2ab4:	stmdbmi	r5!, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    2ab8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2abc:	str	r4, [lr, r4, lsl #12]
    2ac0:	andcs	r9, r5, #7168	; 0x1c00
    2ac4:	blcs	eaa2f4 <program_name@@Base+0xe8ff58>
    2ac8:	stmdbmi	r1!, {r1, r3, ip, lr, pc}
    2acc:			; <UNDEFINED> instruction: 0x46384479
    2ad0:	b	fe2c0ad0 <program_name@@Base+0xfe2a6734>
    2ad4:			; <UNDEFINED> instruction: 0x46024639
    2ad8:			; <UNDEFINED> instruction: 0xf7fe4638
    2adc:	str	lr, [sp, -r2, asr #21]
    2ae0:	ldrbtmi	r4, [r9], #-2332	; 0xfffff6e4
    2ae4:	blmi	73cab8 <program_name@@Base+0x72271c>
    2ae8:	adccs	pc, r5, #64, 4
    2aec:	ldmdami	ip, {r0, r1, r3, r4, r8, fp, lr}
    2af0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2af4:	ldrbtmi	r3, [r8], #-880	; 0xfffffc90
    2af8:	bl	1940af8 <program_name@@Base+0x192675c>
    2afc:	b	1ec0afc <program_name@@Base+0x1ea6760>
    2b00:	ldc2l	7, cr15, [r2], #1020	; 0x3fc
    2b04:	vpadd.i8	d20, d0, d7
    2b08:	ldmdbmi	r7, {r0, r1, r3, r4, r5, r7, r9, sp}
    2b0c:	ldrbtmi	r4, [fp], #-2071	; 0xfffff7e9
    2b10:	movtcc	r4, #33913	; 0x8479
    2b14:			; <UNDEFINED> instruction: 0xf7fe4478
    2b18:	svclt	0x0000eb56
    2b1c:	andeq	r5, r1, r0, ror r9
    2b20:	strdeq	r0, [r0], -r4
    2b24:	strdeq	r3, [r0], -r0
    2b28:	andeq	r3, r0, lr, ror r7
    2b2c:	ldrdeq	r3, [r0], -r0
    2b30:	andeq	r3, r0, r8, asr #11
    2b34:			; <UNDEFINED> instruction: 0x000155bc
    2b38:	andeq	r5, r1, ip, ror r3
    2b3c:	andeq	r3, r0, r2, asr #8
    2b40:	andeq	r4, r0, lr, lsr #7
    2b44:	andeq	r3, r0, ip, lsr #4
    2b48:	andeq	r3, r0, ip, asr #5
    2b4c:			; <UNDEFINED> instruction: 0x000033ba
    2b50:	andeq	r3, r0, r4, lsr #6
    2b54:	andeq	r3, r0, sl, ror #5
    2b58:	andeq	r4, r0, r4, lsl #6
    2b5c:	andeq	r3, r0, r2, lsl #3
    2b60:	andeq	r3, r0, r2, lsr #4
    2b64:	andeq	r4, r0, r6, ror #5
    2b68:	andeq	r3, r0, r4, ror #2
    2b6c:	andeq	r3, r0, r4, lsl #4
    2b70:			; <UNDEFINED> instruction: 0x4614b5f8
    2b74:	mvnscc	pc, #79	; 0x4f
    2b78:	andeq	pc, r1, #111	; 0x6f
    2b7c:	strmi	r4, [pc], -r5, lsl #12
    2b80:	stmib	r0, {r0, r9, sl, sp}^
    2b84:	and	r2, r0, r2, lsl #6
    2b88:	tstcs	r0, r6, lsr #8
    2b8c:			; <UNDEFINED> instruction: 0xf7ff4628
    2b90:	vmovne	d19, pc, r3
    2b94:	strdlt	sp, [pc, #-24]	; 2b84 <__assert_fail@plt+0x19c0>
    2b98:			; <UNDEFINED> instruction: 0xf1041e63
    2b9c:			; <UNDEFINED> instruction: 0xf81301ff
    2ba0:	addmi	r2, fp, #1, 30
    2ba4:	andeq	pc, r1, #130	; 0x82
    2ba8:	mvnsle	r7, sl, lsl r0
    2bac:	svclt	0x0000bdf8
    2bb0:	svcmi	0x00f0e92d
    2bb4:			; <UNDEFINED> instruction: 0xf8df2400
    2bb8:	addlt	r8, r3, r4, asr r1
    2bbc:	ldrsbls	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    2bc0:			; <UNDEFINED> instruction: 0xf8df4607
    2bc4:	ldrbtmi	sl, [r8], #336	; 0x150
    2bc8:			; <UNDEFINED> instruction: 0xf10844f9
    2bcc:	ldrbtmi	r3, [sl], #2303	; 0x8ff
    2bd0:			; <UNDEFINED> instruction: 0xf06f4625
    2bd4:	and	r4, sp, r0, lsl #12
    2bd8:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    2bdc:			; <UNDEFINED> instruction: 0xf000429e
    2be0:	blmi	1362e1c <program_name@@Base+0x1348a80>
    2be4:	strtmi	r4, [fp], #-1147	; 0xfffffb85
    2be8:	blcs	80c3c <program_name@@Base+0x668a0>
    2bec:			; <UNDEFINED> instruction: 0xd01542b2
    2bf0:	strmi	pc, [r0], -pc, rrx
    2bf4:	mvnle	r4, #1342177290	; 0x5000000a
    2bf8:			; <UNDEFINED> instruction: 0xf44f4d48
    2bfc:	ldrbtmi	r5, [sp], #-256	; 0xffffff00
    2c00:	ldrmi	r4, [r8, r8, lsr #12]!
    2c04:	stmdacs	r0, {r2, r9, sl, lr}
    2c08:			; <UNDEFINED> instruction: 0xf06fd05f
    2c0c:	addsmi	r4, lr, #0, 6
    2c10:	strcs	fp, [r0, #-3864]	; 0xfffff0e8
    2c14:	adcmi	sp, ip, #6
    2c18:	strb	sp, [fp, r3, ror #17]!
    2c1c:	adcmi	r3, r5, #4194304	; 0x400000
    2c20:	strb	sp, [r9, r2, ror #3]!
    2c24:			; <UNDEFINED> instruction: 0xf04f4628
    2c28:			; <UNDEFINED> instruction: 0xf8df0b00
    2c2c:			; <UNDEFINED> instruction: 0x465dc0f4
    2c30:	ldrbtmi	r4, [ip], #2620	; 0xa3c
    2c34:			; <UNDEFINED> instruction: 0xf815447a
    2c38:	ldmne	r1, {r2, r3, ip, sp}^
    2c3c:			; <UNDEFINED> instruction: 0xf891461e
    2c40:	movtlt	r1, #37376	; 0x9200
    2c44:	stmdble	ip!, {r2, r3, r5, r7, r9, lr}
    2c48:	smlatbeq	fp, r5, fp, lr
    2c4c:			; <UNDEFINED> instruction: 0xb1251c4a
    2c50:	andeq	pc, r8, r5, lsl r8	; <UNPREDICTABLE>
    2c54:	svclt	0x00084298
    2c58:	strcc	r4, [r1, #-1546]	; 0xfffff9f6
    2c5c:	sbcsle	r2, sl, r0, lsl #20
    2c60:	tstcs	r1, r1, lsr fp
    2c64:	ldmdami	r1!, {r0, r9, ip, pc}
    2c68:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2c6c:	ldrbmi	r4, [r8], #-1144	; 0xfffffb88
    2c70:			; <UNDEFINED> instruction: 0xf7fe681b
    2c74:	bls	7d31c <program_name@@Base+0x62f80>
    2c78:	sbcle	r4, ip, r2, lsl #5
    2c7c:	b	e40c7c <program_name@@Base+0xe268e0>
    2c80:	andcs	r4, r5, #704512	; 0xac000
    2c84:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    2c88:			; <UNDEFINED> instruction: 0xf7fe2000
    2c8c:	strtmi	lr, [r1], -lr, lsr #19
    2c90:	andcs	r4, r1, r2, lsl #12
    2c94:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c98:	adcmi	r1, r1, #43264	; 0xa900
    2c9c:			; <UNDEFINED> instruction: 0x460dd218
    2ca0:	bl	fe93cbcc <program_name@@Base+0xfe922830>
    2ca4:	strtmi	r0, [fp], fp, lsl #12
    2ca8:			; <UNDEFINED> instruction: 0x46324b1f
    2cac:			; <UNDEFINED> instruction: 0xf8592101
    2cb0:	ldmdavs	fp, {r0, r1, ip, sp}
    2cb4:	stmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cb8:	ldrhle	r4, [pc, #32]	; 2ce0 <__assert_fail@plt+0x1b1c>
    2cbc:			; <UNDEFINED> instruction: 0xf06f455c
    2cc0:	ldmible	r9, {r9, sl, lr}
    2cc4:	andeq	lr, sl, fp, lsl #22
    2cc8:	andlt	lr, r3, pc, lsr #15
    2ccc:	svchi	0x00f0e8bd
    2cd0:	strcc	sp, [r1, #-266]	; 0xfffffef6
    2cd4:	andcc	pc, ip, r5, lsl r8	; <UNPREDICTABLE>
    2cd8:			; <UNDEFINED> instruction: 0x461e441a
    2cdc:	andcs	pc, r0, #9568256	; 0x920000
    2ce0:	adcmi	fp, r5, #-2147483644	; 0x80000004
    2ce4:			; <UNDEFINED> instruction: 0x4629d3b0
    2ce8:			; <UNDEFINED> instruction: 0x060bebb4
    2cec:	addmi	sp, ip, #8, 2
    2cf0:	strmi	pc, [r0], -pc, rrx
    2cf4:	strmi	fp, [fp], r8, lsl #31
    2cf8:	ldrb	sp, [sp, -r4, ror #17]!
    2cfc:	strb	r4, [r1, fp, lsr #13]!
    2d00:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    2d04:	pkhtbmi	r4, fp, r8, asr #8
    2d08:	svclt	0x0000e7ce
    2d0c:	andeq	r5, r1, sl, asr #15
    2d10:	andeq	r5, r1, r0, lsl #6
    2d14:	andeq	r5, r1, r2, asr #15
    2d18:	andeq	r5, r1, ip, lsr #15
    2d1c:	muleq	r1, r2, r7
    2d20:	andeq	r5, r1, lr, asr r7
    2d24:	andeq	r5, r1, r4, asr r4
    2d28:	andeq	r0, r0, r4, lsl r1
    2d2c:	andeq	r5, r1, r4, lsr #14
    2d30:	andeq	r3, r0, r0, ror #4
    2d34:	andeq	r5, r1, lr, lsl #13
    2d38:	strmi	r4, [r6], -r6, lsl #21
    2d3c:	ldrbtmi	r4, [sl], #-2950	; 0xfffff47a
    2d40:	strlt	r4, [r0, #3206]	; 0xc86
    2d44:	ldmpl	r3, {r4, r7, ip, sp, pc}^
    2d48:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    2d4c:			; <UNDEFINED> instruction: 0xf04f930f
    2d50:	orrslt	r0, r8, r0, lsl #6
    2d54:	andcs	r4, r5, #133120	; 0x20800
    2d58:	andcs	r4, r0, r2, lsl #19
    2d5c:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    2d60:			; <UNDEFINED> instruction: 0xf7fe681d
    2d64:	blmi	fe03d274 <program_name@@Base+0xfe022ed8>
    2d68:	stmiapl	r3!, {r0, r8, sp}^
    2d6c:			; <UNDEFINED> instruction: 0x4602681b
    2d70:			; <UNDEFINED> instruction: 0xf7fe4628
    2d74:	ldrtmi	lr, [r0], -r8, ror #19
    2d78:	stmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d7c:	andcs	r4, r5, #2015232	; 0x1ec000
    2d80:	ldrbtmi	r4, [r9], #-3451	; 0xfffff285
    2d84:	ldmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d88:	ldrbtmi	r4, [sp], #-2935	; 0xfffff489
    2d8c:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    2d90:	andcs	r4, r1, r1, lsl #12
    2d94:	stmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d98:	andcs	r4, r5, #1933312	; 0x1d8000
    2d9c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2da0:	stmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2da4:	stmiapl	r4!, {r2, r4, r5, r6, r8, r9, fp, lr}^
    2da8:			; <UNDEFINED> instruction: 0xf7fe6821
    2dac:	ldmdbmi	r3!, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}^
    2db0:	ldrtmi	r2, [r0], -r5, lsl #4
    2db4:			; <UNDEFINED> instruction: 0xf7fe4479
    2db8:	stmdavs	r1!, {r3, r4, r8, fp, sp, lr, pc}
    2dbc:	ldm	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2dc0:	andcs	r4, r5, #1818624	; 0x1bc000
    2dc4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2dc8:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2dcc:			; <UNDEFINED> instruction: 0xf7fe6821
    2dd0:	stmdbmi	ip!, {r2, r3, r5, r7, fp, sp, lr, pc}^
    2dd4:	ldrtmi	r2, [r0], -r5, lsl #4
    2dd8:			; <UNDEFINED> instruction: 0xf7fe4479
    2ddc:	stmdavs	r1!, {r1, r2, r8, fp, sp, lr, pc}
    2de0:	stmia	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2de4:	andcs	r4, r5, #104, 18	; 0x1a0000
    2de8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2dec:	ldm	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2df0:			; <UNDEFINED> instruction: 0xf7fe6821
    2df4:	stmdbmi	r5!, {r1, r3, r4, r7, fp, sp, lr, pc}^
    2df8:	ldrtmi	r2, [r0], -r5, lsl #4
    2dfc:			; <UNDEFINED> instruction: 0xf7fe4479
    2e00:	stmdavs	r1!, {r2, r4, r5, r6, r7, fp, sp, lr, pc}
    2e04:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e08:	andcs	r4, r5, #1589248	; 0x184000
    2e0c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2e10:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e14:			; <UNDEFINED> instruction: 0xf7fe6821
    2e18:	stcgt	8, cr14, [pc, #-544]	; 2c00 <__assert_fail@plt+0x1a3c>
    2e1c:	stfeqd	f7, [r4], {13}
    2e20:	strgt	r4, [pc], #-1636	; 2e28 <__assert_fail@plt+0x1c64>
    2e24:	svcls	0x0001cd0f
    2e28:	cfstrsgt	mvf12, [pc, #-60]	; 2df4 <__assert_fail@plt+0x1c30>
    2e2c:	strbtmi	ip, [r3], -pc, lsl #8
    2e30:	muleq	r3, r5, r8
    2e34:	andeq	lr, r3, r4, lsl #17
    2e38:	ldmdavc	sl!, {r0, r1, r2, r6, r8, ip, sp, pc}
    2e3c:	hvcle	4772	; 0x12a4
    2e40:	bcs	1ca1030 <program_name@@Base+0x1c86c94>
    2e44:	ldmvc	sl!, {r1, r2, r3, r4, r5, r8, ip, lr, pc}
    2e48:	teqle	fp, r0, lsl #20
    2e4c:	andcs	r6, r5, #92, 16	; 0x5c0000
    2e50:	eorsle	r2, ip, r0, lsl #24
    2e54:	andcs	r4, r0, pc, asr #18
    2e58:			; <UNDEFINED> instruction: 0xf7fe4479
    2e5c:	blmi	13bd17c <program_name@@Base+0x13a2de0>
    2e60:	ldrbtmi	r4, [fp], #-2638	; 0xfffff5b2
    2e64:			; <UNDEFINED> instruction: 0x4601447a
    2e68:			; <UNDEFINED> instruction: 0xf7fe2001
    2e6c:	tstcs	r0, lr, asr r9
    2e70:			; <UNDEFINED> instruction: 0xf7fe2005
    2e74:	teqlt	r0, lr, ror r9
    2e78:	andcs	r4, r3, #1196032	; 0x124000
    2e7c:			; <UNDEFINED> instruction: 0xf7fe4479
    2e80:	stmdacs	r0, {r4, r7, r8, fp, sp, lr, pc}
    2e84:	stmdbmi	r7, {r1, r2, r4, r6, r8, ip, lr, pc}^
    2e88:	andcs	r2, r0, r5, lsl #4
    2e8c:	ldrbtmi	r4, [r9], #-3398	; 0xfffff2ba
    2e90:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e94:	bmi	1154090 <program_name@@Base+0x1139cf4>
    2e98:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
    2e9c:	andcs	r4, r1, r1, lsl #12
    2ea0:	stmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ea4:	andcs	r4, r5, #1081344	; 0x108000
    2ea8:	ldrbtmi	r2, [r9], #-0
    2eac:	ldm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2eb0:	strmi	r4, [r1], -ip, lsr #5
    2eb4:	blmi	ff6fe8 <program_name@@Base+0xfdcc4c>
    2eb8:			; <UNDEFINED> instruction: 0x4622447b
    2ebc:			; <UNDEFINED> instruction: 0xf7fe2001
    2ec0:	smmlar	r8, r4, r9, lr
    2ec4:	svcvc	0x0008f853
    2ec8:			; <UNDEFINED> instruction: 0xd1b62f00
    2ecc:	ldmdbmi	sl!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    2ed0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2ed4:	stm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ed8:	bmi	e55bc0 <program_name@@Base+0xe3b824>
    2edc:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2ee0:	andcs	r4, r1, r1, lsl #12
    2ee4:	stmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ee8:	andcs	r4, r5, r1, lsr #12
    2eec:	stmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ef0:	ldmdbmi	r4!, {r3, r5, r8, ip, sp, pc}
    2ef4:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
    2ef8:	ldmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2efc:	ldmdbmi	r2!, {r6, r7, r8, fp, ip, sp, pc}
    2f00:	andcs	r2, r0, r5, lsl #4
    2f04:	ldrbtmi	r4, [r9], #-3121	; 0xfffff3cf
    2f08:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f0c:	bmi	c14104 <program_name@@Base+0xbf9d68>
    2f10:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    2f14:	andcs	r4, r1, r1, lsl #12
    2f18:	stmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f1c:	andcs	r4, r5, #737280	; 0xb4000
    2f20:	ldrbtmi	r2, [r9], #-0
    2f24:	stmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f28:	ldrbtmi	r4, [fp], #-2859	; 0xfffff4d5
    2f2c:	strb	r4, [r4, r1, lsl #12]
    2f30:	ldrbtmi	r4, [ip], #-3114	; 0xfffff3d6
    2f34:	andcs	r4, r5, #688128	; 0xa8000
    2f38:	ldrbtmi	r2, [r9], #-0
    2f3c:	ldmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f40:	ldrbtmi	r4, [sl], #-2600	; 0xfffff5d8
    2f44:	andcs	r4, r1, r1, lsl #12
    2f48:	stmia	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f4c:	blmi	9bcdc0 <program_name@@Base+0x9a2a24>
    2f50:			; <UNDEFINED> instruction: 0xe7b2447b
    2f54:	andeq	r5, r1, sl, lsl #3
    2f58:	strdeq	r0, [r0], -r4
    2f5c:	andeq	r5, r1, r0, lsl #3
    2f60:	andeq	r0, r0, r0, lsl #2
    2f64:	muleq	r0, r6, r1
    2f68:	andeq	r0, r0, r4, lsr #2
    2f6c:	muleq	r0, sl, r1
    2f70:	andeq	r5, r1, sl, ror r2
    2f74:	andeq	r3, r0, r2, lsr #3
    2f78:	andeq	r0, r0, r4, lsl r1
    2f7c:	andeq	r3, r0, ip, ror r3
    2f80:	muleq	r0, sl, r3
    2f84:	andeq	r3, r0, r0, asr #7
    2f88:	andeq	r3, r0, r6, lsr #10
    2f8c:	andeq	r3, r0, r0, asr #13
    2f90:	andeq	r3, r0, sl, asr #16
    2f94:	ldrdeq	r3, [r0], -r8
    2f98:	andeq	r3, r0, r6, ror #19
    2f9c:	andeq	r3, r0, ip, lsl #20
    2fa0:	andeq	r3, r0, r4, lsl #20
    2fa4:	andeq	r3, r0, lr, lsr sl
    2fa8:	andeq	r3, r0, ip, asr r0
    2fac:	andeq	r3, r0, lr, lsr #19
    2fb0:	andeq	r3, r0, r2, asr #20
    2fb4:			; <UNDEFINED> instruction: 0x000043b8
    2fb8:	andeq	r3, r0, lr, asr r9
    2fbc:	andeq	r3, r0, ip, ror #18
    2fc0:	muleq	r0, r2, r9
    2fc4:	andeq	r3, r0, sl, lsl #19
    2fc8:	andeq	r3, r0, r6, asr #19
    2fcc:	andeq	r2, r0, r4, ror #31
    2fd0:	andeq	r3, r0, r6, lsr r9
    2fd4:	andeq	r3, r0, sl, asr #19
    2fd8:			; <UNDEFINED> instruction: 0x00002cbe
    2fdc:			; <UNDEFINED> instruction: 0x00002fbe
    2fe0:	andeq	r3, r0, sl, asr #18
    2fe4:	andeq	r2, r0, lr, lsr #31
    2fe8:	muleq	r0, r8, ip
    2fec:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    2ff0:			; <UNDEFINED> instruction: 0x47706018
    2ff4:	andeq	r7, r1, r2, lsr #7
    2ff8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    2ffc:			; <UNDEFINED> instruction: 0x47707118
    3000:	muleq	r1, r6, r3
    3004:	addlt	fp, r4, r0, ror r5
    3008:	blmi	7d6088 <program_name@@Base+0x7bbcec>
    300c:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    3010:			; <UNDEFINED> instruction: 0xf0026818
    3014:	smlaltblt	pc, r8, r5, fp	; <UNPREDICTABLE>
    3018:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    301c:			; <UNDEFINED> instruction: 0xf7fe791e
    3020:	strmi	lr, [r5], -r8, ror #16
    3024:	stmdavs	r3, {r1, r2, r4, r6, r8, ip, sp, pc}
    3028:	tstle	r7, r0, lsr #22
    302c:	stmiapl	r3!, {r3, r4, r8, r9, fp, lr}^
    3030:			; <UNDEFINED> instruction: 0xf0026818
    3034:	stmiblt	r0, {r0, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
    3038:	ldcllt	0, cr11, [r0, #-16]!
    303c:	andcs	r4, r5, #344064	; 0x54000
    3040:	ldrbtmi	r2, [r9], #-0
    3044:	svc	0x00d0f7fd
    3048:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    304c:	ldmdavs	r8, {r1, r2, r9, sl, lr}
    3050:	stmdavs	fp!, {r7, r8, ip, sp, pc}
    3054:			; <UNDEFINED> instruction: 0xf0019303
    3058:	bmi	442034 <program_name@@Base+0x427c98>
    305c:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
    3060:	strmi	r9, [r3], -r0, lsl #12
    3064:			; <UNDEFINED> instruction: 0xf7fd2000
    3068:	blmi	37f060 <program_name@@Base+0x364cc4>
    306c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    3070:	svc	0x008ef7fd
    3074:	ldrtmi	r4, [r3], -fp, lsl #20
    3078:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    307c:	svc	0x00f0f7fd
    3080:	svclt	0x0000e7f3
    3084:			; <UNDEFINED> instruction: 0x00014ebc
    3088:	andeq	r0, r0, r4, lsl r1
    308c:	andeq	r7, r1, r6, ror r3
    3090:	andeq	r0, r0, r0, lsl #2
    3094:	andeq	r2, r0, r2, lsr #29
    3098:	andeq	r7, r1, r6, asr #6
    309c:	andeq	r3, r0, lr, lsr lr
    30a0:	andeq	r0, r0, ip, lsl r1
    30a4:	andeq	r3, r0, r6, lsr #28
    30a8:	svclt	0x0056f7fd
    30ac:	ldrblt	fp, [r0, #376]	; 0x178
    30b0:	strcs	fp, [r0], -r4, lsl #1
    30b4:	strmi	r2, [ip], -r0, lsl #14
    30b8:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30bc:			; <UNDEFINED> instruction: 0x463b4632
    30c0:	stmib	sp, {r1, sl, ip, pc}^
    30c4:			; <UNDEFINED> instruction: 0xf7fd6700
    30c8:	andlt	lr, r4, sl, asr #30
    30cc:			; <UNDEFINED> instruction: 0x4770bdd0
    30d0:	mrcmi	5, 0, fp, cr10, cr8, {7}
    30d4:	teqlt	r0, #2113929216	; 0x7e000000
    30d8:	strmi	r2, [r4], -pc, lsr #2
    30dc:	stmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    30e0:			; <UNDEFINED> instruction: 0xb1b84605
    30e4:	blne	eca208 <program_name@@Base+0xeafe6c>
    30e8:	vldrle	d2, [r3, #-24]	; 0xffffffe8
    30ec:	stmdacc	r6, {r2, r4, r8, fp, lr}
    30f0:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
    30f4:	ldmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    30f8:	stmdavc	fp!, {r5, r6, r8, fp, ip, sp, pc}^
    30fc:	tstle	r0, ip, ror #22
    3100:	blcs	1d212f4 <program_name@@Base+0x1d06f58>
    3104:	ldmvc	fp!, {r0, r2, r3, r8, ip, lr, pc}
    3108:	tstle	sl, sp, lsr #22
    310c:	fstmdbxne	ip!, {d4-d9}	;@ Deprecated
    3110:			; <UNDEFINED> instruction: 0x601c58f3
    3114:	blmi	35594c <program_name@@Base+0x33b5b0>
    3118:	andsvs	r4, r4, sl, ror r4
    311c:			; <UNDEFINED> instruction: 0x601c58f3
    3120:			; <UNDEFINED> instruction: 0x463cbdf8
    3124:	blmi	2bd104 <program_name@@Base+0x2a2d68>
    3128:	stmdami	sl, {r0, r1, r2, r4, r5, r9, sp}
    312c:	ldmpl	r3!, {r0, r8, sp}^
    3130:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    3134:	svc	0x0076f7fd
    3138:	ldmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    313c:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    3140:	andeq	r3, r0, sl, ror #27
    3144:	andeq	r0, r0, ip, lsr #2
    3148:	andeq	r7, r1, r0, lsl #5
    314c:	andeq	r0, r0, r0, lsr #2
    3150:	andeq	r0, r0, r0, lsl #2
    3154:	andeq	r3, r0, r4, ror sp
    3158:	eorscs	fp, r0, #56, 10	; 0xe000000
    315c:	tstcs	r0, sp, lsl #12
    3160:			; <UNDEFINED> instruction: 0xf7fd4604
    3164:	stccs	15, cr14, [sl, #-880]	; 0xfffffc90
    3168:	strtmi	sp, [r0], -r2
    316c:	ldclt	0, cr6, [r8, #-148]!	; 0xffffff6c
    3170:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3174:	andcs	fp, r5, #112, 10	; 0x1c000000
    3178:	strmi	r4, [lr], -r5, lsl #12
    317c:	andcs	r4, r0, r1, lsl #12
    3180:	svc	0x0032f7fd
    3184:	strmi	r4, [r4], -r5, lsl #5
    3188:	strtmi	sp, [r0], -r1
    318c:			; <UNDEFINED> instruction: 0xf002bd70
    3190:	stmdavc	r3, {r0, r5, r8, r9, fp, ip, sp, lr, pc}
    3194:	nopeq	{35}	; 0x23
    3198:	tstle	r7, r5, asr fp
    319c:			; <UNDEFINED> instruction: 0xf0237843
    31a0:	blcs	1503e28 <program_name@@Base+0x14e9a8c>
    31a4:	stmvc	r3, {r4, r5, r8, ip, lr, pc}
    31a8:	nopeq	{35}	; 0x23
    31ac:			; <UNDEFINED> instruction: 0xd12b2b46
    31b0:	blcs	b614c4 <program_name@@Base+0xb47128>
    31b4:	stmdbvc	r3, {r3, r5, r8, ip, lr, pc}
    31b8:			; <UNDEFINED> instruction: 0xd1252b38
    31bc:	bllt	6e16d0 <program_name@@Base+0x6c7334>
    31c0:	blcs	1821254 <program_name@@Base+0x1806eb8>
    31c4:	ldcmi	0, cr13, [r8], {41}	; 0x29
    31c8:			; <UNDEFINED> instruction: 0xe7de447c
    31cc:	tstle	fp, r7, asr #22
    31d0:			; <UNDEFINED> instruction: 0xf0237843
    31d4:	blcs	1083e5c <program_name@@Base+0x1069ac0>
    31d8:	stmvc	r3, {r1, r2, r4, r8, ip, lr, pc}
    31dc:	tstle	r3, r1, lsr fp
    31e0:	blcs	e214f4 <program_name@@Base+0xe07158>
    31e4:	stmdbvc	r3, {r4, r8, ip, lr, pc}
    31e8:	tstle	sp, r0, lsr fp
    31ec:	blcs	ce1700 <program_name@@Base+0xcc7364>
    31f0:	stmibvc	r3, {r1, r3, r8, ip, lr, pc}
    31f4:	tstle	r7, r0, lsr fp
    31f8:	stmdblt	fp!, {r0, r1, r6, r7, r8, fp, ip, sp, lr}
    31fc:	blcs	1821290 <program_name@@Base+0x1806ef4>
    3200:	stcmi	0, cr13, [sl], {14}
    3204:			; <UNDEFINED> instruction: 0xe7c0447c
    3208:	andle	r2, r3, r9, lsl #28
    320c:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
    3210:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    3214:	ldrbtmi	r4, [ip], #-3079	; 0xfffff3f9
    3218:	stcmi	7, cr14, [r7], {183}	; 0xb7
    321c:			; <UNDEFINED> instruction: 0xe7b4447c
    3220:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
    3224:	svclt	0x0000e7b1
    3228:	andeq	r3, r0, r0, lsr #26
    322c:	andeq	r3, r0, r8, ror #25
    3230:	andeq	r3, r0, sl, ror #25
    3234:	andeq	r3, r0, lr, asr #25
    3238:	ldrdeq	r3, [r0], -r8
    323c:	andeq	r3, r0, lr, asr #25
    3240:	svcmi	0x00f0e92d
    3244:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
    3248:	strmi	r8, [r9], r2, lsl #22
    324c:	stmib	sp, {r0, r2, r3, r4, r7, ip, sp, pc}^
    3250:			; <UNDEFINED> instruction: 0xf8df3206
    3254:			; <UNDEFINED> instruction: 0xf8df2bfc
    3258:	ldrbtmi	r3, [sl], #-3068	; 0xfffff404
    325c:	ldrdhi	pc, [r0], sp	; <UNPREDICTABLE>
    3260:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3264:			; <UNDEFINED> instruction: 0xf04f931b
    3268:	blls	a83e70 <program_name@@Base+0xa69ad4>
    326c:	blls	ae7eac <program_name@@Base+0xacdb10>
    3270:	blls	a67ec4 <program_name@@Base+0xa4db28>
    3274:	streq	pc, [r2], #-3
    3278:	tstls	r2, #44, 22	; 0xb000
    327c:	mrc	7, 6, APSR_nzcv, cr14, cr13, {7}
    3280:			; <UNDEFINED> instruction: 0xf3c39b29
    3284:	movwls	r0, #37696	; 0x9340
    3288:			; <UNDEFINED> instruction: 0xf1b8900f
    328c:	vmax.f32	d0, d1, d10
    3290:	ldm	pc, {r0, r2, r3, r5, pc}^	; <UNPREDICTABLE>
    3294:	rsbseq	pc, r1, #24
    3298:	adceq	r0, r4, #-268435449	; 0xf0000007
    329c:	andseq	r0, lr, #536870921	; 0x20000009
    32a0:	subseq	r0, r2, #-1879048189	; 0x90000003
    32a4:	andeq	r0, fp, r4, ror #4
    32a8:	andeq	r0, fp, fp
    32ac:	svceq	0x000af1b8
    32b0:			; <UNDEFINED> instruction: 0xf8dfd00e
    32b4:	strbmi	r0, [r1], -r4, lsr #23
    32b8:			; <UNDEFINED> instruction: 0xf7ff4478
    32bc:			; <UNDEFINED> instruction: 0x4641ff5b
    32c0:			; <UNDEFINED> instruction: 0xf8df4603
    32c4:	tstls	r3, #152, 22	; 0x26000
    32c8:			; <UNDEFINED> instruction: 0xf7ff4478
    32cc:	andsls	pc, r2, r3, asr pc	; <UNPREDICTABLE>
    32d0:	bleq	3f414 <program_name@@Base+0x25078>
    32d4:			; <UNDEFINED> instruction: 0xf0002c00
    32d8:	ldcls	7, cr8, [r2, #-176]	; 0xffffff50
    32dc:	strls	r2, [r8], #-1025	; 0xfffffbff
    32e0:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx8
    32e4:			; <UNDEFINED> instruction: 0xf7fd5a10
    32e8:	movwcs	lr, #3832	; 0xef8
    32ec:	stmib	sp, {r4, r8, r9, ip, pc}^
    32f0:	tstls	r1, #671088640	; 0x28000000
    32f4:	strcs	r9, [r0, -sp]
    32f8:	movwcc	r9, #6918	; 0x1b06
    32fc:	tsthi	r0, r0	; <UNPREDICTABLE>
    3300:	blne	ff769f20 <program_name@@Base+0xff74fb84>
    3304:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    3308:			; <UNDEFINED> instruction: 0xf0002d00
    330c:	blls	2a3758 <program_name@@Base+0x2893bc>
    3310:			; <UNDEFINED> instruction: 0xf1b89807
    3314:	svclt	0x000c0f02
    3318:			; <UNDEFINED> instruction: 0xf0032300
    331c:	ldrmi	r0, [lr], -r1, lsl #6
    3320:	movwls	r1, #51651	; 0xc9c3
    3324:			; <UNDEFINED> instruction: 0xf0002e00
    3328:	bls	363fc0 <program_name@@Base+0x349c24>
    332c:			; <UNDEFINED> instruction: 0xf0002a00
    3330:	blls	1a4490 <program_name@@Base+0x18a0f4>
    3334:	bl	1cdb40 <program_name@@Base+0x1b37a4>
    3338:	ldrmi	r0, [r1], -r2, lsl #8
    333c:	mvnscc	pc, #-1073741784	; 0xc0000028
    3340:			; <UNDEFINED> instruction: 0xf383fab3
    3344:	cmpne	r3, #323584	; 0x4f000
    3348:	movwcs	fp, #3992	; 0xf98
    334c:			; <UNDEFINED> instruction: 0xf7fdb113
    3350:	andls	lr, r6, r4, asr #29
    3354:	addsmi	r9, ip, #6144	; 0x1800
    3358:	strbhi	pc, [r1], #-512	; 0xfffffe00	; <UNPREDICTABLE>
    335c:	bne	43ebc4 <program_name@@Base+0x424828>
    3360:	stmdals	ip, {r0, r2, r3, r9, fp, ip, pc}
    3364:	mrc	7, 1, APSR_nzcv, cr4, cr13, {7}
    3368:			; <UNDEFINED> instruction: 0xf0402800
    336c:	blls	264454 <program_name@@Base+0x24a0b8>
    3370:			; <UNDEFINED> instruction: 0xf0402b00
    3374:	blls	323e88 <program_name@@Base+0x309aec>
    3378:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
    337c:	cmnhi	pc, r0, lsl #4	; <UNPREDICTABLE>
    3380:			; <UNDEFINED> instruction: 0xf014e8df
    3384:	cmneq	sp, r8, lsl r1
    3388:	cmneq	sp, sp, ror r1
    338c:	cmneq	sp, sp, ror r1
    3390:	rsceq	r0, ip, #1073741855	; 0x4000001f
    3394:	adceq	r0, fp, #224, 4
    3398:	rscseq	r0, r5, #-536870898	; 0xe000000e
    339c:	rscseq	r0, r1, #805306383	; 0x3000000f
    33a0:	cmneq	sp, sp, ror r1
    33a4:	cmneq	sp, sp, ror r1
    33a8:	cmneq	sp, sp, ror r1
    33ac:	cmneq	sp, sp, ror r1
    33b0:	cmneq	sp, sp, ror r1
    33b4:	cmneq	sp, sp, ror r1
    33b8:	cmneq	sp, sp, ror r1
    33bc:	cmneq	sp, sp, ror r1
    33c0:	cmneq	sp, sp, ror r1
    33c4:	ldrsbeq	r0, [r9, #-101]!	; 0xffffff9b
    33c8:			; <UNDEFINED> instruction: 0x06d30179
    33cc:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    33d0:	rsbseq	r0, ip, #1073741854	; 0x4000001e
    33d4:	cmneq	r9, r9, ror r1
    33d8:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    33dc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    33e0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    33e4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    33e8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    33ec:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    33f0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    33f4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    33f8:	cmneq	r9, pc, ror r0
    33fc:	cmneq	r9, r9, ror r1
    3400:	rsbeq	r0, r3, #1073741854	; 0x4000001e
    3404:	rsbseq	r0, pc, sp, ror r1	; <UNPREDICTABLE>
    3408:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    340c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    3410:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    3414:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    3418:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    341c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    3420:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    3424:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    3428:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    342c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    3430:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    3434:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    3438:	cmneq	r9, pc, ror r0
    343c:	rsbseq	r0, pc, r7, asr #4
    3440:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    3444:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    3448:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    344c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    3450:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    3454:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    3458:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    345c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    3460:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    3464:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    3468:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    346c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    3470:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    3474:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    3478:	eorseq	r0, r3, #127	; 0x7f
    347c:	eorseq	r0, r3, #1073741854	; 0x4000001e
    3480:			; <UNDEFINED> instruction: 0x463206d3
    3484:	movwcs	r4, #1589	; 0x635
    3488:	stmdals	lr, {r1, r2, r4, r9, sl, lr}
    348c:			; <UNDEFINED> instruction: 0xf0002800
    3490:	vshr.u64	q12, <illegal reg q2.5>, #60
    3494:			; <UNDEFINED> instruction: 0xf0041147
    3498:			; <UNDEFINED> instruction: 0xf850021f
    349c:	blx	847528 <program_name@@Base+0x82d18c>
    34a0:	ldrbeq	pc, [r2, r2, lsl #4]	; <UNPREDICTABLE>
    34a4:	sbchi	pc, sl, r0, asr #2
    34a8:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    34ac:	blx	fece9cd8 <program_name@@Base+0xfeccf93c>
    34b0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    34b4:			; <UNDEFINED> instruction: 0xf0402a00
    34b8:	bls	2e4c10 <program_name@@Base+0x2ca874>
    34bc:	andeq	pc, r1, #130	; 0x82
    34c0:	andsle	r4, r5, r3, lsl r0
    34c4:	movwls	r4, #46553	; 0xb5d9
    34c8:	eorcs	fp, r7, #132, 30	; 0x210
    34cc:	andcs	pc, fp, sl, lsl #16
    34d0:	andeq	pc, r1, #-1073741822	; 0xc0000002
    34d4:	svclt	0x00844591
    34d8:			; <UNDEFINED> instruction: 0xf80a2124
    34dc:			; <UNDEFINED> instruction: 0xf10b1002
    34e0:			; <UNDEFINED> instruction: 0xf10b0202
    34e4:	ldrmi	r0, [r1, #2819]	; 0xb03
    34e8:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
    34ec:	andne	pc, r2, sl, lsl #16
    34f0:			; <UNDEFINED> instruction: 0xf10745d9
    34f4:	svclt	0x00840701
    34f8:			; <UNDEFINED> instruction: 0xf80a235c
    34fc:			; <UNDEFINED> instruction: 0xf10b300b
    3500:	blls	20610c <program_name@@Base+0x1ebd70>
    3504:	svclt	0x003845cb
    3508:	andmi	pc, fp, sl, lsl #16
    350c:			; <UNDEFINED> instruction: 0xf10b2d00
    3510:	svclt	0x00080b01
    3514:	movwls	r2, #33536	; 0x8300
    3518:	movwcc	r9, #6918	; 0x1b06
    351c:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {3}
    3520:	vldrpl	d25, [sp, #28]
    3524:	svclt	0x00183d00
    3528:	cfstr32cs	mvfx2, [r0, #-4]
    352c:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    3530:	andeq	pc, r2, #168, 2	; 0x2a
    3534:	blx	feca9960 <program_name@@Base+0xfec8f5c4>
    3538:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    353c:	movweq	lr, #6658	; 0x1a02
    3540:	svceq	0x0000f1bb
    3544:	movwcs	fp, #3864	; 0xf18
    3548:			; <UNDEFINED> instruction: 0xf0402b00
    354c:			; <UNDEFINED> instruction: 0xf08181d0
    3550:	andsmi	r0, sl, r1, lsl #6
    3554:	ldrbthi	pc, [r2], -r0	; <UNPREDICTABLE>
    3558:	blcs	2a1a0 <program_name@@Base+0xfe04>
    355c:	strbthi	pc, [pc], -r0	; <UNPREDICTABLE>
    3560:	blcs	2a188 <program_name@@Base+0xfdec>
    3564:	ldrhi	pc, [r4], r0, asr #32
    3568:	bls	42a1b4 <program_name@@Base+0x40fe18>
    356c:	svclt	0x00183b00
    3570:			; <UNDEFINED> instruction: 0xf1b92301
    3574:	svclt	0x00180f00
    3578:	blcs	c180 <version_etc_copyright@@Base+0x4f08>
    357c:	ldrbhi	pc, [pc], -r0	; <UNPREDICTABLE>
    3580:			; <UNDEFINED> instruction: 0xf8dd9a11
    3584:	tstcs	r1, r4, asr #32
    3588:	andscc	lr, r0, #3358720	; 0x334000
    358c:			; <UNDEFINED> instruction: 0xf88a2327
    3590:	andcs	r3, r0, #0
    3594:	stmiacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3598:			; <UNDEFINED> instruction: 0xf04f468b
    359c:	tstls	sp, r2, lsl #16
    35a0:	andls	r4, r9, #2063597568	; 0x7b000000
    35a4:	bcc	43edcc <program_name@@Base+0x424a30>
    35a8:	blls	27d044 <program_name@@Base+0x262ca8>
    35ac:			; <UNDEFINED> instruction: 0xf0402b00
    35b0:	ldrmi	r8, [lr], -r7, ror #12
    35b4:	andeq	pc, r2, #168, 2	; 0x2a
    35b8:	blx	fecaa1ec <program_name@@Base+0xfec8fe50>
    35bc:			; <UNDEFINED> instruction: 0xf083f282
    35c0:	ldmdbeq	r2, {r0, r8, r9}^
    35c4:			; <UNDEFINED> instruction: 0xf0004013
    35c8:	ldrbmi	r8, [r9, #1360]	; 0x550
    35cc:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
    35d0:	andne	pc, fp, sl, lsl #16
    35d4:	tsteq	r1, fp, lsl #2	; <UNPREDICTABLE>
    35d8:	svclt	0x00844589
    35dc:			; <UNDEFINED> instruction: 0xf80a2024
    35e0:			; <UNDEFINED> instruction: 0xf10b0001
    35e4:	strmi	r0, [r9, #258]	; 0x102
    35e8:	eorcs	fp, r7, r4, lsl #31
    35ec:	andeq	pc, r1, sl, lsl #16
    35f0:	tsteq	r3, fp, lsl #2	; <UNPREDICTABLE>
    35f4:	vrshl.s8	d20, d9, d16
    35f8:	pkhtbmi	r8, fp, r2, asr #10
    35fc:	movwls	r4, #46681	; 0xb659
    3600:			; <UNDEFINED> instruction: 0xf80a235c
    3604:			; <UNDEFINED> instruction: 0xf1b8300b
    3608:			; <UNDEFINED> instruction: 0xf10b0f02
    360c:			; <UNDEFINED> instruction: 0xf0000b01
    3610:	stmdals	r6, {r2, r4, r5, r6, r8, sl, pc}
    3614:	addmi	r1, r3, #31488	; 0x7b00
    3618:	stmdals	r7, {r0, r2, r9, ip, lr, pc}
    361c:	blcc	c1a930 <program_name@@Base+0xc00594>
    3620:	vqdmulh.s<illegal width 8>	d18, d0, d9
    3624:	ldrtcs	r8, [r0], #-1393	; 0xfffffa8f
    3628:			; <UNDEFINED> instruction: 0xf0839b0a
    362c:	tstmi	sl, #67108864	; 0x4000000
    3630:	svclt	0x0008462b
    3634:			; <UNDEFINED> instruction: 0xf43f4615
    3638:	strcs	sl, [r0, #-3880]	; 0xfffff0d8
    363c:			; <UNDEFINED> instruction: 0xf47f2e00
    3640:	bls	2ef314 <program_name@@Base+0x2d4f78>
    3644:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    3648:	andsmi	r3, r3, r1, lsl #14
    364c:	blcs	301c0 <program_name@@Base+0x15e24>
    3650:	svcge	0x0057f43f
    3654:	svclt	0x008445d9
    3658:			; <UNDEFINED> instruction: 0xf80a2327
    365c:			; <UNDEFINED> instruction: 0xf10b300b
    3660:			; <UNDEFINED> instruction: 0xf10b0301
    3664:	ldrmi	r0, [r9, #2818]	; 0xb02
    3668:	eorcs	fp, r7, #132, 30	; 0x210
    366c:	andcs	pc, r3, sl, lsl #16
    3670:	movwls	r2, #45824	; 0xb300
    3674:	ldrtmi	lr, [r2], -r5, asr #14
    3678:	str	r2, [r3, -r0, lsl #12]
    367c:	blls	3cce84 <program_name@@Base+0x3b2ae8>
    3680:			; <UNDEFINED> instruction: 0xf0402b01
    3684:			; <UNDEFINED> instruction: 0xf7fd83fb
    3688:	eorlt	lr, r3, #28, 26	; 0x700
    368c:	stmdavs	r2, {r0, r1, r2, r3, r8, fp, ip, pc}
    3690:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    3694:	orrmi	pc, r0, #50331648	; 0x3000000
    3698:	blls	28e2a0 <program_name@@Base+0x273f04>
    369c:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    36a0:	andeq	pc, r1, #3
    36a4:	strcs	fp, [r0, #-3852]	; 0xfffff0f4
    36a8:	bcs	beb0 <version_etc_copyright@@Base+0x4c38>
    36ac:	ldrbthi	pc, [r0], #64	; 0x40	; <UNPREDICTABLE>
    36b0:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    36b4:			; <UNDEFINED> instruction: 0xf383fab3
    36b8:	bls	285c2c <program_name@@Base+0x26b890>
    36bc:	andeq	pc, r1, #130	; 0x82
    36c0:			; <UNDEFINED> instruction: 0xf43f4313
    36c4:	blls	26f254 <program_name@@Base+0x254eb8>
    36c8:			; <UNDEFINED> instruction: 0xf0002b00
    36cc:	movwcs	r8, #187	; 0xbb
    36d0:	stccs	6, cr14, [r0], {219}	; 0xdb
    36d4:	ldrbthi	pc, [pc], #64	; 36dc <__assert_fail@plt+0x2518>	; <UNPREDICTABLE>
    36d8:	movwls	r2, #41729	; 0xa301
    36dc:	svceq	0x0000f1b9
    36e0:	strbhi	pc, [r9, #64]!	; 0x40	; <UNPREDICTABLE>
    36e4:			; <UNDEFINED> instruction: 0x377cf8df
    36e8:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    36ec:	ldmdbls	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    36f0:			; <UNDEFINED> instruction: 0xf8cd447b
    36f4:			; <UNDEFINED> instruction: 0xf8cd902c
    36f8:	cdp	0, 0, cr9, cr8, cr4, {1}
    36fc:	movwcs	r3, #6672	; 0x1a10
    3700:	movwls	r4, #34459	; 0x869b
    3704:	ldrb	r9, [r6, #781]!	; 0x30d
    3708:			; <UNDEFINED> instruction: 0xf0402c00
    370c:			; <UNDEFINED> instruction: 0xf1b98587
    3710:			; <UNDEFINED> instruction: 0xf0000f00
    3714:	movwcs	r8, #5325	; 0x14cd
    3718:	ldrmi	r9, [fp], r8, lsl #6
    371c:	movwmi	lr, #39373	; 0x99cd
    3720:			; <UNDEFINED> instruction: 0x2322930d
    3724:	andcc	pc, r0, sl, lsl #17
    3728:			; <UNDEFINED> instruction: 0x373cf8df
    372c:	ldrbtmi	r9, [fp], #-1040	; 0xfffffbf0
    3730:	ldrls	r9, [r1], #-1035	; 0xfffffbf5
    3734:	bcc	43ef5c <program_name@@Base+0x424bc0>
    3738:	movwcs	lr, #5597	; 0x15dd
    373c:	stmib	sp, {r3, r8, r9, ip, pc}^
    3740:	andcs	r3, r0, #603979776	; 0x24000000
    3744:	ldrmi	r9, [r3], sp, lsl #6
    3748:			; <UNDEFINED> instruction: 0x3720f8df
    374c:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3750:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    3754:	andsls	r9, r1, #-1342177280	; 0xb0000000
    3758:	bcc	43ef80 <program_name@@Base+0x424be4>
    375c:	movwcs	lr, #1483	; 0x5cb
    3760:	cdp	2, 0, cr2, cr8, cr1, {0}
    3764:			; <UNDEFINED> instruction: 0x469b3a10
    3768:	tstls	r0, #8, 4	; 0x80000000
    376c:	movwcs	lr, #43469	; 0xa9cd
    3770:	movwls	r9, #37649	; 0x9311
    3774:	ldr	r9, [lr, #781]!	; 0x30d
    3778:	strbmi	r2, [r3], r0, lsl #6
    377c:	bcc	43efa4 <program_name@@Base+0x424c08>
    3780:	ldmdacc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    3784:	stmib	sp, {r0, r1, r3, r8, r9, ip, pc}^
    3788:	movwcs	r3, #4873	; 0x1309
    378c:	eorshi	pc, r4, sp, asr #17
    3790:	ldr	r9, [r0, #776]!	; 0x308
    3794:	tstls	r0, #0, 6
    3798:	movwls	r4, #46747	; 0xb69b
    379c:	andcs	r9, r1, #1140850688	; 0x44000000
    37a0:			; <UNDEFINED> instruction: 0xf8df930a
    37a4:			; <UNDEFINED> instruction: 0xf8cd36cc
    37a8:			; <UNDEFINED> instruction: 0xf04f8034
    37ac:	ldrbtmi	r0, [fp], #-2050	; 0xfffff7fe
    37b0:	andls	r9, r9, #8, 4	; 0x80000000
    37b4:	bcc	43efdc <program_name@@Base+0x424c40>
    37b8:	movwcs	lr, #5533	; 0x159d
    37bc:	stmib	sp, {r3, r8, r9, ip, pc}^
    37c0:	andcs	r3, r0, #603979776	; 0x24000000
    37c4:	ldrmi	r9, [r3], sp, lsl #6
    37c8:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    37cc:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    37d0:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    37d4:	andsls	r9, r1, #-1342177280	; 0xb0000000
    37d8:	bcc	43f000 <program_name@@Base+0x424c64>
    37dc:	cfstr32cs	mvfx14, [r0], {139}	; 0x8b
    37e0:	ldrbhi	pc, [r2, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
    37e4:	ldrb	r9, [r9, -sl, lsl #8]!
    37e8:	blls	18cff0 <program_name@@Base+0x172c54>
    37ec:			; <UNDEFINED> instruction: 0xf0003301
    37f0:	blls	1a447c <program_name@@Base+0x18a0e0>
    37f4:	svclt	0x00181e5a
    37f8:			; <UNDEFINED> instruction: 0xf1a82201
    37fc:	blx	fecc440c <program_name@@Base+0xfecaa070>
    3800:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    3804:	svccs	0x0000b912
    3808:	bichi	pc, r2, r0
    380c:	ldrb	r2, [r4, -r0, lsl #10]
    3810:			; <UNDEFINED> instruction: 0xf1b82600
    3814:			; <UNDEFINED> instruction: 0xf0000f02
    3818:	ldmib	sp, {r2, r8, r9, pc}^
    381c:	ldrbcs	r2, [ip], #-777	; 0xfffffcf7
    3820:	bls	353874 <program_name@@Base+0x3394d8>
    3824:	svclt	0x00082a00
    3828:	strtmi	r2, [r2], -r0, lsl #6
    382c:			; <UNDEFINED> instruction: 0xf0402b00
    3830:	blls	2a4428 <program_name@@Base+0x28a08c>
    3834:			; <UNDEFINED> instruction: 0xf0402b00
    3838:	blls	2649d4 <program_name@@Base+0x24a638>
    383c:	blcs	cc44 <version_etc_copyright@@Base+0x59cc>
    3840:	svcge	0x0045f47f
    3844:	ldrbt	r9, [r9], r9, lsl #22
    3848:			; <UNDEFINED> instruction: 0xf1b82600
    384c:			; <UNDEFINED> instruction: 0xf0000f02
    3850:			; <UNDEFINED> instruction: 0xf1b882f7
    3854:	tstle	ip, r5, lsl #30
    3858:			; <UNDEFINED> instruction: 0xf0139b29
    385c:	andle	r0, r9, r4, lsl #6
    3860:	vldmiane	fp!, {s18-s23}
    3864:	andle	r4, r4, #805306377	; 0x30000009
    3868:	ldmdavc	r4, {r2, r3, r9, fp, ip, pc}^
    386c:			; <UNDEFINED> instruction: 0xf0002c3f
    3870:	movwcs	r8, #1147	; 0x47b
    3874:			; <UNDEFINED> instruction: 0x461d243f
    3878:			; <UNDEFINED> instruction: 0x2600e71f
    387c:	svceq	0x0002f1b8
    3880:	ldrls	fp, [r0, #-3870]	; 0xfffff0e2
    3884:	strtcs	r2, [r7], #-768	; 0xfffffd00
    3888:	svcge	0x0017f47f
    388c:	bllt	fe0ea4b8 <program_name@@Base+0xfe0d011c>
    3890:	blx	fecea4dc <program_name@@Base+0xfecd0140>
    3894:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    3898:	svceq	0x0000f1b9
    389c:	movwcs	fp, #3848	; 0xf08
    38a0:			; <UNDEFINED> instruction: 0xf0402b00
    38a4:	ldrbmi	r8, [r9, #1002]	; 0x3ea
    38a8:			; <UNDEFINED> instruction: 0x2327bf84
    38ac:	andcc	pc, fp, sl, lsl #16
    38b0:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    38b4:	svclt	0x00844599
    38b8:			; <UNDEFINED> instruction: 0xf80a225c
    38bc:			; <UNDEFINED> instruction: 0xf10b2003
    38c0:	ldrmi	r0, [r9, #770]	; 0x302
    38c4:	eorcs	sp, r7, #32768	; 0x8000
    38c8:	andcs	pc, r3, sl, lsl #16
    38cc:			; <UNDEFINED> instruction: 0xf10b2300
    38d0:	strtcs	r0, [r7], #-2819	; 0xfffff4fd
    38d4:	ldrls	r9, [r0, #-779]	; 0xfffffcf5
    38d8:	rsbscs	lr, r4, #176, 12	; 0xb000000
    38dc:			; <UNDEFINED> instruction: 0xf1b89b09
    38e0:	svclt	0x00140f02
    38e4:			; <UNDEFINED> instruction: 0xf0032300
    38e8:	blcs	44f4 <__assert_fail@plt+0x3330>
    38ec:			; <UNDEFINED> instruction: 0xf04fd0a1
    38f0:	blls	285900 <program_name@@Base+0x26b564>
    38f4:	svclt	0x00182b00
    38f8:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    38fc:			; <UNDEFINED> instruction: 0x46499a12
    3900:	ldrbmi	r9, [r0], -r9, lsr #22
    3904:			; <UNDEFINED> instruction: 0xf8cd2400
    3908:	andls	r8, r4, #0
    390c:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    3910:	movwls	r9, #6675	; 0x1a13
    3914:	andls	r9, r3, #33554432	; 0x2000000
    3918:	bls	1ea538 <program_name@@Base+0x1d019c>
    391c:	ldc2	7, cr15, [r0], {255}	; 0xff
    3920:			; <UNDEFINED> instruction: 0xf8df4683
    3924:			; <UNDEFINED> instruction: 0xf8df2554
    3928:	ldrbtmi	r3, [sl], #-1324	; 0xfffffad4
    392c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3930:	subsmi	r9, sl, fp, lsl fp
    3934:	ldrbhi	pc, [r8], #64	; 0x40	; <UNPREDICTABLE>
    3938:	andslt	r4, sp, r8, asr r6
    393c:	blhi	bec38 <program_name@@Base+0xa489c>
    3940:	svchi	0x00f0e8bd
    3944:			; <UNDEFINED> instruction: 0xf1a82462
    3948:	bls	244558 <program_name@@Base+0x22a1bc>
    394c:			; <UNDEFINED> instruction: 0xf383fab3
    3950:	bcs	5ec4 <_IO_stdin_used@@Base+0x2e4>
    3954:	orrhi	pc, r5, #64	; 0x40
    3958:	strb	r4, [r9, #1557]	; 0x615
    395c:	ldrb	r2, [r2, r1, ror #8]!
    3960:	strcs	r2, [r0, #-1134]	; 0xfffffb92
    3964:	ldrbtcs	lr, [r2], #-1440	; 0xfffffa60
    3968:	strbtcs	lr, [r6], #-2043	; 0xfffff805
    396c:	rsbscs	lr, r6, #61603840	; 0x3ac0000
    3970:	blls	1fd6f4 <program_name@@Base+0x1e3358>
    3974:	ldclcs	13, cr5, [lr], #-880	; 0xfffffc90
    3978:	mcrge	6, 4, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    397c:			; <UNDEFINED> instruction: 0xf853a302
    3980:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    3984:	svclt	0x00004718
    3988:	andeq	r0, r0, pc, lsl r2
    398c:			; <UNDEFINED> instruction: 0xfffffcf7
    3990:			; <UNDEFINED> instruction: 0xfffffcf7
    3994:			; <UNDEFINED> instruction: 0xfffffcf7
    3998:			; <UNDEFINED> instruction: 0xfffffcf7
    399c:			; <UNDEFINED> instruction: 0xfffffcf7
    39a0:			; <UNDEFINED> instruction: 0xfffffcf7
    39a4:	andeq	r0, r0, r3, asr r2
    39a8:	andeq	r0, r0, r7, asr #4
    39ac:			; <UNDEFINED> instruction: 0xffffff53
    39b0:	andeq	r0, r0, pc, asr #4
    39b4:			; <UNDEFINED> instruction: 0xffffffe7
    39b8:	andeq	r0, r0, r7, lsr r2
    39bc:	andeq	r0, r0, fp, asr #4
    39c0:			; <UNDEFINED> instruction: 0xfffffcf7
    39c4:			; <UNDEFINED> instruction: 0xfffffcf7
    39c8:			; <UNDEFINED> instruction: 0xfffffcf7
    39cc:			; <UNDEFINED> instruction: 0xfffffcf7
    39d0:			; <UNDEFINED> instruction: 0xfffffcf7
    39d4:			; <UNDEFINED> instruction: 0xfffffcf7
    39d8:			; <UNDEFINED> instruction: 0xfffffcf7
    39dc:			; <UNDEFINED> instruction: 0xfffffcf7
    39e0:			; <UNDEFINED> instruction: 0xfffffcf7
    39e4:			; <UNDEFINED> instruction: 0xfffffcf7
    39e8:			; <UNDEFINED> instruction: 0xfffffcf7
    39ec:			; <UNDEFINED> instruction: 0xfffffcf7
    39f0:			; <UNDEFINED> instruction: 0xfffffcf7
    39f4:			; <UNDEFINED> instruction: 0xfffffcf7
    39f8:			; <UNDEFINED> instruction: 0xfffffcf7
    39fc:			; <UNDEFINED> instruction: 0xfffffcf7
    3a00:			; <UNDEFINED> instruction: 0xfffffcf7
    3a04:			; <UNDEFINED> instruction: 0xfffffcf7
    3a08:	andeq	r0, r0, fp, lsr r2
    3a0c:	strdeq	r0, [r0], -sp
    3a10:	strdeq	r0, [r0], -sp
    3a14:	andeq	r0, r0, r3, lsl r2
    3a18:	strdeq	r0, [r0], -sp
    3a1c:			; <UNDEFINED> instruction: 0xfffffd29
    3a20:	strdeq	r0, [r0], -sp
    3a24:			; <UNDEFINED> instruction: 0xfffffef5
    3a28:	strdeq	r0, [r0], -sp
    3a2c:	strdeq	r0, [r0], -sp
    3a30:	strdeq	r0, [r0], -sp
    3a34:			; <UNDEFINED> instruction: 0xfffffd29
    3a38:			; <UNDEFINED> instruction: 0xfffffd29
    3a3c:			; <UNDEFINED> instruction: 0xfffffd29
    3a40:			; <UNDEFINED> instruction: 0xfffffd29
    3a44:			; <UNDEFINED> instruction: 0xfffffd29
    3a48:			; <UNDEFINED> instruction: 0xfffffd29
    3a4c:			; <UNDEFINED> instruction: 0xfffffd29
    3a50:			; <UNDEFINED> instruction: 0xfffffd29
    3a54:			; <UNDEFINED> instruction: 0xfffffd29
    3a58:			; <UNDEFINED> instruction: 0xfffffd29
    3a5c:			; <UNDEFINED> instruction: 0xfffffd29
    3a60:			; <UNDEFINED> instruction: 0xfffffd29
    3a64:			; <UNDEFINED> instruction: 0xfffffd29
    3a68:			; <UNDEFINED> instruction: 0xfffffd29
    3a6c:			; <UNDEFINED> instruction: 0xfffffd29
    3a70:			; <UNDEFINED> instruction: 0xfffffd29
    3a74:	strdeq	r0, [r0], -sp
    3a78:	strdeq	r0, [r0], -sp
    3a7c:	strdeq	r0, [r0], -sp
    3a80:	strdeq	r0, [r0], -sp
    3a84:			; <UNDEFINED> instruction: 0xfffffec3
    3a88:			; <UNDEFINED> instruction: 0xfffffcf7
    3a8c:			; <UNDEFINED> instruction: 0xfffffd29
    3a90:			; <UNDEFINED> instruction: 0xfffffd29
    3a94:			; <UNDEFINED> instruction: 0xfffffd29
    3a98:			; <UNDEFINED> instruction: 0xfffffd29
    3a9c:			; <UNDEFINED> instruction: 0xfffffd29
    3aa0:			; <UNDEFINED> instruction: 0xfffffd29
    3aa4:			; <UNDEFINED> instruction: 0xfffffd29
    3aa8:			; <UNDEFINED> instruction: 0xfffffd29
    3aac:			; <UNDEFINED> instruction: 0xfffffd29
    3ab0:			; <UNDEFINED> instruction: 0xfffffd29
    3ab4:			; <UNDEFINED> instruction: 0xfffffd29
    3ab8:			; <UNDEFINED> instruction: 0xfffffd29
    3abc:			; <UNDEFINED> instruction: 0xfffffd29
    3ac0:			; <UNDEFINED> instruction: 0xfffffd29
    3ac4:			; <UNDEFINED> instruction: 0xfffffd29
    3ac8:			; <UNDEFINED> instruction: 0xfffffd29
    3acc:			; <UNDEFINED> instruction: 0xfffffd29
    3ad0:			; <UNDEFINED> instruction: 0xfffffd29
    3ad4:			; <UNDEFINED> instruction: 0xfffffd29
    3ad8:			; <UNDEFINED> instruction: 0xfffffd29
    3adc:			; <UNDEFINED> instruction: 0xfffffd29
    3ae0:			; <UNDEFINED> instruction: 0xfffffd29
    3ae4:			; <UNDEFINED> instruction: 0xfffffd29
    3ae8:			; <UNDEFINED> instruction: 0xfffffd29
    3aec:			; <UNDEFINED> instruction: 0xfffffd29
    3af0:			; <UNDEFINED> instruction: 0xfffffd29
    3af4:	strdeq	r0, [r0], -sp
    3af8:			; <UNDEFINED> instruction: 0xfffffe8b
    3afc:			; <UNDEFINED> instruction: 0xfffffd29
    3b00:	strdeq	r0, [r0], -sp
    3b04:			; <UNDEFINED> instruction: 0xfffffd29
    3b08:	strdeq	r0, [r0], -sp
    3b0c:			; <UNDEFINED> instruction: 0xfffffd29
    3b10:			; <UNDEFINED> instruction: 0xfffffd29
    3b14:			; <UNDEFINED> instruction: 0xfffffd29
    3b18:			; <UNDEFINED> instruction: 0xfffffd29
    3b1c:			; <UNDEFINED> instruction: 0xfffffd29
    3b20:			; <UNDEFINED> instruction: 0xfffffd29
    3b24:			; <UNDEFINED> instruction: 0xfffffd29
    3b28:			; <UNDEFINED> instruction: 0xfffffd29
    3b2c:			; <UNDEFINED> instruction: 0xfffffd29
    3b30:			; <UNDEFINED> instruction: 0xfffffd29
    3b34:			; <UNDEFINED> instruction: 0xfffffd29
    3b38:			; <UNDEFINED> instruction: 0xfffffd29
    3b3c:			; <UNDEFINED> instruction: 0xfffffd29
    3b40:			; <UNDEFINED> instruction: 0xfffffd29
    3b44:			; <UNDEFINED> instruction: 0xfffffd29
    3b48:			; <UNDEFINED> instruction: 0xfffffd29
    3b4c:			; <UNDEFINED> instruction: 0xfffffd29
    3b50:			; <UNDEFINED> instruction: 0xfffffd29
    3b54:			; <UNDEFINED> instruction: 0xfffffd29
    3b58:			; <UNDEFINED> instruction: 0xfffffd29
    3b5c:			; <UNDEFINED> instruction: 0xfffffd29
    3b60:			; <UNDEFINED> instruction: 0xfffffd29
    3b64:			; <UNDEFINED> instruction: 0xfffffd29
    3b68:			; <UNDEFINED> instruction: 0xfffffd29
    3b6c:			; <UNDEFINED> instruction: 0xfffffd29
    3b70:			; <UNDEFINED> instruction: 0xfffffd29
    3b74:			; <UNDEFINED> instruction: 0xfffffe63
    3b78:	strdeq	r0, [r0], -sp
    3b7c:			; <UNDEFINED> instruction: 0xfffffe63
    3b80:	andeq	r0, r0, r3, lsl r2
    3b84:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    3b88:	blx	fecccf90 <program_name@@Base+0xfecb2bf4>
    3b8c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    3b90:	andsmi	r9, sl, #36864	; 0x9000
    3b94:	cfldrsge	mvf15, [r1, #252]	; 0xfc
    3b98:			; <UNDEFINED> instruction: 0xf1a8e6a9
    3b9c:	blx	fecc47ac <program_name@@Base+0xfecaa410>
    3ba0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    3ba4:	blls	2bd468 <program_name@@Base+0x2a30cc>
    3ba8:			; <UNDEFINED> instruction: 0xf47f2b00
    3bac:	blls	a6efac <program_name@@Base+0xa54c10>
    3bb0:	svclt	0x004807d9
    3bb4:			; <UNDEFINED> instruction: 0xf53f3701
    3bb8:	vmovls.32	d26[0], sl
    3bbc:	rsbcs	lr, r6, #63963136	; 0x3d00000
    3bc0:			; <UNDEFINED> instruction: 0xf1a8e637
    3bc4:	blx	fecc47d4 <program_name@@Base+0xfecaa438>
    3bc8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    3bcc:	rsbcs	lr, r2, #224, 14	; 0x3800000
    3bd0:	rsbscs	lr, r2, #49283072	; 0x2f00000
    3bd4:	rsbcs	lr, lr, #136314880	; 0x8200000
    3bd8:	rsbcs	lr, r1, #128, 12	; 0x8000000
    3bdc:	blls	33d488 <program_name@@Base+0x3230ec>
    3be0:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
    3be4:	stclge	6, cr15, [sl, #-252]	; 0xffffff04
    3be8:			; <UNDEFINED> instruction: 0xf853a302
    3bec:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    3bf0:	svclt	0x00004718
    3bf4:			; <UNDEFINED> instruction: 0xfffff9b7
    3bf8:			; <UNDEFINED> instruction: 0xfffffa89
    3bfc:			; <UNDEFINED> instruction: 0xfffffa89
    3c00:			; <UNDEFINED> instruction: 0xfffffa89
    3c04:			; <UNDEFINED> instruction: 0xfffffa89
    3c08:			; <UNDEFINED> instruction: 0xfffffa89
    3c0c:			; <UNDEFINED> instruction: 0xfffffa89
    3c10:			; <UNDEFINED> instruction: 0xfffffd69
    3c14:			; <UNDEFINED> instruction: 0xfffffd51
    3c18:	andeq	r0, r0, r9, lsr #4
    3c1c:			; <UNDEFINED> instruction: 0xfffffd6d
    3c20:	andeq	r0, r0, r3, lsr #4
    3c24:			; <UNDEFINED> instruction: 0xfffffd77
    3c28:			; <UNDEFINED> instruction: 0xfffffd73
    3c2c:			; <UNDEFINED> instruction: 0xfffffa89
    3c30:			; <UNDEFINED> instruction: 0xfffffa89
    3c34:			; <UNDEFINED> instruction: 0xfffffa89
    3c38:			; <UNDEFINED> instruction: 0xfffffa89
    3c3c:			; <UNDEFINED> instruction: 0xfffffa89
    3c40:			; <UNDEFINED> instruction: 0xfffffa89
    3c44:			; <UNDEFINED> instruction: 0xfffffa89
    3c48:			; <UNDEFINED> instruction: 0xfffffa89
    3c4c:			; <UNDEFINED> instruction: 0xfffffa89
    3c50:			; <UNDEFINED> instruction: 0xfffffa89
    3c54:			; <UNDEFINED> instruction: 0xfffffa89
    3c58:			; <UNDEFINED> instruction: 0xfffffa89
    3c5c:			; <UNDEFINED> instruction: 0xfffffa89
    3c60:			; <UNDEFINED> instruction: 0xfffffa89
    3c64:			; <UNDEFINED> instruction: 0xfffffa89
    3c68:			; <UNDEFINED> instruction: 0xfffffa89
    3c6c:			; <UNDEFINED> instruction: 0xfffffa89
    3c70:			; <UNDEFINED> instruction: 0xfffffa89
    3c74:	andeq	r0, r0, r7, lsl r2
    3c78:	andeq	r0, r0, r3, lsl #4
    3c7c:	andeq	r0, r0, r3, lsl #4
    3c80:	andeq	r0, r0, r7, lsl #4
    3c84:	andeq	r0, r0, r3, lsl #4
    3c88:	strdeq	r0, [r0], -sp
    3c8c:	andeq	r0, r0, r3, lsl #4
    3c90:			; <UNDEFINED> instruction: 0xfffffc87
    3c94:	andeq	r0, r0, r3, lsl #4
    3c98:	andeq	r0, r0, r3, lsl #4
    3c9c:	andeq	r0, r0, r3, lsl #4
    3ca0:	strdeq	r0, [r0], -sp
    3ca4:	strdeq	r0, [r0], -sp
    3ca8:	strdeq	r0, [r0], -sp
    3cac:	strdeq	r0, [r0], -sp
    3cb0:	strdeq	r0, [r0], -sp
    3cb4:	strdeq	r0, [r0], -sp
    3cb8:	strdeq	r0, [r0], -sp
    3cbc:	strdeq	r0, [r0], -sp
    3cc0:	strdeq	r0, [r0], -sp
    3cc4:	strdeq	r0, [r0], -sp
    3cc8:	strdeq	r0, [r0], -sp
    3ccc:	strdeq	r0, [r0], -sp
    3cd0:	strdeq	r0, [r0], -sp
    3cd4:	strdeq	r0, [r0], -sp
    3cd8:	strdeq	r0, [r0], -sp
    3cdc:	strdeq	r0, [r0], -sp
    3ce0:	andeq	r0, r0, r3, lsl #4
    3ce4:	andeq	r0, r0, r3, lsl #4
    3ce8:	andeq	r0, r0, r3, lsl #4
    3cec:	andeq	r0, r0, r3, lsl #4
    3cf0:			; <UNDEFINED> instruction: 0xfffffc55
    3cf4:			; <UNDEFINED> instruction: 0xfffffa89
    3cf8:	strdeq	r0, [r0], -sp
    3cfc:	strdeq	r0, [r0], -sp
    3d00:	strdeq	r0, [r0], -sp
    3d04:	strdeq	r0, [r0], -sp
    3d08:	strdeq	r0, [r0], -sp
    3d0c:	strdeq	r0, [r0], -sp
    3d10:	strdeq	r0, [r0], -sp
    3d14:	strdeq	r0, [r0], -sp
    3d18:	strdeq	r0, [r0], -sp
    3d1c:	strdeq	r0, [r0], -sp
    3d20:	strdeq	r0, [r0], -sp
    3d24:	strdeq	r0, [r0], -sp
    3d28:	strdeq	r0, [r0], -sp
    3d2c:	strdeq	r0, [r0], -sp
    3d30:	strdeq	r0, [r0], -sp
    3d34:	strdeq	r0, [r0], -sp
    3d38:	strdeq	r0, [r0], -sp
    3d3c:	strdeq	r0, [r0], -sp
    3d40:	strdeq	r0, [r0], -sp
    3d44:	strdeq	r0, [r0], -sp
    3d48:	strdeq	r0, [r0], -sp
    3d4c:	strdeq	r0, [r0], -sp
    3d50:	strdeq	r0, [r0], -sp
    3d54:	strdeq	r0, [r0], -sp
    3d58:	strdeq	r0, [r0], -sp
    3d5c:	strdeq	r0, [r0], -sp
    3d60:	andeq	r0, r0, r3, lsl #4
    3d64:			; <UNDEFINED> instruction: 0xfffffc1d
    3d68:	strdeq	r0, [r0], -sp
    3d6c:	andeq	r0, r0, r3, lsl #4
    3d70:	strdeq	r0, [r0], -sp
    3d74:	andeq	r0, r0, r3, lsl #4
    3d78:	strdeq	r0, [r0], -sp
    3d7c:	strdeq	r0, [r0], -sp
    3d80:	strdeq	r0, [r0], -sp
    3d84:	strdeq	r0, [r0], -sp
    3d88:	strdeq	r0, [r0], -sp
    3d8c:	strdeq	r0, [r0], -sp
    3d90:	strdeq	r0, [r0], -sp
    3d94:	strdeq	r0, [r0], -sp
    3d98:	strdeq	r0, [r0], -sp
    3d9c:	strdeq	r0, [r0], -sp
    3da0:	strdeq	r0, [r0], -sp
    3da4:	strdeq	r0, [r0], -sp
    3da8:	strdeq	r0, [r0], -sp
    3dac:	strdeq	r0, [r0], -sp
    3db0:	strdeq	r0, [r0], -sp
    3db4:	strdeq	r0, [r0], -sp
    3db8:	strdeq	r0, [r0], -sp
    3dbc:	strdeq	r0, [r0], -sp
    3dc0:	strdeq	r0, [r0], -sp
    3dc4:	strdeq	r0, [r0], -sp
    3dc8:	strdeq	r0, [r0], -sp
    3dcc:	strdeq	r0, [r0], -sp
    3dd0:	strdeq	r0, [r0], -sp
    3dd4:	strdeq	r0, [r0], -sp
    3dd8:	strdeq	r0, [r0], -sp
    3ddc:	strdeq	r0, [r0], -sp
    3de0:			; <UNDEFINED> instruction: 0xfffffbf5
    3de4:	andeq	r0, r0, r3, lsl #4
    3de8:			; <UNDEFINED> instruction: 0xfffffbf5
    3dec:	andeq	r0, r0, r7, lsl #4
    3df0:			; <UNDEFINED> instruction: 0xf7ff2200
    3df4:	andcs	fp, r0, #72704	; 0x11c00
    3df8:	andcs	lr, r0, #1040187392	; 0x3e000000
    3dfc:			; <UNDEFINED> instruction: 0xf0402f00
    3e00:	ldrtmi	r8, [r5], -fp, lsr #2
    3e04:			; <UNDEFINED> instruction: 0x4616463b
    3e08:	andcs	lr, r0, #1459617792	; 0x57000000
    3e0c:	movwcs	r4, #1589	; 0x635
    3e10:	strtcs	r4, [r0], #-1558	; 0xfffff9ea
    3e14:			; <UNDEFINED> instruction: 0x2600e451
    3e18:	str	r2, [sl, #-630]	; 0xfffffd8a
    3e1c:	rsbscs	r2, r4, #0, 12
    3e20:	blls	27d398 <program_name@@Base+0x262ffc>
    3e24:			; <UNDEFINED> instruction: 0xf47f2b00
    3e28:	blls	2ef3c0 <program_name@@Base+0x2d5024>
    3e2c:	strcs	r3, [r0, #-1793]	; 0xfffff8ff
    3e30:	str	r2, [ip], #-1116	; 0xfffffba4
    3e34:	ldmdavc	sl, {r0, r1, r2, r8, r9, fp, ip, pc}^
    3e38:	svclt	0x00183a00
    3e3c:	ldrb	r2, [ip], #513	; 0x201
    3e40:	blcs	2aa6c <program_name@@Base+0x106d0>
    3e44:	cfldrdge	mvd15, [r5, #-508]	; 0xfffffe04
    3e48:	ldrtcs	r4, [pc], #-1565	; 3e50 <__assert_fail@plt+0x2c8c>
    3e4c:	bllt	ffdc1e50 <program_name@@Base+0xffda7ab4>
    3e50:	andeq	r4, r1, lr, ror #24
    3e54:	strdeq	r0, [r0], -r4
    3e58:	andeq	r3, r0, r4, asr #24
    3e5c:	andeq	r3, r0, r0, lsr ip
    3e60:	andeq	r3, r0, r8, asr r9
    3e64:	andeq	r3, r0, r8, lsl #16
    3e68:			; <UNDEFINED> instruction: 0x000037b6
    3e6c:	muleq	r0, r2, r7
    3e70:	andeq	r3, r0, sl, asr #14
    3e74:	andeq	r3, r0, r6, lsr #14
    3e78:	muleq	r1, lr, r5
    3e7c:	andcs	sl, r0, #25600	; 0x6400
    3e80:	andscs	lr, r9, #3358720	; 0x334000
    3e84:	bcc	fe43f6ac <program_name@@Base+0xfe425310>
    3e88:	movwcc	r9, #6918	; 0x1b06
    3e8c:	stmdals	r7, {r0, r1, r8, ip, lr, pc}
    3e90:	stmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e94:			; <UNDEFINED> instruction: 0xf8cd9006
    3e98:	blge	630010 <program_name@@Base+0x615c74>
    3e9c:	blt	fe43f704 <program_name@@Base+0xfe425368>
    3ea0:	stmib	sp, {r9, sp}^
    3ea4:			; <UNDEFINED> instruction: 0x46164615
    3ea8:	subsls	pc, r0, sp, asr #17
    3eac:	bls	195918 <program_name@@Base+0x17b57c>
    3eb0:	stmdbls	r7, {r2, r3, r4, r5, r7, r8, fp, ip}
    3eb4:	blne	495828 <program_name@@Base+0x47b48c>
    3eb8:	strtmi	r4, [r1], #-1608	; 0xfffff9b8
    3ebc:	ldc2	0, cr15, [sl], {1}
    3ec0:	bicslt	r4, r8, r1, lsl #12
    3ec4:			; <UNDEFINED> instruction: 0xf0001c43
    3ec8:	stfned	f0, [r8], {70}	; 0x46
    3ecc:	orrhi	pc, sp, r0
    3ed0:			; <UNDEFINED> instruction: 0xf1b89b09
    3ed4:	svclt	0x00140f02
    3ed8:			; <UNDEFINED> instruction: 0xf0032300
    3edc:	blcs	4ae8 <__assert_fail@plt+0x3924>
    3ee0:	addshi	pc, r2, r0, asr #32
    3ee4:	strmi	r9, [lr], #-2072	; 0xfffff7e8
    3ee8:	ldm	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3eec:	ldrbmi	r2, [r8], -r0, lsl #16
    3ef0:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    3ef4:	stmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ef8:	sbcsle	r2, r8, r0, lsl #16
    3efc:			; <UNDEFINED> instruction: 0xf0859b0a
    3f00:	ldrtmi	r0, [r1], -r1, lsl #4
    3f04:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
    3f08:	andsmi	r6, sl, r6, lsl fp
    3f0c:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    3f10:			; <UNDEFINED> instruction: 0xf67f2901
    3f14:	strmi	sl, [fp], -sl, asr #23
    3f18:			; <UNDEFINED> instruction: 0xf8dd443b
    3f1c:	andcs	lr, r0, r0, lsr r0
    3f20:	ldrmi	r9, [r9], -ip, lsl #10
    3f24:			; <UNDEFINED> instruction: 0xf04f9d0b
    3f28:	bcs	6fcc <quoting_style_vals@@Base+0x64>
    3f2c:			; <UNDEFINED> instruction: 0xf1a8d04c
    3f30:	stmdals	r9, {r1, r8, r9}
    3f34:			; <UNDEFINED> instruction: 0xf383fab3
    3f38:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
    3f3c:	adchi	pc, r2, r0, asr #32
    3f40:	andeq	pc, r1, r5, lsl #1
    3f44:	andsle	r4, r3, r3
    3f48:	andeq	pc, r1, fp, lsl #2
    3f4c:	svclt	0x008845d9
    3f50:	andgt	pc, fp, sl, lsl #16
    3f54:	svclt	0x00844581
    3f58:			; <UNDEFINED> instruction: 0xf80a2524
    3f5c:			; <UNDEFINED> instruction: 0xf10b5000
    3f60:			; <UNDEFINED> instruction: 0xf10b0002
    3f64:	ldrmi	r0, [sp], -r3, lsl #22
    3f68:	svclt	0x00884581
    3f6c:	andgt	pc, r0, sl, lsl #16
    3f70:			; <UNDEFINED> instruction: 0xf10745d9
    3f74:	svclt	0x00840701
    3f78:			; <UNDEFINED> instruction: 0xf80a235c
    3f7c:			; <UNDEFINED> instruction: 0xf10b300b
    3f80:	ldrmi	r0, [r9, #769]	; 0x301
    3f84:	stmibeq	r0!, {r1, r7, r8, r9, sl, fp, ip, sp, pc}
    3f88:			; <UNDEFINED> instruction: 0xf80a3030
    3f8c:			; <UNDEFINED> instruction: 0xf10b0003
    3f90:			; <UNDEFINED> instruction: 0xf10b0302
    3f94:	ldrmi	r0, [r9, #2819]	; 0xb03
    3f98:			; <UNDEFINED> instruction: 0xf3c4bf88
    3f9c:			; <UNDEFINED> instruction: 0xf00400c2
    3fa0:	svclt	0x00840407
    3fa4:			; <UNDEFINED> instruction: 0xf80a3030
    3fa8:	addmi	r0, pc, #3
    3fac:	ldrteq	pc, [r0], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    3fb0:			; <UNDEFINED> instruction: 0x4610d271
    3fb4:	svclt	0x008845d9
    3fb8:	andmi	pc, fp, sl, lsl #16
    3fbc:	bleq	803f0 <program_name@@Base+0x66054>
    3fc0:	svcmi	0x0001f81e
    3fc4:			; <UNDEFINED> instruction: 0xd1b22a00
    3fc8:	movweq	pc, #4224	; 0x1080	; <UNPREDICTABLE>
    3fcc:	sbcslt	r4, fp, #43	; 0x2b
    3fd0:	ldrbmi	fp, [r9, #310]	; 0x136
    3fd4:	ldrbcs	fp, [ip], -r4, lsl #31
    3fd8:	andvs	pc, fp, sl, lsl #16
    3fdc:	bleq	80410 <program_name@@Base+0x66074>
    3fe0:	addmi	r3, pc, #262144	; 0x40000
    3fe4:	blcs	3892c <program_name@@Base+0x1e590>
    3fe8:			; <UNDEFINED> instruction: 0xf10bd060
    3fec:	strcs	r0, [r0], -r1, lsl #6
    3ff0:			; <UNDEFINED> instruction: 0x463545d9
    3ff4:			; <UNDEFINED> instruction: 0xf80abf88
    3ff8:	ldrmi	ip, [r9, #11]
    3ffc:	bleq	c0430 <program_name@@Base+0xa6094>
    4000:			; <UNDEFINED> instruction: 0xf80abf88
    4004:	ldrb	ip, [r5, r3]
    4008:			; <UNDEFINED> instruction: 0xf43f2901
    400c:	stmdals	r7, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    4010:	stmdane	r3, {r1, r5, r6, sl, fp, ip}^
    4014:	ldrmi	r4, [ip], #-1026	; 0xfffffbfe
    4018:	blcc	82068 <program_name@@Base+0x67ccc>
    401c:	blcs	852d90 <program_name@@Base+0x8389f4>
    4020:	ldm	pc, {r1, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    4024:	ldrne	pc, [r4], #-3
    4028:	ldrne	r1, [r1], #-1041	; 0xfffffbef
    402c:	tstne	r1, r1, lsl r1
    4030:	tstne	r1, r1, lsl r1
    4034:	tstne	r1, r1, lsl r1
    4038:	tstne	r1, r1, lsl r1
    403c:	tstne	r1, r1, lsl r1
    4040:	tstne	r1, r1, lsl r1
    4044:	ldrne	r1, [r1], #-273	; 0xfffffeef
    4048:			; <UNDEFINED> instruction: 0xd1e54294
    404c:			; <UNDEFINED> instruction: 0xf8dde74a
    4050:			; <UNDEFINED> instruction: 0xf04f9050
    4054:	strb	r0, [ip], #-2050	; 0xfffff7fe
    4058:	ldrmi	r2, [r6], -r0, lsl #10
    405c:			; <UNDEFINED> instruction: 0xf7ff462b
    4060:	bls	2b28b8 <program_name@@Base+0x29851c>
    4064:	andls	r4, sl, #26
    4068:	ldrbmi	lr, [r9, #1091]	; 0x443
    406c:	blls	2f3e94 <program_name@@Base+0x2d9af8>
    4070:	bge	ff141974 <program_name@@Base+0xff1275d8>
    4074:			; <UNDEFINED> instruction: 0xf7ff4659
    4078:			; <UNDEFINED> instruction: 0xf8cdbac6
    407c:			; <UNDEFINED> instruction: 0xf8dd9044
    4080:	strt	r9, [r3], #-36	; 0xffffffdc
    4084:	ldrt	r9, [r4], #-778	; 0xfffffcf6
    4088:	cfstr32ls	mvfx9, [ip, #-44]	; 0xffffffd4
    408c:	blt	ff802090 <program_name@@Base+0xff7e7cf4>
    4090:	strcs	r9, [r0, #-2570]	; 0xfffff5f6
    4094:	strls	lr, [fp, #-1855]	; 0xfffff8c1
    4098:			; <UNDEFINED> instruction: 0xf7ff9d0c
    409c:			; <UNDEFINED> instruction: 0xf10bba32
    40a0:	strcs	r0, [r0, #-2820]	; 0xfffff4fc
    40a4:	movwls	r2, #46128	; 0xb430
    40a8:	blt	ff2420ac <program_name@@Base+0xff227d10>
    40ac:	usada8	r1, lr, r6, r4
    40b0:	movwls	r2, #33537	; 0x8301
    40b4:	movwls	r4, #42651	; 0xa69b
    40b8:	blmi	fe368cf4 <program_name@@Base+0xfe34e958>
    40bc:	subls	pc, r4, sp, asr #17
    40c0:			; <UNDEFINED> instruction: 0xf8cd447b
    40c4:			; <UNDEFINED> instruction: 0xf8cd9040
    40c8:	cdp	0, 0, cr9, cr8, cr12, {1}
    40cc:			; <UNDEFINED> instruction: 0xf8cd3a10
    40d0:			; <UNDEFINED> instruction: 0xf7ff9024
    40d4:	movwcs	fp, #2320	; 0x910
    40d8:			; <UNDEFINED> instruction: 0x469b9310
    40dc:	tstls	r1, #738197504	; 0x2c000000
    40e0:	movwls	r2, #41473	; 0xa201
    40e4:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    40e8:	andls	r4, r8, #133120	; 0x20800
    40ec:	andls	r4, r9, #2063597568	; 0x7b000000
    40f0:	cdp	2, 0, cr9, cr8, cr13, {0}
    40f4:			; <UNDEFINED> instruction: 0xf7ff3a10
    40f8:			; <UNDEFINED> instruction: 0x462bb8fe
    40fc:	strcs	r2, [r0, #-1072]	; 0xfffffbd0
    4100:	blt	fe742104 <program_name@@Base+0xfe727d68>
    4104:	strt	r4, [ip], #-1556	; 0xfffff9ec
    4108:			; <UNDEFINED> instruction: 0xf04f45d9
    410c:	svclt	0x00840430
    4110:			; <UNDEFINED> instruction: 0xf80a2330
    4114:	stcne	0, cr3, [fp], {11}
    4118:	bleq	100524 <program_name@@Base+0xe6188>
    411c:	svclt	0x00844599
    4120:			; <UNDEFINED> instruction: 0xf80a2030
    4124:			; <UNDEFINED> instruction: 0xf7ff0003
    4128:			; <UNDEFINED> instruction: 0x4632ba7f
    412c:	ldrtmi	lr, [r2], -r6, ror #12
    4130:	bls	4fdae8 <program_name@@Base+0x4e374c>
    4134:	ldmdavc	r3, {r0, r1, r5, r7, r9, sl, lr}
    4138:			; <UNDEFINED> instruction: 0xf43f2b00
    413c:	ldrbmi	sl, [r9, #2254]	; 0x8ce
    4140:			; <UNDEFINED> instruction: 0xf80abf88
    4144:			; <UNDEFINED> instruction: 0xf812300b
    4148:			; <UNDEFINED> instruction: 0xf10b3f01
    414c:	blcs	6d58 <_IO_stdin_used@@Base+0x1178>
    4150:			; <UNDEFINED> instruction: 0xf7ffd1f5
    4154:	ldrtmi	fp, [r1], -r2, asr #17
    4158:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
    415c:	strcs	r6, [r0, #-2838]	; 0xfffff4ea
    4160:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    4164:	ldrb	r9, [r3], sl, lsl #20
    4168:	vldmiapl	r1, {s19-s25}
    416c:	eoreq	pc, r1, #1073741864	; 0x40000028
    4170:	ldmdale	r0, {r0, r2, r3, r4, r9, fp, sp}
    4174:			; <UNDEFINED> instruction: 0xf002e8df
    4178:	svceq	0x000f0f13
    417c:	tstne	r3, #15, 30	; 0x3c
    4180:	svceq	0x000f0f13
    4184:	svceq	0x00130f13
    4188:	svceq	0x000f0f0f
    418c:	svceq	0x000f0f0f
    4190:	movwne	r0, #65295	; 0xff0f
    4194:	movwcs	r1, #787	; 0x313
    4198:			; <UNDEFINED> instruction: 0xf7ff461d
    419c:	bls	272bdc <program_name@@Base+0x258840>
    41a0:			; <UNDEFINED> instruction: 0xf47f2a00
    41a4:	ldrbmi	sl, [r9, #2987]	; 0xbab
    41a8:	ldrmi	r4, [pc], -ip, lsl #12
    41ac:	eorscs	fp, pc, #132, 30	; 0x210
    41b0:	andcs	pc, fp, sl, lsl #16
    41b4:	andeq	pc, r1, #-1073741822	; 0xc0000002
    41b8:	svclt	0x00844591
    41bc:			; <UNDEFINED> instruction: 0xf80a2022
    41c0:			; <UNDEFINED> instruction: 0xf10b0002
    41c4:	ldrmi	r0, [r1, #514]	; 0x202
    41c8:	eorcs	fp, r2, r4, lsl #31
    41cc:	andeq	pc, r2, sl, lsl #16
    41d0:	andeq	pc, r3, #-1073741822	; 0xc0000002
    41d4:	bleq	140608 <program_name@@Base+0x12626c>
    41d8:	svclt	0x00844591
    41dc:			; <UNDEFINED> instruction: 0xf80a203f
    41e0:	andcs	r0, r0, #2
    41e4:			; <UNDEFINED> instruction: 0xf7ff4615
    41e8:	bls	1b2a6c <program_name@@Base+0x1986d0>
    41ec:	ldrtmi	r4, [r1], -r3, lsr #12
    41f0:	ldrsblt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    41f4:	ldmib	sp, {r0, r1, r4, r7, r9, lr}^
    41f8:			; <UNDEFINED> instruction: 0xf8dd4615
    41fc:	eorsle	r9, ip, #80	; 0x50
    4200:	ldmib	sp, {r1, r3, r9, sl, lr}^
    4204:	and	r0, r3, r6, lsl #2
    4208:	ldmne	fp!, {r0, r9, ip, sp}
    420c:	ldmdble	r3!, {r3, r4, r7, r9, lr}
    4210:	stccs	12, cr5, [r0, #-820]	; 0xfffffccc
    4214:			; <UNDEFINED> instruction: 0x4611d1f8
    4218:	ldrbt	r9, [r9], -sl, lsl #20
    421c:	movwls	r2, #33537	; 0x8301
    4220:	movwcc	lr, #39373	; 0x99cd
    4224:	movwls	r2, #53760	; 0xd200
    4228:	blmi	cd5c7c <program_name@@Base+0xcbb8e0>
    422c:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    4230:	andsls	r9, r1, #-1342177280	; 0xb0000000
    4234:	bcc	43fa5c <program_name@@Base+0x4256c0>
    4238:	ldmdalt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    423c:	mrc	6, 0, r4, cr8, cr10, {0}
    4240:	blcs	12a88 <version_etc_copyright@@Base+0xb810>
    4244:	andcs	fp, r0, #12, 30	; 0x30
    4248:	andeq	pc, r1, #2
    424c:	ldmdavc	fp, {r1, r3, r5, r6, r8, ip, sp, pc}
    4250:	bcs	43fab8 <program_name@@Base+0x42571c>
    4254:	ldrbmi	fp, [r9, #331]	; 0x14b
    4258:			; <UNDEFINED> instruction: 0xf80abf88
    425c:			; <UNDEFINED> instruction: 0xf812300b
    4260:			; <UNDEFINED> instruction: 0xf10b3f01
    4264:	blcs	6e70 <_IO_stdin_used@@Base+0x1290>
    4268:	ldrbmi	sp, [r9, #501]	; 0x1f5
    426c:	movwcs	fp, #3972	; 0xf84
    4270:	andcc	pc, fp, sl, lsl #16
    4274:	bllt	1582278 <program_name@@Base+0x1567edc>
    4278:	bls	295ac4 <program_name@@Base+0x27b728>
    427c:	strb	r2, [r7], -r0, lsl #10
    4280:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    4284:			; <UNDEFINED> instruction: 0xf383fab3
    4288:	movwls	r0, #43355	; 0xa95b
    428c:	bllt	c82290 <program_name@@Base+0xc67ef4>
    4290:	strcs	r9, [r5], #-2834	; 0xfffff4ee
    4294:	stmdbls	lr, {r0, r1, r4, r9, fp, ip, pc}
    4298:	movwls	r9, #18473	; 0x4829
    429c:	tstls	r2, r3, lsl #4
    42a0:	ldrbmi	r9, [r0], -r1
    42a4:	bls	1eaec4 <program_name@@Base+0x1d0b28>
    42a8:	strls	r9, [r0], #-2321	; 0xfffff6ef
    42ac:			; <UNDEFINED> instruction: 0xffc8f7fe
    42b0:			; <UNDEFINED> instruction: 0xf7ff4683
    42b4:	movwcs	fp, #2870	; 0xb36
    42b8:	ldrmi	r2, [sl], -r1, lsl #2
    42bc:			; <UNDEFINED> instruction: 0xf8cd930b
    42c0:	tstls	r8, r4, asr #32
    42c4:	ldmdblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    42c8:	tstls	r0, #0, 6
    42cc:	movwls	r4, #46747	; 0xb69b
    42d0:	andcs	r9, r1, #1140850688	; 0x44000000
    42d4:	blmi	268f04 <program_name@@Base+0x24eb68>
    42d8:	ldrbtmi	r9, [fp], #-520	; 0xfffffdf8
    42dc:	andls	r9, sp, #-1879048192	; 0x90000000
    42e0:	bcc	43fb08 <program_name@@Base+0x42576c>
    42e4:	stmdalt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    42e8:	mcr	7, 4, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    42ec:	svc	0x005ef7fc
    42f0:	andeq	r2, r0, r4, lsr #28
    42f4:	andeq	r2, r0, ip, lsl #28
    42f8:			; <UNDEFINED> instruction: 0x00002cb6
    42fc:	andeq	r2, r0, lr, lsl ip
    4300:	svcmi	0x00f0e92d
    4304:	strmi	fp, [r5], -sp, lsl #1
    4308:	pkhbtmi	r4, r9, ip, lsl #12
    430c:			; <UNDEFINED> instruction: 0xf7fc4692
    4310:	svcmi	0x0043eef0
    4314:	ldrbtmi	r2, [pc], #-3328	; 431c <__assert_fail@plt+0x3158>
    4318:	stmdavs	r3, {r1, r2, r3, r4, r5, fp, sp, lr}
    431c:	blle	1f28f48 <program_name@@Base+0x1f0ebac>
    4320:	strmi	r4, [r0], r0, asr #22
    4324:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4328:	lfmle	f4, 4, [ip], {171}	; 0xab
    432c:	cmnmi	r0, #111	; 0x6f	; <UNPREDICTABLE>
    4330:	ble	1c14dac <program_name@@Base+0x1bfaa10>
    4334:			; <UNDEFINED> instruction: 0xf1051d3b
    4338:	addsmi	r0, lr, #1024	; 0x400
    433c:	biceq	lr, fp, pc, asr #20
    4340:			; <UNDEFINED> instruction: 0x4630d05d
    4344:	ldc2l	0, cr15, [ip, #-0]
    4348:	eorsvs	r4, r8, r6, lsl #12
    434c:	tstcs	r0, r6, lsr pc
    4350:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    4354:	andeq	lr, r0, #175104	; 0x2ac00
    4358:	sbceq	lr, r0, r6, lsl #22
    435c:			; <UNDEFINED> instruction: 0xf7fc00d2
    4360:			; <UNDEFINED> instruction: 0xf8c7eede
    4364:	bvs	ff9f036c <program_name@@Base+0xff9d5fd0>
    4368:	biceq	lr, r5, #6144	; 0x1800
    436c:	eorsne	pc, r5, r6, asr r8	; <UNPREDICTABLE>
    4370:	andeq	pc, r8, #4, 2
    4374:			; <UNDEFINED> instruction: 0xf8d46858
    4378:			; <UNDEFINED> instruction: 0xf8d4b004
    437c:	strls	ip, [r4, -r8, lsr #32]
    4380:	bleq	804b4 <program_name@@Base+0x66118>
    4384:	andls	r6, r8, #2555904	; 0x270000
    4388:	movwls	r4, #46666	; 0xb64a
    438c:	smlsdls	r0, r3, r6, r4
    4390:			; <UNDEFINED> instruction: 0xf8cd9f08
    4394:			; <UNDEFINED> instruction: 0xf8cdc00c
    4398:	strls	fp, [r2, -r4]
    439c:	andls	r9, r7, sl, lsl #2
    43a0:			; <UNDEFINED> instruction: 0xff4ef7fe
    43a4:	addmi	r9, r1, #163840	; 0x28000
    43a8:	blmi	83a438 <program_name@@Base+0x82009c>
    43ac:	stmdals	r7, {r0, r6, sl, fp, ip}
    43b0:			; <UNDEFINED> instruction: 0xf846447b
    43b4:	addsmi	r1, r8, #53	; 0x35
    43b8:	tstls	r7, r3
    43bc:	stcl	7, cr15, [r2, #1008]!	; 0x3f0
    43c0:	strmi	r9, [r8], -r7, lsl #18
    43c4:			; <UNDEFINED> instruction: 0xf0009107
    43c8:	svcls	0x000bfd17
    43cc:	ldrbmi	r6, [r3], -r6, ror #21
    43d0:	strbmi	r6, [sl], -r5, lsr #21
    43d4:	ldrdgt	pc, [r0], -r4
    43d8:	rsbsvs	r9, r8, r7, lsl #18
    43dc:	stmib	sp, {r3, r8, r9, sl, fp, ip, pc}^
    43e0:			; <UNDEFINED> instruction: 0xf8cd5603
    43e4:	stmib	sp, {lr, pc}^
    43e8:	andls	fp, r7, r1, lsl #14
    43ec:			; <UNDEFINED> instruction: 0xff28f7fe
    43f0:	stmdals	r7, {r0, r3, r8, r9, fp, ip, pc}
    43f4:	andcc	pc, r0, r8, asr #17
    43f8:	pop	{r0, r2, r3, ip, sp, pc}
    43fc:	strdcs	r8, [r0], -r0
    4400:			; <UNDEFINED> instruction: 0xf0009307
    4404:	blls	203880 <program_name@@Base+0x1e94e4>
    4408:	ldm	r3, {r1, r2, r9, sl, lr}
    440c:	eorsvs	r0, lr, r3
    4410:	andeq	lr, r3, r6, lsl #17
    4414:			; <UNDEFINED> instruction: 0xf000e79a
    4418:			; <UNDEFINED> instruction: 0xf7fcfdc7
    441c:	svclt	0x0000eec8
    4420:	andeq	r3, r1, r2, ror #26
    4424:	andeq	r3, r1, r0, lsr #26
    4428:	strdeq	r3, [r1], -r4
    442c:	andeq	r5, r1, ip, ror #31
    4430:			; <UNDEFINED> instruction: 0x4604b570
    4434:	mrc	7, 2, APSR_nzcv, cr12, cr12, {7}
    4438:	strmi	r6, [r5], -r6, lsl #16
    443c:	strtmi	fp, [r0], -ip, lsr #2
    4440:			; <UNDEFINED> instruction: 0xf0002130
    4444:	mlavs	lr, r7, sp, pc	; <UNPREDICTABLE>
    4448:	stcmi	13, cr11, [r5], {112}	; 0x70
    444c:	ldrbtmi	r2, [ip], #-304	; 0xfffffed0
    4450:	strvc	pc, [r0], #1284	; 0x504
    4454:			; <UNDEFINED> instruction: 0xf0004620
    4458:	eorvs	pc, lr, sp, lsl #27
    445c:	svclt	0x0000bd70
    4460:	andeq	r5, r1, lr, asr #30
    4464:	stmdavs	r0, {r3, r8, ip, sp, pc}
    4468:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    446c:			; <UNDEFINED> instruction: 0xf5004478
    4470:	stmdavs	r0, {r7, ip, sp, lr}
    4474:	svclt	0x00004770
    4478:	andeq	r5, r1, r0, lsr pc
    447c:	andvs	fp, r1, r8, lsl #2
    4480:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    4484:			; <UNDEFINED> instruction: 0xf5004478
    4488:	andvs	r7, r1, r0, lsl #1
    448c:	svclt	0x00004770
    4490:	andeq	r5, r1, r8, lsl pc
    4494:	orrslt	fp, r8, r0, lsr r4
    4498:			; <UNDEFINED> instruction: 0xf100094c
    449c:			; <UNDEFINED> instruction: 0xf0010308
    44a0:			; <UNDEFINED> instruction: 0xf853011f
    44a4:	blx	95853c <program_name@@Base+0x93e1a0>
    44a8:	submi	pc, r2, r1
    44ac:	andeq	pc, r1, r0
    44b0:	andeq	pc, r1, #2
    44b4:	rsbmi	r4, sl, sl, lsl #1
    44b8:	eorcs	pc, r4, r3, asr #16
    44bc:			; <UNDEFINED> instruction: 0x4770bc30
    44c0:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    44c4:	addvc	pc, r0, r0, lsl #10
    44c8:	svclt	0x0000e7e6
    44cc:	ldrdeq	r5, [r1], -sl
    44d0:	tstlt	r0, r3, lsl #12
    44d4:	subsvs	r6, r9, r8, asr r8
    44d8:	blmi	d62a0 <program_name@@Base+0xbbf04>
    44dc:			; <UNDEFINED> instruction: 0xf503447b
    44e0:	ldmdavs	r8, {r7, r8, r9, ip, sp, lr}^
    44e4:			; <UNDEFINED> instruction: 0x47706059
    44e8:	andeq	r5, r1, r0, asr #29
    44ec:	cmplt	r8, r8, lsl #10
    44f0:	svclt	0x00182a00
    44f4:			; <UNDEFINED> instruction: 0xf04f2900
    44f8:	andvs	r0, r3, sl, lsl #6
    44fc:	stmib	r0, {r0, r1, r2, ip, lr, pc}^
    4500:	sfmlt	f1, 4, [r8, #-40]	; 0xffffffd8
    4504:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    4508:	addvc	pc, r0, r0, lsl #10
    450c:			; <UNDEFINED> instruction: 0xf7fce7f0
    4510:	svclt	0x0000ee4e
    4514:	muleq	r1, r6, lr
    4518:	mvnsmi	lr, sp, lsr #18
    451c:	strmi	fp, [r6], -sl, lsl #1
    4520:	mvnlt	r9, r0, lsl ip
    4524:	movwcs	lr, #35277	; 0x89cd
    4528:			; <UNDEFINED> instruction: 0xf7fc9107
    452c:	bvs	ff9ffcbc <program_name@@Base+0xff9e5920>
    4530:	movwcs	lr, #35293	; 0x89dd
    4534:			; <UNDEFINED> instruction: 0xf8d09907
    4538:	strmi	r8, [r5], -r0
    453c:	ldrtmi	r9, [r0], -r4, lsl #14
    4540:			; <UNDEFINED> instruction: 0xf1046aa6
    4544:	stmib	sp, {r3, r8, r9, sl}^
    4548:	stmdavs	r6!, {r1, r9, sl, ip, sp, lr}^
    454c:	stmdavs	r4!, {r0, r9, sl, ip, pc}
    4550:			; <UNDEFINED> instruction: 0xf7fe9400
    4554:			; <UNDEFINED> instruction: 0xf8c5fe75
    4558:	andlt	r8, sl, r0
    455c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4560:	ldrbtmi	r4, [ip], #-3074	; 0xfffff3fe
    4564:	strvc	pc, [r0], #1284	; 0x504
    4568:	svclt	0x0000e7dc
    456c:	andeq	r5, r1, sl, lsr lr
    4570:	svcmi	0x00f0e92d
    4574:	addlt	r4, fp, ip, lsl r6
    4578:	strmi	r4, [fp], -r3, lsl #13
    457c:	stccs	6, cr4, [r0], {21}
    4580:	movwls	sp, #28731	; 0x703b
    4584:	ldc	7, cr15, [r4, #1008]!	; 0x3f0
    4588:	smlattcs	r0, r7, sl, r6
    458c:			; <UNDEFINED> instruction: 0xf1046862
    4590:	blls	1c69b8 <program_name@@Base+0x1ac61c>
    4594:	svclt	0x0014428d
    4598:			; <UNDEFINED> instruction: 0xf0424690
    459c:	ldrbmi	r0, [sl], -r1, lsl #16
    45a0:			; <UNDEFINED> instruction: 0xf8d09308
    45a4:	strmi	sl, [r6], -r0
    45a8:	strmi	r9, [r8], -r4, lsl #14
    45ac:			; <UNDEFINED> instruction: 0xf8cd6aa7
    45b0:			; <UNDEFINED> instruction: 0xf8cd9008
    45b4:	strls	r8, [r3, -r4]
    45b8:	strls	r6, [r0, -r7, lsr #16]
    45bc:	mcr2	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    45c0:	andls	r1, r9, r1, asr #24
    45c4:	strmi	r9, [r8], -r7, lsl #2
    45c8:	ldc2	0, cr15, [r6], {-0}
    45cc:	ldrbmi	r6, [sl], -r7, ror #21
    45d0:	movwne	lr, #31197	; 0x79dd
    45d4:	bvs	fe9ea1ec <program_name@@Base+0xfe9cfe50>
    45d8:	stmdbhi	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    45dc:	stmdavs	r4!, {r0, r1, r8, r9, sl, ip, pc}
    45e0:	strmi	r9, [r3], r0, lsl #8
    45e4:	mcr2	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    45e8:	andge	pc, r0, r6, asr #17
    45ec:	blls	270a28 <program_name@@Base+0x25668c>
    45f0:	ldrbmi	r6, [r8], -fp, lsr #32
    45f4:	pop	{r0, r1, r3, ip, sp, pc}
    45f8:	stcmi	15, cr8, [r2], {240}	; 0xf0
    45fc:			; <UNDEFINED> instruction: 0xf504447c
    4600:	ldr	r7, [lr, r0, lsl #9]!
    4604:	andeq	r5, r1, r0, lsr #27
    4608:	andcs	r4, r0, #19922944	; 0x1300000
    460c:	svclt	0x00b0f7ff
    4610:	blmi	616e74 <program_name@@Base+0x5fcad8>
    4614:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    4618:	ldrblt	r6, [r0, #-2066]!	; 0xfffff7ee
    461c:	ldmdavs	lr, {r0, r9, fp, sp}
    4620:			; <UNDEFINED> instruction: 0xf1a6dd0a
    4624:	ldrtmi	r0, [r4], -r8, lsl #10
    4628:	strbeq	lr, [r2, #2821]	; 0xb05
    462c:	strcc	r6, [r8], #-2272	; 0xfffff720
    4630:	stc	7, cr15, [r8], #1008	; 0x3f0
    4634:	mvnsle	r4, ip, lsr #5
    4638:	ldmdavs	r0!, {r0, r1, r2, r3, sl, fp, lr}^
    463c:	adcmi	r4, r0, #124, 8	; 0x7c000000
    4640:			; <UNDEFINED> instruction: 0xf7fcd007
    4644:	blmi	37f8cc <program_name@@Base+0x365530>
    4648:	addvc	pc, r0, #1325400064	; 0x4f000000
    464c:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4650:	cfstrsmi	mvf2, [fp], {1}
    4654:	cfstrsne	mvf4, [r5, #-496]!	; 0xfffffe10
    4658:	andle	r4, r3, lr, lsr #5
    465c:			; <UNDEFINED> instruction: 0xf7fc4630
    4660:	mlavs	r5, r2, ip, lr
    4664:	andcs	r4, r1, #7168	; 0x1c00
    4668:	andsvs	r4, sl, fp, ror r4
    466c:	svclt	0x0000bd70
    4670:	andeq	r3, r1, r0, lsr sl
    4674:	andeq	r3, r1, r2, ror #20
    4678:	andeq	r5, r1, r0, ror #26
    467c:	andeq	r3, r1, ip, lsr #20
    4680:	andeq	r3, r1, r4, lsr #20
    4684:	ldrdeq	r3, [r1], -ip
    4688:			; <UNDEFINED> instruction: 0xf04f4b03
    468c:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    4690:	orrvc	pc, r0, #12582912	; 0xc00000
    4694:	svclt	0x0000e634
    4698:	andeq	r5, r1, lr, lsl #26
    469c:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    46a0:	orrvc	pc, r0, #12582912	; 0xc00000
    46a4:	svclt	0x0000e62c
    46a8:	strdeq	r5, [r1], -lr
    46ac:	strmi	r4, [r1], -r4, lsl #22
    46b0:	rscscc	pc, pc, #79	; 0x4f
    46b4:	ldrbtmi	r2, [fp], #-0
    46b8:	orrvc	pc, r0, #12582912	; 0xc00000
    46bc:	svclt	0x0000e620
    46c0:	andeq	r5, r1, r6, ror #25
    46c4:	strmi	r4, [sl], -r5, lsl #22
    46c8:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    46cc:			; <UNDEFINED> instruction: 0xf5034604
    46d0:	strtmi	r7, [r1], -r0, lsl #7
    46d4:			; <UNDEFINED> instruction: 0xf85d2000
    46d8:	ldr	r4, [r1], -r4, lsl #22
    46dc:	ldrdeq	r5, [r1], -r2
    46e0:	addslt	fp, r1, r0, lsr r5
    46e4:	ldrmi	sl, [r5], -r3, lsl #22
    46e8:	strmi	r4, [r4], -pc, lsl #20
    46ec:	ldrmi	r9, [r8], -r1, lsl #6
    46f0:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    46f4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    46f8:			; <UNDEFINED> instruction: 0xf04f930f
    46fc:			; <UNDEFINED> instruction: 0xf7fe0300
    4700:	blls	83bb4 <program_name@@Base+0x69818>
    4704:	rscscc	pc, pc, #79	; 0x4f
    4708:	strtmi	r4, [r0], -r9, lsr #12
    470c:	ldc2l	7, cr15, [r8, #1020]!	; 0x3fc
    4710:	blmi	196f34 <program_name@@Base+0x17cb98>
    4714:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4718:	blls	3de788 <program_name@@Base+0x3c43ec>
    471c:	qaddle	r4, sl, r1
    4720:	ldclt	0, cr11, [r0, #-68]!	; 0xffffffbc
    4724:	stcl	7, cr15, [r6], #-1008	; 0xfffffc10
    4728:	ldrdeq	r3, [r1], -r6
    472c:	strdeq	r0, [r0], -r4
    4730:			; <UNDEFINED> instruction: 0x000137b4
    4734:	addslt	fp, r1, r0, lsr r5
    4738:	movwls	r4, #5636	; 0x1604
    473c:	andls	sl, r0, #3072	; 0xc00
    4740:	ldrmi	r4, [r8], -pc, lsl #20
    4744:	movwls	r9, #3328	; 0xd00
    4748:	blmi	395938 <program_name@@Base+0x37b59c>
    474c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4750:			; <UNDEFINED> instruction: 0xf04f930f
    4754:			; <UNDEFINED> instruction: 0xf7fe0300
    4758:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    475c:	strtmi	r3, [r9], -r0, lsl #4
    4760:			; <UNDEFINED> instruction: 0xf7ff4620
    4764:	bmi	243ea0 <program_name@@Base+0x229b04>
    4768:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    476c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4770:	subsmi	r9, sl, pc, lsl #22
    4774:	andslt	sp, r1, r1, lsl #2
    4778:			; <UNDEFINED> instruction: 0xf7fcbd30
    477c:	svclt	0x0000ec3c
    4780:	andeq	r3, r1, r0, lsl #15
    4784:	strdeq	r0, [r0], -r4
    4788:	andeq	r3, r1, lr, asr r7
    478c:	strmi	r4, [r1], -sl, lsl #12
    4790:			; <UNDEFINED> instruction: 0xf7ff2000
    4794:	svclt	0x0000bfa5
    4798:			; <UNDEFINED> instruction: 0x460cb410
    479c:			; <UNDEFINED> instruction: 0x46014613
    47a0:	andcs	r4, r0, r2, lsr #12
    47a4:	blmi	142920 <program_name@@Base+0x128584>
    47a8:	svclt	0x00c4f7ff
    47ac:	mvnsmi	lr, sp, lsr #18
    47b0:	bmi	756010 <program_name@@Base+0x73bc74>
    47b4:	ldcmi	0, cr11, [sp], {142}	; 0x8e
    47b8:	blmi	7561d8 <program_name@@Base+0x73be3c>
    47bc:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    47c0:			; <UNDEFINED> instruction: 0xf5044688
    47c4:	cfstrsge	mvf7, [r1, #-512]	; 0xfffffe00
    47c8:	ldmdbeq	r7!, {r0, r1, r4, r6, r7, fp, ip, lr}^
    47cc:	stfeqd	f7, [ip], {13}
    47d0:	ldreq	pc, [pc], -r6
    47d4:	movwls	r6, #55323	; 0xd81b
    47d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    47dc:	strgt	ip, [pc, #-3087]	; 3bd5 <__assert_fail@plt+0x2a11>
    47e0:	strgt	ip, [pc, #-3087]	; 3bd9 <__assert_fail@plt+0x2a15>
    47e4:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    47e8:	andeq	lr, pc, r5, lsl #17
    47ec:			; <UNDEFINED> instruction: 0xf85cab01
    47f0:	strbmi	r5, [r2], -r7, lsr #32
    47f4:	andcs	r4, r0, r1, ror r6
    47f8:	vst1.8	{d15-d16}, [r6 :128], r5
    47fc:			; <UNDEFINED> instruction: 0xf00443e4
    4800:	adcsmi	r0, r4, r1, lsl #8
    4804:			; <UNDEFINED> instruction: 0xf84c406c
    4808:			; <UNDEFINED> instruction: 0xf7ff4027
    480c:	bmi	283df8 <program_name@@Base+0x269a5c>
    4810:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    4814:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4818:	subsmi	r9, sl, sp, lsl #22
    481c:	andlt	sp, lr, r2, lsl #2
    4820:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4824:	bl	ff9c281c <program_name@@Base+0xff9a8480>
    4828:	andeq	r3, r1, ip, lsl #14
    482c:	ldrdeq	r5, [r1], -lr
    4830:	strdeq	r0, [r0], -r4
    4834:			; <UNDEFINED> instruction: 0x000136b6
    4838:			; <UNDEFINED> instruction: 0xf04f460a
    483c:			; <UNDEFINED> instruction: 0xf7ff31ff
    4840:	svclt	0x0000bfb5
    4844:			; <UNDEFINED> instruction: 0xf04f223a
    4848:			; <UNDEFINED> instruction: 0xf7ff31ff
    484c:	svclt	0x0000bfaf
    4850:			; <UNDEFINED> instruction: 0xf7ff223a
    4854:	svclt	0x0000bfab
    4858:	mvnsmi	lr, sp, lsr #18
    485c:	bmi	6962a4 <program_name@@Base+0x67bf08>
    4860:	blmi	6b0ad0 <program_name@@Base+0x696734>
    4864:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    4868:	strtmi	r4, [r0], -ip, ror #12
    486c:	ldmpl	r3, {r0, r2, r3, r8, sl, fp, sp, pc}^
    4870:	tstls	r9, #1769472	; 0x1b0000
    4874:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4878:	stc2l	7, cr15, [lr], #-1016	; 0xfffffc08
    487c:	strgt	ip, [pc, #-3087]	; 3c75 <__assert_fail@plt+0x2ab1>
    4880:			; <UNDEFINED> instruction: 0xf8ddcc0f
    4884:	strgt	ip, [pc, #-64]	; 484c <__assert_fail@plt+0x3688>
    4888:	streq	lr, [ip], -pc, ror #20
    488c:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    4890:	strvs	pc, [r0], #6
    4894:	streq	lr, [ip], #-2692	; 0xfffff57c
    4898:	stm	r5, {r4, sl, ip, pc}
    489c:	blge	3448e0 <program_name@@Base+0x32a544>
    48a0:	rscscc	pc, pc, #79	; 0x4f
    48a4:	ldrtmi	r4, [r8], -r1, asr #12
    48a8:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
    48ac:	blmi	1d70d4 <program_name@@Base+0x1bcd38>
    48b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    48b4:	blls	65e924 <program_name@@Base+0x644588>
    48b8:	qaddle	r4, sl, r2
    48bc:	pop	{r1, r3, r4, ip, sp, pc}
    48c0:			; <UNDEFINED> instruction: 0xf7fc81f0
    48c4:	svclt	0x0000eb98
    48c8:	andeq	r3, r1, r2, ror #12
    48cc:	strdeq	r0, [r0], -r4
    48d0:	andeq	r3, r1, r8, lsl r6
    48d4:	mvnsmi	lr, sp, lsr #18
    48d8:	ldcmi	0, cr11, [lr], {144}	; 0x90
    48dc:			; <UNDEFINED> instruction: 0xf8df460f
    48e0:			; <UNDEFINED> instruction: 0x4616c078
    48e4:	cfldrsmi	mvf4, [sp, #-496]	; 0xfffffe10
    48e8:	strvc	pc, [r0], #1284	; 0x504
    48ec:	ldrbtmi	r9, [ip], #1
    48f0:	stcgt	6, cr4, [pc], {158}	; 0x9e
    48f4:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    48f8:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    48fc:	svclt	0x00182e00
    4900:			; <UNDEFINED> instruction: 0xf8dd2f00
    4904:	stmdavs	sp!, {r2, lr, pc}
    4908:			; <UNDEFINED> instruction: 0xf04f950f
    490c:	strbmi	r0, [r5], -r0, lsl #10
    4910:	cfstr32gt	mvfx12, [pc], {15}
    4914:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
    4918:			; <UNDEFINED> instruction: 0xf04f000f
    491c:	strls	r0, [r3], #-1034	; 0xfffffbf6
    4920:	andeq	lr, pc, r5, lsl #17
    4924:	bls	5b897c <program_name@@Base+0x59e5e0>
    4928:	ldrbtmi	r4, [r1], -r3, asr #12
    492c:	stmib	sp, {r5, r6, r9, sl, lr}^
    4930:			; <UNDEFINED> instruction: 0xf7ff760d
    4934:	bmi	2c3cd0 <program_name@@Base+0x2a9934>
    4938:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    493c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4940:	subsmi	r9, sl, pc, lsl #22
    4944:	andslt	sp, r0, r2, lsl #2
    4948:	ldrhhi	lr, [r0, #141]!	; 0x8d
    494c:	bl	14c2944 <program_name@@Base+0x14a85a8>
    4950:	stc	7, cr15, [ip], #-1008	; 0xfffffc10
    4954:			; <UNDEFINED> instruction: 0x00015ab8
    4958:	ldrdeq	r3, [r1], -sl
    495c:	strdeq	r0, [r0], -r4
    4960:	andeq	r3, r1, lr, lsl #11
    4964:	addlt	fp, r2, r0, lsl r5
    4968:	ldrbtcc	pc, [pc], #79	; 4970 <__assert_fail@plt+0x37ac>	; <UNPREDICTABLE>
    496c:			; <UNDEFINED> instruction: 0xf7ff9400
    4970:			; <UNDEFINED> instruction: 0xb002ffb1
    4974:	svclt	0x0000bd10
    4978:	addlt	fp, r2, r0, lsl r5
    497c:	ldrmi	r4, [r3], -ip, lsl #12
    4980:	strtmi	r4, [r2], -r1, lsl #12
    4984:			; <UNDEFINED> instruction: 0xf04f2000
    4988:	strls	r3, [r0], #-1279	; 0xfffffb01
    498c:			; <UNDEFINED> instruction: 0xffa2f7ff
    4990:	ldclt	0, cr11, [r0, #-8]
    4994:	addlt	fp, r3, r0, lsr r5
    4998:	ldrmi	r4, [r4], -sp, lsl #12
    499c:	movwls	r4, #1537	; 0x601
    49a0:	strtmi	r4, [r3], -sl, lsr #12
    49a4:			; <UNDEFINED> instruction: 0xf7ff2000
    49a8:	mullt	r3, r5, pc	; <UNPREDICTABLE>
    49ac:	svclt	0x0000bd30
    49b0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    49b4:	strt	r3, [r3], #772	; 0x304
    49b8:	muleq	r1, r2, r6
    49bc:	strmi	r4, [sl], -r5, lsl #22
    49c0:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    49c4:	movwcc	r4, #17924	; 0x4604
    49c8:	andcs	r4, r0, r1, lsr #12
    49cc:	blmi	142b48 <program_name@@Base+0x1287ac>
    49d0:	svclt	0x0000e496
    49d4:	andeq	r3, r1, r2, lsl #13
    49d8:			; <UNDEFINED> instruction: 0xf04f4b02
    49dc:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    49e0:	str	r3, [sp], #772	; 0x304
    49e4:	andeq	r3, r1, r6, ror #12
    49e8:	strmi	r4, [r1], -r3, lsl #22
    49ec:	rscscc	pc, pc, #79	; 0x4f
    49f0:	ldrbtmi	r2, [fp], #-0
    49f4:	str	r3, [r3], #772	; 0x304
    49f8:	andeq	r3, r1, r2, asr r6
    49fc:	mvnsmi	lr, sp, lsr #18
    4a00:			; <UNDEFINED> instruction: 0xf6c72600
    4a04:			; <UNDEFINED> instruction: 0x468076f0
    4a08:	ldrmi	r4, [r5], -pc, lsl #12
    4a0c:	ldrtmi	r4, [r9], -sl, lsr #12
    4a10:			; <UNDEFINED> instruction: 0xf7fc4640
    4a14:	vmlane.f32	s28, s9, s21
    4a18:			; <UNDEFINED> instruction: 0xf7fcda0e
    4a1c:	stmdavs	r3, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    4a20:	rscsle	r2, r3, r4, lsl #22
    4a24:			; <UNDEFINED> instruction: 0x463542b5
    4a28:	andcs	fp, r0, #148, 30	; 0x250
    4a2c:	blcs	58d238 <program_name@@Base+0x572e9c>
    4a30:	andcs	fp, r0, #24, 30	; 0x60
    4a34:	mvnle	r2, r0, lsl #20
    4a38:	pop	{r5, r9, sl, lr}
    4a3c:	svclt	0x000081f0
    4a40:	strdlt	fp, [r9], r0
    4a44:	strmi	r4, [r4], -r6, lsl #31
    4a48:			; <UNDEFINED> instruction: 0x560ee9dd
    4a4c:	orrlt	r4, r1, #2130706432	; 0x7f000000
    4a50:	bmi	fe129258 <program_name@@Base+0xfe10eebc>
    4a54:	strmi	r9, [fp], -r1, lsl #6
    4a58:	tstcs	r1, sl, ror r4
    4a5c:	bl	1cc2a54 <program_name@@Base+0x1ca86b8>
    4a60:	andcs	r4, r5, #2113536	; 0x204000
    4a64:	ldrbtmi	r2, [r9], #-0
    4a68:	b	fefc2a60 <program_name@@Base+0xfefa86c4>
    4a6c:	vpmin.s8	q10, q0, <illegal reg q15.5>
    4a70:	smlattcs	r1, r2, ip, r7
    4a74:			; <UNDEFINED> instruction: 0xf8cd58ba
    4a78:	strmi	ip, [r3], -r0
    4a7c:			; <UNDEFINED> instruction: 0xf7fc4620
    4a80:	ldmdbmi	fp!, {r1, r5, r6, r8, r9, fp, sp, lr, pc}^
    4a84:	andcs	r2, r0, r5, lsl #4
    4a88:			; <UNDEFINED> instruction: 0xf7fc4479
    4a8c:	strtmi	lr, [r1], -lr, lsr #21
    4a90:	b	12c2a88 <program_name@@Base+0x12a86ec>
    4a94:	vceq.f32	d2, d0, d9
    4a98:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    4a9c:	sbcseq	pc, pc, r6, lsl r0	; <UNPREDICTABLE>
    4aa0:	eorseq	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
    4aa4:	rsbeq	r0, r3, r0, asr r0
    4aa8:	addeq	r0, sp, r7, ror r0
    4aac:	adcseq	r0, pc, r5, lsr #1
    4ab0:	movwls	r0, #18
    4ab4:	bmi	1bd6308 <program_name@@Base+0x1bbbf6c>
    4ab8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    4abc:	bl	10c2ab4 <program_name@@Base+0x10a8718>
    4ac0:	stmdbmi	sp!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    4ac4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4ac8:			; <UNDEFINED> instruction: 0xf7fc2000
    4acc:	ldmib	r5, {r1, r2, r3, r7, r9, fp, sp, lr, pc}^
    4ad0:	strmi	r1, [r2], -r7, lsl #12
    4ad4:	ldmib	r5, {r5, r9, sl, lr}^
    4ad8:	strls	r3, [r7], -r5, lsl #8
    4adc:	tstls	r6, lr, lsr #18
    4ae0:	strls	r6, [r5], #-2281	; 0xfffff717
    4ae4:	movwls	r6, #18604	; 0x48ac
    4ae8:	stmib	sp, {r0, r1, r3, r5, r6, fp, sp, lr}^
    4aec:	tstcs	r1, r2, lsl #12
    4af0:	strcc	lr, [r0], #-2509	; 0xfffff633
    4af4:			; <UNDEFINED> instruction: 0xf7fc682b
    4af8:	andlt	lr, r9, r6, lsr #22
    4afc:	ldmdbmi	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    4b00:	andcs	r2, r0, r5, lsl #4
    4b04:			; <UNDEFINED> instruction: 0xf7fc4479
    4b08:	stmdavs	fp!, {r4, r5, r6, r9, fp, sp, lr, pc}
    4b0c:	strmi	r2, [r2], -r1, lsl #2
    4b10:	andlt	r4, r9, r0, lsr #12
    4b14:	ldrhtmi	lr, [r0], #141	; 0x8d
    4b18:	bllt	4c2b10 <program_name@@Base+0x4a8774>
    4b1c:	andcs	r4, r5, #88, 18	; 0x160000
    4b20:	ldrbtmi	r2, [r9], #-0
    4b24:	b	1842b1c <program_name@@Base+0x1828780>
    4b28:	stmdavs	fp!, {r1, r2, r3, r5, r6, fp, sp, lr}
    4b2c:	strls	r2, [lr], -r1, lsl #2
    4b30:	strtmi	r4, [r0], -r2, lsl #12
    4b34:	pop	{r0, r3, ip, sp, pc}
    4b38:			; <UNDEFINED> instruction: 0xf7fc40f0
    4b3c:	ldmdbmi	r1, {r0, r8, r9, fp, ip, sp, pc}^
    4b40:	andcs	r2, r0, r5, lsl #4
    4b44:			; <UNDEFINED> instruction: 0xf7fc4479
    4b48:	ldmib	r5, {r4, r6, r9, fp, sp, lr, pc}^
    4b4c:	stmdavs	fp!, {r0, r8, r9, sl, sp, lr}
    4b50:	stmib	sp, {r0, r8, sp}^
    4b54:	strmi	r6, [r2], -lr, lsl #14
    4b58:	andlt	r4, r9, r0, lsr #12
    4b5c:	ldrhtmi	lr, [r0], #141	; 0x8d
    4b60:	blt	ffbc2b58 <program_name@@Base+0xffba87bc>
    4b64:	andcs	r4, r5, #72, 18	; 0x120000
    4b68:	ldrbtmi	r2, [r9], #-0
    4b6c:	b	f42b64 <program_name@@Base+0xf287c8>
    4b70:	ldrdvs	lr, [r2, -r5]
    4b74:	tstls	r2, fp, ror #16
    4b78:	stmib	sp, {r0, r8, sp}^
    4b7c:	stmdavs	fp!, {r9, sl, ip, sp}
    4b80:	strtmi	r4, [r0], -r2, lsl #12
    4b84:	b	ff7c2b7c <program_name@@Base+0xff7a87e0>
    4b88:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    4b8c:	andcs	r4, r5, #1032192	; 0xfc000
    4b90:	ldrbtmi	r2, [r9], #-0
    4b94:	b	a42b8c <program_name@@Base+0xa287f0>
    4b98:			; <UNDEFINED> instruction: 0x1603e9d5
    4b9c:	strtmi	r4, [r0], -r2, lsl #12
    4ba0:	strcc	lr, [r1], #-2517	; 0xfffff62b
    4ba4:	strne	lr, [r2], -sp, asr #19
    4ba8:	stmib	sp, {r0, r8, sp}^
    4bac:	stmdavs	fp!, {sl, ip, sp}
    4bb0:	b	ff242ba8 <program_name@@Base+0xff22880c>
    4bb4:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    4bb8:	andcs	r4, r5, #868352	; 0xd4000
    4bbc:	ldrbtmi	r2, [r9], #-0
    4bc0:	b	4c2bb8 <program_name@@Base+0x4a881c>
    4bc4:	movwvs	lr, #18901	; 0x49d5
    4bc8:	strtmi	r4, [r0], -r2, lsl #12
    4bcc:	ldrdmi	lr, [r2, -r5]
    4bd0:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    4bd4:	strne	lr, [r2], -sp, asr #19
    4bd8:	stmib	sp, {r0, r8, sp}^
    4bdc:	stmdavs	fp!, {sl, ip, sp}
    4be0:	b	fec42bd8 <program_name@@Base+0xfec2883c>
    4be4:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    4be8:	andcs	r4, r5, #688128	; 0xa8000
    4bec:	ldrbtmi	r2, [r9], #-0
    4bf0:	ldmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4bf4:			; <UNDEFINED> instruction: 0x3705e9d5
    4bf8:			; <UNDEFINED> instruction: 0x1603e9d5
    4bfc:	strmi	r9, [r2], -r5, lsl #14
    4c00:	stmiavs	ip!, {r5, r9, sl, lr}
    4c04:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    4c08:	strne	lr, [r2], -sp, asr #19
    4c0c:	stmib	sp, {r0, r8, sp}^
    4c10:	stmdavs	fp!, {sl, ip, sp}
    4c14:	b	fe5c2c0c <program_name@@Base+0xfe5a8870>
    4c18:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    4c1c:	andcs	r4, r5, #491520	; 0x78000
    4c20:	ldrbtmi	r2, [r9], #-0
    4c24:	stmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c28:	ldrdvc	lr, [r6, -r5]
    4c2c:	movwvs	lr, #18901	; 0x49d5
    4c30:	stmiavs	r9!, {r1, r2, r8, ip, pc}^
    4c34:	strmi	r9, [r2], -r5, lsl #14
    4c38:	stmiavs	ip!, {r5, r9, sl, lr}
    4c3c:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    4c40:	strne	lr, [r2], -sp, asr #19
    4c44:	stmib	sp, {r0, r8, sp}^
    4c48:	stmdavs	fp!, {sl, ip, sp}
    4c4c:	b	1ec2c44 <program_name@@Base+0x1ea88a8>
    4c50:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    4c54:	andcs	r4, r5, #278528	; 0x44000
    4c58:			; <UNDEFINED> instruction: 0xe7354479
    4c5c:	b	fe9c2c54 <program_name@@Base+0xfe9a88b8>
    4c60:	andeq	r3, r1, ip, ror r4
    4c64:	andeq	r2, r0, r4, lsr r5
    4c68:	andeq	r2, r0, sl, lsr r5
    4c6c:	andeq	r0, r0, r8, lsr #2
    4c70:	andeq	r2, r0, ip, lsl r5
    4c74:	ldrdeq	r2, [r0], -lr
    4c78:			; <UNDEFINED> instruction: 0x000026b6
    4c7c:	andeq	r2, r0, ip, ror #10
    4c80:	andeq	r2, r0, lr, asr r5
    4c84:	andeq	r2, r0, r4, asr r5
    4c88:	andeq	r2, r0, sl, asr #10
    4c8c:	andeq	r2, r0, r2, asr #10
    4c90:	andeq	r2, r0, sl, lsr r5
    4c94:	andeq	r2, r0, r2, lsr r5
    4c98:	andeq	r2, r0, sl, lsr #10
    4c9c:	andeq	r2, r0, r8, asr r5
    4ca0:	strdlt	fp, [r3], r0
    4ca4:	ldmdavs	ip!, {r3, r8, r9, sl, fp, ip, pc}
    4ca8:			; <UNDEFINED> instruction: 0x463db134
    4cac:			; <UNDEFINED> instruction: 0xf8552400
    4cb0:	strcc	r6, [r1], #-3844	; 0xfffff0fc
    4cb4:	mvnsle	r2, r0, lsl #28
    4cb8:	strvc	lr, [r0], #-2509	; 0xfffff633
    4cbc:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    4cc0:	ldcllt	0, cr11, [r0, #12]!
    4cc4:	strdlt	fp, [pc], r0
    4cc8:	mcrge	13, 0, r4, cr2, cr1, {0}
    4ccc:	ldrbtmi	r4, [sp], #-3089	; 0xfffff3ef
    4cd0:	stmdbpl	ip!, {r2, r4, r8, r9, sl, fp, ip, pc}
    4cd4:	strls	r6, [sp], #-2084	; 0xfffff7dc
    4cd8:	streq	pc, [r0], #-79	; 0xffffffb1
    4cdc:			; <UNDEFINED> instruction: 0xf8572400
    4ce0:			; <UNDEFINED> instruction: 0xf8465b04
    4ce4:	tstlt	r5, r4, lsl #30
    4ce8:	cfstrscs	mvf3, [sl], {1}
    4cec:	strls	sp, [r1], #-503	; 0xfffffe09
    4cf0:	strls	sl, [r0], #-3075	; 0xfffff3fd
    4cf4:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    4cf8:	blmi	19751c <program_name@@Base+0x17d180>
    4cfc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4d00:	blls	35ed70 <program_name@@Base+0x3449d4>
    4d04:	qaddle	r4, sl, r1
    4d08:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
    4d0c:	ldmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d10:	strdeq	r3, [r1], -sl
    4d14:	strdeq	r0, [r0], -r4
    4d18:	andeq	r3, r1, ip, asr #3
    4d1c:	ldrblt	fp, [r0, #1032]!	; 0x408
    4d20:	ldcmi	0, cr11, [r5, #-568]	; 0xfffffdc8
    4d24:	ldcmi	14, cr10, [r5], {19}
    4d28:	ldrbtmi	sl, [sp], #-3842	; 0xfffff0fe
    4d2c:	blcc	142e8c <program_name@@Base+0x128af0>
    4d30:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    4d34:			; <UNDEFINED> instruction: 0xf04f940d
    4d38:	strcs	r0, [r0], #-1024	; 0xfffffc00
    4d3c:			; <UNDEFINED> instruction: 0xf8569602
    4d40:			; <UNDEFINED> instruction: 0xf8475b04
    4d44:	tstlt	r5, r4, lsl #30
    4d48:	cfstrscs	mvf3, [sl], {1}
    4d4c:	strls	sp, [r1], #-503	; 0xfffffe09
    4d50:	strls	sl, [r0], #-3075	; 0xfffff3fd
    4d54:	mrc2	7, 3, pc, cr4, cr15, {7}
    4d58:	blmi	217584 <program_name@@Base+0x1fd1e8>
    4d5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4d60:	blls	35edd0 <program_name@@Base+0x344a34>
    4d64:	qaddle	r4, sl, r4
    4d68:	pop	{r1, r2, r3, ip, sp, pc}
    4d6c:	strdlt	r4, [r1], -r0
    4d70:			; <UNDEFINED> instruction: 0xf7fc4770
    4d74:	svclt	0x0000e940
    4d78:	muleq	r1, lr, r1
    4d7c:	strdeq	r0, [r0], -r4
    4d80:	andeq	r3, r1, ip, ror #2
    4d84:	andcs	r4, r5, #20, 18	; 0x50000
    4d88:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    4d8c:	ldcmi	0, cr2, [r3], {-0}
    4d90:	stmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d94:	ldrbtmi	r4, [ip], #-2578	; 0xfffff5ee
    4d98:			; <UNDEFINED> instruction: 0x4601447a
    4d9c:			; <UNDEFINED> instruction: 0xf7fc2001
    4da0:	ldmdbmi	r0, {r2, r6, r7, r8, fp, sp, lr, pc}
    4da4:	andcs	r2, r0, r5, lsl #4
    4da8:			; <UNDEFINED> instruction: 0xf7fc4479
    4dac:	blmi	3bf22c <program_name@@Base+0x3a4e90>
    4db0:	ldrbtmi	r4, [fp], #-2574	; 0xfffff5f2
    4db4:			; <UNDEFINED> instruction: 0x4601447a
    4db8:			; <UNDEFINED> instruction: 0xf7fc2001
    4dbc:	stmdbmi	ip, {r1, r2, r4, r5, r7, r8, fp, sp, lr, pc}
    4dc0:	andcs	r2, r0, r5, lsl #4
    4dc4:			; <UNDEFINED> instruction: 0xf7fc4479
    4dc8:	blmi	2bf210 <program_name@@Base+0x2a4e74>
    4dcc:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
    4dd0:	ldmdavs	r9, {r4, lr}
    4dd4:	stmialt	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4dd8:	andeq	r2, r0, r2, ror #8
    4ddc:	andeq	r3, r1, r2, lsr r1
    4de0:	andeq	r2, r0, ip, ror #8
    4de4:	andeq	r2, r0, r4, ror r4
    4de8:	muleq	r0, r6, sl
    4dec:			; <UNDEFINED> instruction: 0x00001abc
    4df0:	andeq	r2, r0, ip, ror #8
    4df4:	andeq	r0, r0, r4, lsl r1
    4df8:			; <UNDEFINED> instruction: 0x4604b510
    4dfc:	ldmdb	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e00:	svclt	0x00183c00
    4e04:	stmdacs	r0, {r0, sl, sp}
    4e08:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    4e0c:	vldrlt.16	s22, [r0, #-8]	; <UNPREDICTABLE>
    4e10:			; <UNDEFINED> instruction: 0xf8caf000
    4e14:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    4e18:			; <UNDEFINED> instruction: 0xbc01fba0
    4e1c:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
    4e20:	movwcs	fp, #7960	; 0x1f18
    4e24:	svceq	0x0000f1bb
    4e28:	stmdblt	fp!, {r1, r2, r8, r9, fp, ip, lr, pc}
    4e2c:			; <UNDEFINED> instruction: 0xf000fb01
    4e30:	stmdami	r0, {r0, r2, r3, r4, r5, r7, fp, sp, lr, pc}
    4e34:	svclt	0x00e0f7ff
    4e38:			; <UNDEFINED> instruction: 0xf8b6f000
    4e3c:	svclt	0x00dcf7ff
    4e40:	ldrlt	r1, [r0, #-3587]	; 0xfffff1fd
    4e44:	movwcs	fp, #7960	; 0x1f18
    4e48:	svclt	0x00182900
    4e4c:	ldmdblt	r3, {r8, r9, sp}^
    4e50:			; <UNDEFINED> instruction: 0xf7fc460c
    4e54:	mcrne	8, 1, lr, cr1, cr6, {6}
    4e58:	tstcs	r1, r8, lsl pc
    4e5c:	svclt	0x00182800
    4e60:	stmdblt	r1!, {r8, sp}
    4e64:			; <UNDEFINED> instruction: 0xf7fcbd10
    4e68:	andcs	lr, r0, lr, lsl #17
    4e6c:			; <UNDEFINED> instruction: 0xf000bd10
    4e70:	svclt	0x0000f89b
    4e74:	blx	fe87235e <program_name@@Base+0xfe857fc2>
    4e78:	cfsh64ne	mvdx4, mvdx11, #2
    4e7c:	movwcs	fp, #7960	; 0x1f18
    4e80:	blle	18fe88 <program_name@@Base+0x175aec>
    4e84:	blx	b333a <program_name@@Base+0x98f9e>
    4e88:	pop	{r0, r8, ip, sp, lr, pc}
    4e8c:			; <UNDEFINED> instruction: 0xf7ff4038
    4e90:			; <UNDEFINED> instruction: 0xf000bfd7
    4e94:	svclt	0x0000f889
    4e98:			; <UNDEFINED> instruction: 0x460fb5f8
    4e9c:	ldrmi	r6, [r5], -ip, lsl #16
    4ea0:	orrslt	r4, r8, r6, lsl #12
    4ea4:	subspl	pc, r4, r5, asr #4
    4ea8:	vmov.i32	d20, #1358954496	; 0x51000000
    4eac:			; <UNDEFINED> instruction: 0xf0005055
    4eb0:	adcmi	pc, r0, #2496	; 0x9c0
    4eb4:			; <UNDEFINED> instruction: 0x1c63d914
    4eb8:	ldrbeq	lr, [r4], #-2819	; 0xfffff4fd
    4ebc:			; <UNDEFINED> instruction: 0xf104fb05
    4ec0:	eorsvs	r4, ip, r0, lsr r6
    4ec4:	ldrhtmi	lr, [r8], #141	; 0x8d
    4ec8:	svclt	0x00baf7ff
    4ecc:	blx	fe931426 <program_name@@Base+0xfe91708a>
    4ed0:	cdpne	2, 1, cr1, cr3, cr5, {0}
    4ed4:	movwcs	fp, #7960	; 0x1f18
    4ed8:	blle	4f2e0 <program_name@@Base+0x34f44>
    4edc:	rscle	r2, sp, r0, lsl #22
    4ee0:			; <UNDEFINED> instruction: 0xf862f000
    4ee4:	subcs	r4, r0, r1, lsl r6
    4ee8:	stc2	0, cr15, [sl, #-0]
    4eec:	svclt	0x00942d40
    4ef0:	mcrrne	6, 0, r4, r4, cr4
    4ef4:	svclt	0x0000e7eb
    4ef8:	strmi	fp, [fp], -r8, lsl #10
    4efc:	cmnlt	r8, r9, lsl #16
    4f00:	subspl	pc, r4, #1342177284	; 0x50000004
    4f04:	subspl	pc, r5, #1342177292	; 0x5000000c
    4f08:	andsle	r4, r0, #268435465	; 0x10000009
    4f0c:	bl	8c03c <program_name@@Base+0x71ca0>
    4f10:	andsvs	r0, r9, r1, asr r1
    4f14:			; <UNDEFINED> instruction: 0x4008e8bd
    4f18:	svclt	0x0092f7ff
    4f1c:	tstle	r5, r0, lsl #18
    4f20:	andsvs	r2, r9, r0, asr #2
    4f24:			; <UNDEFINED> instruction: 0x4008e8bd
    4f28:	svclt	0x008af7ff
    4f2c:			; <UNDEFINED> instruction: 0xf000daf1
    4f30:	svclt	0x0000f83b
    4f34:	addlt	fp, r3, r0, lsl #10
    4f38:			; <UNDEFINED> instruction: 0xf7ff9001
    4f3c:	bls	84cb8 <program_name@@Base+0x6a91c>
    4f40:	andlt	r2, r3, r0, lsl #2
    4f44:	bl	1430c0 <program_name@@Base+0x128d24>
    4f48:	stmialt	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4f4c:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    4f50:			; <UNDEFINED> instruction: 0xbc01fba0
    4f54:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
    4f58:	movwcs	fp, #7960	; 0x1f18
    4f5c:	svceq	0x0000f1bb
    4f60:	stmdblt	r3!, {r0, r2, r8, r9, fp, ip, lr, pc}
    4f64:	svc	0x00d8f7fb
    4f68:	pop	{r3, r8, ip, sp, pc}
    4f6c:			; <UNDEFINED> instruction: 0xf0008800
    4f70:	svclt	0x0000f81b
    4f74:	addlt	fp, r3, r0, lsl #10
    4f78:	strmi	r9, [r8], -r1
    4f7c:			; <UNDEFINED> instruction: 0xf7ff9100
    4f80:	ldmib	sp, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    4f84:	andlt	r2, r3, r0, lsl #2
    4f88:	bl	143104 <program_name@@Base+0x128d68>
    4f8c:	stmdalt	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f90:			; <UNDEFINED> instruction: 0x4604b510
    4f94:	stmia	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f98:	strtmi	r4, [r0], -r1, lsl #12
    4f9c:	pop	{r0, r8, ip, sp}
    4fa0:			; <UNDEFINED> instruction: 0xf7ff4010
    4fa4:	svclt	0x0000bfe7
    4fa8:	andcs	fp, r5, #8, 10	; 0x2000000
    4fac:	andcs	r4, r0, r9, lsl #22
    4fb0:	ldrbtmi	r4, [fp], #-3081	; 0xfffff3f7
    4fb4:	ldmdbpl	fp, {r0, r3, r8, fp, lr}
    4fb8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    4fbc:	ldmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4fc0:	tstcs	r0, r7, lsl #20
    4fc4:			; <UNDEFINED> instruction: 0x4603447a
    4fc8:			; <UNDEFINED> instruction: 0xf7fc4620
    4fcc:			; <UNDEFINED> instruction: 0xf7fce84a
    4fd0:	svclt	0x0000e8ee
    4fd4:	andeq	r2, r1, r6, lsl pc
    4fd8:	andeq	r0, r0, ip, lsl r1
    4fdc:	andeq	r2, r0, ip, ror #5
    4fe0:	ldrdeq	r1, [r0], -ip
    4fe4:	svcmi	0x00f0e92d
    4fe8:			; <UNDEFINED> instruction: 0xf8df4691
    4fec:			; <UNDEFINED> instruction: 0x469b26f0
    4ff0:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    4ff4:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
    4ff8:	svceq	0x0024f1b9
    4ffc:	ldmpl	r3, {r1, r4, r8, r9, sl, fp, ip, pc}^
    5000:	movwls	r6, #30747	; 0x781b
    5004:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5008:	cmphi	sp, #0, 4	; <UNPREDICTABLE>
    500c:	strmi	r4, [ip], -r6, lsl #12
    5010:	suble	r2, r2, r0, lsl #18
    5014:	stmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5018:	andvs	r2, r3, r0, lsl #6
    501c:			; <UNDEFINED> instruction: 0xf7fc4680
    5020:	ldmdavc	r3!, {r4, r6, fp, sp, lr, pc}
    5024:	stmdavs	r0, {r0, r4, r5, r9, sl, lr}
    5028:			; <UNDEFINED> instruction: 0xf811e001
    502c:			; <UNDEFINED> instruction: 0xf8303f01
    5030:			; <UNDEFINED> instruction: 0xf4155013
    5034:	mvnsle	r5, r0, lsl #10
    5038:	eorle	r2, ip, sp, lsr #22
    503c:	strtmi	r4, [fp], -sl, asr #12
    5040:	ldrtmi	r4, [r0], -r1, lsr #12
    5044:	svc	0x00b2f7fb
    5048:	adcsmi	r6, r3, #2293760	; 0x230000
    504c:	strmi	r9, [r1], r3, lsl #6
    5050:	andsle	r4, sp, sl, lsl #13
    5054:	ldrdpl	pc, [r0], -r8
    5058:			; <UNDEFINED> instruction: 0xb127b9b5
    505c:	ldmdavc	lr, {r0, r1, r8, r9, fp, ip, pc}
    5060:			; <UNDEFINED> instruction: 0xf0402e00
    5064:	stmib	fp, {r0, r1, r3, r6, r7, pc}^
    5068:			; <UNDEFINED> instruction: 0xf8df9a00
    506c:			; <UNDEFINED> instruction: 0xf8df2678
    5070:	ldrbtmi	r3, [sl], #-1648	; 0xfffff990
    5074:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5078:	subsmi	r9, sl, r7, lsl #22
    507c:	msrhi	CPSR_fs, #64	; 0x40
    5080:	andlt	r4, r9, r8, lsr #12
    5084:	svchi	0x00f0e8bd
    5088:	tstle	r4, r2, lsr #26
    508c:	strb	r2, [r4, r1, lsl #10]!
    5090:	ldmdavc	r6!, {r0, r1, r2, r3, r8, ip, sp, pc}
    5094:	strcs	fp, [r4, #-2334]	; 0xfffff6e2
    5098:	stcge	7, cr14, [r6], {231}	; 0xe7
    509c:			; <UNDEFINED> instruction: 0x4631e7ba
    50a0:			; <UNDEFINED> instruction: 0xf7fc4638
    50a4:			; <UNDEFINED> instruction: 0xf04fe820
    50a8:			; <UNDEFINED> instruction: 0xf04f0901
    50ac:	stmdacs	r0, {r9, fp}
    50b0:			; <UNDEFINED> instruction: 0xf1a6d0f1
    50b4:			; <UNDEFINED> instruction: 0xf1b80845
    50b8:	ldmdale	r9, {r0, r1, r2, r3, r5, r8, r9, sl, fp}
    50bc:			; <UNDEFINED> instruction: 0xf008e8df
    50c0:	ldmdane	r8, {r3, r4, r6, fp, ip}^
    50c4:	ldmdane	r8, {r3, r4, fp, ip}^
    50c8:	ldmdapl	r8, {r3, r4, r6, fp, ip}
    50cc:	ldmdapl	r8, {r3, r4, fp, ip}
    50d0:	ldmdane	r8, {r3, r4, fp, ip}
    50d4:	ldmdane	r8, {r3, r4, r6, fp, ip, lr}
    50d8:	ldmdane	r8, {r3, r4, fp, ip}
    50dc:	ldmdane	r8, {r3, r4, fp, ip}
    50e0:	ldmdane	r8, {r3, r4, fp, ip}^
    50e4:	ldmdane	r8, {r3, r4, fp, ip}^
    50e8:	ldmdane	r8, {r3, r4, r6, fp, ip}
    50ec:	ldmdapl	r8, {r3, r4, fp, ip}
    50f0:	stceq	0, cr15, [r1], {79}	; 0x4f
    50f4:	addvs	pc, r0, #1325400064	; 0x4f000000
    50f8:	cdpcs	14, 3, cr3, cr5, cr2, {2}
    50fc:	addhi	pc, r5, r0, lsl #4
    5100:			; <UNDEFINED> instruction: 0xf016e8df
    5104:	addeq	r0, r3, pc, asr #4
    5108:	subseq	r0, ip, #131	; 0x83
    510c:	subeq	r0, sl, #131	; 0x83
    5110:	addeq	r0, r3, r3, lsl #1
    5114:	subeq	r0, r5, #131	; 0x83
    5118:	subeq	r0, r0, #131	; 0x83
    511c:	addeq	r0, r3, r3, lsl #1
    5120:	addeq	r0, r3, r2, ror #4
    5124:	addeq	r0, r3, r3, lsl #1
    5128:	addeq	r0, r3, lr, lsr r2
    512c:	addeq	r0, r3, r3, lsl #1
    5130:	rsbeq	r0, r0, #131	; 0x83
    5134:	addeq	r0, r3, lr, asr r2
    5138:	addeq	r0, r3, r3, lsl #1
    513c:	addeq	r0, r3, r3, lsl #1
    5140:	addeq	r0, r3, r3, lsl #1
    5144:	tsteq	r3, sl, lsl #1
    5148:	addeq	r0, r3, r3, lsl #1
    514c:	subeq	r0, sl, #131	; 0x83
    5150:	addeq	r0, r3, r3, lsl #1
    5154:	subeq	r0, r5, #131	; 0x83
    5158:	subeq	r0, r0, #131	; 0x83
    515c:	addeq	r0, r3, r3, lsl #1
    5160:	addeq	r0, r3, r3, lsl #1
    5164:	addeq	r0, r3, r3, lsl #1
    5168:	addeq	r0, r3, lr, lsr r2
    516c:	andseq	r0, pc, #131	; 0x83
    5170:	teqcs	r0, r8, lsr r6
    5174:	svc	0x00b6f7fb
    5178:	adcsle	r2, r9, r0, lsl #16
    517c:	ldmdavc	fp, {r0, r1, r8, r9, fp, ip, pc}^
    5180:			; <UNDEFINED> instruction: 0xf0002b44
    5184:	blcs	1a65aa0 <program_name@@Base+0x1a4b704>
    5188:	mvnhi	pc, r0
    518c:			; <UNDEFINED> instruction: 0xf0002b42
    5190:			; <UNDEFINED> instruction: 0xf1b8823f
    5194:	ldmdale	r8!, {r0, r1, r2, r3, r5, r8, r9, sl, fp}
    5198:			; <UNDEFINED> instruction: 0xf018e8df
    519c:	eorseq	r0, r7, r9, lsl r1
    51a0:	ldrsbteq	r0, [r7], -r3
    51a4:	eorseq	r0, r7, r7, lsr r0
    51a8:	eorseq	r0, r7, sp, lsr #1
    51ac:	eorseq	r0, r7, ip, ror r0
    51b0:	rsbeq	r0, r4, r7, lsr r0
    51b4:	eorseq	r0, r7, r7, lsr r0
    51b8:	rsbseq	r0, r0, r7, lsr r0
    51bc:	eorseq	r0, r7, r7, lsr r0
    51c0:	eorseq	r0, r7, r7, lsr r0
    51c4:	subeq	r0, ip, r8, asr r0
    51c8:	eorseq	r0, r7, r7, lsr r0
    51cc:	eorseq	r0, r7, r7, lsr r0
    51d0:	eorseq	r0, r7, r7, lsr r0
    51d4:	eorseq	r0, ip, r7, lsr r0
    51d8:	eorseq	r0, r7, r5, lsr #2
    51dc:	eorseq	r0, r7, r7, lsr r0
    51e0:	ldrsbteq	r0, [r7], -r3
    51e4:	eorseq	r0, r7, r7, lsr r0
    51e8:	eorseq	r0, r7, sp, lsr #1
    51ec:	eorseq	r0, r7, ip, ror r0
    51f0:	eorseq	r0, r7, r7, lsr r0
    51f4:	eorseq	r0, r7, r7, lsr r0
    51f8:	rsbseq	r0, r0, r7, lsr r0
    51fc:			; <UNDEFINED> instruction: 0x46384631
    5200:	svc	0x0070f7fb
    5204:			; <UNDEFINED> instruction: 0xf47f2800
    5208:			; <UNDEFINED> instruction: 0xf045af54
    520c:	stmib	fp, {r1, r8, sl}^
    5210:	str	r9, [sl, -r0, lsl #20]!
    5214:	stceq	0, cr15, [r1], {79}	; 0x4f
    5218:	bicspl	lr, sl, #323584	; 0x4f000
    521c:			; <UNDEFINED> instruction: 0xf0402b00
    5220:	b	13e588c <program_name@@Base+0x13cb4f0>
    5224:	b	13cdf54 <program_name@@Base+0x13b3bb8>
    5228:	b	10cdb54 <program_name@@Base+0x10b37b8>
    522c:			; <UNDEFINED> instruction: 0x469153d9
    5230:			; <UNDEFINED> instruction: 0xe07a469a
    5234:	addvs	pc, r0, #1325400064	; 0x4f000000
    5238:			; <UNDEFINED> instruction: 0xf04f2300
    523c:			; <UNDEFINED> instruction: 0xf04f0c01
    5240:			; <UNDEFINED> instruction: 0xf04f0e07
    5244:	strls	r0, [r0, #-2048]	; 0xfffff800
    5248:	tst	lr, r4, lsl #8
    524c:	addvs	pc, r0, #1325400064	; 0x4f000000
    5250:			; <UNDEFINED> instruction: 0xf04f2300
    5254:			; <UNDEFINED> instruction: 0xf04f0c01
    5258:			; <UNDEFINED> instruction: 0xf04f0e08
    525c:	strls	r0, [r0, #-2048]	; 0xfffff800
    5260:			; <UNDEFINED> instruction: 0xe1249404
    5264:	addvs	pc, r0, #1325400064	; 0x4f000000
    5268:			; <UNDEFINED> instruction: 0xf04f2300
    526c:			; <UNDEFINED> instruction: 0xf04f0c01
    5270:			; <UNDEFINED> instruction: 0xf04f0e05
    5274:	strls	r0, [r0, #-2048]	; 0xfffff800
    5278:	cmp	ip, r4, lsl #8
    527c:	addvs	pc, r0, #1325400064	; 0x4f000000
    5280:			; <UNDEFINED> instruction: 0xf04f2300
    5284:			; <UNDEFINED> instruction: 0xf04f0c01
    5288:			; <UNDEFINED> instruction: 0xf04f0e04
    528c:	strls	r0, [r0, #-2048]	; 0xfffff800
    5290:			; <UNDEFINED> instruction: 0xe12e9404
    5294:	stceq	0, cr15, [r1], {79}	; 0x4f
    5298:	addvs	pc, r0, #1325400064	; 0x4f000000
    529c:	stmib	sp, {r8, r9, sp}^
    52a0:	strcs	r2, [r0], -r0, lsl #6
    52a4:			; <UNDEFINED> instruction: 0xf1ba2700
    52a8:			; <UNDEFINED> instruction: 0xf0400f00
    52ac:	b	15a58f0 <program_name@@Base+0x158b554>
    52b0:			; <UNDEFINED> instruction: 0xf0400307
    52b4:	ldmib	sp, {r0, r1, r2, r3, r6, r8, pc}^
    52b8:	stmib	sp, {r9, ip}^
    52bc:	blx	25eed6 <program_name@@Base+0x244b3a>
    52c0:	blx	fea84ad2 <program_name@@Base+0xfea6a736>
    52c4:	blx	5eed2 <program_name@@Base+0x44b36>
    52c8:	ldrtmi	lr, [lr], #3594	; 0xe0a
    52cc:			; <UNDEFINED> instruction: 0xf1be4677
    52d0:			; <UNDEFINED> instruction: 0xf0400f00
    52d4:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r7, r8, pc}^
    52d8:	tstmi	r3, #4, 6	; 0x10000000
    52dc:	teqhi	sl, r0, asr #32	; <UNPREDICTABLE>
    52e0:	ldrdeq	lr, [r0, -sp]
    52e4:	blx	196b1a <program_name@@Base+0x17c77e>
    52e8:	blx	fe9c1efe <program_name@@Base+0xfe9a7b62>
    52ec:	blx	2baf6 <program_name@@Base+0x1175a>
    52f0:	ldrmi	r3, [sl], #775	; 0x307
    52f4:			; <UNDEFINED> instruction: 0xf04fe019
    52f8:			; <UNDEFINED> instruction: 0xf44f0c01
    52fc:	movwcs	r6, #640	; 0x280
    5300:	movwcs	lr, #2509	; 0x9cd
    5304:	strcs	r2, [r0, -r0, lsl #12]
    5308:	svceq	0x0000f1ba
    530c:	orrhi	pc, r5, r0, asr #32
    5310:	movweq	lr, #31318	; 0x7a56
    5314:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
    5318:	ldrdeq	lr, [r0, -sp]
    531c:	vqrdmulh.s<illegal width 8>	d15, d1, d9
    5320:	movwcc	pc, #43776	; 0xab00	; <UNPREDICTABLE>
    5324:	bls	441d0 <program_name@@Base+0x29e34>
    5328:	bls	d6598 <program_name@@Base+0xbc1fc>
    532c:	strbtmi	r4, [r3], #-1555	; 0xfffff9ed
    5330:			; <UNDEFINED> instruction: 0xf8126023
    5334:	blcs	1136c <version_etc_copyright@@Base+0xa0f4>
    5338:	mrcge	4, 4, APSR_nzcv, cr5, cr15, {1}
    533c:	streq	pc, [r2, #-69]	; 0xffffffbb
    5340:			; <UNDEFINED> instruction: 0xf04fe691
    5344:			; <UNDEFINED> instruction: 0xf44f0c01
    5348:	movwcs	r6, #640	; 0x280
    534c:	movwcs	lr, #2509	; 0x9cd
    5350:	strcs	r2, [r0, -r0, lsl #12]
    5354:	svceq	0x0000f1ba
    5358:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
    535c:	movweq	lr, #31318	; 0x7a56
    5360:	cmnhi	r2, r0, asr #32	; <UNPREDICTABLE>
    5364:	andne	lr, r0, #3620864	; 0x374000
    5368:	strvs	lr, [r4, -sp, asr #19]
    536c:	vseleq.f64	d15, d2, d9
    5370:	strvs	pc, [r1, -r9, lsr #23]
    5374:	vmla.f64	d15, d10, d1
    5378:			; <UNDEFINED> instruction: 0x467744be
    537c:	svceq	0x0000f1be
    5380:	cmnhi	r9, r0, asr #32	; <UNPREDICTABLE>
    5384:	movwcs	lr, #18909	; 0x49dd
    5388:	tsteq	r3, r2, asr sl
    538c:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
    5390:	stmdbhi	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    5394:	vseleq.f64	d15, d9, d6
    5398:	vmla.f64	d15, d7, d8
    539c:	strvs	pc, [r8, -r6, lsr #23]
    53a0:			; <UNDEFINED> instruction: 0x467744be
    53a4:	svceq	0x0000f1be
    53a8:	cmnhi	r6, r0, asr #32	; <UNPREDICTABLE>
    53ac:	movwcs	lr, #18909	; 0x49dd
    53b0:			; <UNDEFINED> instruction: 0xf0404313
    53b4:	ldmib	sp, {r1, r7, r8, pc}^
    53b8:	movwcs	r8, #2304	; 0x900
    53bc:			; <UNDEFINED> instruction: 0xf109fb06
    53c0:	tstne	r7, r8, lsl #22	; <UNPREDICTABLE>
    53c4:	bls	244264 <program_name@@Base+0x229ec8>
    53c8:	tstmi	sp, #-1979711488	; 0x8a000000
    53cc:	vst1.32	{d30}, [pc :128]!
    53d0:	movwcs	r6, #640	; 0x280
    53d4:	stceq	0, cr15, [r1], {79}	; 0x4f
    53d8:	cdpeq	0, 0, cr15, cr6, cr15, {2}
    53dc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    53e0:	strls	r9, [r4], #-1280	; 0xfffffb00
    53e4:			; <UNDEFINED> instruction: 0xf04fe01f
    53e8:	ldr	r0, [lr, r1, lsl #24]
    53ec:	strvs	pc, [r2, -r9, lsr #23]
    53f0:	ldrtmi	r2, [ip], -r0, lsl #10
    53f4:	strmi	pc, [r2, #-3050]	; 0xfffff416
    53f8:	andcs	fp, r1, sp, lsl #2
    53fc:	movwmi	r2, #4352	; 0x1100
    5400:	blx	275036 <program_name@@Base+0x25ac9a>
    5404:			; <UNDEFINED> instruction: 0xf04ff103
    5408:	blx	93c0e <program_name@@Base+0x79872>
    540c:			; <UNDEFINED> instruction: 0xf04f110a
    5410:	svclt	0x000a3aff
    5414:	bls	c42c0 <program_name@@Base+0xa9f24>
    5418:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    541c:			; <UNDEFINED> instruction: 0xf1be448a
    5420:			; <UNDEFINED> instruction: 0xf0000e01
    5424:	mulcs	r0, sp, r0
    5428:			; <UNDEFINED> instruction: 0xf1ba2100
    542c:	rscle	r0, r6, r0, lsl #30
    5430:	blx	fea7f3aa <program_name@@Base+0xfea6500e>
    5434:	strcs	r6, [r0, #-1794]	; 0xfffff8fe
    5438:	blx	ffa96d32 <program_name@@Base+0xffa7c996>
    543c:	tstlt	sp, r2, lsl #10
    5440:	tstcs	r0, r1
    5444:	svclt	0x000b4301
    5448:			; <UNDEFINED> instruction: 0xf103fb09
    544c:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    5450:	tstne	sl, r2, lsl #22	; <UNPREDICTABLE>
    5454:	bcc	1598 <__assert_fail@plt+0x3d4>
    5458:	blx	fea7508a <program_name@@Base+0xfea5acee>
    545c:			; <UNDEFINED> instruction: 0xf04f9a02
    5460:	strmi	r0, [sl], #2049	; 0x801
    5464:	mcreq	1, 0, pc, cr1, cr14, {5}	; <UNPREDICTABLE>
    5468:	andcs	sp, r0, sl, ror r0
    546c:			; <UNDEFINED> instruction: 0xf1ba2100
    5470:	rscle	r0, r7, r0, lsl #30
    5474:	blx	fea7f3f2 <program_name@@Base+0xfea65056>
    5478:	strcs	r6, [r0, #-1794]	; 0xfffff8fe
    547c:	blx	ffa96d76 <program_name@@Base+0xffa7c9da>
    5480:	tstlt	sp, r2, lsl #10
    5484:	tstcs	r0, r1
    5488:	svclt	0x000b4301
    548c:			; <UNDEFINED> instruction: 0xf103fb09
    5490:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    5494:	tstne	sl, r2, lsl #22	; <UNPREDICTABLE>
    5498:	bcc	15dc <__assert_fail@plt+0x418>
    549c:	blx	fea750ce <program_name@@Base+0xfea5ad32>
    54a0:			; <UNDEFINED> instruction: 0xf04f9a02
    54a4:	strmi	r0, [sl], #2049	; 0x801
    54a8:	mcreq	1, 0, pc, cr1, cr14, {5}	; <UNPREDICTABLE>
    54ac:	andcs	sp, r0, r8, asr r0
    54b0:			; <UNDEFINED> instruction: 0xf1ba2100
    54b4:	rscle	r0, r7, r0, lsl #30
    54b8:	blx	fea7f436 <program_name@@Base+0xfea6509a>
    54bc:	strcs	r6, [r0, #-1794]	; 0xfffff8fe
    54c0:	blx	ffa96dba <program_name@@Base+0xffa7ca1e>
    54c4:	tstlt	sp, r2, lsl #10
    54c8:	tstcs	r0, r1
    54cc:	svclt	0x000b4301
    54d0:			; <UNDEFINED> instruction: 0xf103fb09
    54d4:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    54d8:	tstne	sl, r2, lsl #22	; <UNPREDICTABLE>
    54dc:	bcc	1620 <__assert_fail@plt+0x45c>
    54e0:	blx	fea75112 <program_name@@Base+0xfea5ad76>
    54e4:			; <UNDEFINED> instruction: 0xf04f9a02
    54e8:	strmi	r0, [sl], #2049	; 0x801
    54ec:	mcreq	1, 0, pc, cr1, cr14, {5}	; <UNPREDICTABLE>
    54f0:	andcs	sp, r0, r6, lsr r0
    54f4:			; <UNDEFINED> instruction: 0xf1ba2100
    54f8:	rscle	r0, r7, r0, lsl #30
    54fc:	blx	fea7f47a <program_name@@Base+0xfea650de>
    5500:	strcs	r6, [r0, #-1794]	; 0xfffff8fe
    5504:	blx	ffa96dfe <program_name@@Base+0xffa7ca62>
    5508:	tstlt	sp, r2, lsl #10
    550c:	tstcs	r0, r1
    5510:	svclt	0x000b4301
    5514:			; <UNDEFINED> instruction: 0xf103fb09
    5518:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    551c:	tstne	sl, r2, lsl #22	; <UNPREDICTABLE>
    5520:	bcc	1664 <__assert_fail@plt+0x4a0>
    5524:	blx	fea75156 <program_name@@Base+0xfea5adba>
    5528:			; <UNDEFINED> instruction: 0xf04f9a02
    552c:	strmi	r0, [sl], #2049	; 0x801
    5530:	mcreq	1, 0, pc, cr1, cr14, {5}	; <UNPREDICTABLE>
    5534:	andcs	sp, r0, r4, lsl r0
    5538:			; <UNDEFINED> instruction: 0xf1ba2100
    553c:	rscle	r0, r7, r0, lsl #30
    5540:	b	13ff4bc <program_name@@Base+0x13e5120>
    5544:	bl	6624b4 <program_name@@Base+0x648118>
    5548:	bl	1287974 <program_name@@Base+0x126d5d8>
    554c:	blcs	7d7c <version_etc_copyright@@Base+0xb04>
    5550:	mcrge	4, 7, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    5554:			; <UNDEFINED> instruction: 0xf04f2501
    5558:			; <UNDEFINED> instruction: 0xf04f39ff
    555c:			; <UNDEFINED> instruction: 0xe6e43aff
    5560:	stcls	13, cr9, [r4], {-0}
    5564:	streq	lr, [r8, #-2629]	; 0xfffff5bb
    5568:	blls	ff0ec <program_name@@Base+0xe4d50>
    556c:	addvs	pc, r0, #1325400064	; 0x4f000000
    5570:	blcs	10a37e4 <program_name@@Base+0x1089448>
    5574:			; <UNDEFINED> instruction: 0xf04fbf14
    5578:			; <UNDEFINED> instruction: 0xf04f0c01
    557c:	ldr	r0, [fp, #3075]!	; 0xc03
    5580:	pkhtb	r1, r0, r3, asr #15
    5584:			; <UNDEFINED> instruction: 0x461017d1
    5588:	smlabteq	r0, sp, r9, lr
    558c:	ldrbne	lr, [r1, r9, lsl #13]
    5590:	stmib	sp, {r4, r9, sl, lr}^
    5594:	ldrt	r0, [r5], r0, lsl #2
    5598:			; <UNDEFINED> instruction: 0x461017d1
    559c:	smlabteq	r0, sp, r9, lr
    55a0:	b	13ff100 <program_name@@Base+0x13e4d64>
    55a4:	blcs	1a414 <program_name@@Base+0x78>
    55a8:	b	13f9ad0 <program_name@@Base+0x13df734>
    55ac:	b	13ce3dc <program_name@@Base+0x13b4040>
    55b0:	b	10cdfdc <program_name@@Base+0x10b3c40>
    55b4:			; <UNDEFINED> instruction: 0x46915399
    55b8:	ssat	r4, #23, sl, lsl #13
    55bc:			; <UNDEFINED> instruction: 0xe70b17d3
    55c0:			; <UNDEFINED> instruction: 0xe63c17d3
    55c4:			; <UNDEFINED> instruction: 0xe64617d3
    55c8:			; <UNDEFINED> instruction: 0xe65017d3
    55cc:	blx	fea6c1d6 <program_name@@Base+0xfea51e3a>
    55d0:	movwcs	r0, #259	; 0x103
    55d4:	blls	2a1f0 <program_name@@Base+0xfe54>
    55d8:	ldmib	sp, {r2, r8, ip, pc}^
    55dc:	blx	ffa859f6 <program_name@@Base+0xffa6b65a>
    55e0:	stmdbcs	r0, {r0, r1, r8}
    55e4:	mcrge	4, 3, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    55e8:	strcs	r2, [r0, -r1, lsl #12]
    55ec:	blls	3ef70 <program_name@@Base+0x24bd4>
    55f0:	smlatbeq	r3, r9, fp, pc	; <UNPREDICTABLE>
    55f4:	movwls	r2, #21248	; 0x5300
    55f8:	tstls	r4, r0, lsl #22
    55fc:	ldrdeq	lr, [r4, -sp]
    5600:	smlatteq	r3, sl, fp, pc	; <UNPREDICTABLE>
    5604:			; <UNDEFINED> instruction: 0xf43f2900
    5608:	strcs	sl, [r1], -r9, lsr #29
    560c:	strt	r2, [r5], r0, lsl #14
    5610:	stceq	0, cr15, [r2], {79}	; 0x4f
    5614:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
    5618:	blls	3ebd8 <program_name@@Base+0x2483c>
    561c:	smlatbeq	r3, r9, fp, pc	; <UNPREDICTABLE>
    5620:	movwls	r2, #21248	; 0x5300
    5624:	tstls	r4, r0, lsl #22
    5628:	ldrdeq	lr, [r4, -sp]
    562c:	smlatteq	r3, sl, fp, pc	; <UNPREDICTABLE>
    5630:			; <UNDEFINED> instruction: 0xf43f2900
    5634:	strcs	sl, [r1], -sp, ror #28
    5638:	strbt	r2, [r9], -r0, lsl #14
    563c:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    5640:	bcc	1784 <__assert_fail@plt+0x5c0>
    5644:	ldrbt	r2, [r0], -r1, lsl #10
    5648:			; <UNDEFINED> instruction: 0xf04f2301
    564c:			; <UNDEFINED> instruction: 0xf04f39ff
    5650:			; <UNDEFINED> instruction: 0xe6ba3aff
    5654:			; <UNDEFINED> instruction: 0xf04f9b00
    5658:	blx	fe987a62 <program_name@@Base+0xfe96d6c6>
    565c:	strmi	r0, [r8], -r3, lsl #2
    5660:	blx	ffb96f8e <program_name@@Base+0xffb7cbf2>
    5664:	stmdbcs	r0, {r0, r1, r8}
    5668:	mrcge	4, 1, APSR_nzcv, cr5, cr15, {1}
    566c:	movwcs	r2, #513	; 0x201
    5670:	movwcs	lr, #18893	; 0x49cd
    5674:	blls	3ef38 <program_name@@Base+0x24b9c>
    5678:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    567c:	smlatbeq	r3, r6, fp, pc	; <UNPREDICTABLE>
    5680:	strbmi	r4, [r9], -r8, lsl #12
    5684:	smlatteq	r3, lr, fp, pc	; <UNPREDICTABLE>
    5688:			; <UNDEFINED> instruction: 0xf43f2900
    568c:	andcs	sl, r1, #1968	; 0x7b0
    5690:	stmib	sp, {r8, r9, sp}^
    5694:	ldrbt	r2, [r5], -r4, lsl #6
    5698:			; <UNDEFINED> instruction: 0xf04f9b00
    569c:	blx	fe987aa6 <program_name@@Base+0xfe96d70a>
    56a0:	strmi	r0, [r8], -r3, lsl #2
    56a4:	blx	ffb96fd2 <program_name@@Base+0xffb7cc36>
    56a8:	stmdbcs	r0, {r0, r1, r8}
    56ac:	mrcge	4, 3, APSR_nzcv, cr14, cr15, {1}
    56b0:	movwcs	r2, #513	; 0x201
    56b4:	movwcs	lr, #18893	; 0x49cd
    56b8:			; <UNDEFINED> instruction: 0xf04fe678
    56bc:			; <UNDEFINED> instruction: 0xf04f39ff
    56c0:	movwcs	r3, #6911	; 0x1aff
    56c4:	blmi	23f0d0 <program_name@@Base+0x224d34>
    56c8:	stmdbmi	r8, {r5, r6, r9, sp}
    56cc:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    56d0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    56d4:	ldcl	7, cr15, [r6, #-1004]!	; 0xfffffc14
    56d8:	stc	7, cr15, [ip], {251}	; 0xfb
    56dc:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    56e0:	strdeq	r0, [r0], -r4
    56e4:	andeq	r2, r1, r6, asr lr
    56e8:	andeq	r1, r0, r2, lsr #24
    56ec:	andeq	r1, r0, r8, ror #23
    56f0:	strdeq	r1, [r0], -r6
    56f4:			; <UNDEFINED> instruction: 0x460fb5f0
    56f8:			; <UNDEFINED> instruction: 0x46164916
    56fc:	addlt	r4, r3, r6, lsl sl
    5700:			; <UNDEFINED> instruction: 0x466c4479
    5704:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    5708:			; <UNDEFINED> instruction: 0xf04f9201
    570c:	mrslt	r0, R8_usr
    5710:	ldrtmi	r4, [r2], -r4, lsl #12
    5714:			; <UNDEFINED> instruction: 0x46204639
    5718:	ldc	7, cr15, [ip], {251}	; 0xfb
    571c:	svclt	0x00182e00
    5720:	svceq	0x0003f110
    5724:	stmdale	sl, {r0, r2, r9, sl, lr}
    5728:	blmi	2d7f60 <program_name@@Base+0x2bdbc4>
    572c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5730:	blls	5f7a0 <program_name@@Base+0x45404>
    5734:	qaddle	r4, sl, fp
    5738:	andlt	r4, r3, r8, lsr #12
    573c:	strdcs	fp, [r0], -r0
    5740:			; <UNDEFINED> instruction: 0xf830f000
    5744:	mvnle	r2, r0, lsl #16
    5748:	strcs	r7, [r1, #-2107]	; 0xfffff7c5
    574c:	strb	r6, [fp, r3, lsr #32]!
    5750:	mrrc	7, 15, pc, r0, cr11	; <UNPREDICTABLE>
    5754:	andeq	r2, r1, r8, asr #15
    5758:	strdeq	r0, [r0], -r4
    575c:	muleq	r1, ip, r7
    5760:			; <UNDEFINED> instruction: 0x4604b570
    5764:	ldcl	7, cr15, [r0], #-1004	; 0xfffffc14
    5768:			; <UNDEFINED> instruction: 0xf0056825
    576c:	strmi	r0, [r6], -r0, lsr #10
    5770:			; <UNDEFINED> instruction: 0xf0004620
    5774:	strmi	pc, [r4], -r1, asr #16
    5778:	teqlt	r8, r5, asr r9
    577c:			; <UNDEFINED> instruction: 0xf7fbb97e
    5780:	stmdavs	r4, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
    5784:	svclt	0x00183c09
    5788:	ldrbtcc	pc, [pc], #79	; 5790 <__assert_fail@plt+0x45cc>	; <UNPREDICTABLE>
    578c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    5790:			; <UNDEFINED> instruction: 0xf7fbb928
    5794:	andvs	lr, r4, lr, lsr #25
    5798:	ldrbtcc	pc, [pc], #79	; 57a0 <__assert_fail@plt+0x45dc>	; <UNPREDICTABLE>
    579c:			; <UNDEFINED> instruction: 0xf04fe7f6
    57a0:	udf	#13135	; 0x334f
    57a4:	tstcs	r0, r8, lsl #10
    57a8:	stcl	7, cr15, [r2], #1004	; 0x3ec
    57ac:	stmdavc	r3, {r4, r5, r6, r8, ip, sp, pc}
    57b0:	tstle	r3, r3, asr #22
    57b4:	stmdblt	fp, {r0, r1, r6, fp, ip, sp, lr}
    57b8:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
    57bc:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
    57c0:	bl	fefc37b4 <program_name@@Base+0xfefa9418>
    57c4:	svclt	0x00183800
    57c8:	stclt	0, cr2, [r8, #-4]
    57cc:	stclt	0, cr2, [r8, #-4]
    57d0:	andeq	r1, r0, lr, lsr fp
    57d4:	andcs	fp, lr, r8, lsl #10
    57d8:	ldcl	7, cr15, [r6], {251}	; 0xfb
    57dc:	stmdavc	r3, {r4, r8, ip, sp, pc}
    57e0:	stfltd	f3, [r8, #-108]	; 0xffffff94
    57e4:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    57e8:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
    57ec:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    57f0:	andeq	r1, r0, lr, lsl fp
    57f4:	andeq	r1, r0, r8, lsl fp
    57f8:	addlt	fp, r3, r0, lsr r5
    57fc:			; <UNDEFINED> instruction: 0xf7fb4604
    5800:	stmdacs	r0, {r1, r3, r4, r7, sl, fp, sp, lr, pc}
    5804:	blle	7d708c <program_name@@Base+0x7bccf0>
    5808:	ldc	7, cr15, [ip], #-1004	; 0xfffffc14
    580c:	strtmi	fp, [r0], -r8, ror #18
    5810:			; <UNDEFINED> instruction: 0xf824f000
    5814:			; <UNDEFINED> instruction: 0xf7fbb1b8
    5818:	strmi	lr, [r5], -ip, ror #24
    581c:	stmdavs	ip!, {r5, r9, sl, lr}
    5820:	ldc	7, cr15, [r8], {251}	; 0xfb
    5824:	andlt	fp, r3, ip, lsr #19
    5828:			; <UNDEFINED> instruction: 0x4620bd30
    582c:	stc	7, cr15, [r2], {251}	; 0xfb
    5830:	andcs	r2, r0, #1073741824	; 0x40000000
    5834:	mrsls	r2, LR_irq
    5838:	bl	ffec382c <program_name@@Base+0xffea9490>
    583c:	svclt	0x00083101
    5840:	svccc	0x00fff1b0
    5844:	strtmi	sp, [r0], -r3, ror #3
    5848:	pop	{r0, r1, ip, sp, pc}
    584c:			; <UNDEFINED> instruction: 0xf7fb4030
    5850:			; <UNDEFINED> instruction: 0xf04fbc7f
    5854:	strdvs	r3, [ip], -pc	; <UNPREDICTABLE>
    5858:	svclt	0x0000e7e5
    585c:			; <UNDEFINED> instruction: 0x4604b510
    5860:	smlawblt	r8, r2, r0, fp
    5864:	stc	7, cr15, [lr], {251}	; 0xfb
    5868:	stmdavs	r3!, {r4, r8, ip, sp, pc}
    586c:	strle	r0, [r5], #-1499	; 0xfffffa25
    5870:	andlt	r4, r2, r0, lsr #12
    5874:			; <UNDEFINED> instruction: 0x4010e8bd
    5878:	bllt	1f4386c <program_name@@Base+0x1f294d0>
    587c:	andcs	r2, r0, #1073741824	; 0x40000000
    5880:	strtmi	r2, [r0], -r0, lsl #6
    5884:			; <UNDEFINED> instruction: 0xf0009100
    5888:	strtmi	pc, [r0], -r7, lsl #16
    588c:	pop	{r1, ip, sp, pc}
    5890:			; <UNDEFINED> instruction: 0xf7fb4010
    5894:	svclt	0x0000bb6f
    5898:	addlt	fp, r4, r0, ror r5
    589c:	strne	lr, [r1, #-2512]	; 0xfffff630
    58a0:	cfmadd32ls	mvax0, mvfx4, mvfx8, mvfx4
    58a4:	andle	r4, r6, sp, lsl #5
    58a8:	strls	r4, [r8], -r0, lsr #12
    58ac:	pop	{r2, ip, sp, pc}
    58b0:			; <UNDEFINED> instruction: 0xf7fb4070
    58b4:	ldmib	r0, {r0, r2, r4, r6, sl, fp, ip, sp, pc}^
    58b8:	addmi	r1, sp, #4, 10	; 0x1000000
    58bc:	bvs	117a094 <program_name@@Base+0x115fcf8>
    58c0:	mvnsle	r2, r0, lsl #26
    58c4:	movwcs	lr, #10701	; 0x29cd
    58c8:	ldc	7, cr15, [r4], #-1004	; 0xfffffc14
    58cc:	movwcs	lr, #10717	; 0x29dd
    58d0:			; <UNDEFINED> instruction: 0xf7fb9600
    58d4:	strmi	lr, [fp], -lr, lsr #23
    58d8:			; <UNDEFINED> instruction: 0x46021c59
    58dc:			; <UNDEFINED> instruction: 0xf1b2bf08
    58e0:	strdle	r3, [r8], -pc	; <UNPREDICTABLE>
    58e4:	strtmi	r6, [r8], -r1, lsr #16
    58e8:	tstcs	r4, #196, 18	; 0x310000
    58ec:	tsteq	r0, r1, lsr #32	; <UNPREDICTABLE>
    58f0:	andlt	r6, r4, r1, lsr #32
    58f4:			; <UNDEFINED> instruction: 0xf04fbd70
    58f8:	udf	#41743	; 0xa30f
    58fc:	andeq	r0, r0, r0
    5900:	svclt	0x00081e4a
    5904:			; <UNDEFINED> instruction: 0xf0c04770
    5908:	addmi	r8, r8, #36, 2
    590c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    5910:			; <UNDEFINED> instruction: 0xf0004211
    5914:	blx	fec25d78 <program_name@@Base+0xfec0b9dc>
    5918:	blx	fec82720 <program_name@@Base+0xfec68384>
    591c:	bl	fe8c2328 <program_name@@Base+0xfe8a7f8c>
    5920:			; <UNDEFINED> instruction: 0xf1c30303
    5924:	andge	r0, r4, #2080374784	; 0x7c000000
    5928:	movwne	lr, #15106	; 0x3b02
    592c:	andeq	pc, r0, #79	; 0x4f
    5930:	svclt	0x0000469f
    5934:	andhi	pc, r0, pc, lsr #7
    5938:	svcvc	0x00c1ebb0
    593c:	bl	10b5544 <program_name@@Base+0x109b1a8>
    5940:	svclt	0x00280202
    5944:	sbcvc	lr, r1, r0, lsr #23
    5948:	svcvc	0x0081ebb0
    594c:	bl	10b5554 <program_name@@Base+0x109b1b8>
    5950:	svclt	0x00280202
    5954:	addvc	lr, r1, r0, lsr #23
    5958:	svcvc	0x0041ebb0
    595c:	bl	10b5564 <program_name@@Base+0x109b1c8>
    5960:	svclt	0x00280202
    5964:	subvc	lr, r1, r0, lsr #23
    5968:	svcvc	0x0001ebb0
    596c:	bl	10b5574 <program_name@@Base+0x109b1d8>
    5970:	svclt	0x00280202
    5974:	andvc	lr, r1, r0, lsr #23
    5978:	svcvs	0x00c1ebb0
    597c:	bl	10b5584 <program_name@@Base+0x109b1e8>
    5980:	svclt	0x00280202
    5984:	sbcvs	lr, r1, r0, lsr #23
    5988:	svcvs	0x0081ebb0
    598c:	bl	10b5594 <program_name@@Base+0x109b1f8>
    5990:	svclt	0x00280202
    5994:	addvs	lr, r1, r0, lsr #23
    5998:	svcvs	0x0041ebb0
    599c:	bl	10b55a4 <program_name@@Base+0x109b208>
    59a0:	svclt	0x00280202
    59a4:	subvs	lr, r1, r0, lsr #23
    59a8:	svcvs	0x0001ebb0
    59ac:	bl	10b55b4 <program_name@@Base+0x109b218>
    59b0:	svclt	0x00280202
    59b4:	andvs	lr, r1, r0, lsr #23
    59b8:	svcpl	0x00c1ebb0
    59bc:	bl	10b55c4 <program_name@@Base+0x109b228>
    59c0:	svclt	0x00280202
    59c4:	sbcpl	lr, r1, r0, lsr #23
    59c8:	svcpl	0x0081ebb0
    59cc:	bl	10b55d4 <program_name@@Base+0x109b238>
    59d0:	svclt	0x00280202
    59d4:	addpl	lr, r1, r0, lsr #23
    59d8:	svcpl	0x0041ebb0
    59dc:	bl	10b55e4 <program_name@@Base+0x109b248>
    59e0:	svclt	0x00280202
    59e4:	subpl	lr, r1, r0, lsr #23
    59e8:	svcpl	0x0001ebb0
    59ec:	bl	10b55f4 <program_name@@Base+0x109b258>
    59f0:	svclt	0x00280202
    59f4:	andpl	lr, r1, r0, lsr #23
    59f8:	svcmi	0x00c1ebb0
    59fc:	bl	10b5604 <program_name@@Base+0x109b268>
    5a00:	svclt	0x00280202
    5a04:	sbcmi	lr, r1, r0, lsr #23
    5a08:	svcmi	0x0081ebb0
    5a0c:	bl	10b5614 <program_name@@Base+0x109b278>
    5a10:	svclt	0x00280202
    5a14:	addmi	lr, r1, r0, lsr #23
    5a18:	svcmi	0x0041ebb0
    5a1c:	bl	10b5624 <program_name@@Base+0x109b288>
    5a20:	svclt	0x00280202
    5a24:	submi	lr, r1, r0, lsr #23
    5a28:	svcmi	0x0001ebb0
    5a2c:	bl	10b5634 <program_name@@Base+0x109b298>
    5a30:	svclt	0x00280202
    5a34:	andmi	lr, r1, r0, lsr #23
    5a38:	svccc	0x00c1ebb0
    5a3c:	bl	10b5644 <program_name@@Base+0x109b2a8>
    5a40:	svclt	0x00280202
    5a44:	sbccc	lr, r1, r0, lsr #23
    5a48:	svccc	0x0081ebb0
    5a4c:	bl	10b5654 <program_name@@Base+0x109b2b8>
    5a50:	svclt	0x00280202
    5a54:	addcc	lr, r1, r0, lsr #23
    5a58:	svccc	0x0041ebb0
    5a5c:	bl	10b5664 <program_name@@Base+0x109b2c8>
    5a60:	svclt	0x00280202
    5a64:	subcc	lr, r1, r0, lsr #23
    5a68:	svccc	0x0001ebb0
    5a6c:	bl	10b5674 <program_name@@Base+0x109b2d8>
    5a70:	svclt	0x00280202
    5a74:	andcc	lr, r1, r0, lsr #23
    5a78:	svccs	0x00c1ebb0
    5a7c:	bl	10b5684 <program_name@@Base+0x109b2e8>
    5a80:	svclt	0x00280202
    5a84:	sbccs	lr, r1, r0, lsr #23
    5a88:	svccs	0x0081ebb0
    5a8c:	bl	10b5694 <program_name@@Base+0x109b2f8>
    5a90:	svclt	0x00280202
    5a94:	addcs	lr, r1, r0, lsr #23
    5a98:	svccs	0x0041ebb0
    5a9c:	bl	10b56a4 <program_name@@Base+0x109b308>
    5aa0:	svclt	0x00280202
    5aa4:	subcs	lr, r1, r0, lsr #23
    5aa8:	svccs	0x0001ebb0
    5aac:	bl	10b56b4 <program_name@@Base+0x109b318>
    5ab0:	svclt	0x00280202
    5ab4:	andcs	lr, r1, r0, lsr #23
    5ab8:	svcne	0x00c1ebb0
    5abc:	bl	10b56c4 <program_name@@Base+0x109b328>
    5ac0:	svclt	0x00280202
    5ac4:	sbcne	lr, r1, r0, lsr #23
    5ac8:	svcne	0x0081ebb0
    5acc:	bl	10b56d4 <program_name@@Base+0x109b338>
    5ad0:	svclt	0x00280202
    5ad4:	addne	lr, r1, r0, lsr #23
    5ad8:	svcne	0x0041ebb0
    5adc:	bl	10b56e4 <program_name@@Base+0x109b348>
    5ae0:	svclt	0x00280202
    5ae4:	subne	lr, r1, r0, lsr #23
    5ae8:	svcne	0x0001ebb0
    5aec:	bl	10b56f4 <program_name@@Base+0x109b358>
    5af0:	svclt	0x00280202
    5af4:	andne	lr, r1, r0, lsr #23
    5af8:	svceq	0x00c1ebb0
    5afc:	bl	10b5704 <program_name@@Base+0x109b368>
    5b00:	svclt	0x00280202
    5b04:	sbceq	lr, r1, r0, lsr #23
    5b08:	svceq	0x0081ebb0
    5b0c:	bl	10b5714 <program_name@@Base+0x109b378>
    5b10:	svclt	0x00280202
    5b14:	addeq	lr, r1, r0, lsr #23
    5b18:	svceq	0x0041ebb0
    5b1c:	bl	10b5724 <program_name@@Base+0x109b388>
    5b20:	svclt	0x00280202
    5b24:	subeq	lr, r1, r0, lsr #23
    5b28:	svceq	0x0001ebb0
    5b2c:	bl	10b5734 <program_name@@Base+0x109b398>
    5b30:	svclt	0x00280202
    5b34:	andeq	lr, r1, r0, lsr #23
    5b38:			; <UNDEFINED> instruction: 0x47704610
    5b3c:	andcs	fp, r1, ip, lsl #30
    5b40:	ldrbmi	r2, [r0, -r0]!
    5b44:			; <UNDEFINED> instruction: 0xf281fab1
    5b48:	andseq	pc, pc, #-2147483600	; 0x80000030
    5b4c:			; <UNDEFINED> instruction: 0xf002fa20
    5b50:	tstlt	r8, r0, ror r7
    5b54:	rscscc	pc, pc, pc, asr #32
    5b58:	stmdalt	lr, {ip, sp, lr, pc}
    5b5c:	rscsle	r2, r8, r0, lsl #18
    5b60:	andmi	lr, r3, sp, lsr #18
    5b64:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    5b68:			; <UNDEFINED> instruction: 0x4006e8bd
    5b6c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    5b70:	smlatbeq	r3, r1, fp, lr
    5b74:	svclt	0x00004770
    5b78:			; <UNDEFINED> instruction: 0xf04fb502
    5b7c:			; <UNDEFINED> instruction: 0xf7fb0008
    5b80:	vstrlt.16	s28, [r2, #-436]	; 0xfffffe4c	; <UNPREDICTABLE>
    5b84:	mvnsmi	lr, #737280	; 0xb4000
    5b88:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    5b8c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    5b90:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    5b94:	ldmib	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b98:	blne	1d96d94 <program_name@@Base+0x1d7c9f8>
    5b9c:	strhle	r1, [sl], -r6
    5ba0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    5ba4:	svccc	0x0004f855
    5ba8:	strbmi	r3, [sl], -r1, lsl #8
    5bac:	ldrtmi	r4, [r8], -r1, asr #12
    5bb0:	adcmi	r4, r6, #152, 14	; 0x2600000
    5bb4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5bb8:	svclt	0x000083f8
    5bbc:	andeq	r2, r1, r6, ror #2
    5bc0:	andeq	r2, r1, ip, asr r1
    5bc4:	svclt	0x00004770
    5bc8:	tstcs	r0, r2, lsl #22
    5bcc:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    5bd0:	blt	fe6c3bc4 <program_name@@Base+0xfe6a9828>
    5bd4:	andeq	r2, r1, r4, lsr r4

Disassembly of section .fini:

00005bd8 <.fini>:
    5bd8:	push	{r3, lr}
    5bdc:	pop	{r3, pc}
