// Seed: 3492093162
module module_0 (
    input tri0 id_0
    , id_16,
    input tri0 id_1,
    input tri1 id_2,
    output wor id_3,
    output tri id_4,
    output wire id_5,
    input uwire id_6,
    output wand id_7,
    output wand id_8,
    output tri1 id_9,
    input wand id_10
    , id_17,
    inout tri0 id_11#(
        .id_18(1),
        .id_19(1)
    ),
    input wand id_12,
    input tri id_13,
    output supply0 id_14
);
endmodule
module module_1 (
    inout supply1 id_0,
    input tri id_1,
    input uwire id_2
);
  wire id_4;
  wire id_5;
  module_0(
      id_0, id_2, id_2, id_0, id_0, id_0, id_0, id_0, id_0, id_0, id_2, id_0, id_0, id_0, id_0
  ); id_6 :
  assert property (@(posedge id_0 or posedge 1) id_6)
  else;
  assign id_6 = 1;
endmodule
