Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec  2 19:33:49 2020
| Host         : DESKTOP-QSFIJ7U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: prealpha/input_printer/slowclock/M_ctr_q_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.983    -1911.310                   1093                 2456        0.104        0.000                      0                 2456        3.750        0.000                       0                  1224  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -2.983    -1911.310                   1093                 2456        0.104        0.000                      0                 2456        3.750        0.000                       0                  1224  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :         1093  Failing Endpoints,  Worst Slack       -2.983ns,  Total Violation    -1911.310ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.983ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.655ns  (logic 3.166ns (25.018%)  route 9.489ns (74.982%))
  Logic Levels:           15  (LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        1.560     5.144    prealpha/pc/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  prealpha/pc/M_pc_reg_q_reg[3]/Q
                         net (fo=69, routed)          1.177     6.777    prealpha/instr_mem_unit/Q[3]
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.901 r  prealpha/instr_mem_unit/out0_i_29/O
                         net (fo=1, routed)           0.000     6.901    prealpha/instr_mem_unit/out0_i_29_n_0
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     7.146 r  prealpha/instr_mem_unit/out0_i_12/O
                         net (fo=1, routed)           0.000     7.146    prealpha/instr_mem_unit/out0_i_12_n_0
    SLICE_X36Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     7.250 r  prealpha/instr_mem_unit/out0_i_4__0/O
                         net (fo=15, routed)          0.851     8.102    prealpha/pc/M_instr_mem_unit_id[14]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.316     8.418 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_4/O
                         net (fo=6, routed)           0.319     8.737    prealpha/pc/M_ctl_ra2sel
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124     8.861 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_3/O
                         net (fo=18, routed)          1.149    10.010    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/ADDRA0
    SLICE_X34Y39         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.160 r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/O
                         net (fo=8, routed)           0.498    10.658    prealpha/bsel_mux_gen_0[0].bsel_mux/read_data1[0]
    SLICE_X30Y39         LUT6 (Prop_lut6_I2_O)        0.328    10.986 r  prealpha/bsel_mux_gen_0[0].bsel_mux/out0_replica/O
                         net (fo=18, routed)          0.435    11.421    prealpha/regfile/base_reg/M_bsel_mux_out[0]_repN_alias
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.545 r  prealpha/regfile/base_reg/out0_i_51/O
                         net (fo=3, routed)           0.581    12.126    prealpha/regfile/base_reg/out0_i_51_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I0_O)        0.124    12.250 r  prealpha/regfile/base_reg/out0_i_37__1/O
                         net (fo=3, routed)           0.459    12.709    prealpha/regfile/base_reg/out0_i_52_0
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.124    12.833 r  prealpha/regfile/base_reg/out0_i_17__13/O
                         net (fo=2, routed)           0.446    13.279    prealpha/pc/out0_i_1__5_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I2_O)        0.124    13.403 r  prealpha/pc/out0_i_6__11_comp/O
                         net (fo=2, routed)           0.596    13.999    prealpha/pc/out0_i_6__11_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.123 r  prealpha/pc/out0_i_1__11_comp/O
                         net (fo=170, routed)         1.148    15.271    prealpha/data_memory/M_alu_out[2]
    SLICE_X47Y37         MUXF7 (Prop_muxf7_S_O)       0.276    15.547 r  prealpha/data_memory/out0_i_7__9/O
                         net (fo=1, routed)           0.942    16.489    prealpha/data_memory/out0_i_7__9_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I1_O)        0.299    16.788 r  prealpha/data_memory/out0_i_2__11/O
                         net (fo=1, routed)           0.401    17.190    prealpha/wdsel_mux_gen_0[13].wdsel_mux/mem_reg[31][13]
    SLICE_X47Y39         LUT5 (Prop_lut5_I2_O)        0.124    17.314 r  prealpha/wdsel_mux_gen_0[13].wdsel_mux/out0/O
                         net (fo=2, routed)           0.485    17.799    prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/DIA1
    SLICE_X46Y38         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        1.445    14.850    prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/WCLK
    SLICE_X46Y38         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMA_D1/CLK
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X46Y38         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.816    prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -17.799    
  -------------------------------------------------------------------
                         slack                                 -2.983    

Slack (VIOLATED) :        -2.898ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.571ns  (logic 3.134ns (24.931%)  route 9.437ns (75.069%))
  Logic Levels:           15  (LUT3=2 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        1.560     5.144    prealpha/pc/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  prealpha/pc/M_pc_reg_q_reg[3]/Q
                         net (fo=69, routed)          1.177     6.777    prealpha/instr_mem_unit/Q[3]
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.901 r  prealpha/instr_mem_unit/out0_i_29/O
                         net (fo=1, routed)           0.000     6.901    prealpha/instr_mem_unit/out0_i_29_n_0
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     7.146 r  prealpha/instr_mem_unit/out0_i_12/O
                         net (fo=1, routed)           0.000     7.146    prealpha/instr_mem_unit/out0_i_12_n_0
    SLICE_X36Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     7.250 r  prealpha/instr_mem_unit/out0_i_4__0/O
                         net (fo=15, routed)          0.851     8.102    prealpha/pc/M_instr_mem_unit_id[14]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.316     8.418 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_4/O
                         net (fo=6, routed)           0.319     8.737    prealpha/pc/M_ctl_ra2sel
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124     8.861 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_3/O
                         net (fo=18, routed)          1.149    10.010    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/ADDRA0
    SLICE_X34Y39         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.160 r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/O
                         net (fo=8, routed)           0.498    10.658    prealpha/bsel_mux_gen_0[0].bsel_mux/read_data1[0]
    SLICE_X30Y39         LUT6 (Prop_lut6_I2_O)        0.328    10.986 r  prealpha/bsel_mux_gen_0[0].bsel_mux/out0_replica/O
                         net (fo=18, routed)          0.402    11.389    prealpha/regfile/base_reg/M_bsel_mux_out[0]_repN_alias
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.513 r  prealpha/regfile/base_reg/out0_i_61/O
                         net (fo=2, routed)           0.800    12.313    prealpha/pc/out0_i_17__10_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.437 r  prealpha/pc/out0_i_41/O
                         net (fo=4, routed)           0.730    13.167    prealpha/pc/out0_i_41_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.124    13.291 r  prealpha/pc/out0_i_7__10/O
                         net (fo=2, routed)           0.310    13.601    prealpha/pc/out0_i_7__10_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.725 r  prealpha/pc/out0_i_1__12/O
                         net (fo=305, routed)         1.314    15.039    prealpha/data_memory/M_alu_out[1]
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.163 r  prealpha/data_memory/out0_i_26__5/O
                         net (fo=1, routed)           0.000    15.163    prealpha/data_memory/out0_i_26__5_n_0
    SLICE_X43Y43         MUXF7 (Prop_muxf7_I1_O)      0.245    15.408 r  prealpha/data_memory/out0_i_11__6/O
                         net (fo=1, routed)           0.734    16.141    prealpha/data_memory/out0_i_11__6_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I1_O)        0.298    16.439 r  prealpha/data_memory/out0_i_3__6/O
                         net (fo=1, routed)           0.666    17.105    prealpha/wdsel_mux_gen_0[7].wdsel_mux/mem_reg[31][7]_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I4_O)        0.124    17.229 r  prealpha/wdsel_mux_gen_0[7].wdsel_mux/out0/O
                         net (fo=2, routed)           0.486    17.715    prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/DIA1
    SLICE_X46Y40         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        1.446    14.851    prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/WCLK
    SLICE_X46Y40         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMA_D1/CLK
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X46Y40         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.817    prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -17.715    
  -------------------------------------------------------------------
                         slack                                 -2.898    

Slack (VIOLATED) :        -2.894ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.568ns  (logic 3.134ns (24.937%)  route 9.434ns (75.063%))
  Logic Levels:           15  (LUT3=2 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        1.560     5.144    prealpha/pc/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  prealpha/pc/M_pc_reg_q_reg[3]/Q
                         net (fo=69, routed)          1.177     6.777    prealpha/instr_mem_unit/Q[3]
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.901 r  prealpha/instr_mem_unit/out0_i_29/O
                         net (fo=1, routed)           0.000     6.901    prealpha/instr_mem_unit/out0_i_29_n_0
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     7.146 r  prealpha/instr_mem_unit/out0_i_12/O
                         net (fo=1, routed)           0.000     7.146    prealpha/instr_mem_unit/out0_i_12_n_0
    SLICE_X36Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     7.250 r  prealpha/instr_mem_unit/out0_i_4__0/O
                         net (fo=15, routed)          0.851     8.102    prealpha/pc/M_instr_mem_unit_id[14]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.316     8.418 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_4/O
                         net (fo=6, routed)           0.319     8.737    prealpha/pc/M_ctl_ra2sel
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124     8.861 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_3/O
                         net (fo=18, routed)          1.149    10.010    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/ADDRA0
    SLICE_X34Y39         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.160 r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/O
                         net (fo=8, routed)           0.498    10.658    prealpha/bsel_mux_gen_0[0].bsel_mux/read_data1[0]
    SLICE_X30Y39         LUT6 (Prop_lut6_I2_O)        0.328    10.986 r  prealpha/bsel_mux_gen_0[0].bsel_mux/out0_replica/O
                         net (fo=18, routed)          0.402    11.389    prealpha/regfile/base_reg/M_bsel_mux_out[0]_repN_alias
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.513 r  prealpha/regfile/base_reg/out0_i_61/O
                         net (fo=2, routed)           0.800    12.313    prealpha/pc/out0_i_17__10_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.437 r  prealpha/pc/out0_i_41/O
                         net (fo=4, routed)           0.730    13.167    prealpha/pc/out0_i_41_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.124    13.291 r  prealpha/pc/out0_i_7__10/O
                         net (fo=2, routed)           0.310    13.601    prealpha/pc/out0_i_7__10_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.725 r  prealpha/pc/out0_i_1__12/O
                         net (fo=305, routed)         1.314    15.039    prealpha/data_memory/M_alu_out[1]
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.163 r  prealpha/data_memory/out0_i_26__5/O
                         net (fo=1, routed)           0.000    15.163    prealpha/data_memory/out0_i_26__5_n_0
    SLICE_X43Y43         MUXF7 (Prop_muxf7_I1_O)      0.245    15.408 r  prealpha/data_memory/out0_i_11__6/O
                         net (fo=1, routed)           0.734    16.141    prealpha/data_memory/out0_i_11__6_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I1_O)        0.298    16.439 r  prealpha/data_memory/out0_i_3__6/O
                         net (fo=1, routed)           0.666    17.105    prealpha/wdsel_mux_gen_0[7].wdsel_mux/mem_reg[31][7]_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I4_O)        0.124    17.229 r  prealpha/wdsel_mux_gen_0[7].wdsel_mux/out0/O
                         net (fo=2, routed)           0.483    17.712    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/DIA1
    SLICE_X46Y41         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        1.447    14.852    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/WCLK
    SLICE_X46Y41         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMA_D1/CLK
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X46Y41         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.818    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -17.712    
  -------------------------------------------------------------------
                         slack                                 -2.894    

Slack (VIOLATED) :        -2.883ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.653ns  (logic 3.134ns (24.769%)  route 9.519ns (75.231%))
  Logic Levels:           15  (LUT3=2 LUT6=9 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        1.560     5.144    prealpha/pc/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  prealpha/pc/M_pc_reg_q_reg[3]/Q
                         net (fo=69, routed)          1.177     6.777    prealpha/instr_mem_unit/Q[3]
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.901 r  prealpha/instr_mem_unit/out0_i_29/O
                         net (fo=1, routed)           0.000     6.901    prealpha/instr_mem_unit/out0_i_29_n_0
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     7.146 r  prealpha/instr_mem_unit/out0_i_12/O
                         net (fo=1, routed)           0.000     7.146    prealpha/instr_mem_unit/out0_i_12_n_0
    SLICE_X36Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     7.250 r  prealpha/instr_mem_unit/out0_i_4__0/O
                         net (fo=15, routed)          0.851     8.102    prealpha/pc/M_instr_mem_unit_id[14]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.316     8.418 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_4/O
                         net (fo=6, routed)           0.319     8.737    prealpha/pc/M_ctl_ra2sel
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124     8.861 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_3/O
                         net (fo=18, routed)          1.149    10.010    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/ADDRA0
    SLICE_X34Y39         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.160 r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/O
                         net (fo=8, routed)           0.498    10.658    prealpha/bsel_mux_gen_0[0].bsel_mux/read_data1[0]
    SLICE_X30Y39         LUT6 (Prop_lut6_I2_O)        0.328    10.986 r  prealpha/bsel_mux_gen_0[0].bsel_mux/out0_replica/O
                         net (fo=18, routed)          0.402    11.389    prealpha/regfile/base_reg/M_bsel_mux_out[0]_repN_alias
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.513 r  prealpha/regfile/base_reg/out0_i_61/O
                         net (fo=2, routed)           0.800    12.313    prealpha/pc/out0_i_17__10_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.437 r  prealpha/pc/out0_i_41/O
                         net (fo=4, routed)           0.730    13.167    prealpha/pc/out0_i_41_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.124    13.291 r  prealpha/pc/out0_i_7__10/O
                         net (fo=2, routed)           0.310    13.601    prealpha/pc/out0_i_7__10_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.725 r  prealpha/pc/out0_i_1__12/O
                         net (fo=305, routed)         1.338    15.062    prealpha/data_memory/M_alu_out[1]
    SLICE_X45Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.186 r  prealpha/data_memory/out0_i_17__1/O
                         net (fo=1, routed)           0.000    15.186    prealpha/data_memory/out0_i_17__1_n_0
    SLICE_X45Y43         MUXF7 (Prop_muxf7_I1_O)      0.245    15.431 r  prealpha/data_memory/out0_i_5__4/O
                         net (fo=1, routed)           0.942    16.373    prealpha/data_memory/out0_i_5__4_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.298    16.671 r  prealpha/data_memory/out0_i_2__4_comp_1/O
                         net (fo=1, routed)           0.416    17.087    prealpha/wdsel_mux_gen_0[6].wdsel_mux/mem_reg[31][7]
    SLICE_X48Y41         LUT6 (Prop_lut6_I3_O)        0.124    17.211 r  prealpha/wdsel_mux_gen_0[6].wdsel_mux/out0_comp/O
                         net (fo=2, routed)           0.586    17.797    prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/DIA0
    SLICE_X46Y40         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        1.446    14.851    prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/WCLK
    SLICE_X46Y40         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMA/CLK
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X46Y40         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.914    prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -17.797    
  -------------------------------------------------------------------
                         slack                                 -2.883    

Slack (VIOLATED) :        -2.869ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.640ns  (logic 3.134ns (24.795%)  route 9.506ns (75.205%))
  Logic Levels:           15  (LUT3=2 LUT6=9 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        1.560     5.144    prealpha/pc/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  prealpha/pc/M_pc_reg_q_reg[3]/Q
                         net (fo=69, routed)          1.177     6.777    prealpha/instr_mem_unit/Q[3]
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.901 r  prealpha/instr_mem_unit/out0_i_29/O
                         net (fo=1, routed)           0.000     6.901    prealpha/instr_mem_unit/out0_i_29_n_0
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     7.146 r  prealpha/instr_mem_unit/out0_i_12/O
                         net (fo=1, routed)           0.000     7.146    prealpha/instr_mem_unit/out0_i_12_n_0
    SLICE_X36Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     7.250 r  prealpha/instr_mem_unit/out0_i_4__0/O
                         net (fo=15, routed)          0.851     8.102    prealpha/pc/M_instr_mem_unit_id[14]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.316     8.418 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_4/O
                         net (fo=6, routed)           0.319     8.737    prealpha/pc/M_ctl_ra2sel
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124     8.861 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_3/O
                         net (fo=18, routed)          1.149    10.010    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/ADDRA0
    SLICE_X34Y39         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.160 r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/O
                         net (fo=8, routed)           0.498    10.658    prealpha/bsel_mux_gen_0[0].bsel_mux/read_data1[0]
    SLICE_X30Y39         LUT6 (Prop_lut6_I2_O)        0.328    10.986 r  prealpha/bsel_mux_gen_0[0].bsel_mux/out0_replica/O
                         net (fo=18, routed)          0.402    11.389    prealpha/regfile/base_reg/M_bsel_mux_out[0]_repN_alias
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.513 r  prealpha/regfile/base_reg/out0_i_61/O
                         net (fo=2, routed)           0.800    12.313    prealpha/pc/out0_i_17__10_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.437 r  prealpha/pc/out0_i_41/O
                         net (fo=4, routed)           0.730    13.167    prealpha/pc/out0_i_41_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I3_O)        0.124    13.291 r  prealpha/pc/out0_i_7__10/O
                         net (fo=2, routed)           0.310    13.601    prealpha/pc/out0_i_7__10_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.725 r  prealpha/pc/out0_i_1__12/O
                         net (fo=305, routed)         1.338    15.062    prealpha/data_memory/M_alu_out[1]
    SLICE_X45Y43         LUT6 (Prop_lut6_I2_O)        0.124    15.186 r  prealpha/data_memory/out0_i_17__1/O
                         net (fo=1, routed)           0.000    15.186    prealpha/data_memory/out0_i_17__1_n_0
    SLICE_X45Y43         MUXF7 (Prop_muxf7_I1_O)      0.245    15.431 r  prealpha/data_memory/out0_i_5__4/O
                         net (fo=1, routed)           0.942    16.373    prealpha/data_memory/out0_i_5__4_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.298    16.671 r  prealpha/data_memory/out0_i_2__4_comp_1/O
                         net (fo=1, routed)           0.416    17.087    prealpha/wdsel_mux_gen_0[6].wdsel_mux/mem_reg[31][7]
    SLICE_X48Y41         LUT6 (Prop_lut6_I3_O)        0.124    17.211 r  prealpha/wdsel_mux_gen_0[6].wdsel_mux/out0_comp/O
                         net (fo=2, routed)           0.573    17.784    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/DIA0
    SLICE_X46Y41         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        1.447    14.852    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/WCLK
    SLICE_X46Y41         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMA/CLK
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X46Y41         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.915    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -17.784    
  -------------------------------------------------------------------
                         slack                                 -2.869    

Slack (VIOLATED) :        -2.864ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.558ns  (logic 3.107ns (24.741%)  route 9.451ns (75.259%))
  Logic Levels:           15  (LUT3=3 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        1.560     5.144    prealpha/pc/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  prealpha/pc/M_pc_reg_q_reg[3]/Q
                         net (fo=69, routed)          1.177     6.777    prealpha/instr_mem_unit/Q[3]
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.901 r  prealpha/instr_mem_unit/out0_i_29/O
                         net (fo=1, routed)           0.000     6.901    prealpha/instr_mem_unit/out0_i_29_n_0
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     7.146 r  prealpha/instr_mem_unit/out0_i_12/O
                         net (fo=1, routed)           0.000     7.146    prealpha/instr_mem_unit/out0_i_12_n_0
    SLICE_X36Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     7.250 r  prealpha/instr_mem_unit/out0_i_4__0/O
                         net (fo=15, routed)          0.851     8.102    prealpha/pc/M_instr_mem_unit_id[14]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.316     8.418 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_4/O
                         net (fo=6, routed)           0.319     8.737    prealpha/pc/M_ctl_ra2sel
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124     8.861 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_3/O
                         net (fo=18, routed)          1.149    10.010    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/ADDRA0
    SLICE_X34Y39         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.160 r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/O
                         net (fo=8, routed)           0.498    10.658    prealpha/bsel_mux_gen_0[0].bsel_mux/read_data1[0]
    SLICE_X30Y39         LUT6 (Prop_lut6_I2_O)        0.328    10.986 r  prealpha/bsel_mux_gen_0[0].bsel_mux/out0_replica/O
                         net (fo=18, routed)          0.717    11.703    prealpha/regfile/base_reg/M_bsel_mux_out[0]_repN_alias
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.827 r  prealpha/regfile/base_reg/out0_i_57/O
                         net (fo=2, routed)           0.425    12.252    prealpha/regfile/base_reg/out0_i_57_n_0
    SLICE_X31Y39         LUT3 (Prop_lut3_I2_O)        0.124    12.376 r  prealpha/regfile/base_reg/out0_i_26__14/O
                         net (fo=2, routed)           0.739    13.115    prealpha/regfile/base_reg/out0_i_26__14_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    13.239 r  prealpha/regfile/base_reg/out0_i_8__11/O
                         net (fo=2, routed)           0.614    13.853    prealpha/pc/mem_reg[42][15]
    SLICE_X42Y37         LUT5 (Prop_lut5_I3_O)        0.124    13.977 r  prealpha/pc/out0_i_1__9/O
                         net (fo=314, routed)         0.971    14.948    prealpha/data_memory/M_alu_out[0]
    SLICE_X40Y36         LUT6 (Prop_lut6_I4_O)        0.124    15.072 r  prealpha/data_memory/out0_i_44/O
                         net (fo=1, routed)           0.000    15.072    prealpha/data_memory/out0_i_44_n_0
    SLICE_X40Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    15.289 r  prealpha/data_memory/out0_i_19/O
                         net (fo=1, routed)           0.834    16.123    prealpha/data_memory/out0_i_19_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.299    16.422 r  prealpha/data_memory/out0_i_5__1/O
                         net (fo=1, routed)           0.477    16.899    prealpha/wdsel_mux_gen_0[0].wdsel_mux/mem_reg[31][1]_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I2_O)        0.124    17.023 r  prealpha/wdsel_mux_gen_0[0].wdsel_mux/out0_comp/O
                         net (fo=2, routed)           0.679    17.702    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/DIA0
    SLICE_X34Y39         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        1.442    14.847    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/WCLK
    SLICE_X34Y39         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/CLK
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X34Y39         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.838    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -17.702    
  -------------------------------------------------------------------
                         slack                                 -2.864    

Slack (VIOLATED) :        -2.856ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.536ns  (logic 3.185ns (25.407%)  route 9.351ns (74.593%))
  Logic Levels:           15  (LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        1.560     5.144    prealpha/pc/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  prealpha/pc/M_pc_reg_q_reg[3]/Q
                         net (fo=69, routed)          1.177     6.777    prealpha/instr_mem_unit/Q[3]
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.901 r  prealpha/instr_mem_unit/out0_i_29/O
                         net (fo=1, routed)           0.000     6.901    prealpha/instr_mem_unit/out0_i_29_n_0
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     7.146 r  prealpha/instr_mem_unit/out0_i_12/O
                         net (fo=1, routed)           0.000     7.146    prealpha/instr_mem_unit/out0_i_12_n_0
    SLICE_X36Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     7.250 r  prealpha/instr_mem_unit/out0_i_4__0/O
                         net (fo=15, routed)          0.851     8.102    prealpha/pc/M_instr_mem_unit_id[14]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.316     8.418 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_4/O
                         net (fo=6, routed)           0.319     8.737    prealpha/pc/M_ctl_ra2sel
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124     8.861 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_3/O
                         net (fo=18, routed)          1.149    10.010    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/ADDRA0
    SLICE_X34Y39         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.160 r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/O
                         net (fo=8, routed)           0.498    10.658    prealpha/bsel_mux_gen_0[0].bsel_mux/read_data1[0]
    SLICE_X30Y39         LUT6 (Prop_lut6_I2_O)        0.328    10.986 r  prealpha/bsel_mux_gen_0[0].bsel_mux/out0_replica/O
                         net (fo=18, routed)          0.435    11.421    prealpha/regfile/base_reg/M_bsel_mux_out[0]_repN_alias
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.545 r  prealpha/regfile/base_reg/out0_i_51/O
                         net (fo=3, routed)           0.581    12.126    prealpha/regfile/base_reg/out0_i_51_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I0_O)        0.124    12.250 r  prealpha/regfile/base_reg/out0_i_37__1/O
                         net (fo=3, routed)           0.459    12.709    prealpha/regfile/base_reg/out0_i_52_0
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.124    12.833 r  prealpha/regfile/base_reg/out0_i_17__13/O
                         net (fo=2, routed)           0.446    13.279    prealpha/pc/out0_i_1__5_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I2_O)        0.124    13.403 r  prealpha/pc/out0_i_6__11_comp/O
                         net (fo=2, routed)           0.596    13.999    prealpha/pc/out0_i_6__11_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.123 r  prealpha/pc/out0_i_1__11_comp/O
                         net (fo=170, routed)         1.007    15.130    prealpha/data_memory/M_alu_out[2]
    SLICE_X39Y43         MUXF7 (Prop_muxf7_S_O)       0.296    15.426 r  prealpha/data_memory/out0_i_14__3/O
                         net (fo=1, routed)           0.801    16.227    prealpha/data_memory/out0_i_14__3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.298    16.525 r  prealpha/data_memory/out0_i_4__0/O
                         net (fo=1, routed)           0.149    16.674    prealpha/wdsel_mux_gen_0[4].wdsel_mux/mem_reg[31][1]_1
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    16.798 r  prealpha/wdsel_mux_gen_0[4].wdsel_mux/out0/O
                         net (fo=2, routed)           0.882    17.680    prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5/DIC0
    SLICE_X34Y40         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        1.442    14.847    prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5/WCLK
    SLICE_X34Y40         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5/RAMC/CLK
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X34Y40         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.824    prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -17.680    
  -------------------------------------------------------------------
                         slack                                 -2.856    

Slack (VIOLATED) :        -2.835ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.582ns  (logic 3.166ns (25.164%)  route 9.416ns (74.836%))
  Logic Levels:           15  (LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        1.560     5.144    prealpha/pc/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  prealpha/pc/M_pc_reg_q_reg[3]/Q
                         net (fo=69, routed)          1.177     6.777    prealpha/instr_mem_unit/Q[3]
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.901 r  prealpha/instr_mem_unit/out0_i_29/O
                         net (fo=1, routed)           0.000     6.901    prealpha/instr_mem_unit/out0_i_29_n_0
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     7.146 r  prealpha/instr_mem_unit/out0_i_12/O
                         net (fo=1, routed)           0.000     7.146    prealpha/instr_mem_unit/out0_i_12_n_0
    SLICE_X36Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     7.250 r  prealpha/instr_mem_unit/out0_i_4__0/O
                         net (fo=15, routed)          0.851     8.102    prealpha/pc/M_instr_mem_unit_id[14]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.316     8.418 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_4/O
                         net (fo=6, routed)           0.319     8.737    prealpha/pc/M_ctl_ra2sel
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124     8.861 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_3/O
                         net (fo=18, routed)          1.149    10.010    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/ADDRA0
    SLICE_X34Y39         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.160 r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/O
                         net (fo=8, routed)           0.498    10.658    prealpha/bsel_mux_gen_0[0].bsel_mux/read_data1[0]
    SLICE_X30Y39         LUT6 (Prop_lut6_I2_O)        0.328    10.986 r  prealpha/bsel_mux_gen_0[0].bsel_mux/out0_replica/O
                         net (fo=18, routed)          0.435    11.421    prealpha/regfile/base_reg/M_bsel_mux_out[0]_repN_alias
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.545 r  prealpha/regfile/base_reg/out0_i_51/O
                         net (fo=3, routed)           0.581    12.126    prealpha/regfile/base_reg/out0_i_51_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I0_O)        0.124    12.250 r  prealpha/regfile/base_reg/out0_i_37__1/O
                         net (fo=3, routed)           0.459    12.709    prealpha/regfile/base_reg/out0_i_52_0
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.124    12.833 r  prealpha/regfile/base_reg/out0_i_17__13/O
                         net (fo=2, routed)           0.446    13.279    prealpha/pc/out0_i_1__5_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I2_O)        0.124    13.403 r  prealpha/pc/out0_i_6__11_comp/O
                         net (fo=2, routed)           0.596    13.999    prealpha/pc/out0_i_6__11_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.123 r  prealpha/pc/out0_i_1__11_comp/O
                         net (fo=170, routed)         0.959    15.083    prealpha/data_memory/M_alu_out[2]
    SLICE_X43Y40         MUXF7 (Prop_muxf7_S_O)       0.276    15.359 r  prealpha/data_memory/out0_i_8__5/O
                         net (fo=1, routed)           0.795    16.154    prealpha/data_memory/out0_i_8__5_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I3_O)        0.299    16.453 r  prealpha/data_memory/out0_i_2__6/O
                         net (fo=1, routed)           0.570    17.023    prealpha/wdsel_mux_gen_0[8].wdsel_mux/mem_reg[31][7]
    SLICE_X49Y40         LUT6 (Prop_lut6_I2_O)        0.124    17.147 r  prealpha/wdsel_mux_gen_0[8].wdsel_mux/out0_comp/O
                         net (fo=2, routed)           0.579    17.726    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/DIB0
    SLICE_X46Y41         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        1.447    14.852    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/WCLK
    SLICE_X46Y41         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMB/CLK
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X46Y41         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.891    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -17.726    
  -------------------------------------------------------------------
                         slack                                 -2.835    

Slack (VIOLATED) :        -2.819ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.564ns  (logic 3.166ns (25.198%)  route 9.398ns (74.802%))
  Logic Levels:           15  (LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        1.560     5.144    prealpha/pc/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  prealpha/pc/M_pc_reg_q_reg[3]/Q
                         net (fo=69, routed)          1.177     6.777    prealpha/instr_mem_unit/Q[3]
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.901 r  prealpha/instr_mem_unit/out0_i_29/O
                         net (fo=1, routed)           0.000     6.901    prealpha/instr_mem_unit/out0_i_29_n_0
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     7.146 r  prealpha/instr_mem_unit/out0_i_12/O
                         net (fo=1, routed)           0.000     7.146    prealpha/instr_mem_unit/out0_i_12_n_0
    SLICE_X36Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     7.250 r  prealpha/instr_mem_unit/out0_i_4__0/O
                         net (fo=15, routed)          0.851     8.102    prealpha/pc/M_instr_mem_unit_id[14]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.316     8.418 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_4/O
                         net (fo=6, routed)           0.319     8.737    prealpha/pc/M_ctl_ra2sel
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124     8.861 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_3/O
                         net (fo=18, routed)          1.149    10.010    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/ADDRA0
    SLICE_X34Y39         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.160 r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/O
                         net (fo=8, routed)           0.498    10.658    prealpha/bsel_mux_gen_0[0].bsel_mux/read_data1[0]
    SLICE_X30Y39         LUT6 (Prop_lut6_I2_O)        0.328    10.986 r  prealpha/bsel_mux_gen_0[0].bsel_mux/out0_replica/O
                         net (fo=18, routed)          0.435    11.421    prealpha/regfile/base_reg/M_bsel_mux_out[0]_repN_alias
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.545 r  prealpha/regfile/base_reg/out0_i_51/O
                         net (fo=3, routed)           0.581    12.126    prealpha/regfile/base_reg/out0_i_51_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I0_O)        0.124    12.250 r  prealpha/regfile/base_reg/out0_i_37__1/O
                         net (fo=3, routed)           0.459    12.709    prealpha/regfile/base_reg/out0_i_52_0
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.124    12.833 r  prealpha/regfile/base_reg/out0_i_17__13/O
                         net (fo=2, routed)           0.446    13.279    prealpha/pc/out0_i_1__5_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I2_O)        0.124    13.403 r  prealpha/pc/out0_i_6__11_comp/O
                         net (fo=2, routed)           0.596    13.999    prealpha/pc/out0_i_6__11_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.123 r  prealpha/pc/out0_i_1__11_comp/O
                         net (fo=170, routed)         0.959    15.083    prealpha/data_memory/M_alu_out[2]
    SLICE_X43Y40         MUXF7 (Prop_muxf7_S_O)       0.276    15.359 r  prealpha/data_memory/out0_i_8__5/O
                         net (fo=1, routed)           0.795    16.154    prealpha/data_memory/out0_i_8__5_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I3_O)        0.299    16.453 r  prealpha/data_memory/out0_i_2__6/O
                         net (fo=1, routed)           0.570    17.023    prealpha/wdsel_mux_gen_0[8].wdsel_mux/mem_reg[31][7]
    SLICE_X49Y40         LUT6 (Prop_lut6_I2_O)        0.124    17.147 r  prealpha/wdsel_mux_gen_0[8].wdsel_mux/out0_comp/O
                         net (fo=2, routed)           0.562    17.709    prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/DIB0
    SLICE_X46Y40         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        1.446    14.851    prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/WCLK
    SLICE_X46Y40         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMB/CLK
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X46Y40         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.890    prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 -2.819    

Slack (VIOLATED) :        -2.756ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.438ns  (logic 3.185ns (25.608%)  route 9.253ns (74.392%))
  Logic Levels:           15  (LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        1.560     5.144    prealpha/pc/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  prealpha/pc/M_pc_reg_q_reg[3]/Q
                         net (fo=69, routed)          1.177     6.777    prealpha/instr_mem_unit/Q[3]
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.901 r  prealpha/instr_mem_unit/out0_i_29/O
                         net (fo=1, routed)           0.000     6.901    prealpha/instr_mem_unit/out0_i_29_n_0
    SLICE_X36Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     7.146 r  prealpha/instr_mem_unit/out0_i_12/O
                         net (fo=1, routed)           0.000     7.146    prealpha/instr_mem_unit/out0_i_12_n_0
    SLICE_X36Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     7.250 r  prealpha/instr_mem_unit/out0_i_4__0/O
                         net (fo=15, routed)          0.851     8.102    prealpha/pc/M_instr_mem_unit_id[14]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.316     8.418 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_4/O
                         net (fo=6, routed)           0.319     8.737    prealpha/pc/M_ctl_ra2sel
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124     8.861 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_3/O
                         net (fo=18, routed)          1.149    10.010    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/ADDRA0
    SLICE_X34Y39         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.160 r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/O
                         net (fo=8, routed)           0.498    10.658    prealpha/bsel_mux_gen_0[0].bsel_mux/read_data1[0]
    SLICE_X30Y39         LUT6 (Prop_lut6_I2_O)        0.328    10.986 r  prealpha/bsel_mux_gen_0[0].bsel_mux/out0_replica/O
                         net (fo=18, routed)          0.435    11.421    prealpha/regfile/base_reg/M_bsel_mux_out[0]_repN_alias
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.545 r  prealpha/regfile/base_reg/out0_i_51/O
                         net (fo=3, routed)           0.581    12.126    prealpha/regfile/base_reg/out0_i_51_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I0_O)        0.124    12.250 r  prealpha/regfile/base_reg/out0_i_37__1/O
                         net (fo=3, routed)           0.459    12.709    prealpha/regfile/base_reg/out0_i_52_0
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.124    12.833 r  prealpha/regfile/base_reg/out0_i_17__13/O
                         net (fo=2, routed)           0.446    13.279    prealpha/pc/out0_i_1__5_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I2_O)        0.124    13.403 r  prealpha/pc/out0_i_6__11_comp/O
                         net (fo=2, routed)           0.596    13.999    prealpha/pc/out0_i_6__11_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.123 r  prealpha/pc/out0_i_1__11_comp/O
                         net (fo=170, routed)         0.876    14.999    prealpha/data_memory/M_alu_out[2]
    SLICE_X45Y40         MUXF7 (Prop_muxf7_S_O)       0.296    15.295 r  prealpha/data_memory/out0_i_12__10/O
                         net (fo=1, routed)           0.943    16.238    prealpha/data_memory/out0_i_12__10_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I3_O)        0.298    16.536 r  prealpha/data_memory/out0_i_3__10_comp_1/O
                         net (fo=1, routed)           0.580    17.116    prealpha/wdsel_mux_gen_0[11].wdsel_mux/mem_reg[31][7]_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I3_O)        0.124    17.240 r  prealpha/wdsel_mux_gen_0[11].wdsel_mux/out0_comp/O
                         net (fo=2, routed)           0.342    17.582    prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/DIC1
    SLICE_X46Y40         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        1.446    14.851    prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/WCLK
    SLICE_X46Y40         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMC_D1/CLK
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X46Y40         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.826    prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -17.582    
  -------------------------------------------------------------------
                         slack                                 -2.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 prealpha/input_printer/blink_slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/input_printer/blink_slowclock/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        0.567     1.511    prealpha/input_printer/blink_slowclock/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.773    prealpha/input_printer/blink_slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.933 r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    prealpha/input_printer/blink_slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.988 r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.988    prealpha/input_printer/blink_slowclock/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X48Y50         FDRE                                         r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        0.834     2.024    prealpha/input_printer/blink_slowclock/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    prealpha/input_printer/blink_slowclock/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        0.561     1.505    prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.103     1.749    prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg_n_0_[0]
    SLICE_X38Y53         SRL16E                                       r  prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        0.829     2.019    prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/clk_IBUF_BUFG
    SLICE_X38Y53         SRL16E                                       r  prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[3]_srl3/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X38Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.638    prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 prealpha/input_printer/blink_slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/input_printer/blink_slowclock/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        0.567     1.511    prealpha/input_printer/blink_slowclock/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.773    prealpha/input_printer/blink_slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.933 r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    prealpha/input_printer/blink_slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.999 r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    prealpha/input_printer/blink_slowclock/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X48Y50         FDRE                                         r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        0.834     2.024    prealpha/input_printer/blink_slowclock/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    prealpha/input_printer/blink_slowclock/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 prealpha/button_regulator/regulator/conditioner/M_input_tracker_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.427%)  route 0.298ns (61.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        0.561     1.505    prealpha/button_regulator/regulator/conditioner/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  prealpha/button_regulator/regulator/conditioner/M_input_tracker_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  prealpha/button_regulator/regulator/conditioner/M_input_tracker_q_reg[0]/Q
                         net (fo=4, routed)           0.298     1.944    prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_input_tracker_q_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I3_O)        0.045     1.989 r  prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_counter_q[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.989    prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline_n_1
    SLICE_X35Y54         FDRE                                         r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        0.828     2.018    prealpha/button_regulator/regulator/conditioner/clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[5]/C
                         clock pessimism             -0.251     1.768    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.091     1.859    prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 prealpha/input_printer/blink_slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/input_printer/blink_slowclock/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        0.567     1.511    prealpha/input_printer/blink_slowclock/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.773    prealpha/input_printer/blink_slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.933 r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    prealpha/input_printer/blink_slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.024 r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.024    prealpha/input_printer/blink_slowclock/M_ctr_q_reg[16]_i_1_n_6
    SLICE_X48Y50         FDRE                                         r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        0.834     2.024    prealpha/input_printer/blink_slowclock/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    prealpha/input_printer/blink_slowclock/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 prealpha/input_printer/blink_slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/input_printer/blink_slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        0.567     1.511    prealpha/input_printer/blink_slowclock/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.773    prealpha/input_printer/blink_slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.933 r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    prealpha/input_printer/blink_slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.024 r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    prealpha/input_printer/blink_slowclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X48Y50         FDRE                                         r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        0.834     2.024    prealpha/input_printer/blink_slowclock/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    prealpha/input_printer/blink_slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 prealpha/input_printer/blink_slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/input_printer/blink_slowclock/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        0.567     1.511    prealpha/input_printer/blink_slowclock/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.773    prealpha/input_printer/blink_slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.933 r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    prealpha/input_printer/blink_slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    prealpha/input_printer/blink_slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.027    prealpha/input_printer/blink_slowclock/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X48Y51         FDRE                                         r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        0.834     2.024    prealpha/input_printer/blink_slowclock/clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[20]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y51         FDRE (Hold_fdre_C_D)         0.105     1.884    prealpha/input_printer/blink_slowclock/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 prealpha/input_printer/blink_slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/input_printer/blink_slowclock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        0.567     1.511    prealpha/input_printer/blink_slowclock/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.773    prealpha/input_printer/blink_slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.933 r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    prealpha/input_printer/blink_slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    prealpha/input_printer/blink_slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.038 r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.038    prealpha/input_printer/blink_slowclock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X48Y51         FDRE                                         r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        0.834     2.024    prealpha/input_printer/blink_slowclock/clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  prealpha/input_printer/blink_slowclock/M_ctr_q_reg[22]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y51         FDRE (Hold_fdre_C_D)         0.105     1.884    prealpha/input_printer/blink_slowclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        0.560     1.504    prealpha/button_regulator/regulator/conditioner/clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[5]/Q
                         net (fo=8, routed)           0.122     1.767    prealpha/button_regulator/regulator/conditioner/M_counter_q_1[5]
    SLICE_X34Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  prealpha/button_regulator/regulator/conditioner/M_counter_q[6]_i_2__0/O
                         net (fo=1, routed)           0.000     1.812    prealpha/button_regulator/regulator/conditioner/M_counter_q[6]_i_2__0_n_0
    SLICE_X34Y54         FDRE                                         r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        0.828     2.018    prealpha/button_regulator/regulator/conditioner/clk_IBUF_BUFG
    SLICE_X34Y54         FDRE                                         r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[6]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.120     1.637    prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.222%)  route 0.124ns (46.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        0.553     1.497    reset_cond/clk_IBUF_BUFG
    SLICE_X36Y28         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDSE (Prop_fdse_C_Q)         0.141     1.638 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.124     1.762    reset_cond/M_stage_d[2]
    SLICE_X36Y30         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1223, routed)        0.822     2.012    reset_cond/clk_IBUF_BUFG
    SLICE_X36Y30         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.499     1.513    
    SLICE_X36Y30         FDSE (Hold_fdse_C_D)         0.070     1.583    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y39   prealpha/data_memory/mem_reg[15][4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y40   prealpha/data_memory/mem_reg[15][5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X50Y44   prealpha/data_memory/mem_reg[15][6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X50Y44   prealpha/data_memory/mem_reg[15][7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X50Y44   prealpha/data_memory/mem_reg[15][8]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X50Y44   prealpha/data_memory/mem_reg[15][9]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y35   prealpha/data_memory/mem_reg[16][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y32   prealpha/data_memory/mem_reg[16][10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y35   prealpha/data_memory/mem_reg[16][11]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y39   prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y38   prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y38   prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y38   prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y38   prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y38   prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y38   prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y38   prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y38   prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y39   prealpha/regfile/base_reg/mem_reg_r1_0_7_12_15/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y39   prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y40   prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y40   prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y40   prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y40   prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y40   prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y40   prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y40   prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y40   prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y39   prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/CLK



