TimeQuest Timing Analyzer report for rra
Mon Mar 21 02:19:04 2016
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Setup: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'clk'
 17. Slow 1200mV 85C Model Hold: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Slow 1200mV 85C Model Metastability Report
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'clk'
 34. Slow 1200mV 0C Model Setup: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Setup: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'clk'
 37. Slow 1200mV 0C Model Hold: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Hold: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1]'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Slow 1200mV 0C Model Metastability Report
 47. Fast 1200mV 0C Model Setup Summary
 48. Fast 1200mV 0C Model Hold Summary
 49. Fast 1200mV 0C Model Recovery Summary
 50. Fast 1200mV 0C Model Removal Summary
 51. Fast 1200mV 0C Model Minimum Pulse Width Summary
 52. Fast 1200mV 0C Model Setup: 'clk'
 53. Fast 1200mV 0C Model Setup: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Setup: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Hold: 'clk'
 56. Fast 1200mV 0C Model Hold: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1]'
 57. Fast 1200mV 0C Model Hold: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Minimum Pulse Width: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1]'
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Fast 1200mV 0C Model Metastability Report
 66. Multicorner Timing Analysis Summary
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Board Trace Model Assignments
 72. Input Transition Times
 73. Slow Corner Signal Integrity Metrics
 74. Fast Corner Signal Integrity Metrics
 75. Setup Transfers
 76. Hold Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; rra                                                ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; rra.sdc       ; OK     ; Mon Mar 21 02:18:48 2016 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type      ; Period     ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                           ; Targets                                                            ;
+----------------------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------+--------------------------------------------------------------------+
; clk                                                            ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { clk }                                                            ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000    ; 10.0 MHz  ; 0.000 ; 50.000    ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clk    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|inclk[0] ; { rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] } ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 100000.000 ; 0.01 MHz  ; 0.000 ; 50000.000 ; 50.00      ; 5000      ; 1           ;       ;        ;           ;            ; false    ; clk    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|inclk[0] ; { rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                   ;
+------------+-----------------+----------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note ;
+------------+-----------------+----------------------------------------------------------------+------+
; 75.45 MHz  ; 75.45 MHz       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 86.5 MHz   ; 86.5 MHz        ; clk                                                            ;      ;
; 191.68 MHz ; 191.68 MHz      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; 8.439  ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 8.711  ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 88.838 ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                     ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; clk                                                            ; 0.358 ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.358 ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.373 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                          ;
+----------------------------------------------------------------+-----------+---------------+
; Clock                                                          ; Slack     ; End Point TNS ;
+----------------------------------------------------------------+-----------+---------------+
; clk                                                            ; 9.680     ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 49.751    ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 49999.752 ; 0.000         ;
+----------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                            ;
+-------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.439 ; addr[5]   ; rra_memory:memory|data_out[25]      ; clk          ; clk         ; 20.000       ; -0.076     ; 11.480     ;
; 8.502 ; addr[3]   ; rra_memory:memory|data_out_prev[53] ; clk          ; clk         ; 20.000       ; -0.091     ; 11.402     ;
; 8.606 ; addr[4]   ; rra_memory:memory|data_out_prev[53] ; clk          ; clk         ; 20.000       ; -0.091     ; 11.298     ;
; 8.760 ; addr[5]   ; rra_memory:memory|data_out[55]      ; clk          ; clk         ; 20.000       ; -0.078     ; 11.157     ;
; 8.776 ; addr[5]   ; rra_memory:memory|data_out_prev[70] ; clk          ; clk         ; 20.000       ; -0.086     ; 11.133     ;
; 8.846 ; addr[3]   ; rra_memory:memory|data_out[53]      ; clk          ; clk         ; 20.000       ; -0.091     ; 11.058     ;
; 8.878 ; addr[3]   ; rra_memory:memory|data_out[30]      ; clk          ; clk         ; 20.000       ; -0.077     ; 11.040     ;
; 8.923 ; addr[3]   ; rra_memory:memory|data_out_prev[30] ; clk          ; clk         ; 20.000       ; -0.077     ; 10.995     ;
; 8.950 ; addr[4]   ; rra_memory:memory|data_out[53]      ; clk          ; clk         ; 20.000       ; -0.091     ; 10.954     ;
; 8.959 ; addr[4]   ; rra_memory:memory|data_out[26]      ; clk          ; clk         ; 20.000       ; -0.075     ; 10.961     ;
; 8.995 ; addr[6]   ; rra_memory:memory|data_out_prev[70] ; clk          ; clk         ; 20.000       ; -0.086     ; 10.914     ;
; 9.035 ; addr[6]   ; rra_memory:memory|data_out_prev[20] ; clk          ; clk         ; 20.000       ; -0.102     ; 10.858     ;
; 9.067 ; addr[4]   ; rra_memory:memory|data_out[41]      ; clk          ; clk         ; 20.000       ; -0.098     ; 10.830     ;
; 9.070 ; addr[4]   ; rra_memory:memory|data_out[70]      ; clk          ; clk         ; 20.000       ; -0.098     ; 10.827     ;
; 9.070 ; addr[6]   ; rra_memory:memory|data_out[25]      ; clk          ; clk         ; 20.000       ; -0.076     ; 10.849     ;
; 9.083 ; addr[3]   ; rra_memory:memory|data_out[26]      ; clk          ; clk         ; 20.000       ; -0.075     ; 10.837     ;
; 9.114 ; addr[6]   ; rra_memory:memory|data_out[23]      ; clk          ; clk         ; 20.000       ; -0.091     ; 10.790     ;
; 9.157 ; addr[6]   ; rra_memory:memory|data_out_prev[23] ; clk          ; clk         ; 20.000       ; -0.091     ; 10.747     ;
; 9.161 ; addr[6]   ; rra_memory:memory|data_out[51]      ; clk          ; clk         ; 20.000       ; -0.101     ; 10.733     ;
; 9.164 ; addr[4]   ; rra_memory:memory|data_out[36]      ; clk          ; clk         ; 20.000       ; -0.098     ; 10.733     ;
; 9.168 ; addr[6]   ; rra_memory:memory|data_out_prev[36] ; clk          ; clk         ; 20.000       ; -0.098     ; 10.729     ;
; 9.185 ; addr[5]   ; rra_memory:memory|data_out_prev[25] ; clk          ; clk         ; 20.000       ; -0.076     ; 10.734     ;
; 9.203 ; addr[5]   ; rra_memory:memory|data_out[50]      ; clk          ; clk         ; 20.000       ; -0.102     ; 10.690     ;
; 9.222 ; addr[6]   ; rra_memory:memory|data_out[55]      ; clk          ; clk         ; 20.000       ; -0.078     ; 10.695     ;
; 9.232 ; addr[4]   ; rra_memory:memory|data_out[30]      ; clk          ; clk         ; 20.000       ; -0.077     ; 10.686     ;
; 9.277 ; addr[4]   ; rra_memory:memory|data_out_prev[30] ; clk          ; clk         ; 20.000       ; -0.077     ; 10.641     ;
; 9.313 ; addr[3]   ; rra_memory:memory|data_out[41]      ; clk          ; clk         ; 20.000       ; -0.098     ; 10.584     ;
; 9.314 ; addr[5]   ; rra_memory:memory|data_out[51]      ; clk          ; clk         ; 20.000       ; -0.101     ; 10.580     ;
; 9.319 ; addr[5]   ; rra_memory:memory|data_out[58]      ; clk          ; clk         ; 20.000       ; -0.091     ; 10.585     ;
; 9.323 ; addr[4]   ; rra_memory:memory|data_out_prev[20] ; clk          ; clk         ; 20.000       ; -0.102     ; 10.570     ;
; 9.329 ; addr[4]   ; rra_memory:memory|data_out[62]      ; clk          ; clk         ; 20.000       ; -0.070     ; 10.596     ;
; 9.333 ; addr[4]   ; rra_memory:memory|data_out_prev[36] ; clk          ; clk         ; 20.000       ; -0.098     ; 10.564     ;
; 9.353 ; addr[4]   ; rra_memory:memory|data_out[28]      ; clk          ; clk         ; 20.000       ; -0.074     ; 10.568     ;
; 9.388 ; addr[2]   ; rra_memory:memory|data_out_prev[44] ; clk          ; clk         ; 20.000       ; -0.103     ; 10.504     ;
; 9.393 ; addr[2]   ; rra_memory:memory|data_out[44]      ; clk          ; clk         ; 20.000       ; -0.103     ; 10.499     ;
; 9.397 ; addr[1]   ; rra_memory:memory|data_out_prev[44] ; clk          ; clk         ; 20.000       ; -0.103     ; 10.495     ;
; 9.402 ; addr[1]   ; rra_memory:memory|data_out[44]      ; clk          ; clk         ; 20.000       ; -0.103     ; 10.490     ;
; 9.434 ; addr[4]   ; rra_memory:memory|data_out_prev[24] ; clk          ; clk         ; 20.000       ; -0.076     ; 10.485     ;
; 9.436 ; addr[5]   ; rra_memory:memory|data_out[41]      ; clk          ; clk         ; 20.000       ; -0.098     ; 10.461     ;
; 9.443 ; addr[5]   ; rra_memory:memory|data_out_prev[20] ; clk          ; clk         ; 20.000       ; -0.102     ; 10.450     ;
; 9.471 ; addr[4]   ; rra_memory:memory|data_out[55]      ; clk          ; clk         ; 20.000       ; -0.078     ; 10.446     ;
; 9.487 ; addr[3]   ; rra_memory:memory|data_out_prev[20] ; clk          ; clk         ; 20.000       ; -0.102     ; 10.406     ;
; 9.490 ; addr[4]   ; rra_memory:memory|data_out_prev[66] ; clk          ; clk         ; 20.000       ; -0.083     ; 10.422     ;
; 9.492 ; addr[3]   ; rra_memory:memory|data_out_prev[66] ; clk          ; clk         ; 20.000       ; -0.083     ; 10.420     ;
; 9.498 ; addr[5]   ; rra_memory:memory|data_out_prev[50] ; clk          ; clk         ; 20.000       ; -0.102     ; 10.395     ;
; 9.526 ; addr[5]   ; rra_memory:memory|data_out[47]      ; clk          ; clk         ; 20.000       ; -0.094     ; 10.375     ;
; 9.558 ; addr[6]   ; rra_memory:memory|data_out[26]      ; clk          ; clk         ; 20.000       ; -0.075     ; 10.362     ;
; 9.569 ; addr[6]   ; rra_memory:memory|data_out_prev[51] ; clk          ; clk         ; 20.000       ; -0.101     ; 10.325     ;
; 9.571 ; addr[5]   ; rra_memory:memory|data_out_prev[36] ; clk          ; clk         ; 20.000       ; -0.098     ; 10.326     ;
; 9.573 ; addr[4]   ; rra_memory:memory|data_out_prev[33] ; clk          ; clk         ; 20.000       ; -0.088     ; 10.334     ;
; 9.581 ; addr[5]   ; rra_memory:memory|data_out[33]      ; clk          ; clk         ; 20.000       ; -0.088     ; 10.326     ;
; 9.595 ; addr[4]   ; rra_memory:memory|data_out[33]      ; clk          ; clk         ; 20.000       ; -0.088     ; 10.312     ;
; 9.597 ; addr[5]   ; rra_memory:memory|data_out_prev[47] ; clk          ; clk         ; 20.000       ; -0.094     ; 10.304     ;
; 9.597 ; addr[5]   ; rra_memory:memory|data_out_prev[54] ; clk          ; clk         ; 20.000       ; -0.073     ; 10.325     ;
; 9.600 ; addr[6]   ; rra_memory:memory|data_out_prev[69] ; clk          ; clk         ; 20.000       ; -0.070     ; 10.325     ;
; 9.623 ; addr[6]   ; rra_memory:memory|data_out[43]      ; clk          ; clk         ; 20.000       ; -0.092     ; 10.280     ;
; 9.633 ; addr[5]   ; rra_memory:memory|data_out[61]      ; clk          ; clk         ; 20.000       ; -0.064     ; 10.298     ;
; 9.642 ; addr[6]   ; rra_memory:memory|data_out[60]      ; clk          ; clk         ; 20.000       ; -0.064     ; 10.289     ;
; 9.656 ; addr[4]   ; rra_memory:memory|data_out[66]      ; clk          ; clk         ; 20.000       ; -0.083     ; 10.256     ;
; 9.658 ; addr[3]   ; rra_memory:memory|data_out[66]      ; clk          ; clk         ; 20.000       ; -0.083     ; 10.254     ;
; 9.661 ; addr[3]   ; rra_memory:memory|data_out[55]      ; clk          ; clk         ; 20.000       ; -0.078     ; 10.256     ;
; 9.663 ; addr[4]   ; rra_memory:memory|data_out[48]      ; clk          ; clk         ; 20.000       ; -0.091     ; 10.241     ;
; 9.667 ; addr[3]   ; rra_memory:memory|data_out[36]      ; clk          ; clk         ; 20.000       ; -0.098     ; 10.230     ;
; 9.672 ; addr[5]   ; rra_memory:memory|data_out[60]      ; clk          ; clk         ; 20.000       ; -0.064     ; 10.259     ;
; 9.673 ; addr[6]   ; rra_memory:memory|data_out_prev[28] ; clk          ; clk         ; 20.000       ; -0.074     ; 10.248     ;
; 9.682 ; addr[3]   ; rra_memory:memory|data_out[28]      ; clk          ; clk         ; 20.000       ; -0.074     ; 10.239     ;
; 9.694 ; addr[3]   ; rra_memory:memory|data_out[62]      ; clk          ; clk         ; 20.000       ; -0.070     ; 10.231     ;
; 9.702 ; addr[1]   ; rra_memory:memory|data_out_prev[39] ; clk          ; clk         ; 20.000       ; -0.098     ; 10.195     ;
; 9.702 ; addr[4]   ; rra_memory:memory|data_out_prev[62] ; clk          ; clk         ; 20.000       ; -0.070     ; 10.223     ;
; 9.702 ; addr[4]   ; rra_memory:memory|data_out_prev[26] ; clk          ; clk         ; 20.000       ; -0.075     ; 10.218     ;
; 9.702 ; addr[1]   ; rra_memory:memory|data_out[39]      ; clk          ; clk         ; 20.000       ; -0.098     ; 10.195     ;
; 9.713 ; addr[3]   ; rra_memory:memory|data_out_prev[56] ; clk          ; clk         ; 20.000       ; -0.100     ; 10.182     ;
; 9.717 ; addr[3]   ; rra_memory:memory|data_out[70]      ; clk          ; clk         ; 20.000       ; -0.098     ; 10.180     ;
; 9.722 ; addr[5]   ; rra_memory:memory|data_out_prev[51] ; clk          ; clk         ; 20.000       ; -0.101     ; 10.172     ;
; 9.726 ; addr[6]   ; rra_memory:memory|data_out_prev[49] ; clk          ; clk         ; 20.000       ; -0.067     ; 10.202     ;
; 9.728 ; addr[4]   ; rra_memory:memory|data_out[20]      ; clk          ; clk         ; 20.000       ; -0.102     ; 10.165     ;
; 9.740 ; addr[3]   ; rra_memory:memory|data_out[27]      ; clk          ; clk         ; 20.000       ; -0.075     ; 10.180     ;
; 9.745 ; addr[2]   ; rra_memory:memory|data_out[3]       ; clk          ; clk         ; 20.000       ; -0.087     ; 10.163     ;
; 9.746 ; addr[6]   ; rra_memory:memory|data_out[61]      ; clk          ; clk         ; 20.000       ; -0.064     ; 10.185     ;
; 9.758 ; addr[4]   ; rra_memory:memory|data_out[8]       ; clk          ; clk         ; 20.000       ; -0.086     ; 10.151     ;
; 9.765 ; addr[6]   ; rra_memory:memory|data_out[47]      ; clk          ; clk         ; 20.000       ; -0.094     ; 10.136     ;
; 9.778 ; addr[6]   ; rra_memory:memory|data_out[69]      ; clk          ; clk         ; 20.000       ; -0.070     ; 10.147     ;
; 9.787 ; addr[4]   ; rra_memory:memory|data_out[21]      ; clk          ; clk         ; 20.000       ; -0.102     ; 10.106     ;
; 9.797 ; addr[6]   ; rra_memory:memory|data_out[49]      ; clk          ; clk         ; 20.000       ; -0.067     ; 10.131     ;
; 9.808 ; addr[5]   ; rra_memory:memory|data_out[21]      ; clk          ; clk         ; 20.000       ; -0.102     ; 10.085     ;
; 9.809 ; addr[3]   ; rra_memory:memory|data_out[48]      ; clk          ; clk         ; 20.000       ; -0.091     ; 10.095     ;
; 9.810 ; addr[5]   ; rra_memory:memory|data_out_prev[55] ; clk          ; clk         ; 20.000       ; -0.078     ; 10.107     ;
; 9.811 ; addr[4]   ; rra_memory:memory|data_out[71]      ; clk          ; clk         ; 20.000       ; -0.080     ; 10.104     ;
; 9.812 ; addr[5]   ; rra_memory:memory|data_out[43]      ; clk          ; clk         ; 20.000       ; -0.092     ; 10.091     ;
; 9.814 ; addr[4]   ; rra_memory:memory|data_out_prev[70] ; clk          ; clk         ; 20.000       ; -0.086     ; 10.095     ;
; 9.814 ; addr[4]   ; rra_memory:memory|data_out_prev[28] ; clk          ; clk         ; 20.000       ; -0.074     ; 10.107     ;
; 9.816 ; addr[6]   ; rra_memory:memory|data_out_prev[25] ; clk          ; clk         ; 20.000       ; -0.076     ; 10.103     ;
; 9.823 ; addr[5]   ; rra_memory:memory|data_out_prev[60] ; clk          ; clk         ; 20.000       ; -0.064     ; 10.108     ;
; 9.823 ; addr[5]   ; rra_memory:memory|data_out[26]      ; clk          ; clk         ; 20.000       ; -0.075     ; 10.097     ;
; 9.826 ; addr[3]   ; rra_memory:memory|data_out_prev[26] ; clk          ; clk         ; 20.000       ; -0.075     ; 10.094     ;
; 9.836 ; addr[3]   ; rra_memory:memory|data_out_prev[36] ; clk          ; clk         ; 20.000       ; -0.098     ; 10.061     ;
; 9.836 ; addr[6]   ; rra_memory:memory|data_out_prev[47] ; clk          ; clk         ; 20.000       ; -0.094     ; 10.065     ;
; 9.846 ; addr[5]   ; rra_memory:memory|data_out_prev[53] ; clk          ; clk         ; 20.000       ; -0.091     ; 10.058     ;
; 9.847 ; addr[5]   ; rra_memory:memory|data_out_prev[33] ; clk          ; clk         ; 20.000       ; -0.088     ; 10.060     ;
; 9.853 ; addr[4]   ; rra_memory:memory|data_out_prev[41] ; clk          ; clk         ; 20.000       ; -0.098     ; 10.044     ;
+-------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                            ;
+-------+------------------------------------------------------+--------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                          ; Launch Clock ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+--------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+
; 8.711 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.875      ;
; 8.711 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.875      ;
; 8.711 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.875      ;
; 8.756 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.830      ;
; 8.859 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.727      ;
; 8.859 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.727      ;
; 8.859 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.727      ;
; 8.870 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.716      ;
; 8.870 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.716      ;
; 8.870 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.716      ;
; 8.873 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.713      ;
; 8.873 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.713      ;
; 8.873 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.713      ;
; 8.904 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.682      ;
; 8.915 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.671      ;
; 8.918 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.668      ;
; 8.969 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.615      ;
; 8.969 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.615      ;
; 8.969 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.615      ;
; 9.027 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.559      ;
; 9.027 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.559      ;
; 9.027 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.559      ;
; 9.038 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.548      ;
; 9.038 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.548      ;
; 9.038 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.548      ;
; 9.064 ; rra_servo_controller:rra_servo_base|counter_1khz[2]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.522      ;
; 9.064 ; rra_servo_controller:rra_servo_base|counter_1khz[2]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.522      ;
; 9.064 ; rra_servo_controller:rra_servo_base|counter_1khz[2]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.522      ;
; 9.072 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.514      ;
; 9.082 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.504      ;
; 9.082 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.504      ;
; 9.082 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.504      ;
; 9.083 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.503      ;
; 9.096 ; rra_servo_controller:rra_servo_base|counter_1khz[2]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.490      ;
; 9.117 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.467      ;
; 9.117 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.467      ;
; 9.117 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.467      ;
; 9.127 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.459      ;
; 9.128 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.456      ;
; 9.128 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.456      ;
; 9.128 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.456      ;
; 9.131 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.453      ;
; 9.131 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.453      ;
; 9.131 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.453      ;
; 9.134 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.452      ;
; 9.134 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.452      ;
; 9.134 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.452      ;
; 9.146 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.440      ;
; 9.146 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.440      ;
; 9.146 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.440      ;
; 9.179 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.407      ;
; 9.187 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[1]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.360     ; 8.398      ;
; 9.187 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[2]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.360     ; 8.398      ;
; 9.191 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.395      ;
; 9.202 ; rra_servo_controller:rra_servo_base|counter_1khz[1]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.384      ;
; 9.202 ; rra_servo_controller:rra_servo_base|counter_1khz[1]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.384      ;
; 9.202 ; rra_servo_controller:rra_servo_base|counter_1khz[1]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.384      ;
; 9.247 ; rra_servo_controller:rra_servo_base|counter_1khz[1]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.339      ;
; 9.279 ; rra_servo_controller:rra_servo_base|counter_1khz[14] ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.360     ; 8.306      ;
; 9.279 ; rra_servo_controller:rra_servo_base|counter_1khz[14] ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.360     ; 8.306      ;
; 9.279 ; rra_servo_controller:rra_servo_base|counter_1khz[14] ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.360     ; 8.306      ;
; 9.279 ; rra_servo_controller:rra_servo_base|counter_1khz[13] ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.360     ; 8.306      ;
; 9.279 ; rra_servo_controller:rra_servo_base|counter_1khz[13] ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.360     ; 8.306      ;
; 9.279 ; rra_servo_controller:rra_servo_base|counter_1khz[13] ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.360     ; 8.306      ;
; 9.285 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.299      ;
; 9.285 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.299      ;
; 9.285 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.299      ;
; 9.296 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.288      ;
; 9.296 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.288      ;
; 9.296 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.288      ;
; 9.311 ; rra_servo_controller:rra_servo_base|counter_1khz[0]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.275      ;
; 9.311 ; rra_servo_controller:rra_servo_base|counter_1khz[0]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.275      ;
; 9.311 ; rra_servo_controller:rra_servo_base|counter_1khz[0]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.275      ;
; 9.317 ; rra_servo_controller:rra_servo_base|counter_1khz[2]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.267      ;
; 9.317 ; rra_servo_controller:rra_servo_base|counter_1khz[2]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.267      ;
; 9.317 ; rra_servo_controller:rra_servo_base|counter_1khz[2]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.267      ;
; 9.324 ; rra_servo_controller:rra_servo_base|counter_1khz[14] ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.360     ; 8.261      ;
; 9.324 ; rra_servo_controller:rra_servo_base|counter_1khz[13] ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.360     ; 8.261      ;
; 9.335 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[1]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.360     ; 8.250      ;
; 9.335 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[2]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.360     ; 8.250      ;
; 9.340 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.244      ;
; 9.340 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.244      ;
; 9.340 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.244      ;
; 9.346 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[1]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.360     ; 8.239      ;
; 9.346 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[2]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.360     ; 8.239      ;
; 9.349 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[1]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.360     ; 8.236      ;
; 9.349 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[2]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.360     ; 8.236      ;
; 9.356 ; rra_servo_controller:rra_servo_base|counter_1khz[0]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.359     ; 8.230      ;
; 9.392 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.192      ;
; 9.392 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.192      ;
; 9.392 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.192      ;
; 9.404 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.180      ;
; 9.404 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.180      ;
; 9.404 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.180      ;
; 9.444 ; rra_servo_controller:rra_servo_base|counter_1khz[15] ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.360     ; 8.141      ;
; 9.444 ; rra_servo_controller:rra_servo_base|counter_1khz[15] ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.360     ; 8.141      ;
; 9.444 ; rra_servo_controller:rra_servo_base|counter_1khz[15] ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.360     ; 8.141      ;
; 9.460 ; rra_servo_controller:rra_servo_base|counter_1khz[1]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.124      ;
; 9.460 ; rra_servo_controller:rra_servo_base|counter_1khz[1]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.124      ;
; 9.460 ; rra_servo_controller:rra_servo_base|counter_1khz[1]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.361     ; 8.124      ;
+-------+------------------------------------------------------+--------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+-------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                              ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 88.838 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.160     ; 10.997     ;
; 88.838 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.160     ; 10.997     ;
; 88.838 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.160     ; 10.997     ;
; 88.838 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.160     ; 10.997     ;
; 88.838 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.160     ; 10.997     ;
; 88.838 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.160     ; 10.997     ;
; 88.838 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.160     ; 10.997     ;
; 88.838 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.160     ; 10.997     ;
; 88.838 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.160     ; 10.997     ;
; 88.997 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.836     ;
; 88.997 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.836     ;
; 88.997 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.836     ;
; 88.997 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.836     ;
; 88.997 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.836     ;
; 88.997 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.836     ;
; 88.997 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.836     ;
; 88.997 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.836     ;
; 88.997 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.836     ;
; 89.178 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.160     ; 10.657     ;
; 89.178 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.160     ; 10.657     ;
; 89.178 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.160     ; 10.657     ;
; 89.178 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.160     ; 10.657     ;
; 89.178 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.160     ; 10.657     ;
; 89.178 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.160     ; 10.657     ;
; 89.178 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.160     ; 10.657     ;
; 89.178 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.160     ; 10.657     ;
; 89.178 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.160     ; 10.657     ;
; 89.223 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.159     ; 10.613     ;
; 89.223 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.159     ; 10.613     ;
; 89.223 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.159     ; 10.613     ;
; 89.223 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.159     ; 10.613     ;
; 89.223 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.159     ; 10.613     ;
; 89.223 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.159     ; 10.613     ;
; 89.223 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.159     ; 10.613     ;
; 89.223 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.159     ; 10.613     ;
; 89.223 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.159     ; 10.613     ;
; 89.229 ; rra_servo_controller:rra_servo_lower|current[3] ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.604     ;
; 89.229 ; rra_servo_controller:rra_servo_lower|current[3] ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.604     ;
; 89.229 ; rra_servo_controller:rra_servo_lower|current[3] ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.604     ;
; 89.229 ; rra_servo_controller:rra_servo_lower|current[3] ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.604     ;
; 89.229 ; rra_servo_controller:rra_servo_lower|current[3] ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.604     ;
; 89.229 ; rra_servo_controller:rra_servo_lower|current[3] ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.604     ;
; 89.229 ; rra_servo_controller:rra_servo_lower|current[3] ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.604     ;
; 89.229 ; rra_servo_controller:rra_servo_lower|current[3] ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.604     ;
; 89.229 ; rra_servo_controller:rra_servo_lower|current[3] ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.604     ;
; 89.301 ; rra_servo_controller:rra_servo_lower|current[2] ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.163     ; 10.531     ;
; 89.301 ; rra_servo_controller:rra_servo_lower|current[2] ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.163     ; 10.531     ;
; 89.301 ; rra_servo_controller:rra_servo_lower|current[2] ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.163     ; 10.531     ;
; 89.301 ; rra_servo_controller:rra_servo_lower|current[2] ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.163     ; 10.531     ;
; 89.301 ; rra_servo_controller:rra_servo_lower|current[2] ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.163     ; 10.531     ;
; 89.301 ; rra_servo_controller:rra_servo_lower|current[2] ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.163     ; 10.531     ;
; 89.301 ; rra_servo_controller:rra_servo_lower|current[2] ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.163     ; 10.531     ;
; 89.301 ; rra_servo_controller:rra_servo_lower|current[2] ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.163     ; 10.531     ;
; 89.301 ; rra_servo_controller:rra_servo_lower|current[2] ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.163     ; 10.531     ;
; 89.337 ; rra_servo_controller:rra_servo_lower|current[0] ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.163     ; 10.495     ;
; 89.337 ; rra_servo_controller:rra_servo_lower|current[0] ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.163     ; 10.495     ;
; 89.337 ; rra_servo_controller:rra_servo_lower|current[0] ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.163     ; 10.495     ;
; 89.337 ; rra_servo_controller:rra_servo_lower|current[0] ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.163     ; 10.495     ;
; 89.337 ; rra_servo_controller:rra_servo_lower|current[0] ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.163     ; 10.495     ;
; 89.337 ; rra_servo_controller:rra_servo_lower|current[0] ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.163     ; 10.495     ;
; 89.337 ; rra_servo_controller:rra_servo_lower|current[0] ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.163     ; 10.495     ;
; 89.337 ; rra_servo_controller:rra_servo_lower|current[0] ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.163     ; 10.495     ;
; 89.337 ; rra_servo_controller:rra_servo_lower|current[0] ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.163     ; 10.495     ;
; 89.370 ; rra_servo_controller:rra_servo_lower|current[5] ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.463     ;
; 89.370 ; rra_servo_controller:rra_servo_lower|current[5] ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.463     ;
; 89.370 ; rra_servo_controller:rra_servo_lower|current[5] ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.463     ;
; 89.370 ; rra_servo_controller:rra_servo_lower|current[5] ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.463     ;
; 89.370 ; rra_servo_controller:rra_servo_lower|current[5] ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.463     ;
; 89.370 ; rra_servo_controller:rra_servo_lower|current[5] ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.463     ;
; 89.370 ; rra_servo_controller:rra_servo_lower|current[5] ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.463     ;
; 89.370 ; rra_servo_controller:rra_servo_lower|current[5] ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.463     ;
; 89.370 ; rra_servo_controller:rra_servo_lower|current[5] ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.162     ; 10.463     ;
; 89.388 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.161     ; 10.446     ;
; 89.388 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.161     ; 10.446     ;
; 89.388 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.161     ; 10.446     ;
; 89.388 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.161     ; 10.446     ;
; 89.388 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.161     ; 10.446     ;
; 89.388 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.161     ; 10.446     ;
; 89.388 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.161     ; 10.446     ;
; 89.388 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.161     ; 10.446     ;
; 89.388 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.161     ; 10.446     ;
; 89.557 ; rra_servo_controller:rra_servo_upper|current[3] ; rra_servo_controller:rra_servo_upper|pwm_count_i[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.150     ; 10.288     ;
; 89.557 ; rra_servo_controller:rra_servo_upper|current[3] ; rra_servo_controller:rra_servo_upper|pwm_count_i[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.150     ; 10.288     ;
; 89.557 ; rra_servo_controller:rra_servo_upper|current[3] ; rra_servo_controller:rra_servo_upper|pwm_count_i[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.150     ; 10.288     ;
; 89.557 ; rra_servo_controller:rra_servo_upper|current[3] ; rra_servo_controller:rra_servo_upper|pwm_count_i[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.150     ; 10.288     ;
; 89.557 ; rra_servo_controller:rra_servo_upper|current[3] ; rra_servo_controller:rra_servo_upper|pwm_count_i[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.150     ; 10.288     ;
; 89.557 ; rra_servo_controller:rra_servo_upper|current[3] ; rra_servo_controller:rra_servo_upper|pwm_count_i[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.150     ; 10.288     ;
; 89.557 ; rra_servo_controller:rra_servo_upper|current[3] ; rra_servo_controller:rra_servo_upper|pwm_count_i[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.150     ; 10.288     ;
; 89.557 ; rra_servo_controller:rra_servo_upper|current[3] ; rra_servo_controller:rra_servo_upper|pwm_count_i[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.150     ; 10.288     ;
; 89.557 ; rra_servo_controller:rra_servo_upper|current[3] ; rra_servo_controller:rra_servo_upper|pwm_count_i[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.150     ; 10.288     ;
; 89.563 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.159     ; 10.273     ;
; 89.563 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.159     ; 10.273     ;
; 89.563 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.159     ; 10.273     ;
; 89.563 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.159     ; 10.273     ;
; 89.563 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.159     ; 10.273     ;
; 89.563 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.159     ; 10.273     ;
; 89.563 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.159     ; 10.273     ;
; 89.563 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.159     ; 10.273     ;
; 89.563 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.159     ; 10.273     ;
; 89.566 ; rra_servo_controller:rra_servo_lower|current[8] ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.159     ; 10.270     ;
+--------+-------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; rra_controller:controller|c_state.s_MOVING          ; rra_controller:controller|c_state.s_MOVING          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; rra_key_in:keypad|key_count[1]                      ; rra_key_in:keypad|key_count[1]                      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; rra_key_in:keypad|key_count[0]                      ; rra_key_in:keypad|key_count[0]                      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|col_count[0]                      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.580      ;
; 0.375 ; rra_key_in:keypad|key_next[14]                      ; rra_key_in:keypad|key_out[14]                       ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.394 ; data_in[43]                                         ; rra_memory:memory|data[47][43]                      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; rra_controller:controller|c_state.s_WAITING         ; rra_controller:controller|c_state.s_CHECK_KEYPAD    ; clk          ; clk         ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; rra_controller:controller|c_state.s_WAITING         ; rra_controller:controller|c_state.s_GET_MEMORY_NEXT ; clk          ; clk         ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; data_in[22]                                         ; rra_memory:memory|data[98][22]                      ; clk          ; clk         ; 0.000        ; 0.061      ; 0.613      ;
; 0.439 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[1]                       ; clk          ; clk         ; 0.000        ; 0.062      ; 0.658      ;
; 0.442 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[10]                      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.661      ;
; 0.451 ; rra_key_in:keypad|col_count[1]                      ; rra_key_in:keypad|key_col[2]                        ; clk          ; clk         ; 0.000        ; 0.062      ; 0.670      ;
; 0.453 ; rra_key_in:keypad|col_count[1]                      ; rra_key_in:keypad|key_col[3]                        ; clk          ; clk         ; 0.000        ; 0.062      ; 0.672      ;
; 0.517 ; rra_key_in:keypad|key_next[13]                      ; rra_key_in:keypad|key_out[13]                       ; clk          ; clk         ; 0.000        ; 0.062      ; 0.736      ;
; 0.524 ; rra_key_in:keypad|err                               ; rra_key_in:keypad|key_err                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.743      ;
; 0.525 ; rra_key_in:keypad|key_next[9]                       ; rra_key_in:keypad|key_out[9]                        ; clk          ; clk         ; 0.000        ; 0.061      ; 0.743      ;
; 0.534 ; rra_key_in:keypad|key_next[10]                      ; rra_key_in:keypad|key_out[10]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.762      ;
; 0.536 ; data_in[63]                                         ; rra_memory:memory|data[99][63]                      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.755      ;
; 0.553 ; rra_key_in:keypad|key_next[4]                       ; rra_key_in:keypad|key_out[4]                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.781      ;
; 0.554 ; rra_key_in:keypad|key_next[7]                       ; rra_key_in:keypad|key_out[7]                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.782      ;
; 0.569 ; rra_key_in:keypad|delay[13]                         ; rra_key_in:keypad|delay[13]                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; rra_key_in:keypad|delay[3]                          ; rra_key_in:keypad|delay[3]                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; rra_key_in:keypad|delay[15]                         ; rra_key_in:keypad|delay[15]                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; rra_key_in:keypad|delay[11]                         ; rra_key_in:keypad|delay[11]                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; rra_key_in:keypad|delay[1]                          ; rra_key_in:keypad|delay[1]                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; rra_key_in:keypad|delay[5]                          ; rra_key_in:keypad|delay[5]                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; rra_key_in:keypad|delay[6]                          ; rra_key_in:keypad|delay[6]                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; rra_key_in:keypad|delay[2]                          ; rra_key_in:keypad|delay[2]                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; rra_key_in:keypad|delay[7]                          ; rra_key_in:keypad|delay[7]                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; rra_key_in:keypad|delay[9]                          ; rra_key_in:keypad|delay[9]                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; rra_key_in:keypad|delay[14]                         ; rra_key_in:keypad|delay[14]                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; rra_key_in:keypad|delay[12]                         ; rra_key_in:keypad|delay[12]                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; rra_key_in:keypad|delay[4]                          ; rra_key_in:keypad|delay[4]                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; rra_key_in:keypad|delay[8]                          ; rra_key_in:keypad|delay[8]                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; rra_key_in:keypad|delay[10]                         ; rra_key_in:keypad|delay[10]                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; rra_controller:controller|c_state.s_LOAD_KEYPAD     ; rra_controller:controller|c_state.s_MOVING          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.793      ;
; 0.576 ; rra_controller:controller|c_state.s_MOVING          ; rra_controller:controller|c_state.s_WAITING         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.795      ;
; 0.579 ; addr[4]                                             ; addr[4]                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.798      ;
; 0.580 ; addr[1]                                             ; addr[1]                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.799      ;
; 0.588 ; addr[6]                                             ; addr[6]                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.807      ;
; 0.591 ; rra_key_in:keypad|delay[0]                          ; rra_key_in:keypad|delay[0]                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.810      ;
; 0.593 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[13]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.821      ;
; 0.597 ; addr[2]                                             ; addr[2]                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.816      ;
; 0.598 ; addr[5]                                             ; addr[5]                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.817      ;
; 0.610 ; addr[0]                                             ; addr[0]                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.829      ;
; 0.623 ; rra_key_in:keypad|key_count[0]                      ; rra_key_in:keypad|key_count[1]                      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.842      ;
; 0.639 ; rra_controller:controller|c_state.s_GET_MEMORY_NEXT ; rra_controller:controller|c_state.s_MOVING          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.858      ;
; 0.646 ; rra_key_in:keypad|key_next[15]                      ; rra_key_in:keypad|key_out[15]                       ; clk          ; clk         ; 0.000        ; 0.061      ; 0.864      ;
; 0.646 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[7]                       ; clk          ; clk         ; 0.000        ; 0.062      ; 0.865      ;
; 0.657 ; rra_controller:controller|c_state.s_WAITING         ; rra_controller:controller|c_state.s_LOAD_KEYPAD     ; clk          ; clk         ; 0.000        ; 0.062      ; 0.876      ;
; 0.657 ; rra_key_in:keypad|key_next[12]                      ; rra_key_in:keypad|key_out[12]                       ; clk          ; clk         ; 0.000        ; 0.061      ; 0.875      ;
; 0.659 ; rra_key_in:keypad|col_count[1]                      ; rra_key_in:keypad|key_count[0]                      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.878      ;
; 0.662 ; data_in[61]                                         ; rra_memory:memory|data[30][61]                      ; clk          ; clk         ; 0.000        ; 0.061      ; 0.880      ;
; 0.674 ; rra_key_in:keypad|key_next[3]                       ; rra_key_in:keypad|key_out[3]                        ; clk          ; clk         ; 0.000        ; 0.061      ; 0.892      ;
; 0.686 ; data_in[35]                                         ; rra_memory:memory|data[16][35]                      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.905      ;
; 0.700 ; data_in[39]                                         ; rra_memory:memory|data[110][39]                     ; clk          ; clk         ; 0.000        ; 0.061      ; 0.918      ;
; 0.707 ; rra_key_in:keypad|key_next[1]                       ; rra_key_in:keypad|key_out[1]                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.935      ;
; 0.725 ; data_in[5]                                          ; rra_memory:memory|data[117][5]                      ; clk          ; clk         ; 0.000        ; 0.061      ; 0.943      ;
; 0.749 ; data_in[49]                                         ; rra_memory:memory|data[98][49]                      ; clk          ; clk         ; 0.000        ; 0.058      ; 0.964      ;
; 0.750 ; data_in[8]                                          ; rra_memory:memory|data[124][8]                      ; clk          ; clk         ; 0.000        ; 0.069      ; 0.976      ;
; 0.754 ; rra_key_in:keypad|key_next[8]                       ; rra_key_in:keypad|key_out[8]                        ; clk          ; clk         ; 0.000        ; 0.070      ; 0.981      ;
; 0.755 ; data_in[43]                                         ; rra_memory:memory|data[74][43]                      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.974      ;
; 0.755 ; rra_key_in:keypad|col_count[1]                      ; rra_key_in:keypad|key_col[1]                        ; clk          ; clk         ; 0.000        ; 0.062      ; 0.974      ;
; 0.767 ; rra_key_in:keypad|col_count[1]                      ; rra_key_in:keypad|key_count[1]                      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.986      ;
; 0.777 ; data_in[25]                                         ; rra_memory:memory|data[86][25]                      ; clk          ; clk         ; 0.000        ; 0.059      ; 0.993      ;
; 0.777 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[14]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.005      ;
; 0.788 ; data_in[48]                                         ; rra_memory:memory|data[100][48]                     ; clk          ; clk         ; 0.000        ; 0.060      ; 1.005      ;
; 0.789 ; data_in[54]                                         ; rra_memory:memory|data[6][54]                       ; clk          ; clk         ; 0.000        ; 0.059      ; 1.005      ;
; 0.790 ; data_in[50]                                         ; rra_memory:memory|data[6][50]                       ; clk          ; clk         ; 0.000        ; 0.059      ; 1.006      ;
; 0.792 ; data_in[40]                                         ; rra_memory:memory|data[68][40]                      ; clk          ; clk         ; 0.000        ; 0.059      ; 1.008      ;
; 0.795 ; data_in[9]                                          ; rra_memory:memory|data[94][9]                       ; clk          ; clk         ; 0.000        ; 0.062      ; 1.014      ;
; 0.797 ; data_in[56]                                         ; rra_memory:memory|data[62][56]                      ; clk          ; clk         ; 0.000        ; 0.063      ; 1.017      ;
; 0.803 ; data_in[31]                                         ; rra_memory:memory|data[22][31]                      ; clk          ; clk         ; 0.000        ; 0.051      ; 1.011      ;
; 0.804 ; data_in[31]                                         ; rra_memory:memory|data[20][31]                      ; clk          ; clk         ; 0.000        ; 0.051      ; 1.012      ;
; 0.804 ; data_in[11]                                         ; rra_memory:memory|data[90][11]                      ; clk          ; clk         ; 0.000        ; 0.065      ; 1.026      ;
; 0.806 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[12]                      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.035      ;
; 0.807 ; data_in[64]                                         ; rra_memory:memory|data[90][64]                      ; clk          ; clk         ; 0.000        ; 0.062      ; 1.026      ;
; 0.807 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[5]                       ; clk          ; clk         ; 0.000        ; 0.062      ; 1.026      ;
; 0.807 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[2]                       ; clk          ; clk         ; 0.000        ; 0.062      ; 1.026      ;
; 0.807 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[8]                       ; clk          ; clk         ; 0.000        ; 0.062      ; 1.026      ;
; 0.808 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[15]                      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.037      ;
; 0.809 ; data_in[7]                                          ; rra_memory:memory|data[53][7]                       ; clk          ; clk         ; 0.000        ; 0.055      ; 1.021      ;
; 0.830 ; data_in[0]                                          ; rra_memory:memory|data[53][0]                       ; clk          ; clk         ; 0.000        ; 0.055      ; 1.042      ;
; 0.831 ; data_in[4]                                          ; rra_memory:memory|data[53][4]                       ; clk          ; clk         ; 0.000        ; 0.055      ; 1.043      ;
; 0.844 ; rra_key_in:keypad|delay[1]                          ; rra_key_in:keypad|delay[2]                          ; clk          ; clk         ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; rra_key_in:keypad|delay[13]                         ; rra_key_in:keypad|delay[14]                         ; clk          ; clk         ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; rra_key_in:keypad|delay[3]                          ; rra_key_in:keypad|delay[4]                          ; clk          ; clk         ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; rra_key_in:keypad|delay[5]                          ; rra_key_in:keypad|delay[6]                          ; clk          ; clk         ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; rra_key_in:keypad|delay[11]                         ; rra_key_in:keypad|delay[12]                         ; clk          ; clk         ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; data_in[35]                                         ; rra_memory:memory|data[62][35]                      ; clk          ; clk         ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; rra_key_in:keypad|delay[7]                          ; rra_key_in:keypad|delay[8]                          ; clk          ; clk         ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; rra_key_in:keypad|delay[9]                          ; rra_key_in:keypad|delay[10]                         ; clk          ; clk         ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; addr[3]                                             ; addr[4]                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 1.065      ;
; 0.848 ; data_in[6]                                          ; rra_memory:memory|data[125][6]                      ; clk          ; clk         ; 0.000        ; 0.061      ; 1.066      ;
; 0.849 ; data_in[6]                                          ; rra_memory:memory|data[117][6]                      ; clk          ; clk         ; 0.000        ; 0.061      ; 1.067      ;
; 0.853 ; data_in[1]                                          ; rra_memory:memory|data[117][1]                      ; clk          ; clk         ; 0.000        ; 0.061      ; 1.071      ;
; 0.854 ; addr[1]                                             ; addr[2]                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 1.073      ;
; 0.855 ; rra_controller:controller|c_state.s_SET_MEMORY_NEXT ; rra_controller:controller|c_state.s_WAITING         ; clk          ; clk         ; 0.000        ; 0.062      ; 1.074      ;
; 0.857 ; rra_key_in:keypad|key_next[5]                       ; rra_key_in:keypad|key_out[5]                        ; clk          ; clk         ; 0.000        ; 0.070      ; 1.084      ;
; 0.857 ; data_in[1]                                          ; rra_memory:memory|data[109][1]                      ; clk          ; clk         ; 0.000        ; 0.061      ; 1.075      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                 ;
+-------+----------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                              ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.358 ; rra_servo_controller:rra_servo_base|current[0]     ; rra_servo_controller:rra_servo_base|current[0]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; rra_servo_controller:rra_servo_base|delay[1]       ; rra_servo_controller:rra_servo_base|delay[1]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; rra_servo_controller:rra_servo_base|delay[0]       ; rra_servo_controller:rra_servo_base|delay[0]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; rra_servo_controller:rra_servo_base|target[12]     ; rra_servo_controller:rra_servo_base|target[12]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.391 ; rra_servo_controller:rra_servo_upper|current[3]    ; rra_servo_controller:rra_servo_upper|o_current[3]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.609      ;
; 0.392 ; rra_servo_controller:rra_servo_upper|current[2]    ; rra_servo_controller:rra_servo_upper|o_current[2]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.610      ;
; 0.395 ; rra_servo_controller:rra_servo_lower|current[9]    ; rra_servo_controller:rra_servo_lower|o_current[9]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.613      ;
; 0.410 ; rra_servo_controller:rra_servo_gripper|target[2]   ; rra_servo_controller:rra_servo_gripper|current[2]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.628      ;
; 0.410 ; rra_servo_controller:rra_servo_upper|target[2]     ; rra_servo_controller:rra_servo_upper|current[2]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.628      ;
; 0.410 ; rra_servo_controller:rra_servo_upper|target[3]     ; rra_servo_controller:rra_servo_upper|current[3]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.628      ;
; 0.412 ; rra_servo_controller:rra_servo_middle|current[4]   ; rra_servo_controller:rra_servo_middle|o_current[4]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.630      ;
; 0.412 ; rra_servo_controller:rra_servo_middle|current[6]   ; rra_servo_controller:rra_servo_middle|o_current[6]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.630      ;
; 0.414 ; rra_servo_controller:rra_servo_gripper|target[8]   ; rra_servo_controller:rra_servo_gripper|current[8]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 0.631      ;
; 0.420 ; rra_servo_controller:rra_servo_upper|target[10]    ; rra_servo_controller:rra_servo_upper|current[10]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.639      ;
; 0.498 ; rra_servo_controller:rra_servo_middle|current[10]  ; rra_servo_controller:rra_servo_middle|o_current[10]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.716      ;
; 0.520 ; rra_servo_controller:rra_servo_middle|target[3]    ; rra_servo_controller:rra_servo_middle|current[3]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.738      ;
; 0.531 ; rra_servo_controller:rra_servo_middle|target[10]   ; rra_servo_controller:rra_servo_middle|current[10]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.749      ;
; 0.532 ; t_base_pos[5]                                      ; rra_servo_controller:rra_servo_base|target[5]        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.751      ;
; 0.559 ; rra_servo_controller:rra_servo_lower|target[4]     ; rra_servo_controller:rra_servo_lower|current[4]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; rra_servo_controller:rra_servo_upper|target[11]    ; rra_servo_controller:rra_servo_upper|current[11]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; t_base_pos[6]                                      ; rra_servo_controller:rra_servo_base|target[6]        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.779      ;
; 0.562 ; rra_servo_controller:rra_servo_base|current[3]     ; rra_servo_controller:rra_servo_base|o_current[3]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.804      ;
; 0.573 ; rra_servo_controller:rra_servo_lower|current[1]    ; rra_servo_controller:rra_servo_lower|o_current[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; rra_servo_controller:rra_servo_base|delay[0]       ; rra_servo_controller:rra_servo_base|delay[1]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.792      ;
; 0.578 ; rra_servo_controller:rra_servo_middle|current[7]   ; rra_servo_controller:rra_servo_middle|o_current[7]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.796      ;
; 0.583 ; rra_servo_controller:rra_servo_lower|target[1]     ; rra_servo_controller:rra_servo_lower|current[1]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.802      ;
; 0.591 ; rra_servo_controller:rra_servo_gripper|target[1]   ; rra_servo_controller:rra_servo_gripper|current[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.809      ;
; 0.605 ; rra_servo_controller:rra_servo_middle|target[2]    ; rra_servo_controller:rra_servo_middle|current[2]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.823      ;
; 0.613 ; rra_servo_controller:rra_servo_middle|target[7]    ; rra_servo_controller:rra_servo_middle|current[7]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.831      ;
; 0.617 ; rra_servo_controller:rra_servo_lower|target[3]     ; rra_servo_controller:rra_servo_lower|current[3]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.836      ;
; 0.621 ; rra_servo_controller:rra_servo_middle|target[11]   ; rra_servo_controller:rra_servo_middle|current[11]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.839      ;
; 0.634 ; rra_servo_controller:rra_servo_base|target[3]      ; rra_servo_controller:rra_servo_base|current[3]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.853      ;
; 0.641 ; rra_servo_controller:rra_servo_middle|target[6]    ; rra_servo_controller:rra_servo_middle|current[6]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.859      ;
; 0.644 ; rra_servo_controller:rra_servo_gripper|target[6]   ; rra_servo_controller:rra_servo_gripper|current[6]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 0.861      ;
; 0.649 ; rra_servo_controller:rra_servo_middle|target[4]    ; rra_servo_controller:rra_servo_middle|current[4]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.867      ;
; 0.663 ; t_lower_pos[7]                                     ; rra_servo_controller:rra_servo_lower|target[7]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.882      ;
; 0.689 ; rra_servo_controller:rra_servo_base|target[4]      ; rra_servo_controller:rra_servo_base|current[4]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.922      ;
; 0.689 ; rra_servo_controller:rra_servo_base|delay[1]       ; rra_servo_controller:rra_servo_base|delay[2]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.908      ;
; 0.690 ; rra_servo_controller:rra_servo_base|delay[1]       ; rra_servo_controller:rra_servo_base|delay[3]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.909      ;
; 0.697 ; t_lower_pos[8]                                     ; rra_servo_controller:rra_servo_lower|target[8]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 0.914      ;
; 0.706 ; t_middle_pos[8]                                    ; rra_servo_controller:rra_servo_middle|target[8]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.924      ;
; 0.709 ; rra_servo_controller:rra_servo_base|target[1]      ; rra_servo_controller:rra_servo_base|current[1]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.935      ;
; 0.733 ; rra_servo_controller:rra_servo_wrist|target[2]     ; rra_servo_controller:rra_servo_wrist|current[2]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.952      ;
; 0.734 ; rra_servo_controller:rra_servo_upper|current[7]    ; rra_servo_controller:rra_servo_upper|o_current[7]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.952      ;
; 0.737 ; rra_servo_controller:rra_servo_upper|current[1]    ; rra_servo_controller:rra_servo_upper|o_current[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.955      ;
; 0.744 ; rra_servo_controller:rra_servo_middle|target[1]    ; rra_servo_controller:rra_servo_middle|current[1]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.962      ;
; 0.744 ; rra_servo_controller:rra_servo_wrist|current[2]    ; rra_servo_controller:rra_servo_wrist|o_current[2]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 0.960      ;
; 0.745 ; rra_servo_controller:rra_servo_gripper|target[3]   ; rra_servo_controller:rra_servo_gripper|current[3]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.963      ;
; 0.747 ; t_middle_pos[5]                                    ; rra_servo_controller:rra_servo_middle|target[5]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.965      ;
; 0.747 ; t_wrist_pos[11]                                    ; rra_servo_controller:rra_servo_wrist|target[11]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 0.963      ;
; 0.748 ; rra_servo_controller:rra_servo_lower|current[0]    ; rra_servo_controller:rra_servo_lower|o_current[0]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.966      ;
; 0.750 ; rra_servo_controller:rra_servo_gripper|target[7]   ; rra_servo_controller:rra_servo_gripper|current[7]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.968      ;
; 0.753 ; t_middle_pos[0]                                    ; rra_servo_controller:rra_servo_middle|target[0]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.973      ;
; 0.754 ; rra_servo_controller:rra_servo_gripper|current[3]  ; rra_servo_controller:rra_servo_gripper|o_current[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 0.971      ;
; 0.755 ; rra_servo_controller:rra_servo_wrist|current[5]    ; rra_servo_controller:rra_servo_wrist|o_current[5]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 0.972      ;
; 0.760 ; rra_servo_controller:rra_servo_middle|current[5]   ; rra_servo_controller:rra_servo_middle|o_current[5]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 0.977      ;
; 0.769 ; rra_servo_controller:rra_servo_wrist|current[8]    ; rra_servo_controller:rra_servo_wrist|o_current[8]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 0.984      ;
; 0.769 ; t_base_pos[11]                                     ; rra_servo_controller:rra_servo_base|target[11]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.982      ;
; 0.777 ; t_wrist_pos[4]                                     ; rra_servo_controller:rra_servo_wrist|target[4]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.984      ;
; 0.783 ; rra_servo_controller:rra_servo_wrist|current[4]    ; rra_servo_controller:rra_servo_wrist|o_current[4]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.000      ;
; 0.784 ; t_base_pos[4]                                      ; rra_servo_controller:rra_servo_base|target[4]        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.998      ;
; 0.787 ; rra_servo_controller:rra_servo_wrist|current[1]    ; rra_servo_controller:rra_servo_wrist|o_current[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.012      ;
; 0.789 ; rra_servo_controller:rra_servo_lower|current[5]    ; rra_servo_controller:rra_servo_lower|o_current[5]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.005      ;
; 0.794 ; rra_servo_controller:rra_servo_base|target[2]      ; rra_servo_controller:rra_servo_base|current[2]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.020      ;
; 0.795 ; rra_servo_controller:rra_servo_base|current[1]     ; rra_servo_controller:rra_servo_base|o_current[1]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.037      ;
; 0.795 ; rra_servo_controller:rra_servo_base|delay[2]       ; rra_servo_controller:rra_servo_base|delay[2]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.014      ;
; 0.795 ; rra_servo_controller:rra_servo_base|delay[2]       ; rra_servo_controller:rra_servo_base|delay[3]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.014      ;
; 0.803 ; rra_servo_controller:rra_servo_base|delay[3]       ; rra_servo_controller:rra_servo_base|delay[1]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.022      ;
; 0.803 ; rra_servo_controller:rra_servo_base|delay[3]       ; rra_servo_controller:rra_servo_base|delay[0]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.022      ;
; 0.804 ; t_gripper_pos[9]                                   ; rra_servo_controller:rra_servo_gripper|target[9]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.022      ;
; 0.807 ; rra_servo_controller:rra_servo_upper|target[6]     ; rra_servo_controller:rra_servo_upper|current[6]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.027      ;
; 0.820 ; t_middle_pos[9]                                    ; rra_servo_controller:rra_servo_middle|target[9]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.038      ;
; 0.821 ; rra_servo_controller:rra_servo_gripper|current[9]  ; rra_servo_controller:rra_servo_gripper|o_current[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.046      ;
; 0.821 ; t_upper_pos[0]                                     ; rra_servo_controller:rra_servo_upper|target[0]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.042      ;
; 0.825 ; t_middle_pos[6]                                    ; rra_servo_controller:rra_servo_middle|target[6]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 1.047      ;
; 0.825 ; rra_servo_controller:rra_servo_gripper|current[4]  ; rra_servo_controller:rra_servo_gripper|o_current[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.044      ;
; 0.829 ; t_middle_pos[7]                                    ; rra_servo_controller:rra_servo_middle|target[7]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 1.051      ;
; 0.833 ; t_lower_pos[6]                                     ; rra_servo_controller:rra_servo_lower|target[6]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.050      ;
; 0.837 ; rra_servo_controller:rra_servo_middle|target[5]    ; rra_servo_controller:rra_servo_middle|current[5]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.056      ;
; 0.838 ; rra_servo_controller:rra_servo_upper|target[7]     ; rra_servo_controller:rra_servo_upper|current[7]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.058      ;
; 0.845 ; rra_servo_controller:rra_servo_middle|current[9]   ; rra_servo_controller:rra_servo_middle|o_current[9]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.059      ;
; 0.846 ; rra_servo_controller:rra_servo_gripper|current[11] ; rra_servo_controller:rra_servo_gripper|o_current[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.064      ;
; 0.851 ; rra_servo_controller:rra_servo_lower|current[11]   ; rra_servo_controller:rra_servo_lower|o_current[11]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.065      ;
; 0.855 ; t_wrist_pos[8]                                     ; rra_servo_controller:rra_servo_wrist|target[8]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.071      ;
; 0.858 ; rra_servo_controller:rra_servo_upper|target[8]     ; rra_servo_controller:rra_servo_upper|current[8]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.078      ;
; 0.861 ; rra_servo_controller:rra_servo_base|current[9]     ; rra_servo_controller:rra_servo_base|o_current[9]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.104      ;
; 0.864 ; t_middle_pos[3]                                    ; t_middle_pos[3]                                      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.082      ;
; 0.864 ; t_base_pos[5]                                      ; t_base_pos[5]                                        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.083      ;
; 0.872 ; rra_servo_controller:rra_servo_lower|current[8]    ; rra_servo_controller:rra_servo_lower|o_current[8]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.086      ;
; 0.876 ; rra_servo_controller:rra_servo_base|current[2]     ; rra_servo_controller:rra_servo_base|o_current[2]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.118      ;
; 0.877 ; rra_servo_controller:rra_servo_base|delay[0]       ; rra_servo_controller:rra_servo_base|delay[2]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.096      ;
; 0.882 ; rra_servo_controller:rra_servo_upper|target[9]     ; rra_servo_controller:rra_servo_upper|current[9]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.102      ;
; 0.891 ; rra_servo_controller:rra_servo_base|delay[0]       ; rra_servo_controller:rra_servo_base|delay[3]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.110      ;
; 0.892 ; t_base_pos[1]                                      ; rra_servo_controller:rra_servo_base|target[1]        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.112      ;
; 0.896 ; rra_servo_controller:rra_servo_base|delay[3]       ; rra_servo_controller:rra_servo_base|delay[3]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.115      ;
; 0.897 ; rra_servo_controller:rra_servo_base|delay[3]       ; rra_servo_controller:rra_servo_base|delay[2]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.116      ;
; 0.898 ; t_gripper_pos[7]                                   ; rra_servo_controller:rra_servo_gripper|target[7]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.114      ;
; 0.901 ; rra_servo_controller:rra_servo_base|delay[1]       ; rra_servo_controller:rra_servo_base|delay[0]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.120      ;
; 0.904 ; rra_servo_controller:rra_servo_gripper|target[4]   ; rra_servo_controller:rra_servo_gripper|current[4]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.120      ;
; 0.905 ; rra_servo_controller:rra_servo_lower|target[2]     ; rra_servo_controller:rra_servo_lower|current[2]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.125      ;
+-------+----------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.373 ; rra_servo_controller:rra_servo_base|pwm_out_i          ; rra_servo_controller:rra_servo_base|o_pwm_out_i        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; rra_servo_controller:rra_servo_base|pwm_out            ; rra_servo_controller:rra_servo_base|o_pwm_out          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; rra_servo_controller:rra_servo_wrist|pwm_out           ; rra_servo_controller:rra_servo_wrist|o_pwm_out         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; rra_servo_controller:rra_servo_lower|pwm_out           ; rra_servo_controller:rra_servo_lower|o_pwm_out         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; rra_servo_controller:rra_servo_upper|pwm_out_i         ; rra_servo_controller:rra_servo_upper|o_pwm_out_i       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; rra_servo_controller:rra_servo_gripper|pwm_out_i       ; rra_servo_controller:rra_servo_gripper|o_pwm_out_i     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; rra_servo_controller:rra_servo_middle|pwm_out          ; rra_servo_controller:rra_servo_middle|o_pwm_out        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.591      ;
; 0.375 ; rra_servo_controller:rra_servo_wrist|pwm_out_i         ; rra_servo_controller:rra_servo_wrist|o_pwm_out_i       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; rra_servo_controller:rra_servo_gripper|pwm_out         ; rra_servo_controller:rra_servo_gripper|o_pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.593      ;
; 0.391 ; rra_servo_controller:rra_servo_base|pwm_count[17]      ; rra_servo_controller:rra_servo_base|pwm_count[17]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
; 0.391 ; rra_servo_controller:rra_servo_upper|pwm_count[17]     ; rra_servo_controller:rra_servo_upper|pwm_count[17]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
; 0.392 ; rra_servo_controller:rra_servo_wrist|pwm_count[17]     ; rra_servo_controller:rra_servo_wrist|pwm_count[17]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.610      ;
; 0.392 ; rra_servo_controller:rra_servo_lower|pwm_count[17]     ; rra_servo_controller:rra_servo_lower|pwm_count[17]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.610      ;
; 0.393 ; rra_servo_controller:rra_servo_gripper|pwm_count_i[17] ; rra_servo_controller:rra_servo_gripper|pwm_count_i[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.610      ;
; 0.393 ; rra_servo_controller:rra_servo_middle|pwm_count[17]    ; rra_servo_controller:rra_servo_middle|pwm_count[17]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.610      ;
; 0.399 ; rra_servo_controller:rra_servo_base|pwm_count_i[17]    ; rra_servo_controller:rra_servo_base|pwm_count_i[17]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.617      ;
; 0.399 ; rra_servo_controller:rra_servo_lower|pwm_count_i[17]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[17]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.617      ;
; 0.400 ; rra_servo_controller:rra_servo_upper|pwm_count_i[17]   ; rra_servo_controller:rra_servo_upper|pwm_count_i[17]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.618      ;
; 0.400 ; rra_servo_controller:rra_servo_middle|pwm_count_i[17]  ; rra_servo_controller:rra_servo_middle|pwm_count_i[17]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.618      ;
; 0.407 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[17]   ; rra_servo_controller:rra_servo_wrist|pwm_count_i[17]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.625      ;
; 0.504 ; rra_servo_controller:rra_servo_lower|pwm_out_i         ; rra_servo_controller:rra_servo_lower|o_pwm_out_i       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.722      ;
; 0.536 ; rra_servo_controller:rra_servo_middle|pwm_out_i        ; rra_servo_controller:rra_servo_middle|o_pwm_out_i      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.754      ;
; 0.570 ; rra_servo_controller:rra_servo_base|pwm_count[9]       ; rra_servo_controller:rra_servo_base|pwm_count[9]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; rra_servo_controller:rra_servo_upper|pwm_count[15]     ; rra_servo_controller:rra_servo_upper|pwm_count[15]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; rra_servo_controller:rra_servo_lower|pwm_count[4]      ; rra_servo_controller:rra_servo_lower|pwm_count[4]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; rra_servo_controller:rra_servo_base|pwm_count_i[15]    ; rra_servo_controller:rra_servo_base|pwm_count_i[15]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[12]   ; rra_servo_controller:rra_servo_wrist|pwm_count_i[12]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[9]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[9]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[8]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[8]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.788      ;
; 0.571 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[6]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[6]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.788      ;
; 0.571 ; rra_servo_controller:rra_servo_wrist|pwm_count[15]     ; rra_servo_controller:rra_servo_wrist|pwm_count[15]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; rra_servo_controller:rra_servo_middle|pwm_count_i[15]  ; rra_servo_controller:rra_servo_middle|pwm_count_i[15]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; rra_servo_controller:rra_servo_middle|pwm_count_i[4]   ; rra_servo_controller:rra_servo_middle|pwm_count_i[4]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; rra_servo_controller:rra_servo_lower|pwm_count_i[9]    ; rra_servo_controller:rra_servo_lower|pwm_count_i[9]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; rra_servo_controller:rra_servo_lower|pwm_count[5]      ; rra_servo_controller:rra_servo_lower|pwm_count[5]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; rra_servo_controller:rra_servo_lower|pwm_count[9]      ; rra_servo_controller:rra_servo_lower|pwm_count[9]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; rra_servo_controller:rra_servo_base|pwm_count_i[1]     ; rra_servo_controller:rra_servo_base|pwm_count_i[1]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; rra_servo_controller:rra_servo_base|pwm_count_i[3]     ; rra_servo_controller:rra_servo_base|pwm_count_i[3]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; rra_servo_controller:rra_servo_base|pwm_count[1]       ; rra_servo_controller:rra_servo_base|pwm_count[1]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; rra_servo_controller:rra_servo_base|pwm_count[3]       ; rra_servo_controller:rra_servo_base|pwm_count[3]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; rra_servo_controller:rra_servo_upper|pwm_count_i[1]    ; rra_servo_controller:rra_servo_upper|pwm_count_i[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; rra_servo_controller:rra_servo_upper|pwm_count_i[3]    ; rra_servo_controller:rra_servo_upper|pwm_count_i[3]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[11]   ; rra_servo_controller:rra_servo_wrist|pwm_count_i[11]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[7]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[7]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.789      ;
; 0.572 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[4]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[4]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.789      ;
; 0.572 ; rra_servo_controller:rra_servo_wrist|pwm_count[1]      ; rra_servo_controller:rra_servo_wrist|pwm_count[1]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; rra_servo_controller:rra_servo_wrist|pwm_count[3]      ; rra_servo_controller:rra_servo_wrist|pwm_count[3]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; rra_servo_controller:rra_servo_middle|pwm_count_i[5]   ; rra_servo_controller:rra_servo_middle|pwm_count_i[5]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; rra_servo_controller:rra_servo_middle|pwm_count[15]    ; rra_servo_controller:rra_servo_middle|pwm_count[15]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.789      ;
; 0.572 ; rra_servo_controller:rra_servo_middle|pwm_count[4]     ; rra_servo_controller:rra_servo_middle|pwm_count[4]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.789      ;
; 0.572 ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]    ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]    ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; rra_servo_controller:rra_servo_lower|pwm_count[1]      ; rra_servo_controller:rra_servo_lower|pwm_count[1]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; rra_servo_controller:rra_servo_lower|pwm_count[3]      ; rra_servo_controller:rra_servo_lower|pwm_count[3]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; rra_servo_controller:rra_servo_upper|pwm_count[3]      ; rra_servo_controller:rra_servo_upper|pwm_count[3]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; rra_servo_controller:rra_servo_upper|pwm_count[1]      ; rra_servo_controller:rra_servo_upper|pwm_count[1]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; rra_servo_controller:rra_servo_gripper|pwm_count_i[1]  ; rra_servo_controller:rra_servo_gripper|pwm_count_i[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; rra_servo_controller:rra_servo_gripper|pwm_count_i[3]  ; rra_servo_controller:rra_servo_gripper|pwm_count_i[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[13]   ; rra_servo_controller:rra_servo_wrist|pwm_count_i[13]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[10]   ; rra_servo_controller:rra_servo_wrist|pwm_count_i[10]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[5]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[5]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.790      ;
; 0.573 ; rra_servo_controller:rra_servo_middle|pwm_count_i[1]   ; rra_servo_controller:rra_servo_middle|pwm_count_i[1]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; rra_servo_controller:rra_servo_middle|pwm_count_i[3]   ; rra_servo_controller:rra_servo_middle|pwm_count_i[3]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; rra_servo_controller:rra_servo_middle|pwm_count[5]     ; rra_servo_controller:rra_servo_middle|pwm_count[5]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.790      ;
; 0.574 ; rra_servo_controller:rra_servo_base|pwm_count_i[2]     ; rra_servo_controller:rra_servo_base|pwm_count_i[2]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; rra_servo_controller:rra_servo_base|pwm_count[2]       ; rra_servo_controller:rra_servo_base|pwm_count[2]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; rra_servo_controller:rra_servo_upper|pwm_count_i[2]    ; rra_servo_controller:rra_servo_upper|pwm_count_i[2]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[3]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[3]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.791      ;
; 0.574 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[1]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.791      ;
; 0.574 ; rra_servo_controller:rra_servo_wrist|pwm_count[2]      ; rra_servo_controller:rra_servo_wrist|pwm_count[2]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; rra_servo_controller:rra_servo_middle|pwm_count[3]     ; rra_servo_controller:rra_servo_middle|pwm_count[3]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.791      ;
; 0.574 ; rra_servo_controller:rra_servo_middle|pwm_count[1]     ; rra_servo_controller:rra_servo_middle|pwm_count[1]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.791      ;
; 0.574 ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]    ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; rra_servo_controller:rra_servo_lower|pwm_count[2]      ; rra_servo_controller:rra_servo_lower|pwm_count[2]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; rra_servo_controller:rra_servo_base|pwm_count[16]      ; rra_servo_controller:rra_servo_base|pwm_count[16]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.575 ; rra_servo_controller:rra_servo_upper|pwm_count[16]     ; rra_servo_controller:rra_servo_upper|pwm_count[16]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.575 ; rra_servo_controller:rra_servo_upper|pwm_count[2]      ; rra_servo_controller:rra_servo_upper|pwm_count[2]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; rra_servo_controller:rra_servo_gripper|pwm_count_i[2]  ; rra_servo_controller:rra_servo_gripper|pwm_count_i[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; rra_servo_controller:rra_servo_middle|pwm_count_i[2]   ; rra_servo_controller:rra_servo_middle|pwm_count_i[2]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.576 ; rra_servo_controller:rra_servo_base|pwm_count_i[16]    ; rra_servo_controller:rra_servo_base|pwm_count_i[16]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.794      ;
; 0.576 ; rra_servo_controller:rra_servo_upper|pwm_count_i[16]   ; rra_servo_controller:rra_servo_upper|pwm_count_i[16]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.794      ;
; 0.576 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[2]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[2]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.793      ;
; 0.576 ; rra_servo_controller:rra_servo_wrist|pwm_count[16]     ; rra_servo_controller:rra_servo_wrist|pwm_count[16]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.794      ;
; 0.576 ; rra_servo_controller:rra_servo_middle|pwm_count_i[16]  ; rra_servo_controller:rra_servo_middle|pwm_count_i[16]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.794      ;
; 0.576 ; rra_servo_controller:rra_servo_middle|pwm_count[2]     ; rra_servo_controller:rra_servo_middle|pwm_count[2]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.793      ;
; 0.576 ; rra_servo_controller:rra_servo_lower|pwm_count_i[16]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[16]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.794      ;
; 0.576 ; rra_servo_controller:rra_servo_lower|pwm_count[16]     ; rra_servo_controller:rra_servo_lower|pwm_count[16]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.794      ;
; 0.577 ; rra_servo_controller:rra_servo_base|pwm_count_i[8]     ; rra_servo_controller:rra_servo_base|pwm_count_i[8]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.796      ;
; 0.577 ; rra_servo_controller:rra_servo_upper|pwm_count[12]     ; rra_servo_controller:rra_servo_upper|pwm_count[12]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.796      ;
; 0.577 ; rra_servo_controller:rra_servo_upper|pwm_count[9]      ; rra_servo_controller:rra_servo_upper|pwm_count[9]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.796      ;
; 0.577 ; rra_servo_controller:rra_servo_gripper|pwm_count_i[16] ; rra_servo_controller:rra_servo_gripper|pwm_count_i[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.794      ;
; 0.577 ; rra_servo_controller:rra_servo_middle|pwm_count[16]    ; rra_servo_controller:rra_servo_middle|pwm_count[16]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.794      ;
; 0.577 ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]    ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.796      ;
; 0.577 ; rra_servo_controller:rra_servo_lower|pwm_count[6]      ; rra_servo_controller:rra_servo_lower|pwm_count[6]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.796      ;
; 0.577 ; rra_servo_controller:rra_servo_lower|pwm_count[8]      ; rra_servo_controller:rra_servo_lower|pwm_count[8]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.796      ;
; 0.578 ; rra_servo_controller:rra_servo_base|pwm_count_i[4]     ; rra_servo_controller:rra_servo_base|pwm_count_i[4]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; rra_servo_controller:rra_servo_base|pwm_count_i[12]    ; rra_servo_controller:rra_servo_base|pwm_count_i[12]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.796      ;
; 0.578 ; rra_servo_controller:rra_servo_base|pwm_count[4]       ; rra_servo_controller:rra_servo_base|pwm_count[4]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; rra_servo_controller:rra_servo_base|pwm_count[15]      ; rra_servo_controller:rra_servo_base|pwm_count[15]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; rra_servo_controller:rra_servo_upper|pwm_count_i[4]    ; rra_servo_controller:rra_servo_upper|pwm_count_i[4]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.797      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                               ;
+-------+--------------+----------------+-----------------+-------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                          ;
+-------+--------------+----------------+-----------------+-------+------------+---------------------------------+
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][14]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][20]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][21]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][22]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][24]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][25]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][27]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][31]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][14] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][41] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[102][28] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[102][49] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[102][67] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][0]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][12] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][14] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][15] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][16] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][17] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][18] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][19] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][1]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][28] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][30] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][31] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][32] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][4]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][57] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][59] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][5]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][64] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][65] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][66] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[103][67] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[119][24] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[119][25] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[119][26] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[119][27] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[119][28] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[119][29] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[119][30] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[119][31] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[16][18]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[16][21]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[16][28]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[16][2]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[16][4]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[16][57]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[16][58]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[16][59]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[16][5]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[17][10]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[17][1]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[17][21]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[17][30]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[17][37]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[17][64]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[18][18]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[18][21]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[18][28]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[18][2]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[18][4]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[18][59]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[18][5]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[1][14]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[1][18]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[1][20]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[1][31]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[1][49]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[1][65]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[1][67]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[20][16]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[20][18]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[20][20]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[20][22]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[20][24]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[20][47]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[20][58]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[20][59]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[22][16]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[22][18]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[22][20]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[22][22]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[22][24]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[22][43]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[22][4]   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[22][58]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[22][59]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[22][67]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[23][18]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[23][19]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[23][20]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[23][21]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[23][22]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[23][24]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[23][25]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[23][55]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[25][10]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[25][16]  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[25][21]  ;
+-------+--------------+----------------+-----------------+-------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+--------------------------------------------------------+
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|o_pwm_out_i       ;
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[10]     ;
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[11]     ;
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[12]     ;
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[13]     ;
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[14]     ;
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[15]     ;
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[16]     ;
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[17]     ;
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[9]      ;
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[10]   ;
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[11]   ;
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[12]   ;
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[13]   ;
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[14]   ;
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[15]   ;
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[16]   ;
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[17]   ;
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[9]    ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count[0]       ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count[1]       ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count[2]       ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count[3]       ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count[4]       ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count[5]       ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count[6]       ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count[7]       ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count[8]       ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count_i[0]     ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count_i[1]     ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count_i[2]     ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count_i[3]     ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count_i[4]     ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count_i[5]     ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count_i[6]     ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count_i[7]     ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count_i[8]     ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|o_pwm_out         ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[0]      ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[1]      ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[2]      ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[3]      ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[4]      ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[5]      ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[6]      ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[7]      ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[8]      ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]    ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]    ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]    ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]    ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]    ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]    ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]    ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]    ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]    ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_out           ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_out_i         ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|o_pwm_out        ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[0]     ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[1]     ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[2]     ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[3]     ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[4]     ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[5]     ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[6]     ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[7]     ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[8]     ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_out          ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_pwm_out_i     ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[0]    ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[1]    ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[2]    ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[3]    ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[4]    ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[5]    ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[6]    ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[7]    ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[8]    ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[0]  ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[10] ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[11] ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[12] ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[13] ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[14] ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[15] ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[16] ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[17] ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[1]  ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[2]  ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[3]  ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[4]  ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[5]  ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[6]  ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[7]  ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[8]  ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[9]  ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_out_i       ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[10]    ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[11]    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1]'                                                                                       ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                               ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|o_current[0]     ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|o_current[10]    ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|o_current[11]    ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|o_current[4]     ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|o_current[5]     ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|o_current[6]     ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|o_current[7]     ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|o_current[8]     ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|o_current[9]     ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|speed[1]         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|speed[2]         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[5]        ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[6]        ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[7]        ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[8]        ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|current[0]      ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|current[1]      ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|current[2]      ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|current[3]      ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|current[4]      ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|current[5]      ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|current[6]      ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|o_current[0]    ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|o_current[1]    ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|o_current[2]    ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|o_current[4]    ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|o_current[5]    ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|o_current[6]    ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|o_current[7]    ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|target[0]       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|target[1]       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|target[2]       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|target[3]       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|target[4]       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|target[9]       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_upper|current[0]      ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_upper|current[2]      ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_upper|current[3]      ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_upper|o_current[2]    ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_upper|o_current[3]    ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_upper|target[0]       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_upper|target[2]       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_upper|target[3]       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_base_pos[0]                                        ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_base_pos[10]                                       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_base_pos[11]                                       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_base_pos[1]                                        ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_base_pos[2]                                        ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_base_pos[3]                                        ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_base_pos[7]                                        ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_base_pos[8]                                        ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_base_pos[9]                                        ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|current[0]       ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|current[1]       ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|current[2]       ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|current[3]       ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|current[4]       ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|current[5]       ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|delay[0]         ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|delay[1]         ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|delay[2]         ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|delay[3]         ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|o_current[1]     ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|o_current[2]     ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|o_current[3]     ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[0]        ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[10]       ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[12]       ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[1]        ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[2]        ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[3]        ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[9]        ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[0]    ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[10]   ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[11]   ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[12]   ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[13]   ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[1]    ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[2]    ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[3]    ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[4]    ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[5]    ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[6]    ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[7]    ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[0]  ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[10] ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[11] ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[1]  ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[2]  ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[3]  ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[4]  ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[5]  ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[6]  ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[7]  ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[8]  ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[9]  ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|target[0]     ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|target[10]    ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|target[1]     ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|target[2]     ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; i_key_row[*]  ; clk        ; 5.386  ; 5.745  ; Rise       ; clk                                                            ;
;  i_key_row[0] ; clk        ; 5.386  ; 5.745  ; Rise       ; clk                                                            ;
;  i_key_row[1] ; clk        ; 4.355  ; 4.705  ; Rise       ; clk                                                            ;
;  i_key_row[2] ; clk        ; 4.863  ; 5.184  ; Rise       ; clk                                                            ;
;  i_key_row[3] ; clk        ; 4.480  ; 4.822  ; Rise       ; clk                                                            ;
; led_sel       ; clk        ; 5.294  ; 5.884  ; Rise       ; clk                                                            ;
; mode[*]       ; clk        ; 3.162  ; 3.682  ; Rise       ; clk                                                            ;
;  mode[0]      ; clk        ; 3.162  ; 3.682  ; Rise       ; clk                                                            ;
;  mode[1]      ; clk        ; 2.968  ; 3.532  ; Rise       ; clk                                                            ;
; rst           ; clk        ; 4.939  ; 5.526  ; Rise       ; clk                                                            ;
; rst           ; clk        ; 8.847  ; 9.431  ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; rst           ; clk        ; 9.668  ; 10.157 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
; speed[*]      ; clk        ; 12.135 ; 12.566 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[0]     ; clk        ; 11.380 ; 11.784 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[1]     ; clk        ; 10.575 ; 11.297 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[2]     ; clk        ; 12.135 ; 12.566 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[3]     ; clk        ; 10.344 ; 10.945 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; i_key_row[*]  ; clk        ; -1.051 ; -1.470 ; Rise       ; clk                                                            ;
;  i_key_row[0] ; clk        ; -1.948 ; -2.425 ; Rise       ; clk                                                            ;
;  i_key_row[1] ; clk        ; -1.051 ; -1.470 ; Rise       ; clk                                                            ;
;  i_key_row[2] ; clk        ; -1.365 ; -1.774 ; Rise       ; clk                                                            ;
;  i_key_row[3] ; clk        ; -1.174 ; -1.626 ; Rise       ; clk                                                            ;
; led_sel       ; clk        ; -2.969 ; -3.385 ; Rise       ; clk                                                            ;
; mode[*]       ; clk        ; -1.737 ; -2.219 ; Rise       ; clk                                                            ;
;  mode[0]      ; clk        ; -2.022 ; -2.464 ; Rise       ; clk                                                            ;
;  mode[1]      ; clk        ; -1.737 ; -2.219 ; Rise       ; clk                                                            ;
; rst           ; clk        ; -2.050 ; -2.480 ; Rise       ; clk                                                            ;
; rst           ; clk        ; -3.893 ; -4.415 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; rst           ; clk        ; -3.737 ; -4.208 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
; speed[*]      ; clk        ; -4.564 ; -5.054 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[0]     ; clk        ; -4.564 ; -5.079 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[1]     ; clk        ; -4.575 ; -5.054 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[2]     ; clk        ; -4.779 ; -5.285 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[3]     ; clk        ; -4.730 ; -5.217 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; leds[*]       ; clk        ; 7.257 ; 7.411 ; Rise       ; clk                                                            ;
;  leds[0]      ; clk        ; 5.768 ; 5.769 ; Rise       ; clk                                                            ;
;  leds[1]      ; clk        ; 5.809 ; 5.857 ; Rise       ; clk                                                            ;
;  leds[2]      ; clk        ; 7.257 ; 7.411 ; Rise       ; clk                                                            ;
;  leds[3]      ; clk        ; 6.175 ; 6.259 ; Rise       ; clk                                                            ;
;  leds[4]      ; clk        ; 6.528 ; 6.633 ; Rise       ; clk                                                            ;
;  leds[5]      ; clk        ; 6.103 ; 6.170 ; Rise       ; clk                                                            ;
;  leds[6]      ; clk        ; 5.854 ; 5.877 ; Rise       ; clk                                                            ;
;  leds[7]      ; clk        ; 5.830 ; 5.878 ; Rise       ; clk                                                            ;
;  leds[8]      ; clk        ; 5.900 ; 5.944 ; Rise       ; clk                                                            ;
;  leds[9]      ; clk        ; 6.995 ; 7.138 ; Rise       ; clk                                                            ;
; o_key_col[*]  ; clk        ; 6.457 ; 6.481 ; Rise       ; clk                                                            ;
;  o_key_col[0] ; clk        ; 6.457 ; 6.481 ; Rise       ; clk                                                            ;
;  o_key_col[1] ; clk        ; 5.823 ; 5.870 ; Rise       ; clk                                                            ;
;  o_key_col[2] ; clk        ; 6.018 ; 6.043 ; Rise       ; clk                                                            ;
;  o_key_col[3] ; clk        ; 5.668 ; 5.639 ; Rise       ; clk                                                            ;
; b1            ; clk        ; 3.162 ; 3.134 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; b1_i          ; clk        ; 3.190 ; 3.163 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; g1            ; clk        ; 3.361 ; 3.389 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; g1_i          ; clk        ; 3.642 ; 3.663 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l1            ; clk        ; 3.193 ; 3.173 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l1_i          ; clk        ; 3.379 ; 3.346 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l2            ; clk        ; 3.153 ; 3.133 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l2_i          ; clk        ; 3.419 ; 3.386 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m1            ; clk        ; 5.195 ; 5.318 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m1_i          ; clk        ; 5.741 ; 5.856 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m2            ; clk        ; 5.655 ; 5.772 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m2_i          ; clk        ; 5.644 ; 5.693 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u1            ; clk        ; 3.194 ; 3.171 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u1_i          ; clk        ; 3.734 ; 3.774 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u2            ; clk        ; 3.214 ; 3.191 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u2_i          ; clk        ; 3.192 ; 3.173 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; w1            ; clk        ; 3.480 ; 3.459 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; w1_i          ; clk        ; 4.747 ; 4.819 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; leds[*]       ; clk        ; 5.645 ; 5.645 ; Rise       ; clk                                                            ;
;  leds[0]      ; clk        ; 5.645 ; 5.645 ; Rise       ; clk                                                            ;
;  leds[1]      ; clk        ; 5.684 ; 5.730 ; Rise       ; clk                                                            ;
;  leds[2]      ; clk        ; 7.122 ; 7.274 ; Rise       ; clk                                                            ;
;  leds[3]      ; clk        ; 6.036 ; 6.116 ; Rise       ; clk                                                            ;
;  leds[4]      ; clk        ; 6.375 ; 6.475 ; Rise       ; clk                                                            ;
;  leds[5]      ; clk        ; 5.967 ; 6.031 ; Rise       ; clk                                                            ;
;  leds[6]      ; clk        ; 5.728 ; 5.750 ; Rise       ; clk                                                            ;
;  leds[7]      ; clk        ; 5.705 ; 5.752 ; Rise       ; clk                                                            ;
;  leds[8]      ; clk        ; 5.773 ; 5.814 ; Rise       ; clk                                                            ;
;  leds[9]      ; clk        ; 6.824 ; 6.960 ; Rise       ; clk                                                            ;
; o_key_col[*]  ; clk        ; 5.541 ; 5.511 ; Rise       ; clk                                                            ;
;  o_key_col[0] ; clk        ; 6.300 ; 6.320 ; Rise       ; clk                                                            ;
;  o_key_col[1] ; clk        ; 5.690 ; 5.733 ; Rise       ; clk                                                            ;
;  o_key_col[2] ; clk        ; 5.877 ; 5.899 ; Rise       ; clk                                                            ;
;  o_key_col[3] ; clk        ; 5.541 ; 5.511 ; Rise       ; clk                                                            ;
; b1            ; clk        ; 2.744 ; 2.715 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; b1_i          ; clk        ; 2.771 ; 2.743 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; g1            ; clk        ; 2.943 ; 2.969 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; g1_i          ; clk        ; 3.211 ; 3.231 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l1            ; clk        ; 2.775 ; 2.753 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l1_i          ; clk        ; 2.953 ; 2.919 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l2            ; clk        ; 2.735 ; 2.713 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l2_i          ; clk        ; 2.993 ; 2.959 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m1            ; clk        ; 4.696 ; 4.812 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m1_i          ; clk        ; 5.220 ; 5.328 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m2            ; clk        ; 5.138 ; 5.248 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m2_i          ; clk        ; 5.128 ; 5.172 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u1            ; clk        ; 2.775 ; 2.750 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u1_i          ; clk        ; 3.294 ; 3.330 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u2            ; clk        ; 2.795 ; 2.770 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u2_i          ; clk        ; 2.775 ; 2.754 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; w1            ; clk        ; 3.049 ; 3.027 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; w1_i          ; clk        ; 4.266 ; 4.333 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                    ;
+------------+-----------------+----------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note ;
+------------+-----------------+----------------------------------------------------------------+------+
; 84.13 MHz  ; 84.13 MHz       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 96.09 MHz  ; 96.09 MHz       ; clk                                                            ;      ;
; 214.41 MHz ; 214.41 MHz      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; 9.593  ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 9.841  ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 89.982 ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; clk                                                            ; 0.312 ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.312 ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.337 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                           ;
+----------------------------------------------------------------+-----------+---------------+
; Clock                                                          ; Slack     ; End Point TNS ;
+----------------------------------------------------------------+-----------+---------------+
; clk                                                            ; 9.677     ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 49.747    ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 49999.747 ; 0.000         ;
+----------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                              ;
+--------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.593  ; addr[5]   ; rra_memory:memory|data_out[25]      ; clk          ; clk         ; 20.000       ; -0.069     ; 10.333     ;
; 9.733  ; addr[3]   ; rra_memory:memory|data_out_prev[53] ; clk          ; clk         ; 20.000       ; -0.083     ; 10.179     ;
; 9.820  ; addr[4]   ; rra_memory:memory|data_out_prev[53] ; clk          ; clk         ; 20.000       ; -0.083     ; 10.092     ;
; 9.958  ; addr[5]   ; rra_memory:memory|data_out_prev[70] ; clk          ; clk         ; 20.000       ; -0.081     ; 9.956      ;
; 9.993  ; addr[4]   ; rra_memory:memory|data_out[26]      ; clk          ; clk         ; 20.000       ; -0.072     ; 9.930      ;
; 9.993  ; addr[5]   ; rra_memory:memory|data_out[55]      ; clk          ; clk         ; 20.000       ; -0.075     ; 9.927      ;
; 10.020 ; addr[3]   ; rra_memory:memory|data_out[30]      ; clk          ; clk         ; 20.000       ; -0.074     ; 9.901      ;
; 10.053 ; addr[3]   ; rra_memory:memory|data_out_prev[30] ; clk          ; clk         ; 20.000       ; -0.074     ; 9.868      ;
; 10.055 ; addr[3]   ; rra_memory:memory|data_out[53]      ; clk          ; clk         ; 20.000       ; -0.083     ; 9.857      ;
; 10.102 ; addr[3]   ; rra_memory:memory|data_out[26]      ; clk          ; clk         ; 20.000       ; -0.072     ; 9.821      ;
; 10.130 ; addr[6]   ; rra_memory:memory|data_out[23]      ; clk          ; clk         ; 20.000       ; -0.083     ; 9.782      ;
; 10.142 ; addr[4]   ; rra_memory:memory|data_out[53]      ; clk          ; clk         ; 20.000       ; -0.083     ; 9.770      ;
; 10.143 ; addr[6]   ; rra_memory:memory|data_out[25]      ; clk          ; clk         ; 20.000       ; -0.069     ; 9.783      ;
; 10.149 ; addr[4]   ; rra_memory:memory|data_out[70]      ; clk          ; clk         ; 20.000       ; -0.088     ; 9.758      ;
; 10.176 ; addr[6]   ; rra_memory:memory|data_out_prev[70] ; clk          ; clk         ; 20.000       ; -0.081     ; 9.738      ;
; 10.182 ; addr[6]   ; rra_memory:memory|data_out_prev[23] ; clk          ; clk         ; 20.000       ; -0.083     ; 9.730      ;
; 10.197 ; addr[6]   ; rra_memory:memory|data_out_prev[20] ; clk          ; clk         ; 20.000       ; -0.093     ; 9.705      ;
; 10.232 ; addr[4]   ; rra_memory:memory|data_out[41]      ; clk          ; clk         ; 20.000       ; -0.088     ; 9.675      ;
; 10.247 ; addr[5]   ; rra_memory:memory|data_out_prev[25] ; clk          ; clk         ; 20.000       ; -0.069     ; 9.679      ;
; 10.268 ; addr[6]   ; rra_memory:memory|data_out[51]      ; clk          ; clk         ; 20.000       ; -0.093     ; 9.634      ;
; 10.283 ; addr[4]   ; rra_memory:memory|data_out[36]      ; clk          ; clk         ; 20.000       ; -0.088     ; 9.624      ;
; 10.291 ; addr[6]   ; rra_memory:memory|data_out_prev[36] ; clk          ; clk         ; 20.000       ; -0.088     ; 9.616      ;
; 10.294 ; addr[5]   ; rra_memory:memory|data_out[50]      ; clk          ; clk         ; 20.000       ; -0.094     ; 9.607      ;
; 10.345 ; addr[5]   ; rra_memory:memory|data_out[51]      ; clk          ; clk         ; 20.000       ; -0.093     ; 9.557      ;
; 10.346 ; addr[4]   ; rra_memory:memory|data_out[30]      ; clk          ; clk         ; 20.000       ; -0.074     ; 9.575      ;
; 10.369 ; addr[6]   ; rra_memory:memory|data_out[55]      ; clk          ; clk         ; 20.000       ; -0.075     ; 9.551      ;
; 10.379 ; addr[4]   ; rra_memory:memory|data_out_prev[30] ; clk          ; clk         ; 20.000       ; -0.074     ; 9.542      ;
; 10.441 ; addr[4]   ; rra_memory:memory|data_out[28]      ; clk          ; clk         ; 20.000       ; -0.067     ; 9.487      ;
; 10.451 ; addr[4]   ; rra_memory:memory|data_out_prev[36] ; clk          ; clk         ; 20.000       ; -0.088     ; 9.456      ;
; 10.455 ; addr[4]   ; rra_memory:memory|data_out[62]      ; clk          ; clk         ; 20.000       ; -0.066     ; 9.474      ;
; 10.462 ; addr[3]   ; rra_memory:memory|data_out[41]      ; clk          ; clk         ; 20.000       ; -0.088     ; 9.445      ;
; 10.475 ; addr[5]   ; rra_memory:memory|data_out[58]      ; clk          ; clk         ; 20.000       ; -0.083     ; 9.437      ;
; 10.478 ; addr[4]   ; rra_memory:memory|data_out_prev[20] ; clk          ; clk         ; 20.000       ; -0.093     ; 9.424      ;
; 10.514 ; addr[5]   ; rra_memory:memory|data_out_prev[20] ; clk          ; clk         ; 20.000       ; -0.093     ; 9.388      ;
; 10.518 ; addr[2]   ; rra_memory:memory|data_out_prev[44] ; clk          ; clk         ; 20.000       ; -0.094     ; 9.383      ;
; 10.523 ; addr[2]   ; rra_memory:memory|data_out[44]      ; clk          ; clk         ; 20.000       ; -0.094     ; 9.378      ;
; 10.530 ; addr[5]   ; rra_memory:memory|data_out_prev[50] ; clk          ; clk         ; 20.000       ; -0.094     ; 9.371      ;
; 10.537 ; addr[1]   ; rra_memory:memory|data_out_prev[44] ; clk          ; clk         ; 20.000       ; -0.094     ; 9.364      ;
; 10.538 ; addr[5]   ; rra_memory:memory|data_out[41]      ; clk          ; clk         ; 20.000       ; -0.088     ; 9.369      ;
; 10.541 ; addr[4]   ; rra_memory:memory|data_out_prev[66] ; clk          ; clk         ; 20.000       ; -0.078     ; 9.376      ;
; 10.542 ; addr[1]   ; rra_memory:memory|data_out[44]      ; clk          ; clk         ; 20.000       ; -0.094     ; 9.359      ;
; 10.561 ; addr[6]   ; rra_memory:memory|data_out[26]      ; clk          ; clk         ; 20.000       ; -0.072     ; 9.362      ;
; 10.568 ; addr[4]   ; rra_memory:memory|data_out_prev[24] ; clk          ; clk         ; 20.000       ; -0.069     ; 9.358      ;
; 10.579 ; addr[3]   ; rra_memory:memory|data_out_prev[66] ; clk          ; clk         ; 20.000       ; -0.078     ; 9.338      ;
; 10.587 ; addr[4]   ; rra_memory:memory|data_out_prev[33] ; clk          ; clk         ; 20.000       ; -0.080     ; 9.328      ;
; 10.588 ; addr[5]   ; rra_memory:memory|data_out_prev[54] ; clk          ; clk         ; 20.000       ; -0.069     ; 9.338      ;
; 10.589 ; addr[3]   ; rra_memory:memory|data_out_prev[20] ; clk          ; clk         ; 20.000       ; -0.093     ; 9.313      ;
; 10.590 ; addr[5]   ; rra_memory:memory|data_out[47]      ; clk          ; clk         ; 20.000       ; -0.086     ; 9.319      ;
; 10.599 ; addr[4]   ; rra_memory:memory|data_out[55]      ; clk          ; clk         ; 20.000       ; -0.075     ; 9.321      ;
; 10.620 ; addr[6]   ; rra_memory:memory|data_out_prev[51] ; clk          ; clk         ; 20.000       ; -0.093     ; 9.282      ;
; 10.629 ; addr[6]   ; rra_memory:memory|data_out[43]      ; clk          ; clk         ; 20.000       ; -0.084     ; 9.282      ;
; 10.630 ; addr[5]   ; rra_memory:memory|data_out_prev[36] ; clk          ; clk         ; 20.000       ; -0.088     ; 9.277      ;
; 10.638 ; addr[5]   ; rra_memory:memory|data_out_prev[47] ; clk          ; clk         ; 20.000       ; -0.086     ; 9.271      ;
; 10.640 ; addr[4]   ; rra_memory:memory|data_out[33]      ; clk          ; clk         ; 20.000       ; -0.080     ; 9.275      ;
; 10.646 ; addr[5]   ; rra_memory:memory|data_out[33]      ; clk          ; clk         ; 20.000       ; -0.080     ; 9.269      ;
; 10.662 ; addr[6]   ; rra_memory:memory|data_out[60]      ; clk          ; clk         ; 20.000       ; -0.057     ; 9.276      ;
; 10.663 ; addr[4]   ; rra_memory:memory|data_out[66]      ; clk          ; clk         ; 20.000       ; -0.078     ; 9.254      ;
; 10.673 ; addr[6]   ; rra_memory:memory|data_out_prev[69] ; clk          ; clk         ; 20.000       ; -0.066     ; 9.256      ;
; 10.695 ; addr[5]   ; rra_memory:memory|data_out[61]      ; clk          ; clk         ; 20.000       ; -0.057     ; 9.243      ;
; 10.697 ; addr[5]   ; rra_memory:memory|data_out_prev[51] ; clk          ; clk         ; 20.000       ; -0.093     ; 9.205      ;
; 10.701 ; addr[3]   ; rra_memory:memory|data_out[28]      ; clk          ; clk         ; 20.000       ; -0.067     ; 9.227      ;
; 10.701 ; addr[3]   ; rra_memory:memory|data_out[66]      ; clk          ; clk         ; 20.000       ; -0.078     ; 9.216      ;
; 10.707 ; addr[4]   ; rra_memory:memory|data_out_prev[26] ; clk          ; clk         ; 20.000       ; -0.072     ; 9.216      ;
; 10.712 ; addr[6]   ; rra_memory:memory|data_out_prev[28] ; clk          ; clk         ; 20.000       ; -0.067     ; 9.216      ;
; 10.717 ; addr[4]   ; rra_memory:memory|data_out[48]      ; clk          ; clk         ; 20.000       ; -0.083     ; 9.195      ;
; 10.722 ; addr[3]   ; rra_memory:memory|data_out[55]      ; clk          ; clk         ; 20.000       ; -0.075     ; 9.198      ;
; 10.725 ; addr[3]   ; rra_memory:memory|data_out[36]      ; clk          ; clk         ; 20.000       ; -0.088     ; 9.182      ;
; 10.741 ; addr[3]   ; rra_memory:memory|data_out[70]      ; clk          ; clk         ; 20.000       ; -0.088     ; 9.166      ;
; 10.742 ; addr[2]   ; rra_memory:memory|data_out[3]       ; clk          ; clk         ; 20.000       ; -0.083     ; 9.170      ;
; 10.745 ; addr[5]   ; rra_memory:memory|data_out[60]      ; clk          ; clk         ; 20.000       ; -0.057     ; 9.193      ;
; 10.761 ; addr[3]   ; rra_memory:memory|data_out_prev[56] ; clk          ; clk         ; 20.000       ; -0.091     ; 9.143      ;
; 10.773 ; addr[4]   ; rra_memory:memory|data_out_prev[62] ; clk          ; clk         ; 20.000       ; -0.066     ; 9.156      ;
; 10.774 ; addr[1]   ; rra_memory:memory|data_out_prev[39] ; clk          ; clk         ; 20.000       ; -0.089     ; 9.132      ;
; 10.774 ; addr[1]   ; rra_memory:memory|data_out[39]      ; clk          ; clk         ; 20.000       ; -0.089     ; 9.132      ;
; 10.779 ; addr[5]   ; rra_memory:memory|data_out[43]      ; clk          ; clk         ; 20.000       ; -0.084     ; 9.132      ;
; 10.786 ; addr[5]   ; rra_memory:memory|data_out[26]      ; clk          ; clk         ; 20.000       ; -0.072     ; 9.137      ;
; 10.790 ; addr[6]   ; rra_memory:memory|data_out[47]      ; clk          ; clk         ; 20.000       ; -0.086     ; 9.119      ;
; 10.797 ; addr[6]   ; rra_memory:memory|data_out_prev[25] ; clk          ; clk         ; 20.000       ; -0.069     ; 9.129      ;
; 10.797 ; addr[3]   ; rra_memory:memory|data_out[62]      ; clk          ; clk         ; 20.000       ; -0.066     ; 9.132      ;
; 10.804 ; addr[4]   ; rra_memory:memory|data_out[8]       ; clk          ; clk         ; 20.000       ; -0.081     ; 9.110      ;
; 10.806 ; addr[6]   ; rra_memory:memory|data_out[69]      ; clk          ; clk         ; 20.000       ; -0.066     ; 9.123      ;
; 10.811 ; addr[5]   ; rra_memory:memory|data_out_prev[60] ; clk          ; clk         ; 20.000       ; -0.057     ; 9.127      ;
; 10.811 ; addr[3]   ; rra_memory:memory|data_out[27]      ; clk          ; clk         ; 20.000       ; -0.072     ; 9.112      ;
; 10.816 ; addr[3]   ; rra_memory:memory|data_out_prev[26] ; clk          ; clk         ; 20.000       ; -0.072     ; 9.107      ;
; 10.823 ; addr[5]   ; rra_memory:memory|data_out[54]      ; clk          ; clk         ; 20.000       ; -0.069     ; 9.103      ;
; 10.824 ; addr[6]   ; rra_memory:memory|data_out[21]      ; clk          ; clk         ; 20.000       ; -0.093     ; 9.078      ;
; 10.825 ; addr[4]   ; rra_memory:memory|data_out[21]      ; clk          ; clk         ; 20.000       ; -0.093     ; 9.077      ;
; 10.834 ; addr[6]   ; rra_memory:memory|data_out[61]      ; clk          ; clk         ; 20.000       ; -0.057     ; 9.104      ;
; 10.838 ; addr[6]   ; rra_memory:memory|data_out_prev[47] ; clk          ; clk         ; 20.000       ; -0.086     ; 9.071      ;
; 10.845 ; addr[4]   ; rra_memory:memory|data_out_prev[41] ; clk          ; clk         ; 20.000       ; -0.088     ; 9.062      ;
; 10.848 ; addr[4]   ; rra_memory:memory|data_out_prev[70] ; clk          ; clk         ; 20.000       ; -0.081     ; 9.066      ;
; 10.852 ; addr[6]   ; rra_memory:memory|data_out_prev[49] ; clk          ; clk         ; 20.000       ; -0.064     ; 9.079      ;
; 10.853 ; addr[4]   ; rra_memory:memory|data_out[20]      ; clk          ; clk         ; 20.000       ; -0.093     ; 9.049      ;
; 10.853 ; addr[4]   ; rra_memory:memory|data_out_prev[28] ; clk          ; clk         ; 20.000       ; -0.067     ; 9.075      ;
; 10.856 ; addr[5]   ; rra_memory:memory|data_out[21]      ; clk          ; clk         ; 20.000       ; -0.093     ; 9.046      ;
; 10.857 ; addr[6]   ; rra_memory:memory|data_out[49]      ; clk          ; clk         ; 20.000       ; -0.064     ; 9.074      ;
; 10.872 ; addr[4]   ; rra_memory:memory|data_out_prev[56] ; clk          ; clk         ; 20.000       ; -0.091     ; 9.032      ;
; 10.884 ; addr[3]   ; rra_memory:memory|data_out[48]      ; clk          ; clk         ; 20.000       ; -0.083     ; 9.028      ;
; 10.888 ; addr[4]   ; rra_memory:memory|data_out[71]      ; clk          ; clk         ; 20.000       ; -0.075     ; 9.032      ;
; 10.892 ; addr[5]   ; rra_memory:memory|data_out[36]      ; clk          ; clk         ; 20.000       ; -0.088     ; 9.015      ;
+--------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                              ;
+--------+------------------------------------------------------+--------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                          ; Launch Clock ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+
; 9.841  ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 8.040      ;
; 9.841  ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 8.040      ;
; 9.841  ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 8.040      ;
; 9.876  ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 8.004      ;
; 9.963  ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.918      ;
; 9.963  ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.918      ;
; 9.963  ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.918      ;
; 9.970  ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.911      ;
; 9.970  ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.911      ;
; 9.970  ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.911      ;
; 9.972  ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.909      ;
; 9.972  ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.909      ;
; 9.972  ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.909      ;
; 9.998  ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 7.882      ;
; 10.005 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 7.875      ;
; 10.007 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 7.873      ;
; 10.076 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.802      ;
; 10.076 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.802      ;
; 10.076 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.802      ;
; 10.076 ; rra_servo_controller:rra_servo_base|counter_1khz[2]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.805      ;
; 10.076 ; rra_servo_controller:rra_servo_base|counter_1khz[2]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.805      ;
; 10.076 ; rra_servo_controller:rra_servo_base|counter_1khz[2]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.805      ;
; 10.099 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.782      ;
; 10.099 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.782      ;
; 10.099 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.782      ;
; 10.108 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.773      ;
; 10.108 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.773      ;
; 10.108 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.773      ;
; 10.111 ; rra_servo_controller:rra_servo_base|counter_1khz[2]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 7.769      ;
; 10.134 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 7.746      ;
; 10.143 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 7.737      ;
; 10.144 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.737      ;
; 10.144 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.737      ;
; 10.144 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.737      ;
; 10.179 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 7.701      ;
; 10.191 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.690      ;
; 10.191 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.690      ;
; 10.191 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.690      ;
; 10.198 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.680      ;
; 10.198 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.680      ;
; 10.198 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.680      ;
; 10.202 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.679      ;
; 10.202 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.679      ;
; 10.202 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.679      ;
; 10.205 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.673      ;
; 10.205 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.673      ;
; 10.205 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.673      ;
; 10.207 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.671      ;
; 10.207 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.671      ;
; 10.207 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.671      ;
; 10.226 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 7.654      ;
; 10.237 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 7.643      ;
; 10.237 ; rra_servo_controller:rra_servo_base|counter_1khz[1]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.644      ;
; 10.237 ; rra_servo_controller:rra_servo_base|counter_1khz[1]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.644      ;
; 10.237 ; rra_servo_controller:rra_servo_base|counter_1khz[1]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.644      ;
; 10.258 ; rra_servo_controller:rra_servo_base|counter_1khz[14] ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 7.622      ;
; 10.258 ; rra_servo_controller:rra_servo_base|counter_1khz[14] ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 7.622      ;
; 10.258 ; rra_servo_controller:rra_servo_base|counter_1khz[14] ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 7.622      ;
; 10.264 ; rra_servo_controller:rra_servo_base|counter_1khz[13] ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 7.616      ;
; 10.264 ; rra_servo_controller:rra_servo_base|counter_1khz[13] ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 7.616      ;
; 10.264 ; rra_servo_controller:rra_servo_base|counter_1khz[13] ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 7.616      ;
; 10.272 ; rra_servo_controller:rra_servo_base|counter_1khz[1]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 7.608      ;
; 10.287 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[1]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.066     ; 7.592      ;
; 10.287 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[2]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.066     ; 7.592      ;
; 10.293 ; rra_servo_controller:rra_servo_base|counter_1khz[14] ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.066     ; 7.586      ;
; 10.299 ; rra_servo_controller:rra_servo_base|counter_1khz[13] ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.066     ; 7.580      ;
; 10.311 ; rra_servo_controller:rra_servo_base|counter_1khz[2]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.567      ;
; 10.311 ; rra_servo_controller:rra_servo_base|counter_1khz[2]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.567      ;
; 10.311 ; rra_servo_controller:rra_servo_base|counter_1khz[2]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.567      ;
; 10.334 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.544      ;
; 10.334 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.544      ;
; 10.334 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.544      ;
; 10.339 ; rra_servo_controller:rra_servo_base|counter_1khz[0]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.542      ;
; 10.339 ; rra_servo_controller:rra_servo_base|counter_1khz[0]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.542      ;
; 10.339 ; rra_servo_controller:rra_servo_base|counter_1khz[0]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.064     ; 7.542      ;
; 10.343 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.535      ;
; 10.343 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.535      ;
; 10.343 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.535      ;
; 10.374 ; rra_servo_controller:rra_servo_base|counter_1khz[0]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 7.506      ;
; 10.379 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.499      ;
; 10.379 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.499      ;
; 10.379 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.499      ;
; 10.397 ; rra_servo_controller:rra_servo_base|counter_1khz[15] ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 7.483      ;
; 10.397 ; rra_servo_controller:rra_servo_base|counter_1khz[15] ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 7.483      ;
; 10.397 ; rra_servo_controller:rra_servo_base|counter_1khz[15] ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.065     ; 7.483      ;
; 10.409 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[1]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.066     ; 7.470      ;
; 10.409 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[2]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.066     ; 7.470      ;
; 10.416 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[1]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.066     ; 7.463      ;
; 10.416 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[2]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.066     ; 7.463      ;
; 10.418 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[1]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.066     ; 7.461      ;
; 10.418 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[2]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.066     ; 7.461      ;
; 10.426 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.452      ;
; 10.426 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.452      ;
; 10.426 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.452      ;
; 10.432 ; rra_servo_controller:rra_servo_base|counter_1khz[15] ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.066     ; 7.447      ;
; 10.437 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.441      ;
; 10.437 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.441      ;
; 10.437 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.441      ;
; 10.472 ; rra_servo_controller:rra_servo_base|counter_1khz[1]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.406      ;
; 10.472 ; rra_servo_controller:rra_servo_base|counter_1khz[1]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.067     ; 7.406      ;
+--------+------------------------------------------------------+--------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+--------+-------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                              ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 89.982 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.142     ; 9.871      ;
; 89.982 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.142     ; 9.871      ;
; 89.982 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.142     ; 9.871      ;
; 89.982 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.142     ; 9.871      ;
; 89.982 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.142     ; 9.871      ;
; 89.982 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.142     ; 9.871      ;
; 89.982 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.142     ; 9.871      ;
; 89.982 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.142     ; 9.871      ;
; 89.982 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.142     ; 9.871      ;
; 90.143 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.709      ;
; 90.143 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.709      ;
; 90.143 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.709      ;
; 90.143 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.709      ;
; 90.143 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.709      ;
; 90.143 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.709      ;
; 90.143 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.709      ;
; 90.143 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.709      ;
; 90.143 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.709      ;
; 90.264 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.142     ; 9.589      ;
; 90.264 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.142     ; 9.589      ;
; 90.264 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.142     ; 9.589      ;
; 90.264 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.142     ; 9.589      ;
; 90.264 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.142     ; 9.589      ;
; 90.264 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.142     ; 9.589      ;
; 90.264 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.142     ; 9.589      ;
; 90.264 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.142     ; 9.589      ;
; 90.264 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.142     ; 9.589      ;
; 90.325 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.140     ; 9.530      ;
; 90.325 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.140     ; 9.530      ;
; 90.325 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.140     ; 9.530      ;
; 90.325 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.140     ; 9.530      ;
; 90.325 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.140     ; 9.530      ;
; 90.325 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.140     ; 9.530      ;
; 90.325 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.140     ; 9.530      ;
; 90.325 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.140     ; 9.530      ;
; 90.325 ; rra_servo_controller:rra_servo_lower|current[4] ; rra_servo_controller:rra_servo_lower|pwm_count_i[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.140     ; 9.530      ;
; 90.375 ; rra_servo_controller:rra_servo_lower|current[3] ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.477      ;
; 90.375 ; rra_servo_controller:rra_servo_lower|current[3] ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.477      ;
; 90.375 ; rra_servo_controller:rra_servo_lower|current[3] ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.477      ;
; 90.375 ; rra_servo_controller:rra_servo_lower|current[3] ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.477      ;
; 90.375 ; rra_servo_controller:rra_servo_lower|current[3] ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.477      ;
; 90.375 ; rra_servo_controller:rra_servo_lower|current[3] ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.477      ;
; 90.375 ; rra_servo_controller:rra_servo_lower|current[3] ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.477      ;
; 90.375 ; rra_servo_controller:rra_servo_lower|current[3] ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.477      ;
; 90.375 ; rra_servo_controller:rra_servo_lower|current[3] ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.477      ;
; 90.441 ; rra_servo_controller:rra_servo_lower|current[2] ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.144     ; 9.410      ;
; 90.441 ; rra_servo_controller:rra_servo_lower|current[2] ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.144     ; 9.410      ;
; 90.441 ; rra_servo_controller:rra_servo_lower|current[2] ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.144     ; 9.410      ;
; 90.441 ; rra_servo_controller:rra_servo_lower|current[2] ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.144     ; 9.410      ;
; 90.441 ; rra_servo_controller:rra_servo_lower|current[2] ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.144     ; 9.410      ;
; 90.441 ; rra_servo_controller:rra_servo_lower|current[2] ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.144     ; 9.410      ;
; 90.441 ; rra_servo_controller:rra_servo_lower|current[2] ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.144     ; 9.410      ;
; 90.441 ; rra_servo_controller:rra_servo_lower|current[2] ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.144     ; 9.410      ;
; 90.441 ; rra_servo_controller:rra_servo_lower|current[2] ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.144     ; 9.410      ;
; 90.486 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.141     ; 9.368      ;
; 90.486 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.141     ; 9.368      ;
; 90.486 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.141     ; 9.368      ;
; 90.486 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.141     ; 9.368      ;
; 90.486 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.141     ; 9.368      ;
; 90.486 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.141     ; 9.368      ;
; 90.486 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.141     ; 9.368      ;
; 90.486 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.141     ; 9.368      ;
; 90.486 ; rra_servo_controller:rra_servo_lower|current[1] ; rra_servo_controller:rra_servo_lower|pwm_count_i[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.141     ; 9.368      ;
; 90.490 ; rra_servo_controller:rra_servo_lower|current[0] ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.144     ; 9.361      ;
; 90.490 ; rra_servo_controller:rra_servo_lower|current[0] ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.144     ; 9.361      ;
; 90.490 ; rra_servo_controller:rra_servo_lower|current[0] ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.144     ; 9.361      ;
; 90.490 ; rra_servo_controller:rra_servo_lower|current[0] ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.144     ; 9.361      ;
; 90.490 ; rra_servo_controller:rra_servo_lower|current[0] ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.144     ; 9.361      ;
; 90.490 ; rra_servo_controller:rra_servo_lower|current[0] ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.144     ; 9.361      ;
; 90.490 ; rra_servo_controller:rra_servo_lower|current[0] ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.144     ; 9.361      ;
; 90.490 ; rra_servo_controller:rra_servo_lower|current[0] ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.144     ; 9.361      ;
; 90.490 ; rra_servo_controller:rra_servo_lower|current[0] ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.144     ; 9.361      ;
; 90.499 ; rra_servo_controller:rra_servo_lower|current[5] ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.353      ;
; 90.499 ; rra_servo_controller:rra_servo_lower|current[5] ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.353      ;
; 90.499 ; rra_servo_controller:rra_servo_lower|current[5] ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.353      ;
; 90.499 ; rra_servo_controller:rra_servo_lower|current[5] ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.353      ;
; 90.499 ; rra_servo_controller:rra_servo_lower|current[5] ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.353      ;
; 90.499 ; rra_servo_controller:rra_servo_lower|current[5] ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.353      ;
; 90.499 ; rra_servo_controller:rra_servo_lower|current[5] ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.353      ;
; 90.499 ; rra_servo_controller:rra_servo_lower|current[5] ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.353      ;
; 90.499 ; rra_servo_controller:rra_servo_lower|current[5] ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.143     ; 9.353      ;
; 90.607 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.140     ; 9.248      ;
; 90.607 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.140     ; 9.248      ;
; 90.607 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.140     ; 9.248      ;
; 90.607 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.140     ; 9.248      ;
; 90.607 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.140     ; 9.248      ;
; 90.607 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.140     ; 9.248      ;
; 90.607 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.140     ; 9.248      ;
; 90.607 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.140     ; 9.248      ;
; 90.607 ; rra_servo_controller:rra_servo_lower|current[6] ; rra_servo_controller:rra_servo_lower|pwm_count_i[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.140     ; 9.248      ;
; 90.688 ; rra_servo_controller:rra_servo_lower|current[8] ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.145     ; 9.162      ;
; 90.688 ; rra_servo_controller:rra_servo_lower|current[8] ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.145     ; 9.162      ;
; 90.688 ; rra_servo_controller:rra_servo_lower|current[8] ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.145     ; 9.162      ;
; 90.688 ; rra_servo_controller:rra_servo_lower|current[8] ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.145     ; 9.162      ;
; 90.688 ; rra_servo_controller:rra_servo_lower|current[8] ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.145     ; 9.162      ;
; 90.688 ; rra_servo_controller:rra_servo_lower|current[8] ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.145     ; 9.162      ;
; 90.688 ; rra_servo_controller:rra_servo_lower|current[8] ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.145     ; 9.162      ;
; 90.688 ; rra_servo_controller:rra_servo_lower|current[8] ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.145     ; 9.162      ;
; 90.688 ; rra_servo_controller:rra_servo_lower|current[8] ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.145     ; 9.162      ;
; 90.705 ; rra_servo_controller:rra_servo_upper|current[3] ; rra_servo_controller:rra_servo_upper|pwm_count_i[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.133     ; 9.157      ;
+--------+-------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                        ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; rra_controller:controller|c_state.s_MOVING          ; rra_controller:controller|c_state.s_MOVING          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; rra_key_in:keypad|key_count[1]                      ; rra_key_in:keypad|key_count[1]                      ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; rra_key_in:keypad|key_count[0]                      ; rra_key_in:keypad|key_count[0]                      ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|col_count[0]                      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.519      ;
; 0.340 ; rra_key_in:keypad|key_next[14]                      ; rra_key_in:keypad|key_out[14]                       ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.350 ; rra_controller:controller|c_state.s_WAITING         ; rra_controller:controller|c_state.s_GET_MEMORY_NEXT ; clk          ; clk         ; 0.000        ; 0.055      ; 0.549      ;
; 0.351 ; rra_controller:controller|c_state.s_WAITING         ; rra_controller:controller|c_state.s_CHECK_KEYPAD    ; clk          ; clk         ; 0.000        ; 0.055      ; 0.550      ;
; 0.357 ; data_in[22]                                         ; rra_memory:memory|data[98][22]                      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; data_in[43]                                         ; rra_memory:memory|data[47][43]                      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.556      ;
; 0.389 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[1]                       ; clk          ; clk         ; 0.000        ; 0.055      ; 0.588      ;
; 0.392 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[10]                      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.591      ;
; 0.402 ; rra_key_in:keypad|col_count[1]                      ; rra_key_in:keypad|key_col[2]                        ; clk          ; clk         ; 0.000        ; 0.054      ; 0.600      ;
; 0.410 ; rra_key_in:keypad|col_count[1]                      ; rra_key_in:keypad|key_col[3]                        ; clk          ; clk         ; 0.000        ; 0.054      ; 0.608      ;
; 0.466 ; rra_key_in:keypad|key_next[13]                      ; rra_key_in:keypad|key_out[13]                       ; clk          ; clk         ; 0.000        ; 0.055      ; 0.665      ;
; 0.473 ; rra_key_in:keypad|err                               ; rra_key_in:keypad|key_err                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.672      ;
; 0.482 ; rra_key_in:keypad|key_next[9]                       ; rra_key_in:keypad|key_out[9]                        ; clk          ; clk         ; 0.000        ; 0.054      ; 0.680      ;
; 0.483 ; data_in[63]                                         ; rra_memory:memory|data[99][63]                      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.682      ;
; 0.493 ; rra_key_in:keypad|key_next[10]                      ; rra_key_in:keypad|key_out[10]                       ; clk          ; clk         ; 0.000        ; 0.063      ; 0.700      ;
; 0.508 ; rra_key_in:keypad|key_next[4]                       ; rra_key_in:keypad|key_out[4]                        ; clk          ; clk         ; 0.000        ; 0.063      ; 0.715      ;
; 0.509 ; rra_key_in:keypad|key_next[7]                       ; rra_key_in:keypad|key_out[7]                        ; clk          ; clk         ; 0.000        ; 0.063      ; 0.716      ;
; 0.511 ; rra_key_in:keypad|delay[13]                         ; rra_key_in:keypad|delay[13]                         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; rra_key_in:keypad|delay[3]                          ; rra_key_in:keypad|delay[3]                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; rra_key_in:keypad|delay[15]                         ; rra_key_in:keypad|delay[15]                         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; rra_key_in:keypad|delay[11]                         ; rra_key_in:keypad|delay[11]                         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; rra_key_in:keypad|delay[1]                          ; rra_key_in:keypad|delay[1]                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; rra_key_in:keypad|delay[5]                          ; rra_key_in:keypad|delay[5]                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; rra_key_in:keypad|delay[6]                          ; rra_key_in:keypad|delay[6]                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.712      ;
; 0.515 ; rra_controller:controller|c_state.s_MOVING          ; rra_controller:controller|c_state.s_WAITING         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; rra_key_in:keypad|delay[2]                          ; rra_key_in:keypad|delay[2]                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; rra_key_in:keypad|delay[7]                          ; rra_key_in:keypad|delay[7]                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; rra_key_in:keypad|delay[9]                          ; rra_key_in:keypad|delay[9]                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; rra_key_in:keypad|delay[14]                         ; rra_key_in:keypad|delay[14]                         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; rra_key_in:keypad|delay[12]                         ; rra_key_in:keypad|delay[12]                         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; rra_key_in:keypad|delay[4]                          ; rra_key_in:keypad|delay[4]                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; rra_controller:controller|c_state.s_LOAD_KEYPAD     ; rra_controller:controller|c_state.s_MOVING          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; rra_key_in:keypad|delay[8]                          ; rra_key_in:keypad|delay[8]                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; rra_key_in:keypad|delay[10]                         ; rra_key_in:keypad|delay[10]                         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.716      ;
; 0.519 ; addr[1]                                             ; addr[1]                                             ; clk          ; clk         ; 0.000        ; 0.056      ; 0.719      ;
; 0.519 ; addr[4]                                             ; addr[4]                                             ; clk          ; clk         ; 0.000        ; 0.056      ; 0.719      ;
; 0.526 ; addr[6]                                             ; addr[6]                                             ; clk          ; clk         ; 0.000        ; 0.056      ; 0.726      ;
; 0.530 ; rra_key_in:keypad|delay[0]                          ; rra_key_in:keypad|delay[0]                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.729      ;
; 0.535 ; addr[2]                                             ; addr[2]                                             ; clk          ; clk         ; 0.000        ; 0.056      ; 0.735      ;
; 0.537 ; addr[5]                                             ; addr[5]                                             ; clk          ; clk         ; 0.000        ; 0.056      ; 0.737      ;
; 0.543 ; addr[0]                                             ; addr[0]                                             ; clk          ; clk         ; 0.000        ; 0.056      ; 0.743      ;
; 0.543 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[13]                      ; clk          ; clk         ; 0.000        ; 0.063      ; 0.750      ;
; 0.558 ; rra_key_in:keypad|key_count[0]                      ; rra_key_in:keypad|key_count[1]                      ; clk          ; clk         ; 0.000        ; 0.054      ; 0.756      ;
; 0.576 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[7]                       ; clk          ; clk         ; 0.000        ; 0.055      ; 0.775      ;
; 0.576 ; rra_controller:controller|c_state.s_GET_MEMORY_NEXT ; rra_controller:controller|c_state.s_MOVING          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.775      ;
; 0.588 ; rra_controller:controller|c_state.s_WAITING         ; rra_controller:controller|c_state.s_LOAD_KEYPAD     ; clk          ; clk         ; 0.000        ; 0.055      ; 0.787      ;
; 0.589 ; rra_key_in:keypad|key_next[15]                      ; rra_key_in:keypad|key_out[15]                       ; clk          ; clk         ; 0.000        ; 0.054      ; 0.787      ;
; 0.592 ; rra_key_in:keypad|col_count[1]                      ; rra_key_in:keypad|key_count[0]                      ; clk          ; clk         ; 0.000        ; 0.054      ; 0.790      ;
; 0.605 ; rra_key_in:keypad|key_next[12]                      ; rra_key_in:keypad|key_out[12]                       ; clk          ; clk         ; 0.000        ; 0.054      ; 0.803      ;
; 0.607 ; data_in[61]                                         ; rra_memory:memory|data[30][61]                      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.806      ;
; 0.617 ; rra_key_in:keypad|key_next[3]                       ; rra_key_in:keypad|key_out[3]                        ; clk          ; clk         ; 0.000        ; 0.054      ; 0.815      ;
; 0.627 ; data_in[35]                                         ; rra_memory:memory|data[16][35]                      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.826      ;
; 0.640 ; data_in[39]                                         ; rra_memory:memory|data[110][39]                     ; clk          ; clk         ; 0.000        ; 0.056      ; 0.840      ;
; 0.649 ; rra_key_in:keypad|key_next[1]                       ; rra_key_in:keypad|key_out[1]                        ; clk          ; clk         ; 0.000        ; 0.063      ; 0.856      ;
; 0.673 ; data_in[5]                                          ; rra_memory:memory|data[117][5]                      ; clk          ; clk         ; 0.000        ; 0.054      ; 0.871      ;
; 0.674 ; rra_key_in:keypad|col_count[1]                      ; rra_key_in:keypad|key_col[1]                        ; clk          ; clk         ; 0.000        ; 0.054      ; 0.872      ;
; 0.689 ; rra_key_in:keypad|col_count[1]                      ; rra_key_in:keypad|key_count[1]                      ; clk          ; clk         ; 0.000        ; 0.054      ; 0.887      ;
; 0.690 ; data_in[49]                                         ; rra_memory:memory|data[98][49]                      ; clk          ; clk         ; 0.000        ; 0.052      ; 0.886      ;
; 0.694 ; data_in[43]                                         ; rra_memory:memory|data[74][43]                      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.893      ;
; 0.695 ; data_in[8]                                          ; rra_memory:memory|data[124][8]                      ; clk          ; clk         ; 0.000        ; 0.060      ; 0.899      ;
; 0.696 ; rra_key_in:keypad|key_next[8]                       ; rra_key_in:keypad|key_out[8]                        ; clk          ; clk         ; 0.000        ; 0.062      ; 0.902      ;
; 0.708 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[14]                      ; clk          ; clk         ; 0.000        ; 0.063      ; 0.915      ;
; 0.717 ; data_in[25]                                         ; rra_memory:memory|data[86][25]                      ; clk          ; clk         ; 0.000        ; 0.054      ; 0.915      ;
; 0.718 ; data_in[48]                                         ; rra_memory:memory|data[100][48]                     ; clk          ; clk         ; 0.000        ; 0.053      ; 0.915      ;
; 0.729 ; data_in[9]                                          ; rra_memory:memory|data[94][9]                       ; clk          ; clk         ; 0.000        ; 0.054      ; 0.927      ;
; 0.730 ; data_in[50]                                         ; rra_memory:memory|data[6][50]                       ; clk          ; clk         ; 0.000        ; 0.052      ; 0.926      ;
; 0.730 ; data_in[54]                                         ; rra_memory:memory|data[6][54]                       ; clk          ; clk         ; 0.000        ; 0.052      ; 0.926      ;
; 0.733 ; data_in[56]                                         ; rra_memory:memory|data[62][56]                      ; clk          ; clk         ; 0.000        ; 0.056      ; 0.933      ;
; 0.735 ; data_in[40]                                         ; rra_memory:memory|data[68][40]                      ; clk          ; clk         ; 0.000        ; 0.052      ; 0.931      ;
; 0.737 ; data_in[64]                                         ; rra_memory:memory|data[90][64]                      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.936      ;
; 0.739 ; data_in[31]                                         ; rra_memory:memory|data[22][31]                      ; clk          ; clk         ; 0.000        ; 0.047      ; 0.930      ;
; 0.739 ; data_in[11]                                         ; rra_memory:memory|data[90][11]                      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.938      ;
; 0.740 ; data_in[31]                                         ; rra_memory:memory|data[20][31]                      ; clk          ; clk         ; 0.000        ; 0.047      ; 0.931      ;
; 0.741 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[12]                      ; clk          ; clk         ; 0.000        ; 0.064      ; 0.949      ;
; 0.743 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[15]                      ; clk          ; clk         ; 0.000        ; 0.064      ; 0.951      ;
; 0.744 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[5]                       ; clk          ; clk         ; 0.000        ; 0.055      ; 0.943      ;
; 0.744 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[2]                       ; clk          ; clk         ; 0.000        ; 0.055      ; 0.943      ;
; 0.744 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[8]                       ; clk          ; clk         ; 0.000        ; 0.055      ; 0.943      ;
; 0.746 ; data_in[7]                                          ; rra_memory:memory|data[53][7]                       ; clk          ; clk         ; 0.000        ; 0.051      ; 0.941      ;
; 0.755 ; rra_key_in:keypad|delay[13]                         ; rra_key_in:keypad|delay[14]                         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; rra_key_in:keypad|delay[3]                          ; rra_key_in:keypad|delay[4]                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; rra_key_in:keypad|delay[5]                          ; rra_key_in:keypad|delay[6]                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; rra_key_in:keypad|delay[11]                         ; rra_key_in:keypad|delay[12]                         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; addr[3]                                             ; addr[4]                                             ; clk          ; clk         ; 0.000        ; 0.056      ; 0.956      ;
; 0.757 ; rra_key_in:keypad|delay[1]                          ; rra_key_in:keypad|delay[2]                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.956      ;
; 0.759 ; data_in[0]                                          ; rra_memory:memory|data[53][0]                       ; clk          ; clk         ; 0.000        ; 0.051      ; 0.954      ;
; 0.760 ; rra_key_in:keypad|delay[7]                          ; rra_key_in:keypad|delay[8]                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; rra_key_in:keypad|delay[9]                          ; rra_key_in:keypad|delay[10]                         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.959      ;
; 0.762 ; rra_key_in:keypad|delay[6]                          ; rra_key_in:keypad|delay[7]                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; data_in[4]                                          ; rra_memory:memory|data[53][4]                       ; clk          ; clk         ; 0.000        ; 0.051      ; 0.957      ;
; 0.763 ; rra_key_in:keypad|delay[0]                          ; rra_key_in:keypad|delay[1]                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.962      ;
; 0.764 ; rra_controller:controller|c_state.s_SET_MEMORY_NEXT ; rra_controller:controller|c_state.s_WAITING         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.963      ;
; 0.764 ; rra_key_in:keypad|delay[2]                          ; rra_key_in:keypad|delay[3]                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.963      ;
; 0.764 ; addr[1]                                             ; addr[2]                                             ; clk          ; clk         ; 0.000        ; 0.056      ; 0.964      ;
; 0.765 ; rra_key_in:keypad|delay[12]                         ; rra_key_in:keypad|delay[13]                         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; rra_key_in:keypad|delay[14]                         ; rra_key_in:keypad|delay[15]                         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; rra_key_in:keypad|delay[4]                          ; rra_key_in:keypad|delay[5]                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.964      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                              ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; rra_servo_controller:rra_servo_base|current[0]     ; rra_servo_controller:rra_servo_base|current[0]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; rra_servo_controller:rra_servo_base|delay[1]       ; rra_servo_controller:rra_servo_base|delay[1]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; rra_servo_controller:rra_servo_base|delay[0]       ; rra_servo_controller:rra_servo_base|delay[0]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; rra_servo_controller:rra_servo_base|target[12]     ; rra_servo_controller:rra_servo_base|target[12]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.347 ; rra_servo_controller:rra_servo_upper|current[3]    ; rra_servo_controller:rra_servo_upper|o_current[3]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; rra_servo_controller:rra_servo_upper|current[2]    ; rra_servo_controller:rra_servo_upper|o_current[2]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.547      ;
; 0.357 ; rra_servo_controller:rra_servo_lower|current[9]    ; rra_servo_controller:rra_servo_lower|o_current[9]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.556      ;
; 0.367 ; rra_servo_controller:rra_servo_middle|current[4]   ; rra_servo_controller:rra_servo_middle|o_current[4]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.565      ;
; 0.368 ; rra_servo_controller:rra_servo_middle|current[6]   ; rra_servo_controller:rra_servo_middle|o_current[6]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.566      ;
; 0.370 ; rra_servo_controller:rra_servo_upper|target[2]     ; rra_servo_controller:rra_servo_upper|current[2]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.569      ;
; 0.370 ; rra_servo_controller:rra_servo_upper|target[3]     ; rra_servo_controller:rra_servo_upper|current[3]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.569      ;
; 0.372 ; rra_servo_controller:rra_servo_gripper|target[2]   ; rra_servo_controller:rra_servo_gripper|current[2]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.570      ;
; 0.374 ; rra_servo_controller:rra_servo_gripper|target[8]   ; rra_servo_controller:rra_servo_gripper|current[8]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.572      ;
; 0.382 ; rra_servo_controller:rra_servo_upper|target[10]    ; rra_servo_controller:rra_servo_upper|current[10]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.581      ;
; 0.443 ; rra_servo_controller:rra_servo_middle|current[10]  ; rra_servo_controller:rra_servo_middle|o_current[10]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.641      ;
; 0.468 ; rra_servo_controller:rra_servo_middle|target[3]    ; rra_servo_controller:rra_servo_middle|current[3]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.666      ;
; 0.478 ; rra_servo_controller:rra_servo_middle|target[10]   ; rra_servo_controller:rra_servo_middle|current[10]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.676      ;
; 0.482 ; t_base_pos[5]                                      ; rra_servo_controller:rra_servo_base|target[5]        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.681      ;
; 0.506 ; t_base_pos[6]                                      ; rra_servo_controller:rra_servo_base|target[6]        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.705      ;
; 0.510 ; rra_servo_controller:rra_servo_upper|target[11]    ; rra_servo_controller:rra_servo_upper|current[11]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; rra_servo_controller:rra_servo_base|current[3]     ; rra_servo_controller:rra_servo_base|o_current[3]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.730      ;
; 0.512 ; rra_servo_controller:rra_servo_base|delay[0]       ; rra_servo_controller:rra_servo_base|delay[1]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.711      ;
; 0.515 ; rra_servo_controller:rra_servo_lower|current[1]    ; rra_servo_controller:rra_servo_lower|o_current[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; rra_servo_controller:rra_servo_lower|target[4]     ; rra_servo_controller:rra_servo_lower|current[4]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.716      ;
; 0.520 ; rra_servo_controller:rra_servo_middle|current[7]   ; rra_servo_controller:rra_servo_middle|o_current[7]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.718      ;
; 0.522 ; rra_servo_controller:rra_servo_lower|target[1]     ; rra_servo_controller:rra_servo_lower|current[1]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.721      ;
; 0.529 ; rra_servo_controller:rra_servo_gripper|target[1]   ; rra_servo_controller:rra_servo_gripper|current[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.727      ;
; 0.541 ; rra_servo_controller:rra_servo_middle|target[2]    ; rra_servo_controller:rra_servo_middle|current[2]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.739      ;
; 0.548 ; rra_servo_controller:rra_servo_middle|target[7]    ; rra_servo_controller:rra_servo_middle|current[7]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.746      ;
; 0.555 ; rra_servo_controller:rra_servo_middle|target[11]   ; rra_servo_controller:rra_servo_middle|current[11]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.753      ;
; 0.557 ; rra_servo_controller:rra_servo_lower|target[3]     ; rra_servo_controller:rra_servo_lower|current[3]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.756      ;
; 0.566 ; rra_servo_controller:rra_servo_base|target[3]      ; rra_servo_controller:rra_servo_base|current[3]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.765      ;
; 0.572 ; rra_servo_controller:rra_servo_middle|target[6]    ; rra_servo_controller:rra_servo_middle|current[6]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.770      ;
; 0.575 ; rra_servo_controller:rra_servo_gripper|target[6]   ; rra_servo_controller:rra_servo_gripper|current[6]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.773      ;
; 0.576 ; rra_servo_controller:rra_servo_middle|target[4]    ; rra_servo_controller:rra_servo_middle|current[4]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.774      ;
; 0.607 ; t_lower_pos[7]                                     ; rra_servo_controller:rra_servo_lower|target[7]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.806      ;
; 0.615 ; rra_servo_controller:rra_servo_base|target[4]      ; rra_servo_controller:rra_servo_base|current[4]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.826      ;
; 0.617 ; rra_servo_controller:rra_servo_base|delay[1]       ; rra_servo_controller:rra_servo_base|delay[2]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.816      ;
; 0.619 ; rra_servo_controller:rra_servo_base|delay[1]       ; rra_servo_controller:rra_servo_base|delay[3]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.818      ;
; 0.644 ; t_lower_pos[8]                                     ; rra_servo_controller:rra_servo_lower|target[8]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.845      ;
; 0.648 ; t_middle_pos[8]                                    ; rra_servo_controller:rra_servo_middle|target[8]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.847      ;
; 0.651 ; rra_servo_controller:rra_servo_base|target[1]      ; rra_servo_controller:rra_servo_base|current[1]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.856      ;
; 0.670 ; rra_servo_controller:rra_servo_wrist|target[2]     ; rra_servo_controller:rra_servo_wrist|current[2]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.869      ;
; 0.677 ; rra_servo_controller:rra_servo_gripper|target[3]   ; rra_servo_controller:rra_servo_gripper|current[3]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.875      ;
; 0.679 ; rra_servo_controller:rra_servo_middle|target[1]    ; rra_servo_controller:rra_servo_middle|current[1]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.877      ;
; 0.679 ; t_middle_pos[5]                                    ; rra_servo_controller:rra_servo_middle|target[5]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.878      ;
; 0.679 ; t_wrist_pos[11]                                    ; rra_servo_controller:rra_servo_wrist|target[11]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.876      ;
; 0.679 ; rra_servo_controller:rra_servo_upper|current[1]    ; rra_servo_controller:rra_servo_upper|o_current[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.877      ;
; 0.680 ; rra_servo_controller:rra_servo_wrist|current[2]    ; rra_servo_controller:rra_servo_wrist|o_current[2]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.877      ;
; 0.682 ; rra_servo_controller:rra_servo_upper|current[7]    ; rra_servo_controller:rra_servo_upper|o_current[7]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.880      ;
; 0.684 ; rra_servo_controller:rra_servo_wrist|current[5]    ; rra_servo_controller:rra_servo_wrist|o_current[5]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.882      ;
; 0.687 ; rra_servo_controller:rra_servo_gripper|target[7]   ; rra_servo_controller:rra_servo_gripper|current[7]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.885      ;
; 0.691 ; rra_servo_controller:rra_servo_lower|current[0]    ; rra_servo_controller:rra_servo_lower|o_current[0]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.889      ;
; 0.691 ; t_middle_pos[0]                                    ; rra_servo_controller:rra_servo_middle|target[0]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.892      ;
; 0.691 ; rra_servo_controller:rra_servo_gripper|current[3]  ; rra_servo_controller:rra_servo_gripper|o_current[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.888      ;
; 0.698 ; rra_servo_controller:rra_servo_middle|current[5]   ; rra_servo_controller:rra_servo_middle|o_current[5]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.896      ;
; 0.706 ; rra_servo_controller:rra_servo_base|delay[2]       ; rra_servo_controller:rra_servo_base|delay[3]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.905      ;
; 0.707 ; rra_servo_controller:rra_servo_base|delay[2]       ; rra_servo_controller:rra_servo_base|delay[2]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.906      ;
; 0.708 ; t_wrist_pos[4]                                     ; rra_servo_controller:rra_servo_wrist|target[4]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.896      ;
; 0.713 ; rra_servo_controller:rra_servo_wrist|current[4]    ; rra_servo_controller:rra_servo_wrist|o_current[4]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.911      ;
; 0.713 ; t_base_pos[11]                                     ; rra_servo_controller:rra_servo_base|target[11]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.907      ;
; 0.714 ; rra_servo_controller:rra_servo_wrist|current[8]    ; rra_servo_controller:rra_servo_wrist|o_current[8]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.909      ;
; 0.716 ; rra_servo_controller:rra_servo_base|delay[3]       ; rra_servo_controller:rra_servo_base|delay[1]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.915      ;
; 0.716 ; t_base_pos[4]                                      ; rra_servo_controller:rra_servo_base|target[4]        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.911      ;
; 0.717 ; rra_servo_controller:rra_servo_base|delay[3]       ; rra_servo_controller:rra_servo_base|delay[0]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.916      ;
; 0.719 ; rra_servo_controller:rra_servo_lower|current[5]    ; rra_servo_controller:rra_servo_lower|o_current[5]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.916      ;
; 0.721 ; rra_servo_controller:rra_servo_wrist|current[1]    ; rra_servo_controller:rra_servo_wrist|o_current[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.927      ;
; 0.726 ; rra_servo_controller:rra_servo_base|target[2]      ; rra_servo_controller:rra_servo_base|current[2]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.931      ;
; 0.734 ; rra_servo_controller:rra_servo_base|current[1]     ; rra_servo_controller:rra_servo_base|o_current[1]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.953      ;
; 0.738 ; rra_servo_controller:rra_servo_upper|target[6]     ; rra_servo_controller:rra_servo_upper|current[6]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.938      ;
; 0.739 ; t_gripper_pos[9]                                   ; rra_servo_controller:rra_servo_gripper|target[9]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.937      ;
; 0.752 ; rra_servo_controller:rra_servo_gripper|current[4]  ; rra_servo_controller:rra_servo_gripper|o_current[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.950      ;
; 0.752 ; rra_servo_controller:rra_servo_gripper|current[9]  ; rra_servo_controller:rra_servo_gripper|o_current[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 0.955      ;
; 0.753 ; t_lower_pos[6]                                     ; rra_servo_controller:rra_servo_lower|target[6]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.954      ;
; 0.753 ; t_middle_pos[6]                                    ; rra_servo_controller:rra_servo_middle|target[6]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.954      ;
; 0.756 ; t_middle_pos[9]                                    ; rra_servo_controller:rra_servo_middle|target[9]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.955      ;
; 0.759 ; t_upper_pos[0]                                     ; rra_servo_controller:rra_servo_upper|target[0]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.960      ;
; 0.763 ; t_middle_pos[7]                                    ; rra_servo_controller:rra_servo_middle|target[7]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.964      ;
; 0.765 ; rra_servo_controller:rra_servo_middle|target[5]    ; rra_servo_controller:rra_servo_middle|current[5]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.965      ;
; 0.771 ; rra_servo_controller:rra_servo_upper|target[7]     ; rra_servo_controller:rra_servo_upper|current[7]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.971      ;
; 0.772 ; rra_servo_controller:rra_servo_gripper|current[11] ; rra_servo_controller:rra_servo_gripper|o_current[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.970      ;
; 0.778 ; rra_servo_controller:rra_servo_lower|current[11]   ; rra_servo_controller:rra_servo_lower|o_current[11]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.973      ;
; 0.780 ; t_base_pos[5]                                      ; t_base_pos[5]                                        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.980      ;
; 0.781 ; t_middle_pos[3]                                    ; t_middle_pos[3]                                      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.979      ;
; 0.781 ; rra_servo_controller:rra_servo_middle|current[9]   ; rra_servo_controller:rra_servo_middle|o_current[9]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.976      ;
; 0.783 ; rra_servo_controller:rra_servo_upper|target[8]     ; rra_servo_controller:rra_servo_upper|current[8]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.982      ;
; 0.791 ; t_wrist_pos[8]                                     ; rra_servo_controller:rra_servo_wrist|target[8]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.988      ;
; 0.793 ; rra_servo_controller:rra_servo_base|delay[0]       ; rra_servo_controller:rra_servo_base|delay[2]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.992      ;
; 0.796 ; rra_servo_controller:rra_servo_base|delay[0]       ; rra_servo_controller:rra_servo_base|delay[3]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.995      ;
; 0.797 ; rra_servo_controller:rra_servo_base|current[9]     ; rra_servo_controller:rra_servo_base|o_current[9]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.013      ;
; 0.797 ; rra_servo_controller:rra_servo_base|current[2]     ; rra_servo_controller:rra_servo_base|o_current[2]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.016      ;
; 0.802 ; rra_servo_controller:rra_servo_lower|current[8]    ; rra_servo_controller:rra_servo_lower|o_current[8]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.997      ;
; 0.802 ; rra_servo_controller:rra_servo_base|delay[3]       ; rra_servo_controller:rra_servo_base|delay[2]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.001      ;
; 0.802 ; rra_servo_controller:rra_servo_upper|target[9]     ; rra_servo_controller:rra_servo_upper|current[9]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.002      ;
; 0.803 ; rra_servo_controller:rra_servo_base|delay[3]       ; rra_servo_controller:rra_servo_base|delay[3]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.002      ;
; 0.808 ; rra_servo_controller:rra_servo_base|delay[1]       ; rra_servo_controller:rra_servo_base|delay[0]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.007      ;
; 0.811 ; rra_servo_controller:rra_servo_base|delay[2]       ; rra_servo_controller:rra_servo_base|delay[1]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.010      ;
; 0.812 ; rra_servo_controller:rra_servo_base|delay[2]       ; rra_servo_controller:rra_servo_base|delay[0]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.011      ;
; 0.823 ; t_base_pos[1]                                      ; rra_servo_controller:rra_servo_base|target[1]        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.023      ;
; 0.826 ; t_gripper_pos[7]                                   ; rra_servo_controller:rra_servo_gripper|target[7]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.022      ;
+-------+----------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.337 ; rra_servo_controller:rra_servo_base|pwm_out            ; rra_servo_controller:rra_servo_base|o_pwm_out          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; rra_servo_controller:rra_servo_base|pwm_out_i          ; rra_servo_controller:rra_servo_base|o_pwm_out_i        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; rra_servo_controller:rra_servo_upper|pwm_out_i         ; rra_servo_controller:rra_servo_upper|o_pwm_out_i       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; rra_servo_controller:rra_servo_gripper|pwm_out_i       ; rra_servo_controller:rra_servo_gripper|o_pwm_out_i     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; rra_servo_controller:rra_servo_wrist|pwm_out           ; rra_servo_controller:rra_servo_wrist|o_pwm_out         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; rra_servo_controller:rra_servo_middle|pwm_out          ; rra_servo_controller:rra_servo_middle|o_pwm_out        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.340 ; rra_servo_controller:rra_servo_gripper|pwm_out         ; rra_servo_controller:rra_servo_gripper|o_pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; rra_servo_controller:rra_servo_lower|pwm_out           ; rra_servo_controller:rra_servo_lower|o_pwm_out         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.342 ; rra_servo_controller:rra_servo_wrist|pwm_out_i         ; rra_servo_controller:rra_servo_wrist|o_pwm_out_i       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.539      ;
; 0.347 ; rra_servo_controller:rra_servo_base|pwm_count[17]      ; rra_servo_controller:rra_servo_base|pwm_count[17]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.547      ;
; 0.348 ; rra_servo_controller:rra_servo_upper|pwm_count[17]     ; rra_servo_controller:rra_servo_upper|pwm_count[17]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.348 ; rra_servo_controller:rra_servo_wrist|pwm_count[17]     ; rra_servo_controller:rra_servo_wrist|pwm_count[17]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.348 ; rra_servo_controller:rra_servo_lower|pwm_count[17]     ; rra_servo_controller:rra_servo_lower|pwm_count[17]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.349 ; rra_servo_controller:rra_servo_gripper|pwm_count_i[17] ; rra_servo_controller:rra_servo_gripper|pwm_count_i[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.547      ;
; 0.349 ; rra_servo_controller:rra_servo_middle|pwm_count[17]    ; rra_servo_controller:rra_servo_middle|pwm_count[17]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.547      ;
; 0.355 ; rra_servo_controller:rra_servo_base|pwm_count_i[17]    ; rra_servo_controller:rra_servo_base|pwm_count_i[17]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.554      ;
; 0.355 ; rra_servo_controller:rra_servo_upper|pwm_count_i[17]   ; rra_servo_controller:rra_servo_upper|pwm_count_i[17]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.553      ;
; 0.355 ; rra_servo_controller:rra_servo_middle|pwm_count_i[17]  ; rra_servo_controller:rra_servo_middle|pwm_count_i[17]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.553      ;
; 0.355 ; rra_servo_controller:rra_servo_lower|pwm_count_i[17]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[17]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.554      ;
; 0.360 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[17]   ; rra_servo_controller:rra_servo_wrist|pwm_count_i[17]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.558      ;
; 0.464 ; rra_servo_controller:rra_servo_lower|pwm_out_i         ; rra_servo_controller:rra_servo_lower|o_pwm_out_i       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.662      ;
; 0.493 ; rra_servo_controller:rra_servo_middle|pwm_out_i        ; rra_servo_controller:rra_servo_middle|o_pwm_out_i      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.691      ;
; 0.511 ; rra_servo_controller:rra_servo_base|pwm_count[9]       ; rra_servo_controller:rra_servo_base|pwm_count[9]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.711      ;
; 0.512 ; rra_servo_controller:rra_servo_base|pwm_count_i[15]    ; rra_servo_controller:rra_servo_base|pwm_count_i[15]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; rra_servo_controller:rra_servo_upper|pwm_count[15]     ; rra_servo_controller:rra_servo_upper|pwm_count[15]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[8]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[8]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[6]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[6]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; rra_servo_controller:rra_servo_wrist|pwm_count[15]     ; rra_servo_controller:rra_servo_wrist|pwm_count[15]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; rra_servo_controller:rra_servo_middle|pwm_count_i[4]   ; rra_servo_controller:rra_servo_middle|pwm_count_i[4]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; rra_servo_controller:rra_servo_lower|pwm_count_i[9]    ; rra_servo_controller:rra_servo_lower|pwm_count_i[9]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; rra_servo_controller:rra_servo_lower|pwm_count[9]      ; rra_servo_controller:rra_servo_lower|pwm_count[9]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[12]   ; rra_servo_controller:rra_servo_wrist|pwm_count_i[12]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[9]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[9]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[4]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[4]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; rra_servo_controller:rra_servo_middle|pwm_count_i[15]  ; rra_servo_controller:rra_servo_middle|pwm_count_i[15]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; rra_servo_controller:rra_servo_middle|pwm_count[15]    ; rra_servo_controller:rra_servo_middle|pwm_count[15]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; rra_servo_controller:rra_servo_middle|pwm_count[4]     ; rra_servo_controller:rra_servo_middle|pwm_count[4]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; rra_servo_controller:rra_servo_lower|pwm_count[4]      ; rra_servo_controller:rra_servo_lower|pwm_count[4]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; rra_servo_controller:rra_servo_base|pwm_count_i[1]     ; rra_servo_controller:rra_servo_base|pwm_count_i[1]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; rra_servo_controller:rra_servo_base|pwm_count_i[3]     ; rra_servo_controller:rra_servo_base|pwm_count_i[3]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; rra_servo_controller:rra_servo_base|pwm_count[1]       ; rra_servo_controller:rra_servo_base|pwm_count[1]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; rra_servo_controller:rra_servo_base|pwm_count[3]       ; rra_servo_controller:rra_servo_base|pwm_count[3]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; rra_servo_controller:rra_servo_upper|pwm_count_i[1]    ; rra_servo_controller:rra_servo_upper|pwm_count_i[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; rra_servo_controller:rra_servo_upper|pwm_count_i[3]    ; rra_servo_controller:rra_servo_upper|pwm_count_i[3]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[11]   ; rra_servo_controller:rra_servo_wrist|pwm_count_i[11]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[7]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[7]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; rra_servo_controller:rra_servo_middle|pwm_count_i[1]   ; rra_servo_controller:rra_servo_middle|pwm_count_i[1]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; rra_servo_controller:rra_servo_middle|pwm_count_i[3]   ; rra_servo_controller:rra_servo_middle|pwm_count_i[3]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; rra_servo_controller:rra_servo_middle|pwm_count_i[5]   ; rra_servo_controller:rra_servo_middle|pwm_count_i[5]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; rra_servo_controller:rra_servo_upper|pwm_count[3]      ; rra_servo_controller:rra_servo_upper|pwm_count[3]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; rra_servo_controller:rra_servo_upper|pwm_count[1]      ; rra_servo_controller:rra_servo_upper|pwm_count[1]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; rra_servo_controller:rra_servo_gripper|pwm_count_i[1]  ; rra_servo_controller:rra_servo_gripper|pwm_count_i[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; rra_servo_controller:rra_servo_gripper|pwm_count_i[3]  ; rra_servo_controller:rra_servo_gripper|pwm_count_i[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[5]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[5]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[3]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[3]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[1]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; rra_servo_controller:rra_servo_wrist|pwm_count[1]      ; rra_servo_controller:rra_servo_wrist|pwm_count[1]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; rra_servo_controller:rra_servo_wrist|pwm_count[3]      ; rra_servo_controller:rra_servo_wrist|pwm_count[3]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; rra_servo_controller:rra_servo_middle|pwm_count[5]     ; rra_servo_controller:rra_servo_middle|pwm_count[5]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; rra_servo_controller:rra_servo_middle|pwm_count[3]     ; rra_servo_controller:rra_servo_middle|pwm_count[3]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; rra_servo_controller:rra_servo_middle|pwm_count[1]     ; rra_servo_controller:rra_servo_middle|pwm_count[1]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]    ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]    ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; rra_servo_controller:rra_servo_lower|pwm_count[1]      ; rra_servo_controller:rra_servo_lower|pwm_count[1]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; rra_servo_controller:rra_servo_lower|pwm_count[3]      ; rra_servo_controller:rra_servo_lower|pwm_count[3]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; rra_servo_controller:rra_servo_lower|pwm_count[5]      ; rra_servo_controller:rra_servo_lower|pwm_count[5]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; rra_servo_controller:rra_servo_base|pwm_count_i[2]     ; rra_servo_controller:rra_servo_base|pwm_count_i[2]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; rra_servo_controller:rra_servo_base|pwm_count[16]      ; rra_servo_controller:rra_servo_base|pwm_count[16]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.716      ;
; 0.516 ; rra_servo_controller:rra_servo_base|pwm_count[2]       ; rra_servo_controller:rra_servo_base|pwm_count[2]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; rra_servo_controller:rra_servo_upper|pwm_count_i[2]    ; rra_servo_controller:rra_servo_upper|pwm_count_i[2]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[13]   ; rra_servo_controller:rra_servo_wrist|pwm_count_i[13]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[10]   ; rra_servo_controller:rra_servo_wrist|pwm_count_i[10]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; rra_servo_controller:rra_servo_middle|pwm_count_i[2]   ; rra_servo_controller:rra_servo_middle|pwm_count_i[2]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; rra_servo_controller:rra_servo_base|pwm_count_i[16]    ; rra_servo_controller:rra_servo_base|pwm_count_i[16]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; rra_servo_controller:rra_servo_upper|pwm_count[16]     ; rra_servo_controller:rra_servo_upper|pwm_count[16]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; rra_servo_controller:rra_servo_upper|pwm_count[9]      ; rra_servo_controller:rra_servo_upper|pwm_count[9]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; rra_servo_controller:rra_servo_upper|pwm_count[2]      ; rra_servo_controller:rra_servo_upper|pwm_count[2]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; rra_servo_controller:rra_servo_gripper|pwm_count_i[2]  ; rra_servo_controller:rra_servo_gripper|pwm_count_i[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[2]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[2]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; rra_servo_controller:rra_servo_wrist|pwm_count[2]      ; rra_servo_controller:rra_servo_wrist|pwm_count[2]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; rra_servo_controller:rra_servo_wrist|pwm_count[16]     ; rra_servo_controller:rra_servo_wrist|pwm_count[16]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; rra_servo_controller:rra_servo_middle|pwm_count[2]     ; rra_servo_controller:rra_servo_middle|pwm_count[2]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]    ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; rra_servo_controller:rra_servo_lower|pwm_count_i[16]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[16]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; rra_servo_controller:rra_servo_lower|pwm_count[2]      ; rra_servo_controller:rra_servo_lower|pwm_count[2]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; rra_servo_controller:rra_servo_lower|pwm_count[16]     ; rra_servo_controller:rra_servo_lower|pwm_count[16]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; rra_servo_controller:rra_servo_base|pwm_count_i[4]     ; rra_servo_controller:rra_servo_base|pwm_count_i[4]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; rra_servo_controller:rra_servo_base|pwm_count_i[8]     ; rra_servo_controller:rra_servo_base|pwm_count_i[8]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; rra_servo_controller:rra_servo_base|pwm_count_i[12]    ; rra_servo_controller:rra_servo_base|pwm_count_i[12]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; rra_servo_controller:rra_servo_base|pwm_count[4]       ; rra_servo_controller:rra_servo_base|pwm_count[4]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; rra_servo_controller:rra_servo_base|pwm_count[15]      ; rra_servo_controller:rra_servo_base|pwm_count[15]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.718      ;
; 0.518 ; rra_servo_controller:rra_servo_upper|pwm_count_i[4]    ; rra_servo_controller:rra_servo_upper|pwm_count_i[4]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; rra_servo_controller:rra_servo_upper|pwm_count_i[16]   ; rra_servo_controller:rra_servo_upper|pwm_count_i[16]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; rra_servo_controller:rra_servo_upper|pwm_count[12]     ; rra_servo_controller:rra_servo_upper|pwm_count[12]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; rra_servo_controller:rra_servo_gripper|pwm_count_i[16] ; rra_servo_controller:rra_servo_gripper|pwm_count_i[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; rra_servo_controller:rra_servo_middle|pwm_count_i[6]   ; rra_servo_controller:rra_servo_middle|pwm_count_i[6]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; rra_servo_controller:rra_servo_middle|pwm_count_i[8]   ; rra_servo_controller:rra_servo_middle|pwm_count_i[8]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; rra_servo_controller:rra_servo_middle|pwm_count_i[16]  ; rra_servo_controller:rra_servo_middle|pwm_count_i[16]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; rra_servo_controller:rra_servo_middle|pwm_count[16]    ; rra_servo_controller:rra_servo_middle|pwm_count[16]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; rra_servo_controller:rra_servo_lower|pwm_count[8]      ; rra_servo_controller:rra_servo_lower|pwm_count[8]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                ;
+-------+--------------+----------------+-----------------+-------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                          ;
+-------+--------------+----------------+-----------------+-------+------------+---------------------------------+
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][27] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][29] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][31] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][46] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][54] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][60] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][64] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][65] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][67] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][7]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][8]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[118][27] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[118][28] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[118][54] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[118][65] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[118][7]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[20][15]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[20][31]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[20][41]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[20][45]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[20][50]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[20][52]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[20][60]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[20][62]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[22][31]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[22][48]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[22][50]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[22][52]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[22][60]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[22][62]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[22][68]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[22][70]  ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][42] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][48] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][50] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][54] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][56] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][58] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][60] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][62] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[109][38] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[109][51] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[109][53] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[109][58] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[109][63] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[112][10] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[112][11] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[112][16] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[112][27] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[112][31] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[112][34] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[112][41] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[112][42] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[112][48] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[112][56] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[112][57] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[112][58] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[112][59] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[112][62] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[112][63] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[112][65] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[112][66] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[112][69] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[112][7]  ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[112][8]  ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][41] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][42] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][49] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][50] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][51] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][53] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][56] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][57] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][58] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][59] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][61] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][63] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[116][69] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[117][14] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[117][16] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[117][30] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[117][31] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[117][41] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[117][48] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[117][50] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[117][53] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[117][54] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[117][57] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[117][59] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[117][60] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[117][62] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[117][64] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[117][66] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[117][68] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[118][49] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[118][50] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[118][51] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[118][53] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[118][60] ;
; 9.678 ; 9.862        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[118][61] ;
+-------+--------------+----------------+-----------------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+-------------------------------------------------------+
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[0]   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[1]   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[2]   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[3]   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[4]   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[5]   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[6]   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[7]   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[8]   ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|o_pwm_out_i      ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[10]    ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[11]    ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[12]    ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[13]    ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[14]    ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[15]    ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[16]    ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[17]    ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[9]     ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[10]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[11]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[12]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[13]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[14]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[15]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[16]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[17]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[9]   ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_out_i        ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count[10]     ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count[11]     ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count[12]     ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count[13]     ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count[14]     ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count[15]     ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count[16]     ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count[17]     ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count[9]      ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_pwm_out      ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[10]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[11]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[12]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[13]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[14]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[15]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[16]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[17]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[9]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_out        ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|o_pwm_out        ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[0]     ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[1]     ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[2]     ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[3]     ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[4]     ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[5]     ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[6]     ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[7]     ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[8]     ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_out          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_upper|o_pwm_out        ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|o_pwm_out         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|o_pwm_out_i       ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count_i[10]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count_i[11]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count_i[12]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count_i[13]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count_i[14]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count_i[15]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count_i[16]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count_i[17]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_count_i[9]    ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_out           ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_base|pwm_out_i         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[0] ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[1] ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[2] ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[3] ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[4] ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[5] ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[6] ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[7] ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[8] ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|o_pwm_out       ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[10]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[11]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[12]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[13]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[14]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[15]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[16]   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1]'                                                                                        ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                               ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[10]   ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[11]   ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[12]   ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[13]   ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[4]    ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[5]    ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[11] ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[8]  ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_middle_pos[11]                                     ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_middle_pos[2]                                      ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_middle_pos[6]                                      ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_middle_pos[7]                                      ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[11]       ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[4]        ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[8]    ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[9]    ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|target[11]    ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|target[8]     ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_upper|current[4]      ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_upper|current[5]      ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_lower_pos[0]                                       ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_lower_pos[11]                                      ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_lower_pos[2]                                       ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_lower_pos[3]                                       ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_lower_pos[4]                                       ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_lower_pos[5]                                       ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|current[10]      ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|current[11]      ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|current[12]      ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|current[13]      ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|current[6]       ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|current[7]       ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|current[8]       ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|current[9]       ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|speed[0]         ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|speed[3]         ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[6]    ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[7]    ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[0]  ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[10] ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[1]  ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[3]  ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[4]  ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[5]  ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|target[10]    ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|target[4]     ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|target[5]     ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|target[6]     ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|target[7]     ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|current[10]     ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|current[11]     ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|current[12]     ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|current[13]     ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|current[7]      ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|current[8]      ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|current[9]      ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|o_current[3]    ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|o_current[9]    ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|target[10]      ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|target[11]      ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_lower|target[5]       ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|current[6]     ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|current[7]     ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|o_current[11]  ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|o_current[6]   ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|o_current[7]   ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|o_current[8]   ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|o_current[9]   ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|target[0]      ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|target[5]      ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|target[6]      ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|target[7]      ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|target[8]      ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|target[9]      ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_middle_pos[10]                                     ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_middle_pos[1]                                      ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_middle_pos[3]                                      ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_upper_pos[11]                                      ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_upper_pos[1]                                       ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_upper_pos[4]                                       ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_upper_pos[5]                                       ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_upper_pos[6]                                       ;
; 49999.750 ; 49999.966    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_upper_pos[7]                                       ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|current[0]       ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|current[4]       ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|current[5]       ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|delay[0]         ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|delay[1]         ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|delay[2]         ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|delay[3]         ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|o_current[10]    ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|o_current[11]    ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|o_current[9]     ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|speed[2]         ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[10]       ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[12]       ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[9]        ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[0]    ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[1]    ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[2]    ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; i_key_row[*]  ; clk        ; 4.793  ; 5.107  ; Rise       ; clk                                                            ;
;  i_key_row[0] ; clk        ; 4.793  ; 5.107  ; Rise       ; clk                                                            ;
;  i_key_row[1] ; clk        ; 3.851  ; 4.168  ; Rise       ; clk                                                            ;
;  i_key_row[2] ; clk        ; 4.301  ; 4.586  ; Rise       ; clk                                                            ;
;  i_key_row[3] ; clk        ; 3.953  ; 4.268  ; Rise       ; clk                                                            ;
; led_sel       ; clk        ; 4.715  ; 5.219  ; Rise       ; clk                                                            ;
; mode[*]       ; clk        ; 2.768  ; 3.181  ; Rise       ; clk                                                            ;
;  mode[0]      ; clk        ; 2.768  ; 3.181  ; Rise       ; clk                                                            ;
;  mode[1]      ; clk        ; 2.586  ; 3.044  ; Rise       ; clk                                                            ;
; rst           ; clk        ; 4.388  ; 4.893  ; Rise       ; clk                                                            ;
; rst           ; clk        ; 7.913  ; 8.309  ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; rst           ; clk        ; 8.577  ; 9.094  ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
; speed[*]      ; clk        ; 10.821 ; 11.063 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[0]     ; clk        ; 10.130 ; 10.380 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[1]     ; clk        ; 9.382  ; 9.948  ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[2]     ; clk        ; 10.821 ; 11.063 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[3]     ; clk        ; 9.274  ; 9.722  ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; i_key_row[*]  ; clk        ; -0.876 ; -1.220 ; Rise       ; clk                                                            ;
;  i_key_row[0] ; clk        ; -1.693 ; -2.083 ; Rise       ; clk                                                            ;
;  i_key_row[1] ; clk        ; -0.876 ; -1.220 ; Rise       ; clk                                                            ;
;  i_key_row[2] ; clk        ; -1.145 ; -1.496 ; Rise       ; clk                                                            ;
;  i_key_row[3] ; clk        ; -0.976 ; -1.354 ; Rise       ; clk                                                            ;
; led_sel       ; clk        ; -2.635 ; -2.918 ; Rise       ; clk                                                            ;
; mode[*]       ; clk        ; -1.493 ; -1.884 ; Rise       ; clk                                                            ;
;  mode[0]      ; clk        ; -1.750 ; -2.110 ; Rise       ; clk                                                            ;
;  mode[1]      ; clk        ; -1.493 ; -1.884 ; Rise       ; clk                                                            ;
; rst           ; clk        ; -1.778 ; -2.146 ; Rise       ; clk                                                            ;
; rst           ; clk        ; -3.396 ; -3.818 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; rst           ; clk        ; -3.253 ; -3.633 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
; speed[*]      ; clk        ; -3.997 ; -4.397 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[0]     ; clk        ; -3.997 ; -4.397 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[1]     ; clk        ; -4.011 ; -4.401 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[2]     ; clk        ; -4.210 ; -4.592 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[3]     ; clk        ; -4.161 ; -4.531 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; leds[*]       ; clk        ; 6.959 ; 7.035 ; Rise       ; clk                                                            ;
;  leds[0]      ; clk        ; 5.497 ; 5.454 ; Rise       ; clk                                                            ;
;  leds[1]      ; clk        ; 5.526 ; 5.516 ; Rise       ; clk                                                            ;
;  leds[2]      ; clk        ; 6.959 ; 7.035 ; Rise       ; clk                                                            ;
;  leds[3]      ; clk        ; 5.863 ; 5.903 ; Rise       ; clk                                                            ;
;  leds[4]      ; clk        ; 6.192 ; 6.240 ; Rise       ; clk                                                            ;
;  leds[5]      ; clk        ; 5.803 ; 5.788 ; Rise       ; clk                                                            ;
;  leds[6]      ; clk        ; 5.577 ; 5.557 ; Rise       ; clk                                                            ;
;  leds[7]      ; clk        ; 5.551 ; 5.536 ; Rise       ; clk                                                            ;
;  leds[8]      ; clk        ; 5.613 ; 5.614 ; Rise       ; clk                                                            ;
;  leds[9]      ; clk        ; 6.623 ; 6.673 ; Rise       ; clk                                                            ;
; o_key_col[*]  ; clk        ; 6.126 ; 6.052 ; Rise       ; clk                                                            ;
;  o_key_col[0] ; clk        ; 6.126 ; 6.052 ; Rise       ; clk                                                            ;
;  o_key_col[1] ; clk        ; 5.529 ; 5.526 ; Rise       ; clk                                                            ;
;  o_key_col[2] ; clk        ; 5.713 ; 5.665 ; Rise       ; clk                                                            ;
;  o_key_col[3] ; clk        ; 5.375 ; 5.316 ; Rise       ; clk                                                            ;
; b1            ; clk        ; 3.168 ; 3.118 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; b1_i          ; clk        ; 3.196 ; 3.142 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; g1            ; clk        ; 3.357 ; 3.365 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; g1_i          ; clk        ; 3.612 ; 3.603 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l1            ; clk        ; 3.195 ; 3.153 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l1_i          ; clk        ; 3.363 ; 3.298 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l2            ; clk        ; 3.155 ; 3.113 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l2_i          ; clk        ; 3.403 ; 3.338 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m1            ; clk        ; 5.061 ; 5.061 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m1_i          ; clk        ; 5.561 ; 5.567 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m2            ; clk        ; 5.485 ; 5.460 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m2_i          ; clk        ; 5.471 ; 5.425 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u1            ; clk        ; 3.199 ; 3.150 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u1_i          ; clk        ; 3.696 ; 3.681 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u2            ; clk        ; 3.219 ; 3.170 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u2_i          ; clk        ; 3.192 ; 3.151 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; w1            ; clk        ; 3.457 ; 3.398 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; w1_i          ; clk        ; 4.644 ; 4.578 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; leds[*]       ; clk        ; 5.386 ; 5.344 ; Rise       ; clk                                                            ;
;  leds[0]      ; clk        ; 5.386 ; 5.344 ; Rise       ; clk                                                            ;
;  leds[1]      ; clk        ; 5.414 ; 5.404 ; Rise       ; clk                                                            ;
;  leds[2]      ; clk        ; 6.838 ; 6.915 ; Rise       ; clk                                                            ;
;  leds[3]      ; clk        ; 5.738 ; 5.776 ; Rise       ; clk                                                            ;
;  leds[4]      ; clk        ; 6.054 ; 6.100 ; Rise       ; clk                                                            ;
;  leds[5]      ; clk        ; 5.681 ; 5.665 ; Rise       ; clk                                                            ;
;  leds[6]      ; clk        ; 5.464 ; 5.444 ; Rise       ; clk                                                            ;
;  leds[7]      ; clk        ; 5.440 ; 5.425 ; Rise       ; clk                                                            ;
;  leds[8]      ; clk        ; 5.499 ; 5.500 ; Rise       ; clk                                                            ;
;  leds[9]      ; clk        ; 6.468 ; 6.516 ; Rise       ; clk                                                            ;
; o_key_col[*]  ; clk        ; 5.263 ; 5.204 ; Rise       ; clk                                                            ;
;  o_key_col[0] ; clk        ; 5.984 ; 5.910 ; Rise       ; clk                                                            ;
;  o_key_col[1] ; clk        ; 5.411 ; 5.406 ; Rise       ; clk                                                            ;
;  o_key_col[2] ; clk        ; 5.587 ; 5.539 ; Rise       ; clk                                                            ;
;  o_key_col[3] ; clk        ; 5.263 ; 5.204 ; Rise       ; clk                                                            ;
; b1            ; clk        ; 2.798 ; 2.747 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; b1_i          ; clk        ; 2.826 ; 2.772 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; g1            ; clk        ; 2.986 ; 2.994 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; g1_i          ; clk        ; 3.231 ; 3.221 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l1            ; clk        ; 2.827 ; 2.784 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l1_i          ; clk        ; 2.985 ; 2.920 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l2            ; clk        ; 2.787 ; 2.744 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l2_i          ; clk        ; 3.025 ; 2.960 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m1            ; clk        ; 4.616 ; 4.613 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m1_i          ; clk        ; 5.095 ; 5.099 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m2            ; clk        ; 5.022 ; 4.996 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m2_i          ; clk        ; 5.010 ; 4.964 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u1            ; clk        ; 2.827 ; 2.778 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u1_i          ; clk        ; 3.304 ; 3.288 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u2            ; clk        ; 2.847 ; 2.798 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u2_i          ; clk        ; 2.822 ; 2.781 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; w1            ; clk        ; 3.076 ; 3.017 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; w1_i          ; clk        ; 4.216 ; 4.150 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; 13.028 ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 13.333 ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 93.839 ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; clk                                                            ; 0.187 ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.188 ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.193 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                           ;
+----------------------------------------------------------------+-----------+---------------+
; Clock                                                          ; Slack     ; End Point TNS ;
+----------------------------------------------------------------+-----------+---------------+
; clk                                                            ; 9.441     ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 49.782    ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 49999.782 ; 0.000         ;
+----------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                              ;
+--------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.028 ; addr[5]   ; rra_memory:memory|data_out[25]      ; clk          ; clk         ; 20.000       ; -0.047     ; 6.912      ;
; 13.072 ; addr[3]   ; rra_memory:memory|data_out_prev[53] ; clk          ; clk         ; 20.000       ; -0.057     ; 6.858      ;
; 13.108 ; addr[4]   ; rra_memory:memory|data_out_prev[53] ; clk          ; clk         ; 20.000       ; -0.057     ; 6.822      ;
; 13.229 ; addr[5]   ; rra_memory:memory|data_out[55]      ; clk          ; clk         ; 20.000       ; -0.051     ; 6.707      ;
; 13.234 ; addr[4]   ; rra_memory:memory|data_out[26]      ; clk          ; clk         ; 20.000       ; -0.048     ; 6.705      ;
; 13.236 ; addr[3]   ; rra_memory:memory|data_out[30]      ; clk          ; clk         ; 20.000       ; -0.050     ; 6.701      ;
; 13.254 ; addr[3]   ; rra_memory:memory|data_out_prev[30] ; clk          ; clk         ; 20.000       ; -0.050     ; 6.683      ;
; 13.279 ; addr[5]   ; rra_memory:memory|data_out_prev[70] ; clk          ; clk         ; 20.000       ; -0.055     ; 6.653      ;
; 13.295 ; addr[3]   ; rra_memory:memory|data_out[53]      ; clk          ; clk         ; 20.000       ; -0.057     ; 6.635      ;
; 13.316 ; addr[6]   ; rra_memory:memory|data_out[23]      ; clk          ; clk         ; 20.000       ; -0.056     ; 6.615      ;
; 13.317 ; addr[3]   ; rra_memory:memory|data_out[26]      ; clk          ; clk         ; 20.000       ; -0.048     ; 6.622      ;
; 13.331 ; addr[4]   ; rra_memory:memory|data_out[53]      ; clk          ; clk         ; 20.000       ; -0.057     ; 6.599      ;
; 13.352 ; addr[6]   ; rra_memory:memory|data_out_prev[20] ; clk          ; clk         ; 20.000       ; -0.063     ; 6.572      ;
; 13.353 ; addr[4]   ; rra_memory:memory|data_out[70]      ; clk          ; clk         ; 20.000       ; -0.063     ; 6.571      ;
; 13.354 ; addr[6]   ; rra_memory:memory|data_out_prev[23] ; clk          ; clk         ; 20.000       ; -0.056     ; 6.577      ;
; 13.406 ; addr[4]   ; rra_memory:memory|data_out[36]      ; clk          ; clk         ; 20.000       ; -0.063     ; 6.518      ;
; 13.412 ; addr[5]   ; rra_memory:memory|data_out_prev[25] ; clk          ; clk         ; 20.000       ; -0.047     ; 6.528      ;
; 13.414 ; addr[6]   ; rra_memory:memory|data_out_prev[70] ; clk          ; clk         ; 20.000       ; -0.055     ; 6.518      ;
; 13.441 ; addr[4]   ; rra_memory:memory|data_out[41]      ; clk          ; clk         ; 20.000       ; -0.063     ; 6.483      ;
; 13.446 ; addr[4]   ; rra_memory:memory|data_out[30]      ; clk          ; clk         ; 20.000       ; -0.050     ; 6.491      ;
; 13.455 ; addr[6]   ; rra_memory:memory|data_out_prev[36] ; clk          ; clk         ; 20.000       ; -0.063     ; 6.469      ;
; 13.455 ; addr[6]   ; rra_memory:memory|data_out[25]      ; clk          ; clk         ; 20.000       ; -0.047     ; 6.485      ;
; 13.464 ; addr[4]   ; rra_memory:memory|data_out_prev[30] ; clk          ; clk         ; 20.000       ; -0.050     ; 6.473      ;
; 13.481 ; addr[4]   ; rra_memory:memory|data_out[28]      ; clk          ; clk         ; 20.000       ; -0.044     ; 6.462      ;
; 13.483 ; addr[5]   ; rra_memory:memory|data_out[50]      ; clk          ; clk         ; 20.000       ; -0.065     ; 6.439      ;
; 13.492 ; addr[4]   ; rra_memory:memory|data_out_prev[20] ; clk          ; clk         ; 20.000       ; -0.063     ; 6.432      ;
; 13.514 ; addr[4]   ; rra_memory:memory|data_out_prev[36] ; clk          ; clk         ; 20.000       ; -0.063     ; 6.410      ;
; 13.530 ; addr[6]   ; rra_memory:memory|data_out[51]      ; clk          ; clk         ; 20.000       ; -0.063     ; 6.394      ;
; 13.531 ; addr[4]   ; rra_memory:memory|data_out[62]      ; clk          ; clk         ; 20.000       ; -0.045     ; 6.411      ;
; 13.543 ; addr[6]   ; rra_memory:memory|data_out[55]      ; clk          ; clk         ; 20.000       ; -0.051     ; 6.393      ;
; 13.566 ; addr[5]   ; rra_memory:memory|data_out[51]      ; clk          ; clk         ; 20.000       ; -0.063     ; 6.358      ;
; 13.583 ; addr[1]   ; rra_memory:memory|data_out_prev[44] ; clk          ; clk         ; 20.000       ; -0.066     ; 6.338      ;
; 13.588 ; addr[1]   ; rra_memory:memory|data_out[44]      ; clk          ; clk         ; 20.000       ; -0.066     ; 6.333      ;
; 13.593 ; addr[5]   ; rra_memory:memory|data_out[58]      ; clk          ; clk         ; 20.000       ; -0.056     ; 6.338      ;
; 13.595 ; addr[2]   ; rra_memory:memory|data_out_prev[44] ; clk          ; clk         ; 20.000       ; -0.066     ; 6.326      ;
; 13.600 ; addr[4]   ; rra_memory:memory|data_out_prev[24] ; clk          ; clk         ; 20.000       ; -0.047     ; 6.340      ;
; 13.600 ; addr[5]   ; rra_memory:memory|data_out[41]      ; clk          ; clk         ; 20.000       ; -0.063     ; 6.324      ;
; 13.600 ; addr[2]   ; rra_memory:memory|data_out[44]      ; clk          ; clk         ; 20.000       ; -0.066     ; 6.321      ;
; 13.614 ; addr[4]   ; rra_memory:memory|data_out_prev[66] ; clk          ; clk         ; 20.000       ; -0.054     ; 6.319      ;
; 13.631 ; addr[3]   ; rra_memory:memory|data_out[41]      ; clk          ; clk         ; 20.000       ; -0.063     ; 6.293      ;
; 13.646 ; addr[4]   ; rra_memory:memory|data_out[55]      ; clk          ; clk         ; 20.000       ; -0.051     ; 6.290      ;
; 13.649 ; addr[5]   ; rra_memory:memory|data_out_prev[50] ; clk          ; clk         ; 20.000       ; -0.065     ; 6.273      ;
; 13.656 ; addr[3]   ; rra_memory:memory|data_out_prev[66] ; clk          ; clk         ; 20.000       ; -0.054     ; 6.277      ;
; 13.660 ; addr[4]   ; rra_memory:memory|data_out_prev[33] ; clk          ; clk         ; 20.000       ; -0.053     ; 6.274      ;
; 13.660 ; addr[5]   ; rra_memory:memory|data_out[47]      ; clk          ; clk         ; 20.000       ; -0.061     ; 6.266      ;
; 13.664 ; addr[3]   ; rra_memory:memory|data_out_prev[20] ; clk          ; clk         ; 20.000       ; -0.063     ; 6.260      ;
; 13.671 ; addr[4]   ; rra_memory:memory|data_out[66]      ; clk          ; clk         ; 20.000       ; -0.054     ; 6.262      ;
; 13.673 ; addr[5]   ; rra_memory:memory|data_out_prev[36] ; clk          ; clk         ; 20.000       ; -0.063     ; 6.251      ;
; 13.675 ; addr[6]   ; rra_memory:memory|data_out_prev[69] ; clk          ; clk         ; 20.000       ; -0.045     ; 6.267      ;
; 13.679 ; addr[4]   ; rra_memory:memory|data_out[33]      ; clk          ; clk         ; 20.000       ; -0.053     ; 6.255      ;
; 13.679 ; addr[5]   ; rra_memory:memory|data_out_prev[20] ; clk          ; clk         ; 20.000       ; -0.063     ; 6.245      ;
; 13.684 ; addr[6]   ; rra_memory:memory|data_out[60]      ; clk          ; clk         ; 20.000       ; -0.038     ; 6.265      ;
; 13.689 ; addr[6]   ; rra_memory:memory|data_out_prev[51] ; clk          ; clk         ; 20.000       ; -0.063     ; 6.235      ;
; 13.690 ; addr[4]   ; rra_memory:memory|data_out_prev[26] ; clk          ; clk         ; 20.000       ; -0.048     ; 6.249      ;
; 13.699 ; addr[1]   ; rra_memory:memory|data_out[39]      ; clk          ; clk         ; 20.000       ; -0.061     ; 6.227      ;
; 13.701 ; addr[1]   ; rra_memory:memory|data_out_prev[39] ; clk          ; clk         ; 20.000       ; -0.061     ; 6.225      ;
; 13.703 ; addr[5]   ; rra_memory:memory|data_out_prev[47] ; clk          ; clk         ; 20.000       ; -0.061     ; 6.223      ;
; 13.703 ; addr[6]   ; rra_memory:memory|data_out[43]      ; clk          ; clk         ; 20.000       ; -0.058     ; 6.226      ;
; 13.711 ; addr[5]   ; rra_memory:memory|data_out_prev[54] ; clk          ; clk         ; 20.000       ; -0.048     ; 6.228      ;
; 13.713 ; addr[3]   ; rra_memory:memory|data_out[66]      ; clk          ; clk         ; 20.000       ; -0.054     ; 6.220      ;
; 13.724 ; addr[6]   ; rra_memory:memory|data_out_prev[28] ; clk          ; clk         ; 20.000       ; -0.044     ; 6.219      ;
; 13.725 ; addr[5]   ; rra_memory:memory|data_out_prev[51] ; clk          ; clk         ; 20.000       ; -0.063     ; 6.199      ;
; 13.729 ; addr[4]   ; rra_memory:memory|data_out[48]      ; clk          ; clk         ; 20.000       ; -0.057     ; 6.201      ;
; 13.730 ; addr[3]   ; rra_memory:memory|data_out[36]      ; clk          ; clk         ; 20.000       ; -0.063     ; 6.194      ;
; 13.736 ; addr[3]   ; rra_memory:memory|data_out[70]      ; clk          ; clk         ; 20.000       ; -0.063     ; 6.188      ;
; 13.751 ; addr[3]   ; rra_memory:memory|data_out[28]      ; clk          ; clk         ; 20.000       ; -0.044     ; 6.192      ;
; 13.751 ; addr[5]   ; rra_memory:memory|data_out[33]      ; clk          ; clk         ; 20.000       ; -0.053     ; 6.183      ;
; 13.754 ; addr[5]   ; rra_memory:memory|data_out[61]      ; clk          ; clk         ; 20.000       ; -0.038     ; 6.195      ;
; 13.756 ; addr[3]   ; rra_memory:memory|data_out[55]      ; clk          ; clk         ; 20.000       ; -0.051     ; 6.180      ;
; 13.760 ; addr[4]   ; rra_memory:memory|data_out_prev[62] ; clk          ; clk         ; 20.000       ; -0.045     ; 6.182      ;
; 13.761 ; addr[4]   ; rra_memory:memory|data_out[20]      ; clk          ; clk         ; 20.000       ; -0.063     ; 6.163      ;
; 13.764 ; addr[6]   ; rra_memory:memory|data_out[26]      ; clk          ; clk         ; 20.000       ; -0.048     ; 6.175      ;
; 13.766 ; addr[5]   ; rra_memory:memory|data_out[60]      ; clk          ; clk         ; 20.000       ; -0.038     ; 6.183      ;
; 13.770 ; addr[3]   ; rra_memory:memory|data_out[62]      ; clk          ; clk         ; 20.000       ; -0.045     ; 6.172      ;
; 13.773 ; addr[3]   ; rra_memory:memory|data_out_prev[26] ; clk          ; clk         ; 20.000       ; -0.048     ; 6.166      ;
; 13.777 ; addr[4]   ; rra_memory:memory|data_out_prev[28] ; clk          ; clk         ; 20.000       ; -0.044     ; 6.166      ;
; 13.782 ; addr[3]   ; rra_memory:memory|data_out_prev[56] ; clk          ; clk         ; 20.000       ; -0.062     ; 6.143      ;
; 13.786 ; addr[2]   ; rra_memory:memory|data_out[3]       ; clk          ; clk         ; 20.000       ; -0.056     ; 6.145      ;
; 13.787 ; addr[4]   ; rra_memory:memory|data_out[21]      ; clk          ; clk         ; 20.000       ; -0.063     ; 6.137      ;
; 13.799 ; addr[5]   ; rra_memory:memory|data_out[43]      ; clk          ; clk         ; 20.000       ; -0.058     ; 6.130      ;
; 13.802 ; addr[6]   ; rra_memory:memory|data_out[69]      ; clk          ; clk         ; 20.000       ; -0.045     ; 6.140      ;
; 13.803 ; addr[6]   ; rra_memory:memory|data_out[21]      ; clk          ; clk         ; 20.000       ; -0.063     ; 6.121      ;
; 13.819 ; addr[5]   ; rra_memory:memory|data_out[36]      ; clk          ; clk         ; 20.000       ; -0.063     ; 6.105      ;
; 13.821 ; addr[5]   ; rra_memory:memory|data_out[21]      ; clk          ; clk         ; 20.000       ; -0.063     ; 6.103      ;
; 13.834 ; addr[5]   ; rra_memory:memory|data_out_prev[55] ; clk          ; clk         ; 20.000       ; -0.051     ; 6.102      ;
; 13.838 ; addr[3]   ; rra_memory:memory|data_out_prev[36] ; clk          ; clk         ; 20.000       ; -0.063     ; 6.086      ;
; 13.839 ; addr[6]   ; rra_memory:memory|data_out_prev[25] ; clk          ; clk         ; 20.000       ; -0.047     ; 6.101      ;
; 13.849 ; addr[5]   ; rra_memory:memory|data_out_prev[53] ; clk          ; clk         ; 20.000       ; -0.057     ; 6.081      ;
; 13.852 ; addr[5]   ; rra_memory:memory|data_out[57]      ; clk          ; clk         ; 20.000       ; -0.062     ; 6.073      ;
; 13.853 ; addr[6]   ; rra_memory:memory|data_out_prev[49] ; clk          ; clk         ; 20.000       ; -0.043     ; 6.091      ;
; 13.853 ; addr[3]   ; rra_memory:memory|data_out[27]      ; clk          ; clk         ; 20.000       ; -0.048     ; 6.086      ;
; 13.854 ; addr[3]   ; rra_memory:memory|data_out[48]      ; clk          ; clk         ; 20.000       ; -0.057     ; 6.076      ;
; 13.856 ; addr[5]   ; rra_memory:memory|data_out[14]      ; clk          ; clk         ; 20.000       ; -0.056     ; 6.075      ;
; 13.858 ; addr[1]   ; rra_memory:memory|data_out_prev[11] ; clk          ; clk         ; 20.000       ; -0.051     ; 6.078      ;
; 13.861 ; addr[1]   ; rra_memory:memory|data_out[50]      ; clk          ; clk         ; 20.000       ; -0.065     ; 6.061      ;
; 13.861 ; addr[4]   ; rra_memory:memory|data_out_prev[56] ; clk          ; clk         ; 20.000       ; -0.062     ; 6.064      ;
; 13.862 ; addr[5]   ; rra_memory:memory|data_out[54]      ; clk          ; clk         ; 20.000       ; -0.048     ; 6.077      ;
; 13.865 ; addr[4]   ; rra_memory:memory|data_out[8]       ; clk          ; clk         ; 20.000       ; -0.055     ; 6.067      ;
; 13.866 ; addr[6]   ; rra_memory:memory|data_out[61]      ; clk          ; clk         ; 20.000       ; -0.038     ; 6.083      ;
; 13.867 ; addr[4]   ; rra_memory:memory|data_out_prev[32] ; clk          ; clk         ; 20.000       ; -0.053     ; 6.067      ;
+--------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                              ;
+--------+------------------------------------------------------+--------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                          ; Launch Clock ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+
; 13.333 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.201      ;
; 13.333 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.201      ;
; 13.333 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.201      ;
; 13.363 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.171      ;
; 13.408 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.126      ;
; 13.408 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.126      ;
; 13.408 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.126      ;
; 13.421 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.113      ;
; 13.421 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.113      ;
; 13.421 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.113      ;
; 13.423 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.111      ;
; 13.423 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.111      ;
; 13.423 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.111      ;
; 13.438 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.096      ;
; 13.451 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.083      ;
; 13.453 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.081      ;
; 13.495 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.039      ;
; 13.495 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.039      ;
; 13.495 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.039      ;
; 13.496 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 5.037      ;
; 13.496 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 5.037      ;
; 13.496 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 5.037      ;
; 13.508 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.026      ;
; 13.508 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.026      ;
; 13.508 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.026      ;
; 13.525 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 5.009      ;
; 13.538 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.996      ;
; 13.552 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.982      ;
; 13.552 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.982      ;
; 13.552 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.982      ;
; 13.567 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.967      ;
; 13.567 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.967      ;
; 13.567 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.967      ;
; 13.571 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.962      ;
; 13.571 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.962      ;
; 13.571 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.962      ;
; 13.582 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.952      ;
; 13.584 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.949      ;
; 13.584 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.949      ;
; 13.584 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.949      ;
; 13.586 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.948      ;
; 13.586 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.948      ;
; 13.586 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.948      ;
; 13.586 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.947      ;
; 13.586 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.947      ;
; 13.586 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.947      ;
; 13.597 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.937      ;
; 13.616 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.918      ;
; 13.639 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[1]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.895      ;
; 13.639 ; rra_servo_controller:rra_servo_base|counter_1khz[10] ; rra_servo_controller:rra_servo_wrist|current[2]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.895      ;
; 13.651 ; rra_servo_controller:rra_servo_base|counter_1khz[2]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.883      ;
; 13.651 ; rra_servo_controller:rra_servo_base|counter_1khz[2]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.883      ;
; 13.651 ; rra_servo_controller:rra_servo_base|counter_1khz[2]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.883      ;
; 13.652 ; rra_servo_controller:rra_servo_base|counter_1khz[13] ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.881      ;
; 13.652 ; rra_servo_controller:rra_servo_base|counter_1khz[13] ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.881      ;
; 13.652 ; rra_servo_controller:rra_servo_base|counter_1khz[13] ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.881      ;
; 13.653 ; rra_servo_controller:rra_servo_base|counter_1khz[14] ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.880      ;
; 13.653 ; rra_servo_controller:rra_servo_base|counter_1khz[14] ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.880      ;
; 13.653 ; rra_servo_controller:rra_servo_base|counter_1khz[14] ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.880      ;
; 13.658 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.875      ;
; 13.658 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.875      ;
; 13.658 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.875      ;
; 13.665 ; rra_servo_controller:rra_servo_base|counter_1khz[1]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.869      ;
; 13.665 ; rra_servo_controller:rra_servo_base|counter_1khz[1]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.869      ;
; 13.665 ; rra_servo_controller:rra_servo_base|counter_1khz[1]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.869      ;
; 13.671 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.862      ;
; 13.671 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.862      ;
; 13.671 ; rra_servo_controller:rra_servo_base|counter_1khz[5]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.862      ;
; 13.681 ; rra_servo_controller:rra_servo_base|counter_1khz[2]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.853      ;
; 13.682 ; rra_servo_controller:rra_servo_base|counter_1khz[13] ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.851      ;
; 13.683 ; rra_servo_controller:rra_servo_base|counter_1khz[14] ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.850      ;
; 13.695 ; rra_servo_controller:rra_servo_base|counter_1khz[1]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.839      ;
; 13.714 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[1]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.820      ;
; 13.714 ; rra_servo_controller:rra_servo_base|counter_1khz[9]  ; rra_servo_controller:rra_servo_wrist|current[2]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.820      ;
; 13.715 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.818      ;
; 13.715 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.818      ;
; 13.715 ; rra_servo_controller:rra_servo_base|counter_1khz[8]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.818      ;
; 13.721 ; rra_servo_controller:rra_servo_base|counter_1khz[0]  ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.813      ;
; 13.721 ; rra_servo_controller:rra_servo_base|counter_1khz[0]  ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.813      ;
; 13.721 ; rra_servo_controller:rra_servo_base|counter_1khz[0]  ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.813      ;
; 13.727 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[1]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.807      ;
; 13.727 ; rra_servo_controller:rra_servo_base|counter_1khz[7]  ; rra_servo_controller:rra_servo_wrist|current[2]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.807      ;
; 13.729 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[1]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.805      ;
; 13.729 ; rra_servo_controller:rra_servo_base|counter_1khz[6]  ; rra_servo_controller:rra_servo_wrist|current[2]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.805      ;
; 13.730 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.803      ;
; 13.730 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.803      ;
; 13.730 ; rra_servo_controller:rra_servo_base|counter_1khz[4]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.803      ;
; 13.738 ; rra_servo_controller:rra_servo_base|counter_1khz[15] ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.795      ;
; 13.738 ; rra_servo_controller:rra_servo_base|counter_1khz[15] ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.795      ;
; 13.738 ; rra_servo_controller:rra_servo_base|counter_1khz[15] ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.795      ;
; 13.749 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[3]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.784      ;
; 13.749 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[5]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.784      ;
; 13.749 ; rra_servo_controller:rra_servo_base|counter_1khz[3]  ; rra_servo_controller:rra_servo_wrist|current[4]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.784      ;
; 13.751 ; rra_servo_controller:rra_servo_base|counter_1khz[0]  ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.783      ;
; 13.768 ; rra_servo_controller:rra_servo_base|counter_1khz[15] ; rra_servo_controller:rra_servo_wrist|current[10] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.765      ;
; 13.796 ; rra_servo_controller:rra_servo_base|counter_1khz[12] ; rra_servo_controller:rra_servo_wrist|current[11] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.737      ;
; 13.796 ; rra_servo_controller:rra_servo_base|counter_1khz[12] ; rra_servo_controller:rra_servo_wrist|current[12] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.737      ;
; 13.796 ; rra_servo_controller:rra_servo_base|counter_1khz[12] ; rra_servo_controller:rra_servo_wrist|current[13] ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.404     ; 4.737      ;
; 13.801 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[1]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.733      ;
; 13.801 ; rra_servo_controller:rra_servo_base|counter_1khz[11] ; rra_servo_controller:rra_servo_wrist|current[2]  ; clk          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.403     ; 4.733      ;
+--------+------------------------------------------------------+--------------------------------------------------+--------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+--------+---------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                               ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 93.839 ; rra_servo_controller:rra_servo_lower|current[4]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 6.054      ;
; 93.839 ; rra_servo_controller:rra_servo_lower|current[4]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 6.054      ;
; 93.839 ; rra_servo_controller:rra_servo_lower|current[4]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 6.054      ;
; 93.839 ; rra_servo_controller:rra_servo_lower|current[4]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 6.054      ;
; 93.839 ; rra_servo_controller:rra_servo_lower|current[4]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 6.054      ;
; 93.839 ; rra_servo_controller:rra_servo_lower|current[4]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 6.054      ;
; 93.839 ; rra_servo_controller:rra_servo_lower|current[4]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 6.054      ;
; 93.839 ; rra_servo_controller:rra_servo_lower|current[4]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 6.054      ;
; 93.839 ; rra_servo_controller:rra_servo_lower|current[4]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 6.054      ;
; 93.945 ; rra_servo_controller:rra_servo_lower|current[1]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.947      ;
; 93.945 ; rra_servo_controller:rra_servo_lower|current[1]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.947      ;
; 93.945 ; rra_servo_controller:rra_servo_lower|current[1]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.947      ;
; 93.945 ; rra_servo_controller:rra_servo_lower|current[1]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.947      ;
; 93.945 ; rra_servo_controller:rra_servo_lower|current[1]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.947      ;
; 93.945 ; rra_servo_controller:rra_servo_lower|current[1]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.947      ;
; 93.945 ; rra_servo_controller:rra_servo_lower|current[1]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.947      ;
; 93.945 ; rra_servo_controller:rra_servo_lower|current[1]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.947      ;
; 93.945 ; rra_servo_controller:rra_servo_lower|current[1]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.947      ;
; 94.027 ; rra_servo_controller:rra_servo_lower|current[3]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.865      ;
; 94.027 ; rra_servo_controller:rra_servo_lower|current[3]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.865      ;
; 94.027 ; rra_servo_controller:rra_servo_lower|current[3]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.865      ;
; 94.027 ; rra_servo_controller:rra_servo_lower|current[3]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.865      ;
; 94.027 ; rra_servo_controller:rra_servo_lower|current[3]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.865      ;
; 94.027 ; rra_servo_controller:rra_servo_lower|current[3]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.865      ;
; 94.027 ; rra_servo_controller:rra_servo_lower|current[3]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.865      ;
; 94.027 ; rra_servo_controller:rra_servo_lower|current[3]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.865      ;
; 94.027 ; rra_servo_controller:rra_servo_lower|current[3]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.865      ;
; 94.068 ; rra_servo_controller:rra_servo_lower|current[6]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 5.825      ;
; 94.068 ; rra_servo_controller:rra_servo_lower|current[6]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 5.825      ;
; 94.068 ; rra_servo_controller:rra_servo_lower|current[6]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 5.825      ;
; 94.068 ; rra_servo_controller:rra_servo_lower|current[6]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 5.825      ;
; 94.068 ; rra_servo_controller:rra_servo_lower|current[6]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 5.825      ;
; 94.068 ; rra_servo_controller:rra_servo_lower|current[6]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 5.825      ;
; 94.068 ; rra_servo_controller:rra_servo_lower|current[6]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 5.825      ;
; 94.068 ; rra_servo_controller:rra_servo_lower|current[6]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 5.825      ;
; 94.068 ; rra_servo_controller:rra_servo_lower|current[6]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 5.825      ;
; 94.068 ; rra_servo_controller:rra_servo_lower|current[2]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.096     ; 5.823      ;
; 94.068 ; rra_servo_controller:rra_servo_lower|current[2]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.096     ; 5.823      ;
; 94.068 ; rra_servo_controller:rra_servo_lower|current[2]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.096     ; 5.823      ;
; 94.068 ; rra_servo_controller:rra_servo_lower|current[2]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.096     ; 5.823      ;
; 94.068 ; rra_servo_controller:rra_servo_lower|current[2]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.096     ; 5.823      ;
; 94.068 ; rra_servo_controller:rra_servo_lower|current[2]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.096     ; 5.823      ;
; 94.068 ; rra_servo_controller:rra_servo_lower|current[2]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.096     ; 5.823      ;
; 94.068 ; rra_servo_controller:rra_servo_lower|current[2]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.096     ; 5.823      ;
; 94.068 ; rra_servo_controller:rra_servo_lower|current[2]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.096     ; 5.823      ;
; 94.084 ; rra_servo_controller:rra_servo_lower|current[4]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[17]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.093     ; 5.810      ;
; 94.084 ; rra_servo_controller:rra_servo_lower|current[4]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[9]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.093     ; 5.810      ;
; 94.084 ; rra_servo_controller:rra_servo_lower|current[4]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[15]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.093     ; 5.810      ;
; 94.084 ; rra_servo_controller:rra_servo_lower|current[4]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[10]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.093     ; 5.810      ;
; 94.084 ; rra_servo_controller:rra_servo_lower|current[4]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[11]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.093     ; 5.810      ;
; 94.084 ; rra_servo_controller:rra_servo_lower|current[4]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[12]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.093     ; 5.810      ;
; 94.084 ; rra_servo_controller:rra_servo_lower|current[4]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[13]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.093     ; 5.810      ;
; 94.084 ; rra_servo_controller:rra_servo_lower|current[4]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[14]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.093     ; 5.810      ;
; 94.084 ; rra_servo_controller:rra_servo_lower|current[4]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[16]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.093     ; 5.810      ;
; 94.089 ; rra_servo_controller:rra_servo_lower|current[0]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.096     ; 5.802      ;
; 94.089 ; rra_servo_controller:rra_servo_lower|current[0]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.096     ; 5.802      ;
; 94.089 ; rra_servo_controller:rra_servo_lower|current[0]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.096     ; 5.802      ;
; 94.089 ; rra_servo_controller:rra_servo_lower|current[0]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.096     ; 5.802      ;
; 94.089 ; rra_servo_controller:rra_servo_lower|current[0]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.096     ; 5.802      ;
; 94.089 ; rra_servo_controller:rra_servo_lower|current[0]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.096     ; 5.802      ;
; 94.089 ; rra_servo_controller:rra_servo_lower|current[0]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.096     ; 5.802      ;
; 94.089 ; rra_servo_controller:rra_servo_lower|current[0]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.096     ; 5.802      ;
; 94.089 ; rra_servo_controller:rra_servo_lower|current[0]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.096     ; 5.802      ;
; 94.098 ; rra_servo_controller:rra_servo_lower|current[5]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.794      ;
; 94.098 ; rra_servo_controller:rra_servo_lower|current[5]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.794      ;
; 94.098 ; rra_servo_controller:rra_servo_lower|current[5]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.794      ;
; 94.098 ; rra_servo_controller:rra_servo_lower|current[5]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.794      ;
; 94.098 ; rra_servo_controller:rra_servo_lower|current[5]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.794      ;
; 94.098 ; rra_servo_controller:rra_servo_lower|current[5]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.794      ;
; 94.098 ; rra_servo_controller:rra_servo_lower|current[5]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.794      ;
; 94.098 ; rra_servo_controller:rra_servo_lower|current[5]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.794      ;
; 94.098 ; rra_servo_controller:rra_servo_lower|current[5]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.794      ;
; 94.128 ; rra_servo_controller:rra_servo_gripper|current[0] ; rra_servo_controller:rra_servo_gripper|pwm_count_i[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 5.774      ;
; 94.128 ; rra_servo_controller:rra_servo_gripper|current[0] ; rra_servo_controller:rra_servo_gripper|pwm_count_i[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 5.774      ;
; 94.128 ; rra_servo_controller:rra_servo_gripper|current[0] ; rra_servo_controller:rra_servo_gripper|pwm_count_i[2] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 5.774      ;
; 94.128 ; rra_servo_controller:rra_servo_gripper|current[0] ; rra_servo_controller:rra_servo_gripper|pwm_count_i[3] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 5.774      ;
; 94.128 ; rra_servo_controller:rra_servo_gripper|current[0] ; rra_servo_controller:rra_servo_gripper|pwm_count_i[4] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 5.774      ;
; 94.128 ; rra_servo_controller:rra_servo_gripper|current[0] ; rra_servo_controller:rra_servo_gripper|pwm_count_i[5] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 5.774      ;
; 94.128 ; rra_servo_controller:rra_servo_gripper|current[0] ; rra_servo_controller:rra_servo_gripper|pwm_count_i[6] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 5.774      ;
; 94.128 ; rra_servo_controller:rra_servo_gripper|current[0] ; rra_servo_controller:rra_servo_gripper|pwm_count_i[7] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 5.774      ;
; 94.128 ; rra_servo_controller:rra_servo_gripper|current[0] ; rra_servo_controller:rra_servo_gripper|pwm_count_i[8] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 5.774      ;
; 94.147 ; rra_servo_controller:rra_servo_base|current[0]    ; rra_servo_controller:rra_servo_base|pwm_count_i[0]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 5.753      ;
; 94.147 ; rra_servo_controller:rra_servo_base|current[0]    ; rra_servo_controller:rra_servo_base|pwm_count_i[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 5.753      ;
; 94.147 ; rra_servo_controller:rra_servo_base|current[0]    ; rra_servo_controller:rra_servo_base|pwm_count_i[2]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 5.753      ;
; 94.147 ; rra_servo_controller:rra_servo_base|current[0]    ; rra_servo_controller:rra_servo_base|pwm_count_i[3]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 5.753      ;
; 94.147 ; rra_servo_controller:rra_servo_base|current[0]    ; rra_servo_controller:rra_servo_base|pwm_count_i[4]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 5.753      ;
; 94.147 ; rra_servo_controller:rra_servo_base|current[0]    ; rra_servo_controller:rra_servo_base|pwm_count_i[5]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 5.753      ;
; 94.147 ; rra_servo_controller:rra_servo_base|current[0]    ; rra_servo_controller:rra_servo_base|pwm_count_i[6]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 5.753      ;
; 94.147 ; rra_servo_controller:rra_servo_base|current[0]    ; rra_servo_controller:rra_servo_base|pwm_count_i[7]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 5.753      ;
; 94.147 ; rra_servo_controller:rra_servo_base|current[0]    ; rra_servo_controller:rra_servo_base|pwm_count_i[8]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 5.753      ;
; 94.170 ; rra_servo_controller:rra_servo_lower|current[1]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[17]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 5.723      ;
; 94.170 ; rra_servo_controller:rra_servo_lower|current[1]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[9]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 5.723      ;
; 94.170 ; rra_servo_controller:rra_servo_lower|current[1]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[15]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 5.723      ;
; 94.170 ; rra_servo_controller:rra_servo_lower|current[1]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[10]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 5.723      ;
; 94.170 ; rra_servo_controller:rra_servo_lower|current[1]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[11]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 5.723      ;
; 94.170 ; rra_servo_controller:rra_servo_lower|current[1]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[12]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 5.723      ;
; 94.170 ; rra_servo_controller:rra_servo_lower|current[1]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[13]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 5.723      ;
; 94.170 ; rra_servo_controller:rra_servo_lower|current[1]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[14]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 5.723      ;
; 94.170 ; rra_servo_controller:rra_servo_lower|current[1]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[16]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 5.723      ;
; 94.192 ; rra_servo_controller:rra_servo_lower|current[8]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 5.700      ;
+--------+---------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                        ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; rra_controller:controller|c_state.s_MOVING          ; rra_controller:controller|c_state.s_MOVING          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; rra_key_in:keypad|key_count[1]                      ; rra_key_in:keypad|key_count[1]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rra_key_in:keypad|key_count[0]                      ; rra_key_in:keypad|key_count[0]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; rra_key_in:keypad|key_next[14]                      ; rra_key_in:keypad|key_out[14]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|col_count[0]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.205 ; data_in[43]                                         ; rra_memory:memory|data[47][43]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; data_in[22]                                         ; rra_memory:memory|data[98][22]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.325      ;
; 0.213 ; rra_controller:controller|c_state.s_WAITING         ; rra_controller:controller|c_state.s_CHECK_KEYPAD    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.333      ;
; 0.213 ; rra_controller:controller|c_state.s_WAITING         ; rra_controller:controller|c_state.s_GET_MEMORY_NEXT ; clk          ; clk         ; 0.000        ; 0.036      ; 0.333      ;
; 0.242 ; rra_key_in:keypad|col_count[1]                      ; rra_key_in:keypad|key_col[3]                        ; clk          ; clk         ; 0.000        ; 0.035      ; 0.361      ;
; 0.243 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[10]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.362      ;
; 0.243 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[1]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.362      ;
; 0.247 ; rra_key_in:keypad|col_count[1]                      ; rra_key_in:keypad|key_col[2]                        ; clk          ; clk         ; 0.000        ; 0.035      ; 0.366      ;
; 0.269 ; rra_key_in:keypad|key_next[13]                      ; rra_key_in:keypad|key_out[13]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.388      ;
; 0.270 ; rra_key_in:keypad|key_next[9]                       ; rra_key_in:keypad|key_out[9]                        ; clk          ; clk         ; 0.000        ; 0.034      ; 0.388      ;
; 0.273 ; rra_key_in:keypad|err                               ; rra_key_in:keypad|key_err                           ; clk          ; clk         ; 0.000        ; 0.035      ; 0.392      ;
; 0.279 ; data_in[63]                                         ; rra_memory:memory|data[99][63]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; rra_key_in:keypad|key_next[10]                      ; rra_key_in:keypad|key_out[10]                       ; clk          ; clk         ; 0.000        ; 0.041      ; 0.404      ;
; 0.286 ; rra_key_in:keypad|key_next[4]                       ; rra_key_in:keypad|key_out[4]                        ; clk          ; clk         ; 0.000        ; 0.041      ; 0.411      ;
; 0.288 ; rra_key_in:keypad|key_next[7]                       ; rra_key_in:keypad|key_out[7]                        ; clk          ; clk         ; 0.000        ; 0.041      ; 0.413      ;
; 0.304 ; rra_key_in:keypad|delay[15]                         ; rra_key_in:keypad|delay[15]                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; rra_key_in:keypad|delay[13]                         ; rra_key_in:keypad|delay[13]                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; rra_controller:controller|c_state.s_MOVING          ; rra_controller:controller|c_state.s_WAITING         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; rra_key_in:keypad|delay[11]                         ; rra_key_in:keypad|delay[11]                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; rra_key_in:keypad|delay[1]                          ; rra_key_in:keypad|delay[1]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; rra_key_in:keypad|delay[3]                          ; rra_key_in:keypad|delay[3]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; rra_key_in:keypad|delay[5]                          ; rra_key_in:keypad|delay[5]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; rra_key_in:keypad|delay[2]                          ; rra_key_in:keypad|delay[2]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; rra_key_in:keypad|delay[6]                          ; rra_key_in:keypad|delay[6]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; rra_key_in:keypad|delay[7]                          ; rra_key_in:keypad|delay[7]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; rra_key_in:keypad|delay[9]                          ; rra_key_in:keypad|delay[9]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; rra_key_in:keypad|delay[14]                         ; rra_key_in:keypad|delay[14]                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; rra_key_in:keypad|delay[12]                         ; rra_key_in:keypad|delay[12]                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; rra_key_in:keypad|delay[4]                          ; rra_key_in:keypad|delay[4]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; rra_key_in:keypad|delay[8]                          ; rra_key_in:keypad|delay[8]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; rra_controller:controller|c_state.s_LOAD_KEYPAD     ; rra_controller:controller|c_state.s_MOVING          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; rra_key_in:keypad|delay[10]                         ; rra_key_in:keypad|delay[10]                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.311 ; addr[1]                                             ; addr[1]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; addr[4]                                             ; addr[4]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[13]                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.438      ;
; 0.316 ; addr[6]                                             ; addr[6]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; rra_key_in:keypad|delay[0]                          ; rra_key_in:keypad|delay[0]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.437      ;
; 0.320 ; addr[2]                                             ; addr[2]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.440      ;
; 0.322 ; addr[5]                                             ; addr[5]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.442      ;
; 0.327 ; addr[0]                                             ; addr[0]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.447      ;
; 0.333 ; rra_key_in:keypad|key_next[15]                      ; rra_key_in:keypad|key_out[15]                       ; clk          ; clk         ; 0.000        ; 0.034      ; 0.451      ;
; 0.337 ; rra_key_in:keypad|key_next[12]                      ; rra_key_in:keypad|key_out[12]                       ; clk          ; clk         ; 0.000        ; 0.034      ; 0.455      ;
; 0.337 ; rra_key_in:keypad|key_count[0]                      ; rra_key_in:keypad|key_count[1]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.456      ;
; 0.340 ; data_in[61]                                         ; rra_memory:memory|data[30][61]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.460      ;
; 0.342 ; rra_controller:controller|c_state.s_GET_MEMORY_NEXT ; rra_controller:controller|c_state.s_MOVING          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.462      ;
; 0.345 ; rra_key_in:keypad|key_next[3]                       ; rra_key_in:keypad|key_out[3]                        ; clk          ; clk         ; 0.000        ; 0.034      ; 0.463      ;
; 0.347 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[7]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.466      ;
; 0.349 ; rra_controller:controller|c_state.s_WAITING         ; rra_controller:controller|c_state.s_LOAD_KEYPAD     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.469      ;
; 0.353 ; data_in[35]                                         ; rra_memory:memory|data[16][35]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.472      ;
; 0.358 ; data_in[39]                                         ; rra_memory:memory|data[110][39]                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.478      ;
; 0.359 ; rra_key_in:keypad|col_count[1]                      ; rra_key_in:keypad|key_count[0]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.478      ;
; 0.366 ; rra_key_in:keypad|key_next[1]                       ; rra_key_in:keypad|key_out[1]                        ; clk          ; clk         ; 0.000        ; 0.041      ; 0.491      ;
; 0.383 ; data_in[5]                                          ; rra_memory:memory|data[117][5]                      ; clk          ; clk         ; 0.000        ; 0.034      ; 0.501      ;
; 0.392 ; data_in[49]                                         ; rra_memory:memory|data[98][49]                      ; clk          ; clk         ; 0.000        ; 0.032      ; 0.508      ;
; 0.393 ; data_in[43]                                         ; rra_memory:memory|data[74][43]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.513      ;
; 0.394 ; rra_key_in:keypad|key_next[8]                       ; rra_key_in:keypad|key_out[8]                        ; clk          ; clk         ; 0.000        ; 0.040      ; 0.518      ;
; 0.396 ; data_in[8]                                          ; rra_memory:memory|data[124][8]                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.521      ;
; 0.407 ; data_in[50]                                         ; rra_memory:memory|data[6][50]                       ; clk          ; clk         ; 0.000        ; 0.033      ; 0.524      ;
; 0.410 ; data_in[54]                                         ; rra_memory:memory|data[6][54]                       ; clk          ; clk         ; 0.000        ; 0.033      ; 0.527      ;
; 0.414 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[5]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.534      ;
; 0.414 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[2]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.534      ;
; 0.414 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[8]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.534      ;
; 0.415 ; data_in[25]                                         ; rra_memory:memory|data[86][25]                      ; clk          ; clk         ; 0.000        ; 0.034      ; 0.533      ;
; 0.415 ; rra_key_in:keypad|col_count[1]                      ; rra_key_in:keypad|key_col[1]                        ; clk          ; clk         ; 0.000        ; 0.035      ; 0.534      ;
; 0.416 ; data_in[48]                                         ; rra_memory:memory|data[100][48]                     ; clk          ; clk         ; 0.000        ; 0.033      ; 0.533      ;
; 0.419 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[14]                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.544      ;
; 0.419 ; rra_key_in:keypad|col_count[1]                      ; rra_key_in:keypad|key_count[1]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.538      ;
; 0.420 ; data_in[11]                                         ; rra_memory:memory|data[90][11]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.542      ;
; 0.424 ; data_in[40]                                         ; rra_memory:memory|data[68][40]                      ; clk          ; clk         ; 0.000        ; 0.033      ; 0.541      ;
; 0.425 ; data_in[9]                                          ; rra_memory:memory|data[94][9]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.545      ;
; 0.432 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[12]                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.558      ;
; 0.433 ; rra_key_in:keypad|col_count[0]                      ; rra_key_in:keypad|key_next[15]                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.559      ;
; 0.440 ; data_in[56]                                         ; rra_memory:memory|data[62][56]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.563      ;
; 0.440 ; data_in[35]                                         ; rra_memory:memory|data[62][35]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.559      ;
; 0.441 ; data_in[7]                                          ; rra_memory:memory|data[53][7]                       ; clk          ; clk         ; 0.000        ; 0.031      ; 0.556      ;
; 0.443 ; data_in[64]                                         ; rra_memory:memory|data[90][64]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; data_in[6]                                          ; rra_memory:memory|data[117][6]                      ; clk          ; clk         ; 0.000        ; 0.034      ; 0.561      ;
; 0.443 ; data_in[0]                                          ; rra_memory:memory|data[53][0]                       ; clk          ; clk         ; 0.000        ; 0.031      ; 0.558      ;
; 0.444 ; data_in[6]                                          ; rra_memory:memory|data[125][6]                      ; clk          ; clk         ; 0.000        ; 0.034      ; 0.562      ;
; 0.446 ; data_in[15]                                         ; rra_memory:memory|data[34][15]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.565      ;
; 0.446 ; data_in[15]                                         ; rra_memory:memory|data[32][15]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.565      ;
; 0.448 ; data_in[1]                                          ; rra_memory:memory|data[117][1]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.567      ;
; 0.451 ; data_in[31]                                         ; rra_memory:memory|data[22][31]                      ; clk          ; clk         ; 0.000        ; 0.028      ; 0.563      ;
; 0.451 ; rra_key_in:keypad|key_next[2]                       ; rra_key_in:keypad|key_out[2]                        ; clk          ; clk         ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; rra_key_in:keypad|key_next[5]                       ; rra_key_in:keypad|key_out[5]                        ; clk          ; clk         ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; data_in[4]                                          ; rra_memory:memory|data[53][4]                       ; clk          ; clk         ; 0.000        ; 0.031      ; 0.566      ;
; 0.452 ; data_in[31]                                         ; rra_memory:memory|data[20][31]                      ; clk          ; clk         ; 0.000        ; 0.028      ; 0.564      ;
; 0.452 ; data_in[1]                                          ; rra_memory:memory|data[109][1]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.571      ;
; 0.453 ; rra_key_in:keypad|delay[13]                         ; rra_key_in:keypad|delay[14]                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; rra_controller:controller|c_state.s_SET_MEMORY_NEXT ; rra_controller:controller|c_state.s_WAITING         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; rra_key_in:keypad|delay[1]                          ; rra_key_in:keypad|delay[2]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; rra_key_in:keypad|delay[5]                          ; rra_key_in:keypad|delay[6]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; rra_key_in:keypad|delay[11]                         ; rra_key_in:keypad|delay[12]                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; rra_key_in:keypad|delay[3]                          ; rra_key_in:keypad|delay[4]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; data_in[48]                                         ; rra_memory:memory|data[4][48]                       ; clk          ; clk         ; 0.000        ; 0.033      ; 0.572      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                              ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.188 ; rra_servo_controller:rra_servo_base|current[0]     ; rra_servo_controller:rra_servo_base|current[0]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rra_servo_controller:rra_servo_base|delay[1]       ; rra_servo_controller:rra_servo_base|delay[1]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rra_servo_controller:rra_servo_base|delay[0]       ; rra_servo_controller:rra_servo_base|delay[0]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rra_servo_controller:rra_servo_base|target[12]     ; rra_servo_controller:rra_servo_base|target[12]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.206 ; rra_servo_controller:rra_servo_lower|current[9]    ; rra_servo_controller:rra_servo_lower|o_current[9]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.325      ;
; 0.209 ; rra_servo_controller:rra_servo_upper|current[3]    ; rra_servo_controller:rra_servo_upper|o_current[3]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; rra_servo_controller:rra_servo_upper|current[2]    ; rra_servo_controller:rra_servo_upper|o_current[2]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.330      ;
; 0.216 ; rra_servo_controller:rra_servo_upper|target[2]     ; rra_servo_controller:rra_servo_upper|current[2]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.336      ;
; 0.216 ; rra_servo_controller:rra_servo_upper|target[3]     ; rra_servo_controller:rra_servo_upper|current[3]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.336      ;
; 0.217 ; rra_servo_controller:rra_servo_gripper|target[8]   ; rra_servo_controller:rra_servo_gripper|current[8]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.336      ;
; 0.219 ; rra_servo_controller:rra_servo_gripper|target[2]   ; rra_servo_controller:rra_servo_gripper|current[2]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.338      ;
; 0.221 ; rra_servo_controller:rra_servo_upper|target[10]    ; rra_servo_controller:rra_servo_upper|current[10]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.340      ;
; 0.222 ; rra_servo_controller:rra_servo_middle|current[6]   ; rra_servo_controller:rra_servo_middle|o_current[6]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.341      ;
; 0.225 ; rra_servo_controller:rra_servo_middle|current[4]   ; rra_servo_controller:rra_servo_middle|o_current[4]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.344      ;
; 0.267 ; rra_servo_controller:rra_servo_middle|current[10]  ; rra_servo_controller:rra_servo_middle|o_current[10]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.386      ;
; 0.279 ; rra_servo_controller:rra_servo_middle|target[3]    ; rra_servo_controller:rra_servo_middle|current[3]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.398      ;
; 0.280 ; t_base_pos[5]                                      ; rra_servo_controller:rra_servo_base|target[5]        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.400      ;
; 0.288 ; rra_servo_controller:rra_servo_lower|target[4]     ; rra_servo_controller:rra_servo_lower|current[4]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.409      ;
; 0.288 ; rra_servo_controller:rra_servo_middle|target[10]   ; rra_servo_controller:rra_servo_middle|current[10]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.407      ;
; 0.292 ; rra_servo_controller:rra_servo_upper|target[11]    ; rra_servo_controller:rra_servo_upper|current[11]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.411      ;
; 0.294 ; t_base_pos[6]                                      ; rra_servo_controller:rra_servo_base|target[6]        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.302 ; rra_servo_controller:rra_servo_base|current[3]     ; rra_servo_controller:rra_servo_base|o_current[3]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.437      ;
; 0.306 ; rra_servo_controller:rra_servo_lower|current[1]    ; rra_servo_controller:rra_servo_lower|o_current[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_base|delay[0]       ; rra_servo_controller:rra_servo_base|delay[1]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.426      ;
; 0.311 ; rra_servo_controller:rra_servo_middle|current[7]   ; rra_servo_controller:rra_servo_middle|o_current[7]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; rra_servo_controller:rra_servo_lower|target[1]     ; rra_servo_controller:rra_servo_lower|current[1]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.316 ; rra_servo_controller:rra_servo_gripper|target[1]   ; rra_servo_controller:rra_servo_gripper|current[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.435      ;
; 0.326 ; rra_servo_controller:rra_servo_middle|target[2]    ; rra_servo_controller:rra_servo_middle|current[2]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.445      ;
; 0.330 ; rra_servo_controller:rra_servo_lower|target[3]     ; rra_servo_controller:rra_servo_lower|current[3]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.450      ;
; 0.332 ; rra_servo_controller:rra_servo_middle|target[7]    ; rra_servo_controller:rra_servo_middle|current[7]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.451      ;
; 0.333 ; rra_servo_controller:rra_servo_middle|target[11]   ; rra_servo_controller:rra_servo_middle|current[11]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.452      ;
; 0.345 ; rra_servo_controller:rra_servo_gripper|target[6]   ; rra_servo_controller:rra_servo_gripper|current[6]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.464      ;
; 0.346 ; rra_servo_controller:rra_servo_base|target[3]      ; rra_servo_controller:rra_servo_base|current[3]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.465      ;
; 0.347 ; t_lower_pos[7]                                     ; rra_servo_controller:rra_servo_lower|target[7]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.466      ;
; 0.347 ; rra_servo_controller:rra_servo_middle|target[6]    ; rra_servo_controller:rra_servo_middle|current[6]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.466      ;
; 0.353 ; rra_servo_controller:rra_servo_middle|target[4]    ; rra_servo_controller:rra_servo_middle|current[4]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.472      ;
; 0.359 ; t_lower_pos[8]                                     ; rra_servo_controller:rra_servo_lower|target[8]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.479      ;
; 0.360 ; rra_servo_controller:rra_servo_base|delay[1]       ; rra_servo_controller:rra_servo_base|delay[2]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.479      ;
; 0.361 ; rra_servo_controller:rra_servo_base|delay[1]       ; rra_servo_controller:rra_servo_base|delay[3]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.480      ;
; 0.367 ; rra_servo_controller:rra_servo_base|target[4]      ; rra_servo_controller:rra_servo_base|current[4]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.493      ;
; 0.370 ; t_middle_pos[8]                                    ; rra_servo_controller:rra_servo_middle|target[8]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.490      ;
; 0.379 ; rra_servo_controller:rra_servo_base|target[1]      ; rra_servo_controller:rra_servo_base|current[1]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.503      ;
; 0.384 ; rra_servo_controller:rra_servo_upper|current[7]    ; rra_servo_controller:rra_servo_upper|o_current[7]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.503      ;
; 0.386 ; rra_servo_controller:rra_servo_wrist|target[2]     ; rra_servo_controller:rra_servo_wrist|current[2]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.506      ;
; 0.387 ; rra_servo_controller:rra_servo_upper|current[1]    ; rra_servo_controller:rra_servo_upper|o_current[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.506      ;
; 0.389 ; t_middle_pos[0]                                    ; rra_servo_controller:rra_servo_middle|target[0]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.511      ;
; 0.393 ; rra_servo_controller:rra_servo_middle|target[1]    ; rra_servo_controller:rra_servo_middle|current[1]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.512      ;
; 0.393 ; t_middle_pos[5]                                    ; rra_servo_controller:rra_servo_middle|target[5]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.513      ;
; 0.393 ; rra_servo_controller:rra_servo_wrist|current[2]    ; rra_servo_controller:rra_servo_wrist|o_current[2]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.510      ;
; 0.393 ; t_wrist_pos[11]                                    ; rra_servo_controller:rra_servo_wrist|target[11]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.511      ;
; 0.394 ; rra_servo_controller:rra_servo_lower|current[0]    ; rra_servo_controller:rra_servo_lower|o_current[0]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.513      ;
; 0.396 ; rra_servo_controller:rra_servo_gripper|target[3]   ; rra_servo_controller:rra_servo_gripper|current[3]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.515      ;
; 0.399 ; rra_servo_controller:rra_servo_middle|current[5]   ; rra_servo_controller:rra_servo_middle|o_current[5]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.518      ;
; 0.401 ; rra_servo_controller:rra_servo_gripper|target[7]   ; rra_servo_controller:rra_servo_gripper|current[7]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.520      ;
; 0.402 ; rra_servo_controller:rra_servo_wrist|current[5]    ; rra_servo_controller:rra_servo_wrist|o_current[5]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.520      ;
; 0.402 ; rra_servo_controller:rra_servo_wrist|current[8]    ; rra_servo_controller:rra_servo_wrist|o_current[8]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.518      ;
; 0.403 ; rra_servo_controller:rra_servo_gripper|current[3]  ; rra_servo_controller:rra_servo_gripper|o_current[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.521      ;
; 0.411 ; t_base_pos[11]                                     ; rra_servo_controller:rra_servo_base|target[11]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.530      ;
; 0.412 ; rra_servo_controller:rra_servo_wrist|current[1]    ; rra_servo_controller:rra_servo_wrist|o_current[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.535      ;
; 0.414 ; t_wrist_pos[4]                                     ; rra_servo_controller:rra_servo_wrist|target[4]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 0.526      ;
; 0.414 ; rra_servo_controller:rra_servo_wrist|current[4]    ; rra_servo_controller:rra_servo_wrist|o_current[4]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.532      ;
; 0.414 ; t_base_pos[4]                                      ; rra_servo_controller:rra_servo_base|target[4]        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.533      ;
; 0.418 ; rra_servo_controller:rra_servo_upper|target[6]     ; rra_servo_controller:rra_servo_upper|current[6]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.538      ;
; 0.421 ; rra_servo_controller:rra_servo_base|delay[2]       ; rra_servo_controller:rra_servo_base|delay[3]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.540      ;
; 0.422 ; rra_servo_controller:rra_servo_base|current[1]     ; rra_servo_controller:rra_servo_base|o_current[1]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.557      ;
; 0.423 ; rra_servo_controller:rra_servo_base|delay[2]       ; rra_servo_controller:rra_servo_base|delay[2]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.542      ;
; 0.423 ; rra_servo_controller:rra_servo_base|target[2]      ; rra_servo_controller:rra_servo_base|current[2]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.547      ;
; 0.424 ; t_gripper_pos[9]                                   ; rra_servo_controller:rra_servo_gripper|target[9]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.543      ;
; 0.426 ; rra_servo_controller:rra_servo_lower|current[5]    ; rra_servo_controller:rra_servo_lower|o_current[5]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.544      ;
; 0.431 ; t_middle_pos[9]                                    ; rra_servo_controller:rra_servo_middle|target[9]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.551      ;
; 0.436 ; rra_servo_controller:rra_servo_middle|target[5]    ; rra_servo_controller:rra_servo_middle|current[5]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.558      ;
; 0.436 ; t_upper_pos[0]                                     ; rra_servo_controller:rra_servo_upper|target[0]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.558      ;
; 0.437 ; rra_servo_controller:rra_servo_gripper|current[4]  ; rra_servo_controller:rra_servo_gripper|o_current[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.558      ;
; 0.439 ; rra_servo_controller:rra_servo_base|delay[3]       ; rra_servo_controller:rra_servo_base|delay[1]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.558      ;
; 0.439 ; rra_servo_controller:rra_servo_base|delay[3]       ; rra_servo_controller:rra_servo_base|delay[0]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.558      ;
; 0.439 ; rra_servo_controller:rra_servo_gripper|current[9]  ; rra_servo_controller:rra_servo_gripper|o_current[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.565      ;
; 0.442 ; t_lower_pos[6]                                     ; rra_servo_controller:rra_servo_lower|target[6]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.562      ;
; 0.445 ; rra_servo_controller:rra_servo_upper|target[7]     ; rra_servo_controller:rra_servo_upper|current[7]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.565      ;
; 0.449 ; t_wrist_pos[8]                                     ; rra_servo_controller:rra_servo_wrist|target[8]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.567      ;
; 0.450 ; rra_servo_controller:rra_servo_upper|target[8]     ; rra_servo_controller:rra_servo_upper|current[8]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.570      ;
; 0.454 ; t_middle_pos[7]                                    ; rra_servo_controller:rra_servo_middle|target[7]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.577      ;
; 0.459 ; t_middle_pos[6]                                    ; rra_servo_controller:rra_servo_middle|target[6]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.582      ;
; 0.460 ; t_base_pos[5]                                      ; t_base_pos[5]                                        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.580      ;
; 0.462 ; rra_servo_controller:rra_servo_base|current[2]     ; rra_servo_controller:rra_servo_base|o_current[2]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.597      ;
; 0.462 ; t_middle_pos[3]                                    ; t_middle_pos[3]                                      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.581      ;
; 0.462 ; rra_servo_controller:rra_servo_gripper|current[11] ; rra_servo_controller:rra_servo_gripper|o_current[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.580      ;
; 0.464 ; rra_servo_controller:rra_servo_base|current[9]     ; rra_servo_controller:rra_servo_base|o_current[9]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.597      ;
; 0.464 ; rra_servo_controller:rra_servo_middle|current[9]   ; rra_servo_controller:rra_servo_middle|o_current[9]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.579      ;
; 0.466 ; rra_servo_controller:rra_servo_lower|current[11]   ; rra_servo_controller:rra_servo_lower|o_current[11]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.583      ;
; 0.468 ; rra_servo_controller:rra_servo_base|delay[0]       ; rra_servo_controller:rra_servo_base|delay[2]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; rra_servo_controller:rra_servo_upper|target[9]     ; rra_servo_controller:rra_servo_upper|current[9]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.470 ; t_base_pos[1]                                      ; rra_servo_controller:rra_servo_base|target[1]        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.592      ;
; 0.471 ; rra_servo_controller:rra_servo_lower|current[8]    ; rra_servo_controller:rra_servo_lower|o_current[8]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.588      ;
; 0.475 ; rra_servo_controller:rra_servo_wrist|target[6]     ; rra_servo_controller:rra_servo_wrist|current[6]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.597      ;
; 0.477 ; rra_servo_controller:rra_servo_lower|target[9]     ; rra_servo_controller:rra_servo_lower|current[9]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.599      ;
; 0.477 ; rra_servo_controller:rra_servo_upper|target[1]     ; rra_servo_controller:rra_servo_upper|current[1]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.597      ;
; 0.483 ; rra_servo_controller:rra_servo_lower|target[2]     ; rra_servo_controller:rra_servo_lower|current[2]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.604      ;
; 0.484 ; rra_servo_controller:rra_servo_base|delay[0]       ; rra_servo_controller:rra_servo_base|delay[3]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.603      ;
; 0.485 ; t_upper_pos[9]                                     ; rra_servo_controller:rra_servo_upper|target[9]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.608      ;
; 0.486 ; rra_servo_controller:rra_servo_base|delay[3]       ; rra_servo_controller:rra_servo_base|delay[2]         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.605      ;
+-------+----------------------------------------------------+------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.193 ; rra_servo_controller:rra_servo_base|pwm_out_i          ; rra_servo_controller:rra_servo_base|o_pwm_out_i        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; rra_servo_controller:rra_servo_base|pwm_out            ; rra_servo_controller:rra_servo_base|o_pwm_out          ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; rra_servo_controller:rra_servo_upper|pwm_out_i         ; rra_servo_controller:rra_servo_upper|o_pwm_out_i       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; rra_servo_controller:rra_servo_gripper|pwm_out_i       ; rra_servo_controller:rra_servo_gripper|o_pwm_out_i     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; rra_servo_controller:rra_servo_wrist|pwm_out           ; rra_servo_controller:rra_servo_wrist|o_pwm_out         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; rra_servo_controller:rra_servo_middle|pwm_out          ; rra_servo_controller:rra_servo_middle|o_pwm_out        ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; rra_servo_controller:rra_servo_lower|pwm_out           ; rra_servo_controller:rra_servo_lower|o_pwm_out         ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; rra_servo_controller:rra_servo_wrist|pwm_out_i         ; rra_servo_controller:rra_servo_wrist|o_pwm_out_i       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; rra_servo_controller:rra_servo_gripper|pwm_out         ; rra_servo_controller:rra_servo_gripper|o_pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.205 ; rra_servo_controller:rra_servo_base|pwm_count[17]      ; rra_servo_controller:rra_servo_base|pwm_count[17]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; rra_servo_controller:rra_servo_lower|pwm_count[17]     ; rra_servo_controller:rra_servo_lower|pwm_count[17]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; rra_servo_controller:rra_servo_upper|pwm_count[17]     ; rra_servo_controller:rra_servo_upper|pwm_count[17]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; rra_servo_controller:rra_servo_gripper|pwm_count_i[17] ; rra_servo_controller:rra_servo_gripper|pwm_count_i[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; rra_servo_controller:rra_servo_wrist|pwm_count[17]     ; rra_servo_controller:rra_servo_wrist|pwm_count[17]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; rra_servo_controller:rra_servo_middle|pwm_count[17]    ; rra_servo_controller:rra_servo_middle|pwm_count[17]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.325      ;
; 0.209 ; rra_servo_controller:rra_servo_base|pwm_count_i[17]    ; rra_servo_controller:rra_servo_base|pwm_count_i[17]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; rra_servo_controller:rra_servo_lower|pwm_count_i[17]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[17]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; rra_servo_controller:rra_servo_upper|pwm_count_i[17]   ; rra_servo_controller:rra_servo_upper|pwm_count_i[17]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.330      ;
; 0.211 ; rra_servo_controller:rra_servo_middle|pwm_count_i[17]  ; rra_servo_controller:rra_servo_middle|pwm_count_i[17]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.330      ;
; 0.215 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[17]   ; rra_servo_controller:rra_servo_wrist|pwm_count_i[17]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.334      ;
; 0.259 ; rra_servo_controller:rra_servo_lower|pwm_out_i         ; rra_servo_controller:rra_servo_lower|o_pwm_out_i       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.378      ;
; 0.274 ; rra_servo_controller:rra_servo_middle|pwm_out_i        ; rra_servo_controller:rra_servo_middle|o_pwm_out_i      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.393      ;
; 0.305 ; rra_servo_controller:rra_servo_base|pwm_count_i[15]    ; rra_servo_controller:rra_servo_base|pwm_count_i[15]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; rra_servo_controller:rra_servo_base|pwm_count[9]       ; rra_servo_controller:rra_servo_base|pwm_count[9]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; rra_servo_controller:rra_servo_lower|pwm_count_i[9]    ; rra_servo_controller:rra_servo_lower|pwm_count_i[9]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; rra_servo_controller:rra_servo_lower|pwm_count[9]      ; rra_servo_controller:rra_servo_lower|pwm_count[9]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; rra_servo_controller:rra_servo_base|pwm_count[1]       ; rra_servo_controller:rra_servo_base|pwm_count[1]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; rra_servo_controller:rra_servo_base|pwm_count[3]       ; rra_servo_controller:rra_servo_base|pwm_count[3]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; rra_servo_controller:rra_servo_upper|pwm_count[15]     ; rra_servo_controller:rra_servo_upper|pwm_count[15]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[9]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[9]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[8]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[8]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[7]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[7]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[6]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[6]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; rra_servo_controller:rra_servo_wrist|pwm_count[15]     ; rra_servo_controller:rra_servo_wrist|pwm_count[15]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; rra_servo_controller:rra_servo_middle|pwm_count_i[15]  ; rra_servo_controller:rra_servo_middle|pwm_count_i[15]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; rra_servo_controller:rra_servo_base|pwm_count_i[1]     ; rra_servo_controller:rra_servo_base|pwm_count_i[1]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_base|pwm_count_i[3]     ; rra_servo_controller:rra_servo_base|pwm_count_i[3]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_base|pwm_count_i[16]    ; rra_servo_controller:rra_servo_base|pwm_count_i[16]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; rra_servo_controller:rra_servo_base|pwm_count[16]      ; rra_servo_controller:rra_servo_base|pwm_count[16]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; rra_servo_controller:rra_servo_base|pwm_count[2]       ; rra_servo_controller:rra_servo_base|pwm_count[2]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; rra_servo_controller:rra_servo_upper|pwm_count_i[1]    ; rra_servo_controller:rra_servo_upper|pwm_count_i[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_upper|pwm_count_i[3]    ; rra_servo_controller:rra_servo_upper|pwm_count_i[3]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_upper|pwm_count[3]      ; rra_servo_controller:rra_servo_upper|pwm_count[3]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_upper|pwm_count[1]      ; rra_servo_controller:rra_servo_upper|pwm_count[1]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_gripper|pwm_count_i[1]  ; rra_servo_controller:rra_servo_gripper|pwm_count_i[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_gripper|pwm_count_i[3]  ; rra_servo_controller:rra_servo_gripper|pwm_count_i[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[12]   ; rra_servo_controller:rra_servo_wrist|pwm_count_i[12]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[11]   ; rra_servo_controller:rra_servo_wrist|pwm_count_i[11]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[10]   ; rra_servo_controller:rra_servo_wrist|pwm_count_i[10]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[5]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[5]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[4]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[4]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[3]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[3]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[1]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_wrist|pwm_count[1]      ; rra_servo_controller:rra_servo_wrist|pwm_count[1]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_wrist|pwm_count[3]      ; rra_servo_controller:rra_servo_wrist|pwm_count[3]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_middle|pwm_count_i[1]   ; rra_servo_controller:rra_servo_middle|pwm_count_i[1]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_middle|pwm_count_i[3]   ; rra_servo_controller:rra_servo_middle|pwm_count_i[3]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_middle|pwm_count_i[4]   ; rra_servo_controller:rra_servo_middle|pwm_count_i[4]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_middle|pwm_count_i[5]   ; rra_servo_controller:rra_servo_middle|pwm_count_i[5]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_middle|pwm_count[15]    ; rra_servo_controller:rra_servo_middle|pwm_count[15]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.425      ;
; 0.307 ; rra_servo_controller:rra_servo_middle|pwm_count[5]     ; rra_servo_controller:rra_servo_middle|pwm_count[5]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_middle|pwm_count[4]     ; rra_servo_controller:rra_servo_middle|pwm_count[4]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_middle|pwm_count[3]     ; rra_servo_controller:rra_servo_middle|pwm_count[3]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_middle|pwm_count[1]     ; rra_servo_controller:rra_servo_middle|pwm_count[1]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]    ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]    ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_lower|pwm_count_i[16]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[16]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; rra_servo_controller:rra_servo_lower|pwm_count[1]      ; rra_servo_controller:rra_servo_lower|pwm_count[1]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_lower|pwm_count[3]      ; rra_servo_controller:rra_servo_lower|pwm_count[3]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_lower|pwm_count[4]      ; rra_servo_controller:rra_servo_lower|pwm_count[4]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_lower|pwm_count[5]      ; rra_servo_controller:rra_servo_lower|pwm_count[5]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_lower|pwm_count[16]     ; rra_servo_controller:rra_servo_lower|pwm_count[16]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; rra_servo_controller:rra_servo_base|pwm_count_i[2]     ; rra_servo_controller:rra_servo_base|pwm_count_i[2]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; rra_servo_controller:rra_servo_upper|pwm_count_i[2]    ; rra_servo_controller:rra_servo_upper|pwm_count_i[2]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; rra_servo_controller:rra_servo_upper|pwm_count_i[16]   ; rra_servo_controller:rra_servo_upper|pwm_count_i[16]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; rra_servo_controller:rra_servo_upper|pwm_count[16]     ; rra_servo_controller:rra_servo_upper|pwm_count[16]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; rra_servo_controller:rra_servo_upper|pwm_count[2]      ; rra_servo_controller:rra_servo_upper|pwm_count[2]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; rra_servo_controller:rra_servo_gripper|pwm_count_i[2]  ; rra_servo_controller:rra_servo_gripper|pwm_count_i[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; rra_servo_controller:rra_servo_gripper|pwm_count_i[16] ; rra_servo_controller:rra_servo_gripper|pwm_count_i[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[13]   ; rra_servo_controller:rra_servo_wrist|pwm_count_i[13]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[2]    ; rra_servo_controller:rra_servo_wrist|pwm_count_i[2]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; rra_servo_controller:rra_servo_wrist|pwm_count[2]      ; rra_servo_controller:rra_servo_wrist|pwm_count[2]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; rra_servo_controller:rra_servo_wrist|pwm_count[16]     ; rra_servo_controller:rra_servo_wrist|pwm_count[16]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; rra_servo_controller:rra_servo_middle|pwm_count_i[2]   ; rra_servo_controller:rra_servo_middle|pwm_count_i[2]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; rra_servo_controller:rra_servo_middle|pwm_count_i[16]  ; rra_servo_controller:rra_servo_middle|pwm_count_i[16]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; rra_servo_controller:rra_servo_middle|pwm_count[2]     ; rra_servo_controller:rra_servo_middle|pwm_count[2]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]    ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; rra_servo_controller:rra_servo_lower|pwm_count[2]      ; rra_servo_controller:rra_servo_lower|pwm_count[2]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; rra_servo_controller:rra_servo_middle|pwm_count[16]    ; rra_servo_controller:rra_servo_middle|pwm_count[16]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.427      ;
; 0.309 ; rra_servo_controller:rra_servo_lower|pwm_count_i[15]   ; rra_servo_controller:rra_servo_lower|pwm_count_i[15]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; rra_servo_controller:rra_servo_lower|pwm_count[15]     ; rra_servo_controller:rra_servo_lower|pwm_count[15]     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; rra_servo_controller:rra_servo_base|pwm_count_i[11]    ; rra_servo_controller:rra_servo_base|pwm_count_i[11]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; rra_servo_controller:rra_servo_base|pwm_count_i[12]    ; rra_servo_controller:rra_servo_base|pwm_count_i[12]    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; rra_servo_controller:rra_servo_base|pwm_count[4]       ; rra_servo_controller:rra_servo_base|pwm_count[4]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; rra_servo_controller:rra_servo_base|pwm_count[5]       ; rra_servo_controller:rra_servo_base|pwm_count[5]       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; rra_servo_controller:rra_servo_base|pwm_count[15]      ; rra_servo_controller:rra_servo_base|pwm_count[15]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; rra_servo_controller:rra_servo_upper|pwm_count[9]      ; rra_servo_controller:rra_servo_upper|pwm_count[9]      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; rra_servo_controller:rra_servo_gripper|pwm_count_i[9]  ; rra_servo_controller:rra_servo_gripper|pwm_count_i[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; rra_servo_controller:rra_servo_wrist|pwm_count_i[15]   ; rra_servo_controller:rra_servo_wrist|pwm_count_i[15]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; rra_servo_controller:rra_servo_middle|pwm_count_i[7]   ; rra_servo_controller:rra_servo_middle|pwm_count_i[7]   ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                ;
+-------+--------------+----------------+-----------------+-------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                          ;
+-------+--------------+----------------+-----------------+-------+------------+---------------------------------+
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; data_in[14]                     ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; data_in[15]                     ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; data_in[18]                     ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; data_in[19]                     ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; data_in[35]                     ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; data_in[59]                     ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; data_in[60]                     ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; data_in[61]                     ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; data_in[62]                     ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; data_in[63]                     ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; leds[0]~reg0                    ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; leds[6]~reg0                    ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; leds[7]~reg0                    ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; leds[8]~reg0                    ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][10]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][11]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][16]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][1]    ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][23]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][2]    ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][32]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][33]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][34]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][35]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][36]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][37]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][38]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][39]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][3]    ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][40]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][41]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][43]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][4]    ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][50]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][54]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][56]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][57]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][58]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][5]    ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][60]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][62]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][64]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][66]   ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][6]    ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][7]    ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][8]    ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[0][9]    ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][10] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][12] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][14] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][16] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][18] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][20] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][22] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][2]  ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][30] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][32] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][34] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][36] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][38] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][39] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][3]  ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][41] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][42] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][44] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][46] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][4]  ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][51] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][58] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][59] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][5]  ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][60] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][61] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][63] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][64] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][66] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][69] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][70] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][7]  ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[100][8]  ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][23] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][42] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][48] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][50] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][54] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][55] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][56] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][58] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][59] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][60] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[101][62] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[102][10] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[102][14] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[102][16] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[102][18] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[102][1]  ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[102][20] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[102][24] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[102][26] ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; rra_memory:memory|data[102][2]  ;
+-------+--------------+----------------+-----------------+-------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+--------------------------------------------------------+
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_pwm_out       ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[10]   ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[11]   ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[12]   ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[13]   ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[14]   ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[15]   ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[16]   ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[17]   ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[9]    ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[0]  ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[1]  ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[2]  ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[3]  ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[4]  ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[5]  ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[6]  ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[7]  ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[8]  ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_out         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[0]      ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[1]      ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[2]      ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[3]      ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[4]      ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[5]      ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[6]      ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[7]      ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[8]      ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[0]    ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[1]    ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[2]    ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[3]    ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[4]    ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[5]    ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[6]    ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[7]    ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[8]    ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_out_i         ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_wrist|pwm_count_i[0]    ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_wrist|pwm_count_i[1]    ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_wrist|pwm_count_i[2]    ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_wrist|pwm_count_i[3]    ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_wrist|pwm_count_i[4]    ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_wrist|pwm_count_i[5]    ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_wrist|pwm_count_i[6]    ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_wrist|pwm_count_i[7]    ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_wrist|pwm_count_i[8]    ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_pwm_out_i     ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[0]    ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[1]    ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[2]    ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[3]    ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[4]    ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[5]    ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[6]    ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[7]    ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count[8]    ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[10] ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[11] ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[12] ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[13] ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[14] ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[15] ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[16] ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[17] ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_count_i[9]  ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_gripper|pwm_out_i       ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|o_pwm_out         ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|o_pwm_out_i       ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[10]     ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[11]     ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[12]     ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[13]     ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[14]     ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[15]     ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[16]     ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[17]     ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[9]      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[10]   ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[11]   ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[12]   ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[13]   ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[14]   ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[15]   ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[16]   ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[17]   ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count_i[9]    ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_out           ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[0]     ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[10]    ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[11]    ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[12]    ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[13]    ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[14]    ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[15]    ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[16]    ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[17]    ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[1]     ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_middle|pwm_count[2]     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1]'                                                                                        ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                               ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[11]       ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[4]        ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[10]   ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[11]   ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[12]   ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[13]   ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[0]  ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[11] ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[1]  ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[2]  ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[8]  ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|current[8]     ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|current[9]     ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_upper|current[4]      ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_upper|current[5]      ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_lower_pos[0]                                       ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_lower_pos[11]                                      ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_lower_pos[2]                                       ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_lower_pos[3]                                       ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_lower_pos[4]                                       ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_lower_pos[5]                                       ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_middle_pos[11]                                     ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_middle_pos[2]                                      ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_middle_pos[6]                                      ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_middle_pos[7]                                      ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[0]    ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[3]    ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[4]    ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[5]    ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[8]    ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[9]    ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[6]  ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[7]  ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[9]  ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|target[11]    ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|target[8]     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|target[9]     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|current[0]     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|current[10]    ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|current[11]    ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|current[12]    ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|current[13]    ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|current[1]     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|current[2]     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|current[3]     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|current[4]     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|current[5]     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|current[6]     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|current[7]     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|o_current[0]   ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|o_current[10]  ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|o_current[1]   ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|o_current[2]   ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|o_current[3]   ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|o_current[4]   ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|o_current[5]   ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|o_current[6]   ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|o_current[7]   ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|target[0]      ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|target[10]     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|target[11]     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|target[1]      ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|target[2]      ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|target[3]      ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|target[4]      ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|target[6]      ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_middle|target[7]      ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_gripper_pos[0]                                     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_gripper_pos[10]                                    ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_gripper_pos[11]                                    ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_gripper_pos[1]                                     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_gripper_pos[2]                                     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_gripper_pos[3]                                     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_gripper_pos[4]                                     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_gripper_pos[5]                                     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_gripper_pos[6]                                     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_gripper_pos[7]                                     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_gripper_pos[8]                                     ;
; 49999.783 ; 49999.999    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; t_gripper_pos[9]                                     ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|o_current[4]     ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|o_current[5]     ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|o_current[6]     ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|o_current[7]     ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|speed[1]         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[5]        ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[6]        ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[7]        ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_base|target[8]        ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[1]    ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[2]    ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[6]    ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|current[7]    ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[10] ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[3]  ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[4]  ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|o_current[5]  ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|target[0]     ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|target[10]    ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|target[1]     ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rra_servo_controller:rra_servo_gripper|target[2]     ;
+-----------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; i_key_row[*]  ; clk        ; 3.133 ; 3.643 ; Rise       ; clk                                                            ;
;  i_key_row[0] ; clk        ; 3.133 ; 3.643 ; Rise       ; clk                                                            ;
;  i_key_row[1] ; clk        ; 2.550 ; 2.992 ; Rise       ; clk                                                            ;
;  i_key_row[2] ; clk        ; 2.813 ; 3.281 ; Rise       ; clk                                                            ;
;  i_key_row[3] ; clk        ; 2.615 ; 3.054 ; Rise       ; clk                                                            ;
; led_sel       ; clk        ; 3.277 ; 4.004 ; Rise       ; clk                                                            ;
; mode[*]       ; clk        ; 1.765 ; 2.471 ; Rise       ; clk                                                            ;
;  mode[0]      ; clk        ; 1.765 ; 2.471 ; Rise       ; clk                                                            ;
;  mode[1]      ; clk        ; 1.677 ; 2.376 ; Rise       ; clk                                                            ;
; rst           ; clk        ; 2.892 ; 3.565 ; Rise       ; clk                                                            ;
; rst           ; clk        ; 5.074 ; 5.925 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; rst           ; clk        ; 5.803 ; 6.276 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
; speed[*]      ; clk        ; 6.947 ; 7.697 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[0]     ; clk        ; 6.469 ; 7.163 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[1]     ; clk        ; 6.056 ; 6.894 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[2]     ; clk        ; 6.947 ; 7.697 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[3]     ; clk        ; 5.936 ; 6.841 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; i_key_row[*]  ; clk        ; -0.606 ; -1.179 ; Rise       ; clk                                                            ;
;  i_key_row[0] ; clk        ; -1.113 ; -1.766 ; Rise       ; clk                                                            ;
;  i_key_row[1] ; clk        ; -0.606 ; -1.179 ; Rise       ; clk                                                            ;
;  i_key_row[2] ; clk        ; -0.771 ; -1.350 ; Rise       ; clk                                                            ;
;  i_key_row[3] ; clk        ; -0.678 ; -1.266 ; Rise       ; clk                                                            ;
; led_sel       ; clk        ; -1.638 ; -2.316 ; Rise       ; clk                                                            ;
; mode[*]       ; clk        ; -0.996 ; -1.629 ; Rise       ; clk                                                            ;
;  mode[0]      ; clk        ; -1.132 ; -1.772 ; Rise       ; clk                                                            ;
;  mode[1]      ; clk        ; -0.996 ; -1.629 ; Rise       ; clk                                                            ;
; rst           ; clk        ; -1.182 ; -1.780 ; Rise       ; clk                                                            ;
; rst           ; clk        ; -2.296 ; -2.943 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; rst           ; clk        ; -2.183 ; -2.832 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
; speed[*]      ; clk        ; -2.617 ; -3.290 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[0]     ; clk        ; -2.617 ; -3.290 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[1]     ; clk        ; -2.639 ; -3.296 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[2]     ; clk        ; -2.732 ; -3.430 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[3]     ; clk        ; -2.732 ; -3.364 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; leds[*]       ; clk        ; 4.436 ; 4.659 ; Rise       ; clk                                                            ;
;  leds[0]      ; clk        ; 3.458 ; 3.518 ; Rise       ; clk                                                            ;
;  leds[1]      ; clk        ; 3.495 ; 3.560 ; Rise       ; clk                                                            ;
;  leds[2]      ; clk        ; 4.436 ; 4.659 ; Rise       ; clk                                                            ;
;  leds[3]      ; clk        ; 3.729 ; 3.826 ; Rise       ; clk                                                            ;
;  leds[4]      ; clk        ; 3.943 ; 4.064 ; Rise       ; clk                                                            ;
;  leds[5]      ; clk        ; 3.675 ; 3.761 ; Rise       ; clk                                                            ;
;  leds[6]      ; clk        ; 3.519 ; 3.580 ; Rise       ; clk                                                            ;
;  leds[7]      ; clk        ; 3.516 ; 3.583 ; Rise       ; clk                                                            ;
;  leds[8]      ; clk        ; 3.568 ; 3.639 ; Rise       ; clk                                                            ;
;  leds[9]      ; clk        ; 4.239 ; 4.415 ; Rise       ; clk                                                            ;
; o_key_col[*]  ; clk        ; 3.782 ; 3.918 ; Rise       ; clk                                                            ;
;  o_key_col[0] ; clk        ; 3.782 ; 3.918 ; Rise       ; clk                                                            ;
;  o_key_col[1] ; clk        ; 3.450 ; 3.560 ; Rise       ; clk                                                            ;
;  o_key_col[2] ; clk        ; 3.542 ; 3.656 ; Rise       ; clk                                                            ;
;  o_key_col[3] ; clk        ; 3.345 ; 3.405 ; Rise       ; clk                                                            ;
; b1            ; clk        ; 1.864 ; 1.895 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; b1_i          ; clk        ; 1.881 ; 1.913 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; g1            ; clk        ; 2.054 ; 2.093 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; g1_i          ; clk        ; 2.202 ; 2.239 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l1            ; clk        ; 1.900 ; 1.934 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l1_i          ; clk        ; 1.977 ; 2.028 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l2            ; clk        ; 1.860 ; 1.894 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l2_i          ; clk        ; 2.017 ; 2.068 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m1            ; clk        ; 3.064 ; 3.287 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m1_i          ; clk        ; 3.322 ; 3.587 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m2            ; clk        ; 3.320 ; 3.568 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m2_i          ; clk        ; 3.270 ; 3.515 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u1            ; clk        ; 1.878 ; 1.913 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u1_i          ; clk        ; 2.184 ; 2.279 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u2            ; clk        ; 1.898 ; 1.933 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u2_i          ; clk        ; 1.896 ; 1.930 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; w1            ; clk        ; 2.043 ; 2.101 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; w1_i          ; clk        ; 2.799 ; 2.962 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; leds[*]       ; clk        ; 3.387 ; 3.444 ; Rise       ; clk                                                            ;
;  leds[0]      ; clk        ; 3.387 ; 3.444 ; Rise       ; clk                                                            ;
;  leds[1]      ; clk        ; 3.422 ; 3.484 ; Rise       ; clk                                                            ;
;  leds[2]      ; clk        ; 4.358 ; 4.578 ; Rise       ; clk                                                            ;
;  leds[3]      ; clk        ; 3.647 ; 3.739 ; Rise       ; clk                                                            ;
;  leds[4]      ; clk        ; 3.853 ; 3.968 ; Rise       ; clk                                                            ;
;  leds[5]      ; clk        ; 3.595 ; 3.677 ; Rise       ; clk                                                            ;
;  leds[6]      ; clk        ; 3.447 ; 3.505 ; Rise       ; clk                                                            ;
;  leds[7]      ; clk        ; 3.444 ; 3.508 ; Rise       ; clk                                                            ;
;  leds[8]      ; clk        ; 3.495 ; 3.562 ; Rise       ; clk                                                            ;
;  leds[9]      ; clk        ; 4.138 ; 4.307 ; Rise       ; clk                                                            ;
; o_key_col[*]  ; clk        ; 3.273 ; 3.330 ; Rise       ; clk                                                            ;
;  o_key_col[0] ; clk        ; 3.693 ; 3.823 ; Rise       ; clk                                                            ;
;  o_key_col[1] ; clk        ; 3.374 ; 3.479 ; Rise       ; clk                                                            ;
;  o_key_col[2] ; clk        ; 3.462 ; 3.571 ; Rise       ; clk                                                            ;
;  o_key_col[3] ; clk        ; 3.273 ; 3.330 ; Rise       ; clk                                                            ;
; b1            ; clk        ; 1.615 ; 1.645 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; b1_i          ; clk        ; 1.631 ; 1.662 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; g1            ; clk        ; 1.805 ; 1.841 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; g1_i          ; clk        ; 1.946 ; 1.980 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l1            ; clk        ; 1.651 ; 1.683 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l1_i          ; clk        ; 1.724 ; 1.772 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l2            ; clk        ; 1.611 ; 1.643 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l2_i          ; clk        ; 1.764 ; 1.812 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m1            ; clk        ; 2.767 ; 2.981 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m1_i          ; clk        ; 3.014 ; 3.268 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m2            ; clk        ; 3.012 ; 3.250 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m2_i          ; clk        ; 2.966 ; 3.201 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u1            ; clk        ; 1.628 ; 1.661 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u1_i          ; clk        ; 1.922 ; 2.013 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u2            ; clk        ; 1.648 ; 1.681 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u2_i          ; clk        ; 1.647 ; 1.679 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; w1            ; clk        ; 1.788 ; 1.843 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; w1_i          ; clk        ; 2.513 ; 2.669 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+-----------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                ; 8.439  ; 0.187 ; N/A      ; N/A     ; 9.441               ;
;  clk                                                            ; 8.439  ; 0.187 ; N/A      ; N/A     ; 9.441               ;
;  rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 88.838 ; 0.193 ; N/A      ; N/A     ; 49.747              ;
;  rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 8.711  ; 0.188 ; N/A      ; N/A     ; 49999.747           ;
; Design-wide TNS                                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                            ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; i_key_row[*]  ; clk        ; 5.386  ; 5.745  ; Rise       ; clk                                                            ;
;  i_key_row[0] ; clk        ; 5.386  ; 5.745  ; Rise       ; clk                                                            ;
;  i_key_row[1] ; clk        ; 4.355  ; 4.705  ; Rise       ; clk                                                            ;
;  i_key_row[2] ; clk        ; 4.863  ; 5.184  ; Rise       ; clk                                                            ;
;  i_key_row[3] ; clk        ; 4.480  ; 4.822  ; Rise       ; clk                                                            ;
; led_sel       ; clk        ; 5.294  ; 5.884  ; Rise       ; clk                                                            ;
; mode[*]       ; clk        ; 3.162  ; 3.682  ; Rise       ; clk                                                            ;
;  mode[0]      ; clk        ; 3.162  ; 3.682  ; Rise       ; clk                                                            ;
;  mode[1]      ; clk        ; 2.968  ; 3.532  ; Rise       ; clk                                                            ;
; rst           ; clk        ; 4.939  ; 5.526  ; Rise       ; clk                                                            ;
; rst           ; clk        ; 8.847  ; 9.431  ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; rst           ; clk        ; 9.668  ; 10.157 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
; speed[*]      ; clk        ; 12.135 ; 12.566 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[0]     ; clk        ; 11.380 ; 11.784 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[1]     ; clk        ; 10.575 ; 11.297 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[2]     ; clk        ; 12.135 ; 12.566 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[3]     ; clk        ; 10.344 ; 10.945 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; i_key_row[*]  ; clk        ; -0.606 ; -1.179 ; Rise       ; clk                                                            ;
;  i_key_row[0] ; clk        ; -1.113 ; -1.766 ; Rise       ; clk                                                            ;
;  i_key_row[1] ; clk        ; -0.606 ; -1.179 ; Rise       ; clk                                                            ;
;  i_key_row[2] ; clk        ; -0.771 ; -1.350 ; Rise       ; clk                                                            ;
;  i_key_row[3] ; clk        ; -0.678 ; -1.266 ; Rise       ; clk                                                            ;
; led_sel       ; clk        ; -1.638 ; -2.316 ; Rise       ; clk                                                            ;
; mode[*]       ; clk        ; -0.996 ; -1.629 ; Rise       ; clk                                                            ;
;  mode[0]      ; clk        ; -1.132 ; -1.772 ; Rise       ; clk                                                            ;
;  mode[1]      ; clk        ; -0.996 ; -1.629 ; Rise       ; clk                                                            ;
; rst           ; clk        ; -1.182 ; -1.780 ; Rise       ; clk                                                            ;
; rst           ; clk        ; -2.296 ; -2.943 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; rst           ; clk        ; -2.183 ; -2.832 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
; speed[*]      ; clk        ; -2.617 ; -3.290 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[0]     ; clk        ; -2.617 ; -3.290 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[1]     ; clk        ; -2.639 ; -3.296 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[2]     ; clk        ; -2.732 ; -3.430 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
;  speed[3]     ; clk        ; -2.732 ; -3.364 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; leds[*]       ; clk        ; 7.257 ; 7.411 ; Rise       ; clk                                                            ;
;  leds[0]      ; clk        ; 5.768 ; 5.769 ; Rise       ; clk                                                            ;
;  leds[1]      ; clk        ; 5.809 ; 5.857 ; Rise       ; clk                                                            ;
;  leds[2]      ; clk        ; 7.257 ; 7.411 ; Rise       ; clk                                                            ;
;  leds[3]      ; clk        ; 6.175 ; 6.259 ; Rise       ; clk                                                            ;
;  leds[4]      ; clk        ; 6.528 ; 6.633 ; Rise       ; clk                                                            ;
;  leds[5]      ; clk        ; 6.103 ; 6.170 ; Rise       ; clk                                                            ;
;  leds[6]      ; clk        ; 5.854 ; 5.877 ; Rise       ; clk                                                            ;
;  leds[7]      ; clk        ; 5.830 ; 5.878 ; Rise       ; clk                                                            ;
;  leds[8]      ; clk        ; 5.900 ; 5.944 ; Rise       ; clk                                                            ;
;  leds[9]      ; clk        ; 6.995 ; 7.138 ; Rise       ; clk                                                            ;
; o_key_col[*]  ; clk        ; 6.457 ; 6.481 ; Rise       ; clk                                                            ;
;  o_key_col[0] ; clk        ; 6.457 ; 6.481 ; Rise       ; clk                                                            ;
;  o_key_col[1] ; clk        ; 5.823 ; 5.870 ; Rise       ; clk                                                            ;
;  o_key_col[2] ; clk        ; 6.018 ; 6.043 ; Rise       ; clk                                                            ;
;  o_key_col[3] ; clk        ; 5.668 ; 5.639 ; Rise       ; clk                                                            ;
; b1            ; clk        ; 3.168 ; 3.134 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; b1_i          ; clk        ; 3.196 ; 3.163 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; g1            ; clk        ; 3.361 ; 3.389 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; g1_i          ; clk        ; 3.642 ; 3.663 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l1            ; clk        ; 3.195 ; 3.173 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l1_i          ; clk        ; 3.379 ; 3.346 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l2            ; clk        ; 3.155 ; 3.133 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l2_i          ; clk        ; 3.419 ; 3.386 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m1            ; clk        ; 5.195 ; 5.318 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m1_i          ; clk        ; 5.741 ; 5.856 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m2            ; clk        ; 5.655 ; 5.772 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m2_i          ; clk        ; 5.644 ; 5.693 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u1            ; clk        ; 3.199 ; 3.171 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u1_i          ; clk        ; 3.734 ; 3.774 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u2            ; clk        ; 3.219 ; 3.191 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u2_i          ; clk        ; 3.192 ; 3.173 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; w1            ; clk        ; 3.480 ; 3.459 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; w1_i          ; clk        ; 4.747 ; 4.819 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; leds[*]       ; clk        ; 3.387 ; 3.444 ; Rise       ; clk                                                            ;
;  leds[0]      ; clk        ; 3.387 ; 3.444 ; Rise       ; clk                                                            ;
;  leds[1]      ; clk        ; 3.422 ; 3.484 ; Rise       ; clk                                                            ;
;  leds[2]      ; clk        ; 4.358 ; 4.578 ; Rise       ; clk                                                            ;
;  leds[3]      ; clk        ; 3.647 ; 3.739 ; Rise       ; clk                                                            ;
;  leds[4]      ; clk        ; 3.853 ; 3.968 ; Rise       ; clk                                                            ;
;  leds[5]      ; clk        ; 3.595 ; 3.677 ; Rise       ; clk                                                            ;
;  leds[6]      ; clk        ; 3.447 ; 3.505 ; Rise       ; clk                                                            ;
;  leds[7]      ; clk        ; 3.444 ; 3.508 ; Rise       ; clk                                                            ;
;  leds[8]      ; clk        ; 3.495 ; 3.562 ; Rise       ; clk                                                            ;
;  leds[9]      ; clk        ; 4.138 ; 4.307 ; Rise       ; clk                                                            ;
; o_key_col[*]  ; clk        ; 3.273 ; 3.330 ; Rise       ; clk                                                            ;
;  o_key_col[0] ; clk        ; 3.693 ; 3.823 ; Rise       ; clk                                                            ;
;  o_key_col[1] ; clk        ; 3.374 ; 3.479 ; Rise       ; clk                                                            ;
;  o_key_col[2] ; clk        ; 3.462 ; 3.571 ; Rise       ; clk                                                            ;
;  o_key_col[3] ; clk        ; 3.273 ; 3.330 ; Rise       ; clk                                                            ;
; b1            ; clk        ; 1.615 ; 1.645 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; b1_i          ; clk        ; 1.631 ; 1.662 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; g1            ; clk        ; 1.805 ; 1.841 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; g1_i          ; clk        ; 1.946 ; 1.980 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l1            ; clk        ; 1.651 ; 1.683 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l1_i          ; clk        ; 1.724 ; 1.772 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l2            ; clk        ; 1.611 ; 1.643 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; l2_i          ; clk        ; 1.764 ; 1.812 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m1            ; clk        ; 2.767 ; 2.981 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m1_i          ; clk        ; 3.014 ; 3.268 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m2            ; clk        ; 3.012 ; 3.250 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; m2_i          ; clk        ; 2.966 ; 3.201 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u1            ; clk        ; 1.628 ; 1.661 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u1_i          ; clk        ; 1.922 ; 2.013 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u2            ; clk        ; 1.648 ; 1.681 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; u2_i          ; clk        ; 1.647 ; 1.679 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; w1            ; clk        ; 1.788 ; 1.843 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; w1_i          ; clk        ; 2.513 ; 2.669 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; l1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; l2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; l1_i          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; l2_i          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m1_i          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m2_i          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; u1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; u2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; u1_i          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; u2_i          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w1_i          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g1_i          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b1_i          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_key_col[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_key_col[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_key_col[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_key_col[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_1[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_1[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_1[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_1[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_1[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_1[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_1[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_2[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_2[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_2[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_2[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_2[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_2[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_2[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_3[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_3[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_3[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_3[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_3[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_3[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_3[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_4[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_4[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_4[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_4[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_4[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_4[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segment7_4[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; display_id[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; display_id[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; display_id[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; led_sel                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; speed[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; speed[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; speed[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; speed[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mode[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mode[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_key_row[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_key_row[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_key_row[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_key_row[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; l1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; l2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; l1_i          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; l2_i          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; m1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; m2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; m1_i          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; m2_i          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; u1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; u2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; u1_i          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; u2_i          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; w1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; g1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; w1_i          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; g1_i          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; b1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; b1_i          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_key_col[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_key_col[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_key_col[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_key_col[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; leds[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; leds[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; leds[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; leds[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; leds[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; leds[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; leds[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; leds[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; leds[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; leds[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; segment7_1[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_1[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_1[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_1[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_1[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_1[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_1[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_2[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_2[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_2[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_2[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_2[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_2[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_2[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_3[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_3[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_3[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_3[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_3[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_3[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_3[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_4[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_4[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_4[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_4[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_4[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_4[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; segment7_4[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; l1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; l2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; l1_i          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; l2_i          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; m1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; m2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; m1_i          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; m2_i          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; u1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; u2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; u1_i          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; u2_i          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; w1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; g1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; w1_i          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; g1_i          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; b1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; b1_i          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_key_col[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_key_col[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_key_col[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_key_col[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; leds[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; leds[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; leds[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; leds[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; leds[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; leds[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; leds[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; leds[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; leds[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; leds[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; segment7_1[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_1[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_1[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_1[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_1[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_1[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_1[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_2[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_2[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_2[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_2[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_2[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_2[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_2[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_3[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_3[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_3[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_3[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_3[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_3[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_3[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_4[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_4[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_4[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_4[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_4[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_4[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; segment7_4[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                            ; clk                                                            ; 143064   ; 0        ; 0        ; 0        ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; clk                                                            ; 10       ; 0        ; 0        ; 0        ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; clk                                                            ; 2592     ; 0        ; 0        ; 0        ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 8928     ; 0        ; 0        ; 0        ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 2652286  ; 0        ; 0        ; 0        ;
; clk                                                            ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 4808     ; 0        ; 0        ; 0        ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 238539   ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                            ; clk                                                            ; 143064   ; 0        ; 0        ; 0        ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; clk                                                            ; 10       ; 0        ; 0        ; 0        ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; clk                                                            ; 2592     ; 0        ; 0        ; 0        ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 8928     ; 0        ; 0        ; 0        ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 2652286  ; 0        ; 0        ; 0        ;
; clk                                                            ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 4808     ; 0        ; 0        ; 0        ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] ; 238539   ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 12    ; 12    ;
; Unconstrained Input Port Paths  ; 10425 ; 10425 ;
; Unconstrained Output Ports      ; 32    ; 32    ;
; Unconstrained Output Port Paths ; 32    ; 32    ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Mar 21 02:18:45 2016
Info: Command: quartus_sta rra -c rra
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'rra.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 8.439
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.439               0.000 clk 
    Info (332119):     8.711               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    88.838               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 clk 
    Info (332119):     0.358               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.373               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.680
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.680               0.000 clk 
    Info (332119):    49.751               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 49999.752               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 9.593
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.593               0.000 clk 
    Info (332119):     9.841               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    89.982               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 clk 
    Info (332119):     0.312               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.337               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.677
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.677               0.000 clk 
    Info (332119):    49.747               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 49999.747               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 13.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.028               0.000 clk 
    Info (332119):    13.333               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    93.839               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 clk 
    Info (332119):     0.188               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.193               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.441
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.441               0.000 clk 
    Info (332119):    49.782               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 49999.782               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 654 megabytes
    Info: Processing ended: Mon Mar 21 02:19:04 2016
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:19


