<stg><name>duc</name>


<trans_list>

<trans id="129" from="1" to="2">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="2" to="3">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="3" to="4">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="4" to="5">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="5" to="6">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="6" to="7">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="7" to="8">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="8" to="9">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="9" to="10">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="10" to="11">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="11" to="12">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="12" to="13">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="13" to="14">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="14" to="15">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="15" to="16">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="16" to="17">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i18 %din_i) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 %freq) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i18* %dout_i) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i18* %dout_q) nounwind, !map !16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @duc_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %freq_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %freq) nounwind

]]></node>
<StgValue><ssdm name="freq_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:6  %din_i_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %din_i) nounwind

]]></node>
<StgValue><ssdm name="din_i_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="6" op_0_bw="6">
<![CDATA[
:7  %i_load = load i6* @i, align 1

]]></node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  %tmp_i = icmp eq i6 %i_load, 0

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_i, label %1, label %._crit_edge_ifconv.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0  store i18 %din_i_read, i18* @in_r, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge_ifconv.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge_ifconv.i:0  %inc = add i6 %i_load, 1

]]></node>
<StgValue><ssdm name="inc"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i:1  %tmp_2_i = zext i6 %i_load to i64

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv.i:2  %c_addr = getelementptr inbounds [48 x i18]* @c, i64 0, i64 %tmp_2_i

]]></node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i:3  %c_load = load i18* %c_addr, align 4

]]></node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i:3  %c_load = load i18* %c_addr, align 4

]]></node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv.i:6  %ch_load = load i1* @ch, align 1

]]></node>
<StgValue><ssdm name="ch_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv.i:7  %tmp_18 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %inc, i1 %ch_load)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv.i:8  %tmp_19 = zext i7 %tmp_18 to i64

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv.i:9  %shift_reg_p_addr = getelementptr [96 x i38]* @shift_reg_p, i64 0, i64 %tmp_19

]]></node>
<StgValue><ssdm name="shift_reg_p_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="38" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv.i:10  %shift_reg_p_load = load i38* %shift_reg_p_addr, align 8

]]></node>
<StgValue><ssdm name="shift_reg_p_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge_ifconv.i:11  %sel_tmp1_i = icmp eq i6 %i_load, -17

]]></node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge_ifconv.i:12  %sel_tmp2_i = icmp eq i6 %i_load, 23

]]></node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="18" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv.i:4  %in_load = load i18* @in_r, align 4

]]></node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv.i:5  %init_load = load i1* @init, align 1

]]></node>
<StgValue><ssdm name="init_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="38" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv.i:10  %shift_reg_p_load = load i38* %shift_reg_p_addr, align 8

]]></node>
<StgValue><ssdm name="shift_reg_p_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i:13  %sel_tmp3_i = xor i1 %init_load, true

]]></node>
<StgValue><ssdm name="sel_tmp3_i"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i:14  %sel_tmp4_i = or i1 %sel_tmp1_i, %sel_tmp2_i

]]></node>
<StgValue><ssdm name="sel_tmp4_i"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i:15  %sel_tmp5_i = and i1 %sel_tmp4_i, %sel_tmp3_i

]]></node>
<StgValue><ssdm name="sel_tmp5_i"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv.i:18  %tmp_i_i = sext i18 %c_load to i36

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv.i:19  %tmp_i_i_14 = sext i18 %in_load to i36

]]></node>
<StgValue><ssdm name="tmp_i_i_14"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv.i:20  %m = mul nsw i36 %tmp_i_i, %tmp_i_i_14

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i:16  %tmp = or i1 %sel_tmp5_i, %init_load

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
._crit_edge_ifconv.i:17  %tmp_5_i = select i1 %tmp, i38 0, i38 %shift_reg_p_load

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv.i:20  %m = mul nsw i36 %tmp_i_i, %tmp_i_i_14

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv.i:20  %m = mul nsw i36 %tmp_i_i, %tmp_i_i_14

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv.i:21  %tmp_21_i_i = sext i36 %m to i38

]]></node>
<StgValue><ssdm name="tmp_21_i_i"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge_ifconv.i:22  %acc_1 = add i38 %tmp_21_i_i, %tmp_5_i

]]></node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge_ifconv.i:22  %acc_1 = add i38 %tmp_21_i_i, %tmp_5_i

]]></node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv.i:23  %tmp_20 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_load, i1 %ch_load)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv.i:24  %tmp_21 = zext i7 %tmp_20 to i64

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv.i:25  %shift_reg_p_addr_1 = getelementptr [96 x i38]* @shift_reg_p, i64 0, i64 %tmp_21

]]></node>
<StgValue><ssdm name="shift_reg_p_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="38" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv.i:26  store i38 %acc_1, i38* %shift_reg_p_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge_ifconv.i:27  br i1 %sel_tmp1_i, label %2, label %srrc.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %ch_load, label %3, label %._crit_edge9.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="sel_tmp1_i" val="1"/>
<literal name="ch_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @init, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="sel_tmp1_i" val="1"/>
<literal name="ch_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge9.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.i:0  %tmp_i_15 = xor i1 %ch_load, true

]]></node>
<StgValue><ssdm name="tmp_i_15"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.i:1  store i1 %tmp_i_15, i1* @ch, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9.i:2  br label %srrc.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
srrc.exit:0  %srrc_o = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %acc_1, i32 17, i32 34)

]]></node>
<StgValue><ssdm name="srrc_o"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
srrc.exit:1  %inc_4 = select i1 %sel_tmp1_i, i6 0, i6 %inc

]]></node>
<StgValue><ssdm name="inc_4"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
srrc.exit:2  store i6 %inc_4, i6* @i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="5" op_0_bw="5">
<![CDATA[
srrc.exit:3  %i_4_load = load i5* @i_4, align 1

]]></node>
<StgValue><ssdm name="i_4_load"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
srrc.exit:4  %tmp_i1 = icmp eq i5 %i_4_load, 0

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
srrc.exit:5  br i1 %tmp_i1, label %4, label %._crit_edge_ifconv.i15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0  store i18 %srrc_o, i18* @in_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge_ifconv.i15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv.i15:0  %inc_5 = add i5 %i_4_load, 1

]]></node>
<StgValue><ssdm name="inc_5"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv.i15:1  %tmp_i3 = zext i5 %i_4_load to i64

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv.i15:2  %c_2_addr = getelementptr inbounds [24 x i18]* @c_2, i64 0, i64 %tmp_i3

]]></node>
<StgValue><ssdm name="c_2_addr"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv.i15:3  %c_2_load = load i18* %c_2_addr, align 4

]]></node>
<StgValue><ssdm name="c_2_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv.i15:3  %c_2_load = load i18* %c_2_addr, align 4

]]></node>
<StgValue><ssdm name="c_2_load"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv.i15:6  %ch_3_load = load i1* @ch_3, align 1

]]></node>
<StgValue><ssdm name="ch_3_load"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv.i15:7  %tmp_23 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %inc_5, i1 %ch_3_load)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i15:8  %tmp_s = zext i6 %tmp_23 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="6" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv.i15:9  %shift_reg_p_2_addr = getelementptr [50 x i38]* @shift_reg_p_2, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="shift_reg_p_2_addr"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="38" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i15:10  %shift_reg_p_2_load = load i38* %shift_reg_p_2_addr, align 8

]]></node>
<StgValue><ssdm name="shift_reg_p_2_load"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv.i15:11  %sel_tmp1_i7 = icmp eq i5 %i_4_load, -9

]]></node>
<StgValue><ssdm name="sel_tmp1_i7"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv.i15:12  %sel_tmp2_i8 = icmp eq i5 %i_4_load, 11

]]></node>
<StgValue><ssdm name="sel_tmp2_i8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="18" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv.i15:4  %in_3_load = load i18* @in_3, align 4

]]></node>
<StgValue><ssdm name="in_3_load"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv.i15:5  %init_4_load = load i1* @init_4, align 1

]]></node>
<StgValue><ssdm name="init_4_load"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="38" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i15:10  %shift_reg_p_2_load = load i38* %shift_reg_p_2_addr, align 8

]]></node>
<StgValue><ssdm name="shift_reg_p_2_load"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i15:13  %sel_tmp3_i9 = xor i1 %init_4_load, true

]]></node>
<StgValue><ssdm name="sel_tmp3_i9"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i15:14  %sel_tmp4_i1 = or i1 %sel_tmp1_i7, %sel_tmp2_i8

]]></node>
<StgValue><ssdm name="sel_tmp4_i1"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i15:15  %sel_tmp5_i1 = and i1 %sel_tmp4_i1, %sel_tmp3_i9

]]></node>
<StgValue><ssdm name="sel_tmp5_i1"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv.i15:18  %tmp_i_i1 = sext i18 %c_2_load to i36

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv.i15:19  %tmp_i_i1_16 = sext i18 %in_3_load to i36

]]></node>
<StgValue><ssdm name="tmp_i_i1_16"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv.i15:20  %m_2 = mul nsw i36 %tmp_i_i1, %tmp_i_i1_16

]]></node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="98" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i15:16  %tmp_22 = or i1 %sel_tmp5_i1, %init_4_load

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
._crit_edge_ifconv.i15:17  %s_assign = select i1 %tmp_22, i38 0, i38 %shift_reg_p_2_load

]]></node>
<StgValue><ssdm name="s_assign"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv.i15:20  %m_2 = mul nsw i36 %tmp_i_i1, %tmp_i_i1_16

]]></node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="101" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv.i15:20  %m_2 = mul nsw i36 %tmp_i_i1, %tmp_i_i1_16

]]></node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv.i15:21  %tmp_24_i_i = sext i36 %m_2 to i38

]]></node>
<StgValue><ssdm name="tmp_24_i_i"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge_ifconv.i15:22  %sum = add nsw i38 %tmp_24_i_i, %s_assign

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="104" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge_ifconv.i15:22  %sum = add nsw i38 %tmp_24_i_i, %s_assign

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv.i15:23  %tmp_24 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_4_load, i1 %ch_3_load)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i15:24  %tmp_25 = zext i6 %tmp_24 to i64

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="6" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv.i15:25  %shift_reg_p_2_addr_1 = getelementptr [50 x i38]* @shift_reg_p_2, i64 0, i64 %tmp_25

]]></node>
<StgValue><ssdm name="shift_reg_p_2_addr_1"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="38" op_1_bw="6">
<![CDATA[
._crit_edge_ifconv.i15:26  store i38 %sum, i38* %shift_reg_p_2_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge_ifconv.i15:27  br i1 %sel_tmp1_i7, label %5, label %imf1.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %ch_3_load, label %6, label %._crit_edge9.i16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
<literal name="ch_3_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @init_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
<literal name="ch_3_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge9.i16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge9.i16:0  %cnt_1_load = load i1* @cnt_1, align 1

]]></node>
<StgValue><ssdm name="cnt_1_load"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.i16:1  %tmp_41_i = xor i1 %ch_3_load, %cnt_1_load

]]></node>
<StgValue><ssdm name="tmp_41_i"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.i16:2  store i1 %tmp_41_i, i1* @ch_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.i16:3  %tmp_42_i = xor i1 %cnt_1_load, true

]]></node>
<StgValue><ssdm name="tmp_42_i"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.i16:4  store i1 %tmp_42_i, i1* @cnt_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9.i16:5  br label %imf1.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
imf1.exit:0  %imf1_o = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %sum, i32 17, i32 34)

]]></node>
<StgValue><ssdm name="imf1_o"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
imf1.exit:1  %inc_6 = select i1 %sel_tmp1_i7, i5 0, i5 %inc_5

]]></node>
<StgValue><ssdm name="inc_6"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
imf1.exit:2  store i5 %inc_6, i5* @i_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
imf1.exit:3  %imf2_o = call fastcc i18 @duc_imf2(i18 %imf1_o) nounwind

]]></node>
<StgValue><ssdm name="imf2_o"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="123" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
imf1.exit:3  %imf2_o = call fastcc i18 @duc_imf2(i18 %imf1_o) nounwind

]]></node>
<StgValue><ssdm name="imf2_o"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
imf1.exit:4  %imf3_o = call fastcc i18 @duc_imf3(i18 %imf2_o) nounwind

]]></node>
<StgValue><ssdm name="imf3_o"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="125" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
imf1.exit:4  %imf3_o = call fastcc i18 @duc_imf3(i18 %imf2_o) nounwind

]]></node>
<StgValue><ssdm name="imf3_o"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="126" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="18" op_3_bw="18" op_4_bw="18">
<![CDATA[
imf1.exit:5  call fastcc void @duc_mixer(i16 zeroext %freq_read, i18 signext %imf3_o, i18* %dout_i, i18* %dout_q)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="127" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="18" op_3_bw="18" op_4_bw="18">
<![CDATA[
imf1.exit:5  call fastcc void @duc_mixer(i16 zeroext %freq_read, i18 signext %imf3_o, i18* %dout_i, i18* %dout_q)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="0">
<![CDATA[
imf1.exit:6  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="151" name="din_i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="din_i"/></StgValue>
</port>
<port id="152" name="freq" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="freq"/></StgValue>
</port>
<port id="153" name="dout_i" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="dout_i"/></StgValue>
</port>
<port id="154" name="dout_q" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="dout_q"/></StgValue>
</port>
<port id="155" name="i" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="i"/></StgValue>
</port>
<port id="156" name="in_r" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_r"/></StgValue>
</port>
<port id="157" name="c" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="158" name="init" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="init"/></StgValue>
</port>
<port id="159" name="ch" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="ch"/></StgValue>
</port>
<port id="160" name="shift_reg_p" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg_p"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="161" name="i_4" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="i_4"/></StgValue>
</port>
<port id="162" name="in_3" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_3"/></StgValue>
</port>
<port id="163" name="c_2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="164" name="init_4" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="init_4"/></StgValue>
</port>
<port id="165" name="ch_3" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="ch_3"/></StgValue>
</port>
<port id="166" name="shift_reg_p_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg_p_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="167" name="cnt_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="cnt_1"/></StgValue>
</port>
<port id="168" name="i_3" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="i_3"/></StgValue>
</port>
<port id="169" name="in_2" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_2"/></StgValue>
</port>
<port id="170" name="c_1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="171" name="init_3" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="init_3"/></StgValue>
</port>
<port id="172" name="ch_2" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="ch_2"/></StgValue>
</port>
<port id="173" name="shift_reg_p_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg_p_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="174" name="cnt" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="cnt"/></StgValue>
</port>
<port id="175" name="i_2" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="i_2"/></StgValue>
</port>
<port id="176" name="in_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_1"/></StgValue>
</port>
<port id="177" name="j" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="j"/></StgValue>
</port>
<port id="178" name="c_1_0" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="179" name="init_2" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="init_2"/></StgValue>
</port>
<port id="180" name="shift_reg_p0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg_p0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="181" name="c_1_1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="182" name="shift_reg_p1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg_p1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="183" name="i_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="i_1"/></StgValue>
</port>
<port id="184" name="init_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="init_1"/></StgValue>
</port>
<port id="185" name="ch_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="ch_1"/></StgValue>
</port>
<port id="186" name="index" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="index"/></StgValue>
</port>
<port id="187" name="DI_cache" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="DI_cache"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="188" name="acc" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="acc"/></StgValue>
</port>
<port id="189" name="dds_table" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="dds_table"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="191" from="_ssdm_op_SpecBitsMap" to="stg_18" fromId="190" toId="18">
</dataflow>
<dataflow id="192" from="din_i" to="stg_18" fromId="151" toId="18">
</dataflow>
<dataflow id="193" from="_ssdm_op_SpecBitsMap" to="stg_19" fromId="190" toId="19">
</dataflow>
<dataflow id="194" from="freq" to="stg_19" fromId="152" toId="19">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecBitsMap" to="stg_20" fromId="190" toId="20">
</dataflow>
<dataflow id="196" from="dout_i" to="stg_20" fromId="153" toId="20">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecBitsMap" to="stg_21" fromId="190" toId="21">
</dataflow>
<dataflow id="198" from="dout_q" to="stg_21" fromId="154" toId="21">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecTopModule" to="stg_22" fromId="199" toId="22">
</dataflow>
<dataflow id="202" from="duc_str" to="stg_22" fromId="201" toId="22">
</dataflow>
<dataflow id="204" from="_ssdm_op_Read.ap_auto.i16" to="freq_read" fromId="203" toId="23">
</dataflow>
<dataflow id="205" from="freq" to="freq_read" fromId="152" toId="23">
</dataflow>
<dataflow id="207" from="_ssdm_op_Read.ap_auto.i18" to="din_i_read" fromId="206" toId="24">
</dataflow>
<dataflow id="208" from="din_i" to="din_i_read" fromId="151" toId="24">
</dataflow>
<dataflow id="209" from="i" to="i_load" fromId="155" toId="25">
</dataflow>
<dataflow id="210" from="i_load" to="tmp_i" fromId="25" toId="26">
</dataflow>
<dataflow id="212" from="stg_211" to="tmp_i" fromId="211" toId="26">
</dataflow>
<dataflow id="213" from="tmp_i" to="stg_27" fromId="26" toId="27">
</dataflow>
<dataflow id="214" from="din_i_read" to="stg_28" fromId="24" toId="28">
</dataflow>
<dataflow id="215" from="in_r" to="stg_28" fromId="156" toId="28">
</dataflow>
<dataflow id="216" from="i_load" to="inc" fromId="25" toId="30">
</dataflow>
<dataflow id="218" from="stg_217" to="inc" fromId="217" toId="30">
</dataflow>
<dataflow id="219" from="i_load" to="tmp_2_i" fromId="25" toId="31">
</dataflow>
<dataflow id="220" from="c" to="c_addr" fromId="157" toId="32">
</dataflow>
<dataflow id="222" from="stg_221" to="c_addr" fromId="221" toId="32">
</dataflow>
<dataflow id="223" from="tmp_2_i" to="c_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="224" from="c_addr" to="c_load" fromId="32" toId="33">
</dataflow>
<dataflow id="225" from="c_addr" to="c_load" fromId="32" toId="34">
</dataflow>
<dataflow id="226" from="ch" to="ch_load" fromId="159" toId="35">
</dataflow>
<dataflow id="228" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="tmp_18" fromId="227" toId="36">
</dataflow>
<dataflow id="229" from="inc" to="tmp_18" fromId="30" toId="36">
</dataflow>
<dataflow id="230" from="ch_load" to="tmp_18" fromId="35" toId="36">
</dataflow>
<dataflow id="231" from="tmp_18" to="tmp_19" fromId="36" toId="37">
</dataflow>
<dataflow id="232" from="shift_reg_p" to="shift_reg_p_addr" fromId="160" toId="38">
</dataflow>
<dataflow id="233" from="stg_221" to="shift_reg_p_addr" fromId="221" toId="38">
</dataflow>
<dataflow id="234" from="tmp_19" to="shift_reg_p_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="235" from="shift_reg_p_addr" to="shift_reg_p_load" fromId="38" toId="39">
</dataflow>
<dataflow id="236" from="i_load" to="sel_tmp1_i" fromId="25" toId="40">
</dataflow>
<dataflow id="238" from="stg_237" to="sel_tmp1_i" fromId="237" toId="40">
</dataflow>
<dataflow id="239" from="i_load" to="sel_tmp2_i" fromId="25" toId="41">
</dataflow>
<dataflow id="241" from="stg_240" to="sel_tmp2_i" fromId="240" toId="41">
</dataflow>
<dataflow id="242" from="in_r" to="in_load" fromId="156" toId="42">
</dataflow>
<dataflow id="243" from="init" to="init_load" fromId="158" toId="43">
</dataflow>
<dataflow id="244" from="shift_reg_p_addr" to="shift_reg_p_load" fromId="38" toId="44">
</dataflow>
<dataflow id="245" from="init_load" to="sel_tmp3_i" fromId="43" toId="45">
</dataflow>
<dataflow id="247" from="stg_246" to="sel_tmp3_i" fromId="246" toId="45">
</dataflow>
<dataflow id="248" from="sel_tmp1_i" to="sel_tmp4_i" fromId="40" toId="46">
</dataflow>
<dataflow id="249" from="sel_tmp2_i" to="sel_tmp4_i" fromId="41" toId="46">
</dataflow>
<dataflow id="250" from="sel_tmp4_i" to="sel_tmp5_i" fromId="46" toId="47">
</dataflow>
<dataflow id="251" from="sel_tmp3_i" to="sel_tmp5_i" fromId="45" toId="47">
</dataflow>
<dataflow id="252" from="c_load" to="tmp_i_i" fromId="34" toId="48">
</dataflow>
<dataflow id="253" from="in_load" to="tmp_i_i_14" fromId="42" toId="49">
</dataflow>
<dataflow id="254" from="tmp_i_i" to="m" fromId="48" toId="50">
</dataflow>
<dataflow id="255" from="tmp_i_i_14" to="m" fromId="49" toId="50">
</dataflow>
<dataflow id="256" from="sel_tmp5_i" to="tmp" fromId="47" toId="51">
</dataflow>
<dataflow id="257" from="init_load" to="tmp" fromId="43" toId="51">
</dataflow>
<dataflow id="258" from="tmp" to="tmp_5_i" fromId="51" toId="52">
</dataflow>
<dataflow id="260" from="stg_259" to="tmp_5_i" fromId="259" toId="52">
</dataflow>
<dataflow id="261" from="shift_reg_p_load" to="tmp_5_i" fromId="44" toId="52">
</dataflow>
<dataflow id="262" from="tmp_i_i" to="m" fromId="48" toId="53">
</dataflow>
<dataflow id="263" from="tmp_i_i_14" to="m" fromId="49" toId="53">
</dataflow>
<dataflow id="264" from="tmp_i_i" to="m" fromId="48" toId="54">
</dataflow>
<dataflow id="265" from="tmp_i_i_14" to="m" fromId="49" toId="54">
</dataflow>
<dataflow id="266" from="m" to="tmp_21_i_i" fromId="54" toId="55">
</dataflow>
<dataflow id="267" from="tmp_21_i_i" to="acc_1" fromId="55" toId="56">
</dataflow>
<dataflow id="268" from="tmp_5_i" to="acc_1" fromId="52" toId="56">
</dataflow>
<dataflow id="269" from="tmp_21_i_i" to="acc_1" fromId="55" toId="57">
</dataflow>
<dataflow id="270" from="tmp_5_i" to="acc_1" fromId="52" toId="57">
</dataflow>
<dataflow id="271" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="tmp_20" fromId="227" toId="58">
</dataflow>
<dataflow id="272" from="i_load" to="tmp_20" fromId="25" toId="58">
</dataflow>
<dataflow id="273" from="ch_load" to="tmp_20" fromId="35" toId="58">
</dataflow>
<dataflow id="274" from="tmp_20" to="tmp_21" fromId="58" toId="59">
</dataflow>
<dataflow id="275" from="shift_reg_p" to="shift_reg_p_addr_1" fromId="160" toId="60">
</dataflow>
<dataflow id="276" from="stg_221" to="shift_reg_p_addr_1" fromId="221" toId="60">
</dataflow>
<dataflow id="277" from="tmp_21" to="shift_reg_p_addr_1" fromId="59" toId="60">
</dataflow>
<dataflow id="278" from="acc_1" to="stg_61" fromId="57" toId="61">
</dataflow>
<dataflow id="279" from="shift_reg_p_addr_1" to="stg_61" fromId="60" toId="61">
</dataflow>
<dataflow id="280" from="sel_tmp1_i" to="stg_62" fromId="40" toId="62">
</dataflow>
<dataflow id="281" from="ch_load" to="stg_63" fromId="35" toId="63">
</dataflow>
<dataflow id="283" from="stg_282" to="stg_64" fromId="282" toId="64">
</dataflow>
<dataflow id="284" from="init" to="stg_64" fromId="158" toId="64">
</dataflow>
<dataflow id="285" from="ch_load" to="tmp_i_15" fromId="35" toId="66">
</dataflow>
<dataflow id="286" from="stg_246" to="tmp_i_15" fromId="246" toId="66">
</dataflow>
<dataflow id="287" from="tmp_i_15" to="stg_67" fromId="66" toId="67">
</dataflow>
<dataflow id="288" from="ch" to="stg_67" fromId="159" toId="67">
</dataflow>
<dataflow id="290" from="_ssdm_op_PartSelect.i18.i38.i32.i32" to="srrc_o" fromId="289" toId="69">
</dataflow>
<dataflow id="291" from="acc_1" to="srrc_o" fromId="57" toId="69">
</dataflow>
<dataflow id="293" from="stg_292" to="srrc_o" fromId="292" toId="69">
</dataflow>
<dataflow id="295" from="stg_294" to="srrc_o" fromId="294" toId="69">
</dataflow>
<dataflow id="296" from="sel_tmp1_i" to="inc_4" fromId="40" toId="70">
</dataflow>
<dataflow id="297" from="stg_211" to="inc_4" fromId="211" toId="70">
</dataflow>
<dataflow id="298" from="inc" to="inc_4" fromId="30" toId="70">
</dataflow>
<dataflow id="299" from="inc_4" to="stg_71" fromId="70" toId="71">
</dataflow>
<dataflow id="300" from="i" to="stg_71" fromId="155" toId="71">
</dataflow>
<dataflow id="301" from="i_4" to="i_4_load" fromId="161" toId="72">
</dataflow>
<dataflow id="302" from="i_4_load" to="tmp_i1" fromId="72" toId="73">
</dataflow>
<dataflow id="304" from="stg_303" to="tmp_i1" fromId="303" toId="73">
</dataflow>
<dataflow id="305" from="tmp_i1" to="stg_74" fromId="73" toId="74">
</dataflow>
<dataflow id="306" from="srrc_o" to="stg_75" fromId="69" toId="75">
</dataflow>
<dataflow id="307" from="in_3" to="stg_75" fromId="162" toId="75">
</dataflow>
<dataflow id="308" from="i_4_load" to="inc_5" fromId="72" toId="77">
</dataflow>
<dataflow id="310" from="stg_309" to="inc_5" fromId="309" toId="77">
</dataflow>
<dataflow id="311" from="i_4_load" to="tmp_i3" fromId="72" toId="78">
</dataflow>
<dataflow id="312" from="c_2" to="c_2_addr" fromId="163" toId="79">
</dataflow>
<dataflow id="313" from="stg_221" to="c_2_addr" fromId="221" toId="79">
</dataflow>
<dataflow id="314" from="tmp_i3" to="c_2_addr" fromId="78" toId="79">
</dataflow>
<dataflow id="315" from="c_2_addr" to="c_2_load" fromId="79" toId="80">
</dataflow>
<dataflow id="316" from="c_2_addr" to="c_2_load" fromId="79" toId="81">
</dataflow>
<dataflow id="317" from="ch_3" to="ch_3_load" fromId="165" toId="82">
</dataflow>
<dataflow id="319" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_23" fromId="318" toId="83">
</dataflow>
<dataflow id="320" from="inc_5" to="tmp_23" fromId="77" toId="83">
</dataflow>
<dataflow id="321" from="ch_3_load" to="tmp_23" fromId="82" toId="83">
</dataflow>
<dataflow id="322" from="tmp_23" to="tmp_s" fromId="83" toId="84">
</dataflow>
<dataflow id="323" from="shift_reg_p_2" to="shift_reg_p_2_addr" fromId="166" toId="85">
</dataflow>
<dataflow id="324" from="stg_221" to="shift_reg_p_2_addr" fromId="221" toId="85">
</dataflow>
<dataflow id="325" from="tmp_s" to="shift_reg_p_2_addr" fromId="84" toId="85">
</dataflow>
<dataflow id="326" from="shift_reg_p_2_addr" to="shift_reg_p_2_load" fromId="85" toId="86">
</dataflow>
<dataflow id="327" from="i_4_load" to="sel_tmp1_i7" fromId="72" toId="87">
</dataflow>
<dataflow id="329" from="stg_328" to="sel_tmp1_i7" fromId="328" toId="87">
</dataflow>
<dataflow id="330" from="i_4_load" to="sel_tmp2_i8" fromId="72" toId="88">
</dataflow>
<dataflow id="332" from="stg_331" to="sel_tmp2_i8" fromId="331" toId="88">
</dataflow>
<dataflow id="333" from="in_3" to="in_3_load" fromId="162" toId="89">
</dataflow>
<dataflow id="334" from="init_4" to="init_4_load" fromId="164" toId="90">
</dataflow>
<dataflow id="335" from="shift_reg_p_2_addr" to="shift_reg_p_2_load" fromId="85" toId="91">
</dataflow>
<dataflow id="336" from="init_4_load" to="sel_tmp3_i9" fromId="90" toId="92">
</dataflow>
<dataflow id="337" from="stg_246" to="sel_tmp3_i9" fromId="246" toId="92">
</dataflow>
<dataflow id="338" from="sel_tmp1_i7" to="sel_tmp4_i1" fromId="87" toId="93">
</dataflow>
<dataflow id="339" from="sel_tmp2_i8" to="sel_tmp4_i1" fromId="88" toId="93">
</dataflow>
<dataflow id="340" from="sel_tmp4_i1" to="sel_tmp5_i1" fromId="93" toId="94">
</dataflow>
<dataflow id="341" from="sel_tmp3_i9" to="sel_tmp5_i1" fromId="92" toId="94">
</dataflow>
<dataflow id="342" from="c_2_load" to="tmp_i_i1" fromId="81" toId="95">
</dataflow>
<dataflow id="343" from="in_3_load" to="tmp_i_i1_16" fromId="89" toId="96">
</dataflow>
<dataflow id="344" from="tmp_i_i1" to="m_2" fromId="95" toId="97">
</dataflow>
<dataflow id="345" from="tmp_i_i1_16" to="m_2" fromId="96" toId="97">
</dataflow>
<dataflow id="346" from="sel_tmp5_i1" to="tmp_22" fromId="94" toId="98">
</dataflow>
<dataflow id="347" from="init_4_load" to="tmp_22" fromId="90" toId="98">
</dataflow>
<dataflow id="348" from="tmp_22" to="s_assign" fromId="98" toId="99">
</dataflow>
<dataflow id="349" from="stg_259" to="s_assign" fromId="259" toId="99">
</dataflow>
<dataflow id="350" from="shift_reg_p_2_load" to="s_assign" fromId="91" toId="99">
</dataflow>
<dataflow id="351" from="tmp_i_i1" to="m_2" fromId="95" toId="100">
</dataflow>
<dataflow id="352" from="tmp_i_i1_16" to="m_2" fromId="96" toId="100">
</dataflow>
<dataflow id="353" from="tmp_i_i1" to="m_2" fromId="95" toId="101">
</dataflow>
<dataflow id="354" from="tmp_i_i1_16" to="m_2" fromId="96" toId="101">
</dataflow>
<dataflow id="355" from="m_2" to="tmp_24_i_i" fromId="101" toId="102">
</dataflow>
<dataflow id="356" from="tmp_24_i_i" to="sum" fromId="102" toId="103">
</dataflow>
<dataflow id="357" from="s_assign" to="sum" fromId="99" toId="103">
</dataflow>
<dataflow id="358" from="tmp_24_i_i" to="sum" fromId="102" toId="104">
</dataflow>
<dataflow id="359" from="s_assign" to="sum" fromId="99" toId="104">
</dataflow>
<dataflow id="360" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_24" fromId="318" toId="105">
</dataflow>
<dataflow id="361" from="i_4_load" to="tmp_24" fromId="72" toId="105">
</dataflow>
<dataflow id="362" from="ch_3_load" to="tmp_24" fromId="82" toId="105">
</dataflow>
<dataflow id="363" from="tmp_24" to="tmp_25" fromId="105" toId="106">
</dataflow>
<dataflow id="364" from="shift_reg_p_2" to="shift_reg_p_2_addr_1" fromId="166" toId="107">
</dataflow>
<dataflow id="365" from="stg_221" to="shift_reg_p_2_addr_1" fromId="221" toId="107">
</dataflow>
<dataflow id="366" from="tmp_25" to="shift_reg_p_2_addr_1" fromId="106" toId="107">
</dataflow>
<dataflow id="367" from="sum" to="stg_108" fromId="104" toId="108">
</dataflow>
<dataflow id="368" from="shift_reg_p_2_addr_1" to="stg_108" fromId="107" toId="108">
</dataflow>
<dataflow id="369" from="sel_tmp1_i7" to="stg_109" fromId="87" toId="109">
</dataflow>
<dataflow id="370" from="ch_3_load" to="stg_110" fromId="82" toId="110">
</dataflow>
<dataflow id="371" from="stg_282" to="stg_111" fromId="282" toId="111">
</dataflow>
<dataflow id="372" from="init_4" to="stg_111" fromId="164" toId="111">
</dataflow>
<dataflow id="373" from="cnt_1" to="cnt_1_load" fromId="167" toId="113">
</dataflow>
<dataflow id="374" from="ch_3_load" to="tmp_41_i" fromId="82" toId="114">
</dataflow>
<dataflow id="375" from="cnt_1_load" to="tmp_41_i" fromId="113" toId="114">
</dataflow>
<dataflow id="376" from="tmp_41_i" to="stg_115" fromId="114" toId="115">
</dataflow>
<dataflow id="377" from="ch_3" to="stg_115" fromId="165" toId="115">
</dataflow>
<dataflow id="378" from="cnt_1_load" to="tmp_42_i" fromId="113" toId="116">
</dataflow>
<dataflow id="379" from="stg_246" to="tmp_42_i" fromId="246" toId="116">
</dataflow>
<dataflow id="380" from="tmp_42_i" to="stg_117" fromId="116" toId="117">
</dataflow>
<dataflow id="381" from="cnt_1" to="stg_117" fromId="167" toId="117">
</dataflow>
<dataflow id="382" from="_ssdm_op_PartSelect.i18.i38.i32.i32" to="imf1_o" fromId="289" toId="119">
</dataflow>
<dataflow id="383" from="sum" to="imf1_o" fromId="104" toId="119">
</dataflow>
<dataflow id="384" from="stg_292" to="imf1_o" fromId="292" toId="119">
</dataflow>
<dataflow id="385" from="stg_294" to="imf1_o" fromId="294" toId="119">
</dataflow>
<dataflow id="386" from="sel_tmp1_i7" to="inc_6" fromId="87" toId="120">
</dataflow>
<dataflow id="387" from="stg_303" to="inc_6" fromId="303" toId="120">
</dataflow>
<dataflow id="388" from="inc_5" to="inc_6" fromId="77" toId="120">
</dataflow>
<dataflow id="389" from="inc_6" to="stg_121" fromId="120" toId="121">
</dataflow>
<dataflow id="390" from="i_4" to="stg_121" fromId="161" toId="121">
</dataflow>
<dataflow id="392" from="duc_imf2" to="imf2_o" fromId="391" toId="122">
</dataflow>
<dataflow id="393" from="imf1_o" to="imf2_o" fromId="119" toId="122">
</dataflow>
<dataflow id="394" from="i_3" to="imf2_o" fromId="168" toId="122">
</dataflow>
<dataflow id="395" from="in_2" to="imf2_o" fromId="169" toId="122">
</dataflow>
<dataflow id="396" from="c_1" to="imf2_o" fromId="170" toId="122">
</dataflow>
<dataflow id="397" from="init_3" to="imf2_o" fromId="171" toId="122">
</dataflow>
<dataflow id="398" from="ch_2" to="imf2_o" fromId="172" toId="122">
</dataflow>
<dataflow id="399" from="shift_reg_p_1" to="imf2_o" fromId="173" toId="122">
</dataflow>
<dataflow id="400" from="cnt" to="imf2_o" fromId="174" toId="122">
</dataflow>
<dataflow id="401" from="duc_imf2" to="imf2_o" fromId="391" toId="123">
</dataflow>
<dataflow id="402" from="imf1_o" to="imf2_o" fromId="119" toId="123">
</dataflow>
<dataflow id="403" from="i_3" to="imf2_o" fromId="168" toId="123">
</dataflow>
<dataflow id="404" from="in_2" to="imf2_o" fromId="169" toId="123">
</dataflow>
<dataflow id="405" from="c_1" to="imf2_o" fromId="170" toId="123">
</dataflow>
<dataflow id="406" from="init_3" to="imf2_o" fromId="171" toId="123">
</dataflow>
<dataflow id="407" from="ch_2" to="imf2_o" fromId="172" toId="123">
</dataflow>
<dataflow id="408" from="shift_reg_p_1" to="imf2_o" fromId="173" toId="123">
</dataflow>
<dataflow id="409" from="cnt" to="imf2_o" fromId="174" toId="123">
</dataflow>
<dataflow id="411" from="duc_imf3" to="imf3_o" fromId="410" toId="124">
</dataflow>
<dataflow id="412" from="imf2_o" to="imf3_o" fromId="123" toId="124">
</dataflow>
<dataflow id="413" from="i_2" to="imf3_o" fromId="175" toId="124">
</dataflow>
<dataflow id="414" from="in_1" to="imf3_o" fromId="176" toId="124">
</dataflow>
<dataflow id="415" from="j" to="imf3_o" fromId="177" toId="124">
</dataflow>
<dataflow id="416" from="c_1_0" to="imf3_o" fromId="178" toId="124">
</dataflow>
<dataflow id="417" from="init_2" to="imf3_o" fromId="179" toId="124">
</dataflow>
<dataflow id="418" from="shift_reg_p0" to="imf3_o" fromId="180" toId="124">
</dataflow>
<dataflow id="419" from="c_1_1" to="imf3_o" fromId="181" toId="124">
</dataflow>
<dataflow id="420" from="shift_reg_p1" to="imf3_o" fromId="182" toId="124">
</dataflow>
<dataflow id="421" from="duc_imf3" to="imf3_o" fromId="410" toId="125">
</dataflow>
<dataflow id="422" from="imf2_o" to="imf3_o" fromId="123" toId="125">
</dataflow>
<dataflow id="423" from="i_2" to="imf3_o" fromId="175" toId="125">
</dataflow>
<dataflow id="424" from="in_1" to="imf3_o" fromId="176" toId="125">
</dataflow>
<dataflow id="425" from="j" to="imf3_o" fromId="177" toId="125">
</dataflow>
<dataflow id="426" from="c_1_0" to="imf3_o" fromId="178" toId="125">
</dataflow>
<dataflow id="427" from="init_2" to="imf3_o" fromId="179" toId="125">
</dataflow>
<dataflow id="428" from="shift_reg_p0" to="imf3_o" fromId="180" toId="125">
</dataflow>
<dataflow id="429" from="c_1_1" to="imf3_o" fromId="181" toId="125">
</dataflow>
<dataflow id="430" from="shift_reg_p1" to="imf3_o" fromId="182" toId="125">
</dataflow>
<dataflow id="432" from="duc_mixer" to="stg_126" fromId="431" toId="126">
</dataflow>
<dataflow id="433" from="freq_read" to="stg_126" fromId="23" toId="126">
</dataflow>
<dataflow id="434" from="imf3_o" to="stg_126" fromId="125" toId="126">
</dataflow>
<dataflow id="435" from="dout_i" to="stg_126" fromId="153" toId="126">
</dataflow>
<dataflow id="436" from="dout_q" to="stg_126" fromId="154" toId="126">
</dataflow>
<dataflow id="437" from="i_1" to="stg_126" fromId="183" toId="126">
</dataflow>
<dataflow id="438" from="init_1" to="stg_126" fromId="184" toId="126">
</dataflow>
<dataflow id="439" from="ch_1" to="stg_126" fromId="185" toId="126">
</dataflow>
<dataflow id="440" from="index" to="stg_126" fromId="186" toId="126">
</dataflow>
<dataflow id="441" from="DI_cache" to="stg_126" fromId="187" toId="126">
</dataflow>
<dataflow id="442" from="acc" to="stg_126" fromId="188" toId="126">
</dataflow>
<dataflow id="443" from="dds_table" to="stg_126" fromId="189" toId="126">
</dataflow>
<dataflow id="444" from="duc_mixer" to="stg_127" fromId="431" toId="127">
</dataflow>
<dataflow id="445" from="freq_read" to="stg_127" fromId="23" toId="127">
</dataflow>
<dataflow id="446" from="imf3_o" to="stg_127" fromId="125" toId="127">
</dataflow>
<dataflow id="447" from="dout_i" to="stg_127" fromId="153" toId="127">
</dataflow>
<dataflow id="448" from="dout_q" to="stg_127" fromId="154" toId="127">
</dataflow>
<dataflow id="449" from="i_1" to="stg_127" fromId="183" toId="127">
</dataflow>
<dataflow id="450" from="init_1" to="stg_127" fromId="184" toId="127">
</dataflow>
<dataflow id="451" from="ch_1" to="stg_127" fromId="185" toId="127">
</dataflow>
<dataflow id="452" from="index" to="stg_127" fromId="186" toId="127">
</dataflow>
<dataflow id="453" from="DI_cache" to="stg_127" fromId="187" toId="127">
</dataflow>
<dataflow id="454" from="acc" to="stg_127" fromId="188" toId="127">
</dataflow>
<dataflow id="455" from="dds_table" to="stg_127" fromId="189" toId="127">
</dataflow>
<dataflow id="456" from="tmp_i" to="stg_1" fromId="26" toId="1">
</dataflow>
<dataflow id="457" from="sel_tmp1_i" to="stg_7" fromId="40" toId="7">
</dataflow>
<dataflow id="458" from="ch_load" to="stg_7" fromId="35" toId="7">
</dataflow>
<dataflow id="459" from="tmp_i1" to="stg_7" fromId="73" toId="7">
</dataflow>
<dataflow id="460" from="sel_tmp1_i7" to="stg_13" fromId="87" toId="13">
</dataflow>
<dataflow id="461" from="ch_3_load" to="stg_13" fromId="82" toId="13">
</dataflow>
</dataflows>


</stg>
