<!DOCTYPE html>
<html>
<head>
<meta charset=utf-8>
<title>186 nips-2002-Spike Timing-Dependent Plasticity in the Address Domain</title>
</head>

<body>
<p><a title="nips" href="../nips_home.html">nips</a> <a title="nips-2002" href="../home/nips2002_home.html">nips2002</a> <a title="nips-2002-186" href="../nips2002/nips-2002-Spike_Timing-Dependent_Plasticity_in_the_Address_Domain.html">nips2002-186</a> <a title="nips-2002-186-reference" href="#">nips2002-186-reference</a> knowledge-graph by maker-knowledge-mining</p><script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<!-- maker adsense -->
<ins class="adsbygoogle"
     style="display:inline-block;width:728px;height:90px"
     data-ad-client="ca-pub-5027806277543591"
     data-ad-slot="4192012269"></ins>
<script>
(adsbygoogle = window.adsbygoogle || []).push({});
</script>
<h1>186 nips-2002-Spike Timing-Dependent Plasticity in the Address Domain</h1>
<br/><p>Source: <a title="nips-2002-186-pdf" href="http://papers.nips.cc/paper/2190-spike-timing-dependent-plasticity-in-the-address-domain.pdf">pdf</a></p><p>Author: R. J. Vogelstein, Francesco Tenore, Ralf Philipp, Miriam S. Adlerstein, David H. Goldberg, Gert Cauwenberghs</p><p>Abstract: Address-event representation (AER), originally proposed as a means to communicate sparse neural events between neuromorphic chips, has proven efﬁcient in implementing large-scale networks with arbitrary, conﬁgurable synaptic connectivity. In this work, we further extend the functionality of AER to implement arbitrary, conﬁgurable synaptic plasticity in the address domain. As proof of concept, we implement a biologically inspired form of spike timing-dependent plasticity (STDP) based on relative timing of events in an AER framework. Experimental results from an analog VLSI integrate-and-ﬁre network demonstrate address domain learning in a task that requires neurons to group correlated inputs.</p><br/>
<h2>reference text</h2><p>[1] C. Mead, Analog VLSI and Neural Systems. Reading, Massachusetts: Addison-Wesley, 1989.</p>
<p>[2] S. R. Deiss, R. J. Douglas, and A. M. Whatley, “A pulse-coded communications infrastructure for neuromorphic systems,” in Pulsed Neural Networks (W. Maas and C. M. Bishop, eds.), pp. 157–178, Cambridge, MA: MIT Press, 1999.</p>
<p>[3] K. Boahen, “A retinomorphic chip with parallel pathways: Encoding INCREASING, ON, DECREASING, and OFF visual signals,” Analog Integrated Circuits and Signal Processing, vol. 30, pp. 121–135, February 2002.</p>
<p>[4] G. Cauwenberghs and M. A. Bayoumi, eds., Learning on Silicon: Adaptive VLSI Neural Systems. Norwell, MA: Kluwer Academic, 1999.</p>
<p>[5] M. A. Jabri, R. J. Coggins, and B. G. Flower, Adaptive analog VLSI neural systems. London: Chapman & Hall, 1996.</p>
<p>[6] T. J. Sejnowski, “Storing covariance with nonlinearly interacting neurons,” Journal of Mathematical Biology, vol. 4, pp. 303–321, 1977.</p>
<p>[7] S. Song, K. D. Miller, and L. F. Abbott, “Competitive Hebbian learning through spike-timingdependent synaptic plasticity,” Nature Neuroscience, vol. 3, no. 9, pp. 919–926, 2000.</p>
<p>[8] M. C. W. van Rossum, G. Q. Bi, and G. G. Turrigiano, “Stable Hebbian learning from spike timing-dependent plasticity,” Journal of Neuroscience, vol. 20, no. 23, pp. 8812–8821, 2000.</p>
<p>[9] P. Haﬂiger and M. Mahowald, “Spike based normalizing Hebbian learning in an analog VLSI artiﬁcial neuron,” in Learning On Silicon (G. Cauwenberghs and M. A. Bayoumi, eds.), pp. 131– 142, Norwell, MA: Kluwer Academic, 1999.</p>
<p>[10] T. Lehmann and R. Woodburn, “Biologically-inspired on-chip learning in pulsed neural networks,” Analog Integrated Circuits and Signal Processing, vol. 18, no. 2-3, pp. 117–131, 1999.</p>
<p>[11] A. Boﬁll, A. F. Murray, and D. P. Thompson, “Circuits for VLSI implementation of temporallyasymmetric Hebbian learning,” in Advances in Neural Information Processing Systems 14 (T. Dietterich, S. Becker, and Z. Ghahramani, eds.), Cambridge, MA: MIT Press, 2002.</p>
<p>[12] M. Mahowald, An analog VLSI system for stereoscopic vision. Boston: Kluwer Academic Publishers, 1994.</p>
<p>[13] J. Lazzaro, J. Wawrzynek, M. Mahowald, M. Sivilotti, and D. Gillespie, “Silicon auditory processors as computer peripherals,” IEEE Trans. Neural Networks, vol. 4, no. 3, pp. 523–528, 1993.</p>
<p>[14] K. A. Boahen, “Point-to-point connectivity between neuromorphic chips using address events,” IEEE Trans. Circuits and Systems—II: Analog and Digital Signal Processing, vol. 47, no. 5, pp. 416–434, 2000.</p>
<p>[15] C. M. Higgins and C. Koch, “Multi-chip neuromorphic motion processing,” in Proceedings 20th Anniversary Conference on Advanced Research in VLSI (D. Wills and S. DeWeerth, eds.), (Los Alamitos, CA), pp. 309–323, IEEE Computer Society, 1999.</p>
<p>[16] S.-C. Liu, J. Kramer, G. Indiveri, T. Delbr¨ ck, and R. Douglas, “Orientation-selective aVLSI u spiking neurons,” in Advances in Neural Information Processing Systems 14 (T. Dietterich, S. Becker, and Z. Ghahramani, eds.), Cambridge, MA: MIT Press, 2002.</p>
<p>[17] D. H. Goldberg, G. Cauwenberghs, and A. G. Andreou, “Probabilistic synaptic weighting in a reconﬁgurable network of VLSI integrate-and-ﬁre neurons,” Neural Networks, vol. 14, no. 6/7, pp. 781–793, 2001.</p>
<p>[18] C. Koch, Biophysics of Computation: Information Processing in Single Neurons. New York: Oxford University Press, 1999.</p>
<br/>
<br/><br/><br/>

<script>
(function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
(i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
})(window,document,'script','//www.google-analytics.com/analytics.js','ga');

ga('create', 'UA-48522588-1', 'makerhacker.github.io');
ga('send', 'pageview');
</script>

</body>
</html>
