{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649166616030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649166616030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 09:50:15 2022 " "Processing started: Tue Apr 05 09:50:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649166616030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649166616030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off phase1 -c phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off phase1 -c phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649166616030 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Quartus II" 0 -1 1649166616293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32bit-behavior " "Found design unit 1: register32bit-behavior" {  } { { "register32bit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/register32bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616714 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32bit " "Found entity 1: register32bit" {  } { { "register32bit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/register32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_alu-logic " "Found design unit 1: booth_alu-logic" {  } { { "booth_alu.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/booth_alu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616718 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_alu " "Found entity 1: booth_alu" {  } { { "booth_alu.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/booth_alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32to5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder32to5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32to5-behavior " "Found design unit 1: encoder32to5-behavior" {  } { { "encoder32to5.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/encoder32to5.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616723 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32to5 " "Found entity 1: encoder32to5" {  } { { "encoder32to5.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/encoder32to5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR-behavior " "Found design unit 1: MDR-behavior" {  } { { "MDR.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/MDR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616726 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/MDR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentlib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file componentlib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentLib " "Found design unit 1: componentLib" {  } { { "componentLib.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/componentLib.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftleft32-logic " "Found design unit 1: shiftleft32-logic" {  } { { "shiftleft32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/shiftleft32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616734 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftleft32 " "Found entity 1: shiftleft32" {  } { { "shiftleft32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/shiftleft32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftright32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftright32-logic " "Found design unit 1: shiftright32-logic" {  } { { "shiftright32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/shiftright32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616738 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftright32 " "Found entity 1: shiftright32" {  } { { "shiftright32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/shiftright32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file negate32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negate32-logic " "Found design unit 1: negate32-logic" {  } { { "negate32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/negate32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616741 ""} { "Info" "ISGN_ENTITY_NAME" "1 negate32 " "Found entity 1: negate32" {  } { { "negate32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/negate32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not32-logic " "Found design unit 1: not32-logic" {  } { { "not32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/not32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616745 ""} { "Info" "ISGN_ENTITY_NAME" "1 not32 " "Found entity 1: not32" {  } { { "not32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/not32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or32-logic " "Found design unit 1: or32-logic" {  } { { "or32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/or32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616748 ""} { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/or32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and32-logic " "Found design unit 1: and32-logic" {  } { { "and32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/and32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616751 ""} { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "and32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/and32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotateleft32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotateleft32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotateleft32-logic " "Found design unit 1: rotateleft32-logic" {  } { { "rotateleft32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/rotateleft32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616754 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotateleft32 " "Found entity 1: rotateleft32" {  } { { "rotateleft32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/rotateleft32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotateright32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotateright32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotateright32-logic " "Found design unit 1: rotateright32-logic" {  } { { "rotateright32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/rotateright32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616758 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotateright32 " "Found entity 1: rotateright32" {  } { { "rotateright32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/rotateright32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register64bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register64bit-behavior " "Found design unit 1: register64bit-behavior" {  } { { "register64bit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/register64bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616762 ""} { "Info" "ISGN_ENTITY_NAME" "1 register64bit " "Found entity 1: register64bit" {  } { { "register64bit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/register64bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behavior " "Found design unit 1: datapath-behavior" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616766 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p1_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P1_bus-structural " "Found design unit 1: P1_bus-structural" {  } { { "P1_bus.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P1_bus.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616769 ""} { "Info" "ISGN_ENTITY_NAME" "1 P1_bus " "Found entity 1: P1_bus" {  } { { "P1_bus.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P1_bus.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32to1-behavior " "Found design unit 1: mux32to1-behavior" {  } { { "mux32to1.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/mux32to1.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616773 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32to1 " "Found entity 1: mux32to1" {  } { { "mux32to1.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/mux32to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616776 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_path-behavior " "Found design unit 1: alu_path-behavior" {  } { { "alu_path.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu_path.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616779 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_path " "Found entity 1: alu_path" {  } { { "alu_path.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu_path.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_add_sub0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616781 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmp_add_sub0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lmp_add_sub0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lmp_add_sub0 " "Found entity 1: lmp_add_sub0" {  } { { "lmp_add_sub0.bdf" "" { Schematic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lmp_add_sub0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divide0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Found design unit 1: lpm_divide0-SYN" {  } { { "lpm_divide0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_divide0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616787 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Found entity 1: lpm_divide0" {  } { { "lpm_divide0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_divide0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmp_divide0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lmp_divide0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lmp_divide0 " "Found entity 1: lmp_divide0" {  } { { "lmp_divide0.bdf" "" { Schematic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lmp_divide0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616792 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "p1_datapath_add_tb.vhd " "Can't analyze file -- file p1_datapath_add_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1649166616793 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "p1_datapath_mul_tb.vhd " "Can't analyze file -- file p1_datapath_mul_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1649166616794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerr0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerr0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerR0-logic " "Found design unit 1: registerR0-logic" {  } { { "registerR0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/registerR0.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616798 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerR0 " "Found entity 1: registerR0" {  } { { "registerR0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/registerR0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_sync_512x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_sync_512x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_sync_512x32-logic " "Found design unit 1: RAM_sync_512x32-logic" {  } { { "RAM_sync_512x32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/RAM_sync_512x32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616801 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_sync_512x32 " "Found entity 1: RAM_sync_512x32" {  } { { "RAM_sync_512x32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/RAM_sync_512x32.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_and_encode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_and_encode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_and_encode-logic " "Found design unit 1: sel_and_encode-logic" {  } { { "sel_and_encode.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/sel_and_encode.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616805 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_and_encode " "Found entity 1: sel_and_encode" {  } { { "sel_and_encode.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/sel_and_encode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conff_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conff_logic-logic " "Found design unit 1: conff_logic-logic" {  } { { "conff_logic.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616808 ""} { "Info" "ISGN_ENTITY_NAME" "1 conff_logic " "Found entity 1: conff_logic" {  } { { "conff_logic.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addi_tb.vhd 1 1 " "Found 1 design units, including 1 entities, in source file addi_tb.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 addi_tb " "Found entity 1: addi_tb" {  } { { "addi_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/addi_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_initilization.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ram_initilization.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_initialization " "Found design unit 1: ram_initialization" {  } { { "ram_initilization.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_initilization.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file phase2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 phase2 " "Found entity 1: phase2" {  } { { "phase2.bdf" "" { Schematic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/phase2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_r1_85_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ld_r1_85_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ld_R1_85_tb-logic " "Found design unit 1: ld_R1_85_tb-logic" {  } { { "ld_R1_85_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ld_R1_85_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616822 ""} { "Info" "ISGN_ENTITY_NAME" "1 ld_R1_85_tb " "Found entity 1: ld_R1_85_tb" {  } { { "ld_R1_85_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ld_R1_85_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_r1_85_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ldi_r1_85_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ldi_R1_85_tb-logic " "Found design unit 1: ldi_R1_85_tb-logic" {  } { { "ldi_R1_85_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ldi_R1_85_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616825 ""} { "Info" "ISGN_ENTITY_NAME" "1 ldi_R1_85_tb " "Found entity 1: ldi_R1_85_tb" {  } { { "ldi_R1_85_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ldi_R1_85_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_function_512x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_function_512x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_function_512x32-SYN " "Found design unit 1: ram_function_512x32-SYN" {  } { { "ram_function_512x32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_function_512x32.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616827 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_function_512x32 " "Found entity 1: ram_function_512x32" {  } { { "ram_function_512x32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_function_512x32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_r1_35_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ld_r1_35_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ld_R1_35_tb-logic " "Found design unit 1: ld_R1_35_tb-logic" {  } { { "ld_R1_35_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ld_R1_35_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616830 ""} { "Info" "ISGN_ENTITY_NAME" "1 ld_R1_35_tb " "Found entity 1: ld_R1_35_tb" {  } { { "ld_R1_35_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ld_R1_35_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_r0_35r1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ldi_r0_35r1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ldi_r0_35r1_tb-logic " "Found design unit 1: ldi_r0_35r1_tb-logic" {  } { { "ldi_r0_35r1_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ldi_r0_35r1_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616834 ""} { "Info" "ISGN_ENTITY_NAME" "1 ldi_r0_35r1_tb " "Found entity 1: ldi_r0_35r1_tb" {  } { { "ldi_r0_35r1_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ldi_r0_35r1_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2_st_90_r1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p2_st_90_r1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P2_st_90_R1_tb-logic " "Found design unit 1: P2_st_90_R1_tb-logic" {  } { { "P2_st_90_R1_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P2_st_90_R1_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616837 ""} { "Info" "ISGN_ENTITY_NAME" "1 P2_st_90_R1_tb " "Found entity 1: P2_st_90_R1_tb" {  } { { "P2_st_90_R1_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P2_st_90_R1_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2_st_90r1_r1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p2_st_90r1_r1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P2_st_90R1_R1_tb-logic " "Found design unit 1: P2_st_90R1_R1_tb-logic" {  } { { "P2_st_90R1_R1_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P2_st_90R1_R1_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616842 ""} { "Info" "ISGN_ENTITY_NAME" "1 P2_st_90R1_R1_tb " "Found entity 1: P2_st_90R1_R1_tb" {  } { { "P2_st_90R1_R1_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P2_st_90R1_R1_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2_brzr_r2_35_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p2_brzr_r2_35_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P2_brzr_R2_35_tb-logic " "Found design unit 1: P2_brzr_R2_35_tb-logic" {  } { { "P2_brzr_R2_35_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P2_brzr_R2_35_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616846 ""} { "Info" "ISGN_ENTITY_NAME" "1 P2_brzr_R2_35_tb " "Found entity 1: P2_brzr_R2_35_tb" {  } { { "P2_brzr_R2_35_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P2_brzr_R2_35_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavior " "Found design unit 1: control_unit-behavior" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616850 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p3_controlunit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p3_controlunit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P3_controlUnit_tb-logic " "Found design unit 1: P3_controlUnit_tb-logic" {  } { { "P3_controlUnit_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P3_controlUnit_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616854 ""} { "Info" "ISGN_ENTITY_NAME" "1 P3_controlUnit_tb " "Found entity 1: P3_controlUnit_tb" {  } { { "P3_controlUnit_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P3_controlUnit_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seven_Seg_Display-Behavior " "Found design unit 1: Seven_Seg_Display-Behavior" {  } { { "Seven_Seg_Display.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/Seven_Seg_Display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616858 ""} { "Info" "ISGN_ENTITY_NAME" "1 Seven_Seg_Display " "Found entity 1: Seven_Seg_Display" {  } { { "Seven_Seg_Display.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/Seven_Seg_Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_interface-behavior " "Found design unit 1: DE0_interface-behavior" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616859 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_interface " "Found entity 1: DE0_interface" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p4_de0_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p4_de0_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P4_DE0_interface-logic " "Found design unit 1: P4_DE0_interface-logic" {  } { { "P4_DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P4_DE0_interface.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616862 ""} { "Info" "ISGN_ENTITY_NAME" "1 P4_DE0_interface " "Found entity 1: P4_DE0_interface" {  } { { "P4_DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P4_DE0_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166616862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166616862 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_interface " "Elaborating entity \"DE0_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1649166616974 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R0out_DE0 DE0_interface.vhd(30) " "Verilog HDL or VHDL warning at DE0_interface.vhd(30): object \"R0out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616980 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1out_DE0 DE0_interface.vhd(31) " "Verilog HDL or VHDL warning at DE0_interface.vhd(31): object \"R1out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616980 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R2out_DE0 DE0_interface.vhd(32) " "Verilog HDL or VHDL warning at DE0_interface.vhd(32): object \"R2out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616980 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R3out_DE0 DE0_interface.vhd(33) " "Verilog HDL or VHDL warning at DE0_interface.vhd(33): object \"R3out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616980 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R4out_DE0 DE0_interface.vhd(34) " "Verilog HDL or VHDL warning at DE0_interface.vhd(34): object \"R4out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616980 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R5out_DE0 DE0_interface.vhd(35) " "Verilog HDL or VHDL warning at DE0_interface.vhd(35): object \"R5out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616980 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R6out_DE0 DE0_interface.vhd(36) " "Verilog HDL or VHDL warning at DE0_interface.vhd(36): object \"R6out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616980 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7out_DE0 DE0_interface.vhd(37) " "Verilog HDL or VHDL warning at DE0_interface.vhd(37): object \"R7out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616980 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R8out_DE0 DE0_interface.vhd(38) " "Verilog HDL or VHDL warning at DE0_interface.vhd(38): object \"R8out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616981 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R9out_DE0 DE0_interface.vhd(39) " "Verilog HDL or VHDL warning at DE0_interface.vhd(39): object \"R9out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616981 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R10out_DE0 DE0_interface.vhd(40) " "Verilog HDL or VHDL warning at DE0_interface.vhd(40): object \"R10out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616981 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R11out_DE0 DE0_interface.vhd(41) " "Verilog HDL or VHDL warning at DE0_interface.vhd(41): object \"R11out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616981 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R12out_DE0 DE0_interface.vhd(42) " "Verilog HDL or VHDL warning at DE0_interface.vhd(42): object \"R12out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616981 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R13out_DE0 DE0_interface.vhd(43) " "Verilog HDL or VHDL warning at DE0_interface.vhd(43): object \"R13out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616981 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R14out_DE0 DE0_interface.vhd(44) " "Verilog HDL or VHDL warning at DE0_interface.vhd(44): object \"R14out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616981 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R15out_DE0 DE0_interface.vhd(45) " "Verilog HDL or VHDL warning at DE0_interface.vhd(45): object \"R15out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616981 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BusMuxOut_DE0 DE0_interface.vhd(46) " "Verilog HDL or VHDL warning at DE0_interface.vhd(46): object \"BusMuxOut_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616981 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HIout_DE0 DE0_interface.vhd(47) " "Verilog HDL or VHDL warning at DE0_interface.vhd(47): object \"HIout_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616981 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LOout_DE0 DE0_interface.vhd(48) " "Verilog HDL or VHDL warning at DE0_interface.vhd(48): object \"LOout_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616981 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IRout_DE0 DE0_interface.vhd(49) " "Verilog HDL or VHDL warning at DE0_interface.vhd(49): object \"IRout_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616981 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCval_DE0 DE0_interface.vhd(50) " "Verilog HDL or VHDL warning at DE0_interface.vhd(50): object \"PCval_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616981 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zout_DE0 DE0_interface.vhd(51) " "Verilog HDL or VHDL warning at DE0_interface.vhd(51): object \"Zout_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616981 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MDRval_DE0 DE0_interface.vhd(52) " "Verilog HDL or VHDL warning at DE0_interface.vhd(52): object \"MDRval_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616981 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MARval_DE0 DE0_interface.vhd(53) " "Verilog HDL or VHDL warning at DE0_interface.vhd(53): object \"MARval_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616981 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM_out DE0_interface.vhd(54) " "Verilog HDL or VHDL warning at DE0_interface.vhd(54): object \"RAM_out\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616981 "|DE0_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DE0_map " "Elaborating entity \"datapath\" for hierarchy \"datapath:DE0_map\"" {  } { { "DE0_interface.vhd" "DE0_map" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166616982 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow datapath.vhd(95) " "Verilog HDL or VHDL warning at datapath.vhd(95): object \"overflow\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649166616990 "|DE0_interface|datapath:DE0_map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerR0 datapath:DE0_map\|registerR0:R0 " "Elaborating entity \"registerR0\" for hierarchy \"datapath:DE0_map\|registerR0:R0\"" {  } { { "datapath.vhd" "R0" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166616991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32bit datapath:DE0_map\|register32bit:R1 " "Elaborating entity \"register32bit\" for hierarchy \"datapath:DE0_map\|register32bit:R1\"" {  } { { "datapath.vhd" "R1" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166616997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR datapath:DE0_map\|MDR:MDR_register " "Elaborating entity \"MDR\" for hierarchy \"datapath:DE0_map\|MDR:MDR_register\"" {  } { { "datapath.vhd" "MDR_register" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_path datapath:DE0_map\|alu_path:alu_datapath " "Elaborating entity \"alu_path\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\"" {  } { { "datapath.vhd" "alu_datapath" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\"" {  } { { "alu_path.vhd" "alu_unit" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu_path.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_alu datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|booth_alu:aluMul " "Elaborating entity \"booth_alu\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|booth_alu:aluMul\"" {  } { { "alu.vhd" "aluMul" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide0 datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv " "Elaborating entity \"lpm_divide0\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\"" {  } { { "alu.vhd" "aluDiv" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpm_divide0.vhd" "LPM_DIVIDE_component" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_divide0.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpm_divide0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_divide0.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649166617115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617115 ""}  } { { "lpm_divide0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_divide0.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1649166617115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hjp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hjp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hjp " "Found entity 1: lpm_divide_hjp" {  } { { "db/lpm_divide_hjp.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/lpm_divide_hjp.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166617164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166617164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_hjp datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated " "Elaborating entity \"lpm_divide_hjp\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "e:/software_work/quartus/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_39h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_39h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_39h " "Found entity 1: sign_div_unsign_39h" {  } { { "db/sign_div_unsign_39h.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/sign_div_unsign_39h.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166617177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166617177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_39h datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider " "Elaborating entity \"sign_div_unsign_39h\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\"" {  } { { "db/lpm_divide_hjp.tdf" "divider" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/lpm_divide_hjp.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166617230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166617230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_t8f datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider " "Elaborating entity \"alt_u_div_t8f\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\"" {  } { { "db/sign_div_unsign_39h.tdf" "divider" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/sign_div_unsign_39h.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166617293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166617293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_unc datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_unc:add_sub_0 " "Elaborating entity \"add_sub_unc\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_unc:add_sub_0\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_0" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/alt_u_div_t8f.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166617337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166617337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vnc datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_vnc:add_sub_1 " "Elaborating entity \"add_sub_vnc\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_vnc:add_sub_1\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_1" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/alt_u_div_t8f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\"" {  } { { "alu.vhd" "aluAddSub" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_add_sub0.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_add_sub0.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649166617370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617370 ""}  } { { "lpm_add_sub0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_add_sub0.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1649166617370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ich.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ich.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ich " "Found entity 1: add_sub_ich" {  } { { "db/add_sub_ich.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/add_sub_ich.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166617407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166617407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ich datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ich:auto_generated " "Elaborating entity \"add_sub_ich\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ich:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/software_work/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft32 datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|shiftleft32:aluShl " "Elaborating entity \"shiftleft32\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|shiftleft32:aluShl\"" {  } { { "alu.vhd" "aluShl" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftright32 datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|shiftright32:aluShr " "Elaborating entity \"shiftright32\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|shiftright32:aluShr\"" {  } { { "alu.vhd" "aluShr" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate32 datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|negate32:aluNeg " "Elaborating entity \"negate32\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|negate32:aluNeg\"" {  } { { "alu.vhd" "aluNeg" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not32 datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|not32:aluNot " "Elaborating entity \"not32\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|not32:aluNot\"" {  } { { "alu.vhd" "aluNot" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|or32:aluOr " "Elaborating entity \"or32\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|or32:aluOr\"" {  } { { "alu.vhd" "aluOr" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|and32:aluAnd " "Elaborating entity \"and32\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|and32:aluAnd\"" {  } { { "alu.vhd" "aluAnd" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotateleft32 datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|rotateleft32:aluRol " "Elaborating entity \"rotateleft32\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|rotateleft32:aluRol\"" {  } { { "alu.vhd" "aluRol" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotateright32 datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|rotateright32:aluRor " "Elaborating entity \"rotateright32\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|rotateright32:aluRor\"" {  } { { "alu.vhd" "aluRor" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register64bit datapath:DE0_map\|alu_path:alu_datapath\|register64bit:register_Z " "Elaborating entity \"register64bit\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|register64bit:register_Z\"" {  } { { "alu_path.vhd" "register_Z" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu_path.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Seg_Display datapath:DE0_map\|Seven_Seg_Display:sevenSegDiplay_port " "Elaborating entity \"Seven_Seg_Display\" for hierarchy \"datapath:DE0_map\|Seven_Seg_Display:sevenSegDiplay_port\"" {  } { { "datapath.vhd" "sevenSegDiplay_port" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conff_logic datapath:DE0_map\|conff_logic:conff " "Elaborating entity \"conff_logic\" for hierarchy \"datapath:DE0_map\|conff_logic:conff\"" {  } { { "datapath.vhd" "conff" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617490 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_out\[0\] conff_logic.vhd(26) " "Inferred latch for \"decoder_out\[0\]\" at conff_logic.vhd(26)" {  } { { "conff_logic.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617495 "|DE0_interface|datapath:DE0_map|conff_logic:conff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_out\[1\] conff_logic.vhd(26) " "Inferred latch for \"decoder_out\[1\]\" at conff_logic.vhd(26)" {  } { { "conff_logic.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617495 "|DE0_interface|datapath:DE0_map|conff_logic:conff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_out\[2\] conff_logic.vhd(26) " "Inferred latch for \"decoder_out\[2\]\" at conff_logic.vhd(26)" {  } { { "conff_logic.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617495 "|DE0_interface|datapath:DE0_map|conff_logic:conff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_out\[3\] conff_logic.vhd(26) " "Inferred latch for \"decoder_out\[3\]\" at conff_logic.vhd(26)" {  } { { "conff_logic.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617495 "|DE0_interface|datapath:DE0_map|conff_logic:conff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_and_encode datapath:DE0_map\|sel_and_encode:select_and_encode " "Elaborating entity \"sel_and_encode\" for hierarchy \"datapath:DE0_map\|sel_and_encode:select_and_encode\"" {  } { { "datapath.vhd" "select_and_encode" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_function_512x32 datapath:DE0_map\|ram_function_512x32:Ram " "Elaborating entity \"ram_function_512x32\" for hierarchy \"datapath:DE0_map\|ram_function_512x32:Ram\"" {  } { { "datapath.vhd" "Ram" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:DE0_map\|ram_function_512x32:Ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:DE0_map\|ram_function_512x32:Ram\|altsyncram:altsyncram_component\"" {  } { { "ram_function_512x32.vhd" "altsyncram_component" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_function_512x32.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DE0_map\|ram_function_512x32:Ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:DE0_map\|ram_function_512x32:Ram\|altsyncram:altsyncram_component\"" {  } { { "ram_function_512x32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_function_512x32.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DE0_map\|ram_function_512x32:Ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:DE0_map\|ram_function_512x32:Ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file phase2_ram_init.mif " "Parameter \"init_file\" = \"phase2_ram_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617564 ""}  } { { "ram_function_512x32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_function_512x32.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1649166617564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jss3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jss3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jss3 " "Found entity 1: altsyncram_jss3" {  } { { "db/altsyncram_jss3.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/altsyncram_jss3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649166617610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649166617610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jss3 datapath:DE0_map\|ram_function_512x32:Ram\|altsyncram:altsyncram_component\|altsyncram_jss3:auto_generated " "Elaborating entity \"altsyncram_jss3\" for hierarchy \"datapath:DE0_map\|ram_function_512x32:Ram\|altsyncram:altsyncram_component\|altsyncram_jss3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/software_work/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit datapath:DE0_map\|control_unit:Control " "Elaborating entity \"control_unit\" for hierarchy \"datapath:DE0_map\|control_unit:Control\"" {  } { { "datapath.vhd" "Control" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617618 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_ff control_unit.vhd(673) " "VHDL Process Statement warning at control_unit.vhd(673): signal \"con_ff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 673 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649166617626 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gra control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Gra\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617626 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Grb control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Grb\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617626 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Grc control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Grc\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617626 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BAout control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"BAout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617626 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rin control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Rin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617626 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rout control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Rout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617626 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IncPC control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"IncPC\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MDR_read control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"MDR_read\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MDR_write control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"MDR_write\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OP_code control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"OP_code\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HIout control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"HIout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOout control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"LOout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zhighout control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Zhighout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zlowout control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Zlowout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCout control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"PCout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MDRout control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"MDRout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Inportout control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Inportout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HIin control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"HIin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOin control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"LOin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCin control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"PCin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRin control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"IRin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MDRin control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"MDRin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MARin control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"MARin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Yin control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Yin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zin control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Zin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "In_in control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"In_in\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Out_in control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Out_in\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CONin control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"CONin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clear control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"clear\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "run control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"run\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "run control_unit.vhd(392) " "Inferred latch for \"run\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear control_unit.vhd(392) " "Inferred latch for \"clear\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617627 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONin control_unit.vhd(392) " "Inferred latch for \"CONin\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_in control_unit.vhd(392) " "Inferred latch for \"Out_in\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "In_in control_unit.vhd(392) " "Inferred latch for \"In_in\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zin control_unit.vhd(392) " "Inferred latch for \"Zin\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yin control_unit.vhd(392) " "Inferred latch for \"Yin\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARin control_unit.vhd(392) " "Inferred latch for \"MARin\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRin control_unit.vhd(392) " "Inferred latch for \"MDRin\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin control_unit.vhd(392) " "Inferred latch for \"IRin\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin control_unit.vhd(392) " "Inferred latch for \"PCin\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOin control_unit.vhd(392) " "Inferred latch for \"LOin\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIin control_unit.vhd(392) " "Inferred latch for \"HIin\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout control_unit.vhd(392) " "Inferred latch for \"Cout\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Inportout control_unit.vhd(392) " "Inferred latch for \"Inportout\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout control_unit.vhd(392) " "Inferred latch for \"MDRout\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout control_unit.vhd(392) " "Inferred latch for \"PCout\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zlowout control_unit.vhd(392) " "Inferred latch for \"Zlowout\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zhighout control_unit.vhd(392) " "Inferred latch for \"Zhighout\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOout control_unit.vhd(392) " "Inferred latch for \"LOout\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIout control_unit.vhd(392) " "Inferred latch for \"HIout\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP_code\[0\] control_unit.vhd(392) " "Inferred latch for \"OP_code\[0\]\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP_code\[1\] control_unit.vhd(392) " "Inferred latch for \"OP_code\[1\]\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP_code\[2\] control_unit.vhd(392) " "Inferred latch for \"OP_code\[2\]\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP_code\[3\] control_unit.vhd(392) " "Inferred latch for \"OP_code\[3\]\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP_code\[4\] control_unit.vhd(392) " "Inferred latch for \"OP_code\[4\]\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_write control_unit.vhd(392) " "Inferred latch for \"MDR_write\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_read control_unit.vhd(392) " "Inferred latch for \"MDR_read\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IncPC control_unit.vhd(392) " "Inferred latch for \"IncPC\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout control_unit.vhd(392) " "Inferred latch for \"Rout\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin control_unit.vhd(392) " "Inferred latch for \"Rin\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAout control_unit.vhd(392) " "Inferred latch for \"BAout\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grc control_unit.vhd(392) " "Inferred latch for \"Grc\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grb control_unit.vhd(392) " "Inferred latch for \"Grb\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617628 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gra control_unit.vhd(392) " "Inferred latch for \"Gra\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649166617629 "|DE0_interface|datapath:DE0_map|control_unit:Control"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "present_state " "Can't recognize finite state machine \"present_state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1649166617629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P1_bus datapath:DE0_map\|P1_bus:datapathBus " "Elaborating entity \"P1_bus\" for hierarchy \"datapath:DE0_map\|P1_bus:datapathBus\"" {  } { { "datapath.vhd" "datapathBus" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder32to5 datapath:DE0_map\|P1_bus:datapathBus\|encoder32to5:Bus_encoder " "Elaborating entity \"encoder32to5\" for hierarchy \"datapath:DE0_map\|P1_bus:datapathBus\|encoder32to5:Bus_encoder\"" {  } { { "P1_bus.vhd" "Bus_encoder" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P1_bus.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32to1 datapath:DE0_map\|P1_bus:datapathBus\|mux32to1:Bus_Mux " "Elaborating entity \"mux32to1\" for hierarchy \"datapath:DE0_map\|P1_bus:datapathBus\|mux32to1:Bus_Mux\"" {  } { { "P1_bus.vhd" "Bus_Mux" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P1_bus.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649166617643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DE0_map\|control_unit:Control\|Gra " "Latch datapath:DE0_map\|control_unit:Control\|Gra has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DE0_map\|control_unit:Control\|present_state.in3 " "Ports D and ENA on the latch are fed by the same signal datapath:DE0_map\|control_unit:Control\|present_state.in3" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649166627783 ""}  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649166627783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DE0_map\|control_unit:Control\|Inportout " "Latch datapath:DE0_map\|control_unit:Control\|Inportout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DE0_map\|control_unit:Control\|present_state.in3 " "Ports D and ENA on the latch are fed by the same signal datapath:DE0_map\|control_unit:Control\|present_state.in3" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649166627784 ""}  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649166627784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DE0_map\|control_unit:Control\|PCin " "Latch datapath:DE0_map\|control_unit:Control\|PCin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DE0_map\|conff_logic:conff\|Q " "Ports D and ENA on the latch are fed by the same signal datapath:DE0_map\|conff_logic:conff\|Q" {  } { { "conff_logic.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649166627784 ""}  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649166627784 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:DE0_map\|control_unit:Control\|present_state.reset_state0 datapath:DE0_map\|control_unit:Control\|present_state.reset_state0~_emulated datapath:DE0_map\|control_unit:Control\|present_state.reset_state0~1 " "Register \"datapath:DE0_map\|control_unit:Control\|present_state.reset_state0\" is converted into an equivalent circuit using register \"datapath:DE0_map\|control_unit:Control\|present_state.reset_state0~_emulated\" and latch \"datapath:DE0_map\|control_unit:Control\|present_state.reset_state0~1\"" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1649166627795 "|DE0_interface|datapath:DE0_map|control_unit:Control|present_state.reset_state0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:DE0_map\|control_unit:Control\|present_state.halt datapath:DE0_map\|control_unit:Control\|present_state.halt~_emulated datapath:DE0_map\|control_unit:Control\|present_state.halt~1 " "Register \"datapath:DE0_map\|control_unit:Control\|present_state.halt\" is converted into an equivalent circuit using register \"datapath:DE0_map\|control_unit:Control\|present_state.halt~_emulated\" and latch \"datapath:DE0_map\|control_unit:Control\|present_state.halt~1\"" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1649166627795 "|DE0_interface|datapath:DE0_map|control_unit:Control|present_state.halt"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1649166627795 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment_out\[7\] VCC " "Pin \"seven_segment_out\[7\]\" is stuck at VCC" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649166630255 "|DE0_interface|seven_segment_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment_out\[15\] VCC " "Pin \"seven_segment_out\[15\]\" is stuck at VCC" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649166630255 "|DE0_interface|seven_segment_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment_out\[23\] VCC " "Pin \"seven_segment_out\[23\]\" is stuck at VCC" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649166630255 "|DE0_interface|seven_segment_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment_out\[31\] VCC " "Pin \"seven_segment_out\[31\]\" is stuck at VCC" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649166630255 "|DE0_interface|seven_segment_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1649166630255 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1649166630532 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1649166633667 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649166633667 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7174 " "Implemented 7174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1649166634171 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1649166634171 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7042 " "Implemented 7042 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1649166634171 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1649166634171 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1649166634171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649166634202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 09:50:34 2022 " "Processing ended: Tue Apr 05 09:50:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649166634202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649166634202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649166634202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649166634202 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649166635517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649166635518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 09:50:35 2022 " "Processing started: Tue Apr 05 09:50:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649166635518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649166635518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off phase1 -c phase1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off phase1 -c phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649166635518 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649166635582 ""}
{ "Info" "0" "" "Project  = phase1" {  } {  } 0 0 "Project  = phase1" 0 0 "Fitter" 0 0 1649166635582 ""}
{ "Info" "0" "" "Revision = phase1" {  } {  } 0 0 "Revision = phase1" 0 0 "Fitter" 0 0 1649166635582 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1649166635712 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "phase1 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"phase1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649166635738 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649166635767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649166635767 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649166636151 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649166636169 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1649166636361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1649166636361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1649166636361 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649166636361 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 12026 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649166636378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 12028 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649166636378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 12030 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649166636378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 12032 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649166636378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 12034 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649166636378 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1649166636378 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649166636382 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1649166636390 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "71 100 " "No exact pin location assignment(s) for 71 pins of 100 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[0\] " "Pin out_port\[0\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[0] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[1\] " "Pin out_port\[1\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[1] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[2\] " "Pin out_port\[2\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[2] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[3\] " "Pin out_port\[3\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[3] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[4\] " "Pin out_port\[4\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[4] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[5\] " "Pin out_port\[5\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[5] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[6\] " "Pin out_port\[6\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[6] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[7\] " "Pin out_port\[7\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[7] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[8\] " "Pin out_port\[8\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[8] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[9\] " "Pin out_port\[9\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[9] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[10\] " "Pin out_port\[10\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[10] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[11\] " "Pin out_port\[11\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[11] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[12\] " "Pin out_port\[12\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[12] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[13\] " "Pin out_port\[13\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[13] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[14\] " "Pin out_port\[14\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[14] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[15\] " "Pin out_port\[15\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[15] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[16\] " "Pin out_port\[16\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[16] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[17\] " "Pin out_port\[17\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[17] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[18\] " "Pin out_port\[18\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[18] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[19\] " "Pin out_port\[19\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[19] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[20\] " "Pin out_port\[20\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[20] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[21\] " "Pin out_port\[21\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[21] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[22\] " "Pin out_port\[22\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[22] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[23\] " "Pin out_port\[23\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[23] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[24\] " "Pin out_port\[24\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[24] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[25\] " "Pin out_port\[25\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[25] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[26\] " "Pin out_port\[26\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[26] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[27\] " "Pin out_port\[27\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[27] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[28\] " "Pin out_port\[28\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[28] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[29\] " "Pin out_port\[29\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[29] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[30\] " "Pin out_port\[30\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[30] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port\[31\] " "Pin out_port\[31\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { out_port[31] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 15 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seven_segment_out\[16\] " "Pin seven_segment_out\[16\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { seven_segment_out[16] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seven_segment_out\[17\] " "Pin seven_segment_out\[17\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { seven_segment_out[17] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seven_segment_out\[18\] " "Pin seven_segment_out\[18\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { seven_segment_out[18] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seven_segment_out\[19\] " "Pin seven_segment_out\[19\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { seven_segment_out[19] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seven_segment_out\[20\] " "Pin seven_segment_out\[20\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { seven_segment_out[20] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seven_segment_out\[21\] " "Pin seven_segment_out\[21\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { seven_segment_out[21] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seven_segment_out\[22\] " "Pin seven_segment_out\[22\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { seven_segment_out[22] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seven_segment_out\[23\] " "Pin seven_segment_out\[23\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { seven_segment_out[23] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seven_segment_out\[24\] " "Pin seven_segment_out\[24\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { seven_segment_out[24] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seven_segment_out\[25\] " "Pin seven_segment_out\[25\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { seven_segment_out[25] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seven_segment_out\[26\] " "Pin seven_segment_out\[26\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { seven_segment_out[26] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seven_segment_out\[27\] " "Pin seven_segment_out\[27\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { seven_segment_out[27] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seven_segment_out\[28\] " "Pin seven_segment_out\[28\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { seven_segment_out[28] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seven_segment_out\[29\] " "Pin seven_segment_out\[29\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { seven_segment_out[29] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seven_segment_out\[30\] " "Pin seven_segment_out\[30\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { seven_segment_out[30] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seven_segment_out\[31\] " "Pin seven_segment_out\[31\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { seven_segment_out[31] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[9\] " "Pin in_port\[9\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[9] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[10\] " "Pin in_port\[10\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[10] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[11\] " "Pin in_port\[11\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[11] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[12\] " "Pin in_port\[12\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[12] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[13\] " "Pin in_port\[13\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[13] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[14\] " "Pin in_port\[14\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[14] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[15\] " "Pin in_port\[15\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[15] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[16\] " "Pin in_port\[16\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[16] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[17\] " "Pin in_port\[17\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[17] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[18\] " "Pin in_port\[18\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[18] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[19\] " "Pin in_port\[19\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[19] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[20\] " "Pin in_port\[20\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[20] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[21\] " "Pin in_port\[21\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[21] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[22\] " "Pin in_port\[22\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[22] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[23\] " "Pin in_port\[23\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[23] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[24\] " "Pin in_port\[24\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[24] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[25\] " "Pin in_port\[25\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[25] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[26\] " "Pin in_port\[26\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[26] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[27\] " "Pin in_port\[27\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[27] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[28\] " "Pin in_port\[28\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[28] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[29\] " "Pin in_port\[29\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[29] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[30\] " "Pin in_port\[30\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[30] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port\[31\] " "Pin in_port\[31\] not assigned to an exact location on the device" {  } { { "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_work/quartus/quartus/bin64/pin_planner.ppl" { in_port[31] } } } { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 14 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649166636973 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1649166636973 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "35 " "TimeQuest Timing Analyzer is analyzing 35 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1649166637551 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "phase1.sdc " "Synopsys Design Constraints File file not found: 'phase1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1649166637555 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1649166637556 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1649166637593 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1649166637594 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1649166637595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1649166637737 ""}  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 10 0 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 11990 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649166637737 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_DE0  " "Automatically promoted node clk_DE0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1649166637737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|present_state.st7 " "Destination node datapath:DE0_map\|control_unit:Control\|present_state.st7" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|present_state.st7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 388 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|present_state.st6_1 " "Destination node datapath:DE0_map\|control_unit:Control\|present_state.st6_1" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|present_state.st6_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 387 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|present_state.st6 " "Destination node datapath:DE0_map\|control_unit:Control\|present_state.st6" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|present_state.st6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 386 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|present_state.st5_1 " "Destination node datapath:DE0_map\|control_unit:Control\|present_state.st5_1" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|present_state.st5_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 385 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|present_state.st5 " "Destination node datapath:DE0_map\|control_unit:Control\|present_state.st5" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|present_state.st5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 384 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|present_state.st4 " "Destination node datapath:DE0_map\|control_unit:Control\|present_state.st4" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|present_state.st4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 383 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|present_state.st3 " "Destination node datapath:DE0_map\|control_unit:Control\|present_state.st3" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|present_state.st3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 382 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|present_state.out3 " "Destination node datapath:DE0_map\|control_unit:Control\|present_state.out3" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|present_state.out3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 381 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|present_state.addi5 " "Destination node datapath:DE0_map\|control_unit:Control\|present_state.addi5" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|present_state.addi5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 380 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|present_state.addi4 " "Destination node datapath:DE0_map\|control_unit:Control\|present_state.addi4" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|present_state.addi4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 379 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637737 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1649166637737 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1649166637737 ""}  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 25 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_DE0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 2231 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649166637737 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:DE0_map\|control_unit:Control\|present_state.in3  " "Automatically promoted node datapath:DE0_map\|control_unit:Control\|present_state.in3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1649166637738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|WideOr92~3 " "Destination node datapath:DE0_map\|control_unit:Control\|WideOr92~3" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 427 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|WideOr92~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 3135 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|Selector63~1 " "Destination node datapath:DE0_map\|control_unit:Control\|Selector63~1" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 138 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|Selector63~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 3812 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|Selector64~0 " "Destination node datapath:DE0_map\|control_unit:Control\|Selector64~0" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 138 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|Selector64~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 3826 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|comb~2 " "Destination node datapath:DE0_map\|control_unit:Control\|comb~2" {  } { { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 3843 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|Inportout~0 " "Destination node datapath:DE0_map\|control_unit:Control\|Inportout~0" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|Inportout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 3850 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|Selector127~0 " "Destination node datapath:DE0_map\|control_unit:Control\|Selector127~0" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 427 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|Selector127~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 3853 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|Selector0~0 " "Destination node datapath:DE0_map\|control_unit:Control\|Selector0~0" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 427 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 3856 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|comb~3 " "Destination node datapath:DE0_map\|control_unit:Control\|comb~3" {  } { { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|comb~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 3858 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|comb~4 " "Destination node datapath:DE0_map\|control_unit:Control\|comb~4" {  } { { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|comb~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 8540 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|comb~5 " "Destination node datapath:DE0_map\|control_unit:Control\|comb~5" {  } { { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|comb~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 11397 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1649166637738 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1649166637738 ""}  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|present_state.in3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 348 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649166637738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:DE0_map\|control_unit:Control\|clear  " "Automatically promoted node datapath:DE0_map\|control_unit:Control\|clear " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1649166637738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DE0_map\|control_unit:Control\|clear " "Destination node datapath:DE0_map\|control_unit:Control\|clear" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 30 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 435 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649166637738 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1649166637738 ""}  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 30 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 435 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649166637738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:DE0_map\|control_unit:Control\|present_state.reset_state1~0  " "Automatically promoted node datapath:DE0_map\|control_unit:Control\|present_state.reset_state1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1649166637739 ""}  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } } { "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_work/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DE0_map|control_unit:Control|present_state.reset_state1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/" { { 0 { 0 ""} 0 3726 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649166637739 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649166638283 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649166638287 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649166638287 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649166638290 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649166638294 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649166638297 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649166638297 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649166638299 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649166638660 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1649166638663 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649166638663 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "71 unused 2.5V 23 48 0 " "Number of I/O pins in group: 71 (unused VREF, 2.5V VCCIO, 23 input, 48 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1649166638671 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1649166638671 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1649166638671 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 16 17 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649166638671 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649166638671 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649166638671 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649166638671 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649166638671 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649166638671 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 16 31 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649166638671 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649166638671 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1649166638671 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1649166638671 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649166638993 ""}
