Pipelined memory-mapped interrupt controller