<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Reinforcement Learning based Illumination Controller (RLIC): IOMUXC_GPR Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Reinforcement Learning based Illumination Controller (RLIC)
   &#160;<span id="projectnumber">v1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">IOMUXC_GPR Register Masks<div class="ingroups"><a class="el" href="group__Mapping__Information.html">Mapping Information</a> &raquo; <a class="el" href="group__edma__request.html">Edma_request</a> &raquo; <a class="el" href="group__iomuxc__pads.html">Iomuxc_pads</a> &raquo; <a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__IOMUXC__GPR__Peripheral__Access__Layer.html">IOMUXC_GPR Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for IOMUXC_GPR Register Masks:</div>
<div class="dyncontent">
<div class="center"><img src="group__IOMUXC__GPR__Register__Masks.png" border="0" usemap="#agroup____IOMUXC____GPR____Register____Masks" alt=""/></div>
<map name="agroup____IOMUXC____GPR____Register____Masks" id="agroup____IOMUXC____GPR____Register____Masks">
<area shape="rect" title=" " alt="" coords="232,5,399,45"/>
<area shape="rect" href="group__IOMUXC__GPR__Peripheral__Access__Layer.html" title=" " alt="" coords="5,5,184,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR1 - GPR1 General Purpose Register</h2></td></tr>
<tr class="memitem:ga1758f0ccddbeaa542fbf150ef102eac2"><td class="memItemLeft" align="right" valign="top"><a id="ga1758f0ccddbeaa542fbf150ef102eac2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_MASK</b>&#160;&#160;&#160;(0x7U)</td></tr>
<tr class="separator:ga1758f0ccddbeaa542fbf150ef102eac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7676861420381b89430ca229456afbaa"><td class="memItemLeft" align="right" valign="top"><a id="ga7676861420381b89430ca229456afbaa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7676861420381b89430ca229456afbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82097b1a2e91bc9991f1ab0ddd46ebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaa82097b1a2e91bc9991f1ab0ddd46ebe">IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_MASK)</td></tr>
<tr class="separator:gaa82097b1a2e91bc9991f1ab0ddd46ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc81c7042528b207300acafafdc90a7c"><td class="memItemLeft" align="right" valign="top"><a id="gacc81c7042528b207300acafafdc90a7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL_MASK</b>&#160;&#160;&#160;(0x38U)</td></tr>
<tr class="separator:gacc81c7042528b207300acafafdc90a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca53f2048bd723180e9368f2fa38f12e"><td class="memItemLeft" align="right" valign="top"><a id="gaca53f2048bd723180e9368f2fa38f12e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaca53f2048bd723180e9368f2fa38f12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32e05784e1e3392892517e3961d436e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga32e05784e1e3392892517e3961d436e5">IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL_MASK)</td></tr>
<tr class="separator:ga32e05784e1e3392892517e3961d436e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b74dd90b71dea33cf49b97cd9fef893"><td class="memItemLeft" align="right" valign="top"><a id="ga2b74dd90b71dea33cf49b97cd9fef893"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL_MASK</b>&#160;&#160;&#160;(0xC0U)</td></tr>
<tr class="separator:ga2b74dd90b71dea33cf49b97cd9fef893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga850440f7b38aa74f1abee34edba3de08"><td class="memItemLeft" align="right" valign="top"><a id="ga850440f7b38aa74f1abee34edba3de08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga850440f7b38aa74f1abee34edba3de08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a2f21f1014904bd1828e875ced69310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga6a2f21f1014904bd1828e875ced69310">IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL_MASK)</td></tr>
<tr class="separator:ga6a2f21f1014904bd1828e875ced69310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3c9dbe5853bc14a94275c8d49f903b"><td class="memItemLeft" align="right" valign="top"><a id="gabe3c9dbe5853bc14a94275c8d49f903b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL_MASK</b>&#160;&#160;&#160;(0x300U)</td></tr>
<tr class="separator:gabe3c9dbe5853bc14a94275c8d49f903b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8edcdf1f3b88668b76da67004caa5452"><td class="memItemLeft" align="right" valign="top"><a id="ga8edcdf1f3b88668b76da67004caa5452"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8edcdf1f3b88668b76da67004caa5452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad48a192389fc421f6092345ae5dc272c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gad48a192389fc421f6092345ae5dc272c">IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL_MASK)</td></tr>
<tr class="separator:gad48a192389fc421f6092345ae5dc272c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabba4426d697004706bc085321c927807"><td class="memItemLeft" align="right" valign="top"><a id="gabba4426d697004706bc085321c927807"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL_MASK</b>&#160;&#160;&#160;(0xC00U)</td></tr>
<tr class="separator:gabba4426d697004706bc085321c927807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c24015e41d42fd470a0d2605e00c694"><td class="memItemLeft" align="right" valign="top"><a id="ga2c24015e41d42fd470a0d2605e00c694"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga2c24015e41d42fd470a0d2605e00c694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01adb95bd6c49bd34c73e59dfffd72eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga01adb95bd6c49bd34c73e59dfffd72eb">IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL_MASK)</td></tr>
<tr class="separator:ga01adb95bd6c49bd34c73e59dfffd72eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97589e04d67ea07889bd9630bb6244d0"><td class="memItemLeft" align="right" valign="top"><a id="ga97589e04d67ea07889bd9630bb6244d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_GINT_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:ga97589e04d67ea07889bd9630bb6244d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3db6f962d1dc7de7fb6639d3463960c"><td class="memItemLeft" align="right" valign="top"><a id="gaf3db6f962d1dc7de7fb6639d3463960c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_GINT_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf3db6f962d1dc7de7fb6639d3463960c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e4bed56b3677b79e42df1697311a2cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga0e4bed56b3677b79e42df1697311a2cf">IOMUXC_GPR_GPR1_GINT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_GINT_SHIFT)) &amp; IOMUXC_GPR_GPR1_GINT_MASK)</td></tr>
<tr class="separator:ga0e4bed56b3677b79e42df1697311a2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c31fd39048c8fcb41568c4109f9b19"><td class="memItemLeft" align="right" valign="top"><a id="gaf6c31fd39048c8fcb41568c4109f9b19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_ENET_TX_CLK_SEL_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:gaf6c31fd39048c8fcb41568c4109f9b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee08cbc68e4111bb4ff499e4bfe67ee3"><td class="memItemLeft" align="right" valign="top"><a id="gaee08cbc68e4111bb4ff499e4bfe67ee3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_ENET_TX_CLK_SEL_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaee08cbc68e4111bb4ff499e4bfe67ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3fdb49a75beb651a2c81bfbe44c0bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga2f3fdb49a75beb651a2c81bfbe44c0bc">IOMUXC_GPR_GPR1_ENET_TX_CLK_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_ENET_TX_CLK_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR1_ENET_TX_CLK_SEL_MASK)</td></tr>
<tr class="separator:ga2f3fdb49a75beb651a2c81bfbe44c0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c29b7e48d7535f59c45882a2cbfaf80"><td class="memItemLeft" align="right" valign="top"><a id="ga3c29b7e48d7535f59c45882a2cbfaf80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_ENET_REF_CLK_DIR_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga3c29b7e48d7535f59c45882a2cbfaf80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8c7f383beb692f8e35dde9b0dd10dbd"><td class="memItemLeft" align="right" valign="top"><a id="gad8c7f383beb692f8e35dde9b0dd10dbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_ENET_REF_CLK_DIR_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gad8c7f383beb692f8e35dde9b0dd10dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8eeda701cb1f1b763417ff5ca066038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gac8eeda701cb1f1b763417ff5ca066038">IOMUXC_GPR_GPR1_ENET_REF_CLK_DIR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_ENET_REF_CLK_DIR_SHIFT)) &amp; IOMUXC_GPR_GPR1_ENET_REF_CLK_DIR_MASK)</td></tr>
<tr class="separator:gac8eeda701cb1f1b763417ff5ca066038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6528b2a63604bee4796ed786e51c3cbb"><td class="memItemLeft" align="right" valign="top"><a id="ga6528b2a63604bee4796ed786e51c3cbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_SAI1_MCLK_DIR_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga6528b2a63604bee4796ed786e51c3cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d8478fe6839951dfb4de838e61eedae"><td class="memItemLeft" align="right" valign="top"><a id="ga4d8478fe6839951dfb4de838e61eedae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_SAI1_MCLK_DIR_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga4d8478fe6839951dfb4de838e61eedae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga008fdcb4469bbdbf3643d96cc6f91644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga008fdcb4469bbdbf3643d96cc6f91644">IOMUXC_GPR_GPR1_SAI1_MCLK_DIR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_SAI1_MCLK_DIR_SHIFT)) &amp; IOMUXC_GPR_GPR1_SAI1_MCLK_DIR_MASK)</td></tr>
<tr class="separator:ga008fdcb4469bbdbf3643d96cc6f91644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84f044871ea9aee6048388b505afca09"><td class="memItemLeft" align="right" valign="top"><a id="ga84f044871ea9aee6048388b505afca09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_SAI2_MCLK_DIR_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:ga84f044871ea9aee6048388b505afca09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd3b716ba038116e3f5efe560f47b2b"><td class="memItemLeft" align="right" valign="top"><a id="gacbd3b716ba038116e3f5efe560f47b2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_SAI2_MCLK_DIR_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gacbd3b716ba038116e3f5efe560f47b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18c639b042bc893cd5fa286c026e9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaf18c639b042bc893cd5fa286c026e9d1">IOMUXC_GPR_GPR1_SAI2_MCLK_DIR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_SAI2_MCLK_DIR_SHIFT)) &amp; IOMUXC_GPR_GPR1_SAI2_MCLK_DIR_MASK)</td></tr>
<tr class="separator:gaf18c639b042bc893cd5fa286c026e9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd583a5fe0abcd3a206b35810faad2ee"><td class="memItemLeft" align="right" valign="top"><a id="gafd583a5fe0abcd3a206b35810faad2ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_SAI3_MCLK_DIR_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:gafd583a5fe0abcd3a206b35810faad2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa72a0425f26183a4246a8f420dcd26b6"><td class="memItemLeft" align="right" valign="top"><a id="gaa72a0425f26183a4246a8f420dcd26b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_SAI3_MCLK_DIR_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaa72a0425f26183a4246a8f420dcd26b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fda80ef81df6cbe7663dc286fc56254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga1fda80ef81df6cbe7663dc286fc56254">IOMUXC_GPR_GPR1_SAI3_MCLK_DIR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_SAI3_MCLK_DIR_SHIFT)) &amp; IOMUXC_GPR_GPR1_SAI3_MCLK_DIR_MASK)</td></tr>
<tr class="separator:ga1fda80ef81df6cbe7663dc286fc56254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44de198548762a982489c62ea43cef77"><td class="memItemLeft" align="right" valign="top"><a id="ga44de198548762a982489c62ea43cef77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_EXC_MON_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:ga44de198548762a982489c62ea43cef77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e1166435147ead96fd282c5314c3b08"><td class="memItemLeft" align="right" valign="top"><a id="ga0e1166435147ead96fd282c5314c3b08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_EXC_MON_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga0e1166435147ead96fd282c5314c3b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32f224d5eb0d2a276a6dd05dc48499d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gab32f224d5eb0d2a276a6dd05dc48499d">IOMUXC_GPR_GPR1_EXC_MON</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_EXC_MON_SHIFT)) &amp; IOMUXC_GPR_GPR1_EXC_MON_MASK)</td></tr>
<tr class="separator:gab32f224d5eb0d2a276a6dd05dc48499d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197f308609742b89b6936590bad9512b"><td class="memItemLeft" align="right" valign="top"><a id="ga197f308609742b89b6936590bad9512b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga197f308609742b89b6936590bad9512b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336c7183d6bad19a38e6d517a34d1167"><td class="memItemLeft" align="right" valign="top"><a id="ga336c7183d6bad19a38e6d517a34d1167"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga336c7183d6bad19a38e6d517a34d1167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeba0b7caa18f5bb2ac1b3674553536fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaeba0b7caa18f5bb2ac1b3674553536fe">IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN_SHIFT)) &amp; IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN_MASK)</td></tr>
<tr class="separator:gaeba0b7caa18f5bb2ac1b3674553536fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR2 - GPR2 General Purpose Register</h2></td></tr>
<tr class="memitem:gaa88e6710f94222fd66beffca829d6acf"><td class="memItemLeft" align="right" valign="top"><a id="gaa88e6710f94222fd66beffca829d6acf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:gaa88e6710f94222fd66beffca829d6acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb5a4a1223f97322e6457e27634f697"><td class="memItemLeft" align="right" valign="top"><a id="ga2eb5a4a1223f97322e6457e27634f697"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2eb5a4a1223f97322e6457e27634f697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a7df79b21905e8b5dfcbe90f22a1cd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga9a7df79b21905e8b5dfcbe90f22a1cd2">IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_SHIFT)) &amp; IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_MASK)</td></tr>
<tr class="separator:ga9a7df79b21905e8b5dfcbe90f22a1cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47be230e618f98d3506676bfe1c84ae"><td class="memItemLeft" align="right" valign="top"><a id="gaa47be230e618f98d3506676bfe1c84ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR2_RAM_AUTO_CLK_GATING_EN_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:gaa47be230e618f98d3506676bfe1c84ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6bd345f7f529ed41e5ed52c46e0b0f"><td class="memItemLeft" align="right" valign="top"><a id="ga9f6bd345f7f529ed41e5ed52c46e0b0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR2_RAM_AUTO_CLK_GATING_EN_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga9f6bd345f7f529ed41e5ed52c46e0b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3da56f20e0ec8aaf274fe26ec66d8044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga3da56f20e0ec8aaf274fe26ec66d8044">IOMUXC_GPR_GPR2_RAM_AUTO_CLK_GATING_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR2_RAM_AUTO_CLK_GATING_EN_SHIFT)) &amp; IOMUXC_GPR_GPR2_RAM_AUTO_CLK_GATING_EN_MASK)</td></tr>
<tr class="separator:ga3da56f20e0ec8aaf274fe26ec66d8044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d23073582be898af0ea7b6b0f35d02"><td class="memItemLeft" align="right" valign="top"><a id="ga30d23073582be898af0ea7b6b0f35d02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_MASK</b>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:ga30d23073582be898af0ea7b6b0f35d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b3dbfb86ffdac45ee94b2a982dd418"><td class="memItemLeft" align="right" valign="top"><a id="gad4b3dbfb86ffdac45ee94b2a982dd418"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gad4b3dbfb86ffdac45ee94b2a982dd418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga452ab6ecf5684a2ba2acb8bb47c1512c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga452ab6ecf5684a2ba2acb8bb47c1512c">IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_SHIFT)) &amp; IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_MASK)</td></tr>
<tr class="separator:ga452ab6ecf5684a2ba2acb8bb47c1512c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16241d5788f1c87a742786586cc7c517"><td class="memItemLeft" align="right" valign="top"><a id="ga16241d5788f1c87a742786586cc7c517"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR2_MQS_CLK_DIV_MASK</b>&#160;&#160;&#160;(0xFF0000U)</td></tr>
<tr class="separator:ga16241d5788f1c87a742786586cc7c517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2804bef25e0108c1ff4351a13f022437"><td class="memItemLeft" align="right" valign="top"><a id="ga2804bef25e0108c1ff4351a13f022437"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR2_MQS_CLK_DIV_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga2804bef25e0108c1ff4351a13f022437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86dc634b47e3e8645e5f9fdc1192192f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga86dc634b47e3e8645e5f9fdc1192192f">IOMUXC_GPR_GPR2_MQS_CLK_DIV</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR2_MQS_CLK_DIV_SHIFT)) &amp; IOMUXC_GPR_GPR2_MQS_CLK_DIV_MASK)</td></tr>
<tr class="separator:ga86dc634b47e3e8645e5f9fdc1192192f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6c77ed06579e02ccfb6126626d9282"><td class="memItemLeft" align="right" valign="top"><a id="gaab6c77ed06579e02ccfb6126626d9282"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR2_MQS_SW_RST_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:gaab6c77ed06579e02ccfb6126626d9282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga377a3643ac9aca7c8f53cdb045d94a4d"><td class="memItemLeft" align="right" valign="top"><a id="ga377a3643ac9aca7c8f53cdb045d94a4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR2_MQS_SW_RST_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga377a3643ac9aca7c8f53cdb045d94a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70aa8bad9bf151f687108848a626ec59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga70aa8bad9bf151f687108848a626ec59">IOMUXC_GPR_GPR2_MQS_SW_RST</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR2_MQS_SW_RST_SHIFT)) &amp; IOMUXC_GPR_GPR2_MQS_SW_RST_MASK)</td></tr>
<tr class="separator:ga70aa8bad9bf151f687108848a626ec59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46eb4017639204ee8c4901281254f6ff"><td class="memItemLeft" align="right" valign="top"><a id="ga46eb4017639204ee8c4901281254f6ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR2_MQS_EN_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:ga46eb4017639204ee8c4901281254f6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78080dd6a4f688d905dc74f87c584fb7"><td class="memItemLeft" align="right" valign="top"><a id="ga78080dd6a4f688d905dc74f87c584fb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR2_MQS_EN_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga78080dd6a4f688d905dc74f87c584fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e9e3a65ab71985c889853f78826333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga89e9e3a65ab71985c889853f78826333">IOMUXC_GPR_GPR2_MQS_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR2_MQS_EN_SHIFT)) &amp; IOMUXC_GPR_GPR2_MQS_EN_MASK)</td></tr>
<tr class="separator:ga89e9e3a65ab71985c889853f78826333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2368b824c91b32e6194fd9fc0d94e0ea"><td class="memItemLeft" align="right" valign="top"><a id="ga2368b824c91b32e6194fd9fc0d94e0ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_MASK</b>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:ga2368b824c91b32e6194fd9fc0d94e0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeb4a86eea7c00b79dabfd0e542a5423"><td class="memItemLeft" align="right" valign="top"><a id="gaeeb4a86eea7c00b79dabfd0e542a5423"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gaeeb4a86eea7c00b79dabfd0e542a5423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafadb5d179a37487d5b0b31249324bf05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gafadb5d179a37487d5b0b31249324bf05">IOMUXC_GPR_GPR2_MQS_OVERSAMPLE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_SHIFT)) &amp; IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_MASK)</td></tr>
<tr class="separator:gafadb5d179a37487d5b0b31249324bf05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636e6c2845bc4b818b3dcdb6c4c1b73d"><td class="memItemLeft" align="right" valign="top"><a id="ga636e6c2845bc4b818b3dcdb6c4c1b73d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR2_QTIMER1_TMR_CNTS_FREEZE_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga636e6c2845bc4b818b3dcdb6c4c1b73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2634393e357befc6a24e1b0977705ba9"><td class="memItemLeft" align="right" valign="top"><a id="ga2634393e357befc6a24e1b0977705ba9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR2_QTIMER1_TMR_CNTS_FREEZE_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga2634393e357befc6a24e1b0977705ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b0765d1745a5c78428f27e93949073f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga0b0765d1745a5c78428f27e93949073f">IOMUXC_GPR_GPR2_QTIMER1_TMR_CNTS_FREEZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR2_QTIMER1_TMR_CNTS_FREEZE_SHIFT)) &amp; IOMUXC_GPR_GPR2_QTIMER1_TMR_CNTS_FREEZE_MASK)</td></tr>
<tr class="separator:ga0b0765d1745a5c78428f27e93949073f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa36ddf69483c2b3354280df91e581be9"><td class="memItemLeft" align="right" valign="top"><a id="gaa36ddf69483c2b3354280df91e581be9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR2_QTIMER2_TMR_CNTS_FREEZE_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gaa36ddf69483c2b3354280df91e581be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ac891fbcb25e2e4e33ac4791ff47089"><td class="memItemLeft" align="right" valign="top"><a id="ga2ac891fbcb25e2e4e33ac4791ff47089"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR2_QTIMER2_TMR_CNTS_FREEZE_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga2ac891fbcb25e2e4e33ac4791ff47089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36b597b5cbea432b0701d69b6cb5e500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga36b597b5cbea432b0701d69b6cb5e500">IOMUXC_GPR_GPR2_QTIMER2_TMR_CNTS_FREEZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR2_QTIMER2_TMR_CNTS_FREEZE_SHIFT)) &amp; IOMUXC_GPR_GPR2_QTIMER2_TMR_CNTS_FREEZE_MASK)</td></tr>
<tr class="separator:ga36b597b5cbea432b0701d69b6cb5e500"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR3 - GPR3 General Purpose Register</h2></td></tr>
<tr class="memitem:ga6f5a120b428be14e686e8840ac5ee926"><td class="memItemLeft" align="right" valign="top"><a id="ga6f5a120b428be14e686e8840ac5ee926"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR3_DCP_KEY_SEL_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga6f5a120b428be14e686e8840ac5ee926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67189f7eef4f82d8dec028b2e9906499"><td class="memItemLeft" align="right" valign="top"><a id="ga67189f7eef4f82d8dec028b2e9906499"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR3_DCP_KEY_SEL_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga67189f7eef4f82d8dec028b2e9906499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09c18cc6087e2d248c0cd2d29c183af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaf09c18cc6087e2d248c0cd2d29c183af">IOMUXC_GPR_GPR3_DCP_KEY_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR3_DCP_KEY_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR3_DCP_KEY_SEL_MASK)</td></tr>
<tr class="separator:gaf09c18cc6087e2d248c0cd2d29c183af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b7a21fbf40c6d42b6573175e0e28da"><td class="memItemLeft" align="right" valign="top"><a id="ga41b7a21fbf40c6d42b6573175e0e28da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga41b7a21fbf40c6d42b6573175e0e28da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e0d342238511304da853b0127b0804"><td class="memItemLeft" align="right" valign="top"><a id="ga88e0d342238511304da853b0127b0804"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga88e0d342238511304da853b0127b0804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8451bab51e5a3e0cdc94a74acba46f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga8451bab51e5a3e0cdc94a74acba46f28">IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_MASK)</td></tr>
<tr class="separator:ga8451bab51e5a3e0cdc94a74acba46f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106690e7073a18d94a12ba690c46c255"><td class="memItemLeft" align="right" valign="top"><a id="ga106690e7073a18d94a12ba690c46c255"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga106690e7073a18d94a12ba690c46c255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29a973d8e3c17662a33910c3d3278380"><td class="memItemLeft" align="right" valign="top"><a id="ga29a973d8e3c17662a33910c3d3278380"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga29a973d8e3c17662a33910c3d3278380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85c8549aa121e6dccaa29dc8ba65b402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga85c8549aa121e6dccaa29dc8ba65b402">IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR_MASK)</td></tr>
<tr class="separator:ga85c8549aa121e6dccaa29dc8ba65b402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3052dc7a2496d9a08f72f4b74947d1cd"><td class="memItemLeft" align="right" valign="top"><a id="ga3052dc7a2496d9a08f72f4b74947d1cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_MASK</b>&#160;&#160;&#160;(0xCU)</td></tr>
<tr class="separator:ga3052dc7a2496d9a08f72f4b74947d1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0493f33310129a0d324307506e468762"><td class="memItemLeft" align="right" valign="top"><a id="ga0493f33310129a0d324307506e468762"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga0493f33310129a0d324307506e468762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cf90dac2266f8a84c7c2f8578c36177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga7cf90dac2266f8a84c7c2f8578c36177">IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_MASK)</td></tr>
<tr class="separator:ga7cf90dac2266f8a84c7c2f8578c36177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad82c01e1c45a76c2aebf6530d5740f49"><td class="memItemLeft" align="right" valign="top"><a id="gad82c01e1c45a76c2aebf6530d5740f49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gad82c01e1c45a76c2aebf6530d5740f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3c02ef14a746d1a3c6cf5ff3e7f76f"><td class="memItemLeft" align="right" valign="top"><a id="ga4d3c02ef14a746d1a3c6cf5ff3e7f76f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga4d3c02ef14a746d1a3c6cf5ff3e7f76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b785afb43d0a7b498c5b25028d2a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga28b785afb43d0a7b498c5b25028d2a5a">IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL_MASK)</td></tr>
<tr class="separator:ga28b785afb43d0a7b498c5b25028d2a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8498aaab143793b17f3bc8f8d5cb080"><td class="memItemLeft" align="right" valign="top"><a id="gab8498aaab143793b17f3bc8f8d5cb080"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:gab8498aaab143793b17f3bc8f8d5cb080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31493f936aab85b08081464e0b14e0e7"><td class="memItemLeft" align="right" valign="top"><a id="ga31493f936aab85b08081464e0b14e0e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga31493f936aab85b08081464e0b14e0e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df6d8050b7020e8f41247f6b33cf251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga1df6d8050b7020e8f41247f6b33cf251">IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_MASK)</td></tr>
<tr class="separator:ga1df6d8050b7020e8f41247f6b33cf251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0dd59e7d534b8db7abd4f395521f60b"><td class="memItemLeft" align="right" valign="top"><a id="gae0dd59e7d534b8db7abd4f395521f60b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:gae0dd59e7d534b8db7abd4f395521f60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f31060713812f2ca8dc99d4f3887f8"><td class="memItemLeft" align="right" valign="top"><a id="gaa8f31060713812f2ca8dc99d4f3887f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaa8f31060713812f2ca8dc99d4f3887f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf614c1f675cbc569af7469a4fa007da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaf614c1f675cbc569af7469a4fa007da6">IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL_MASK)</td></tr>
<tr class="separator:gaf614c1f675cbc569af7469a4fa007da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab20c0e41b5731d56e98add931a564952"><td class="memItemLeft" align="right" valign="top"><a id="gab20c0e41b5731d56e98add931a564952"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:gab20c0e41b5731d56e98add931a564952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933d1d1d99d8ba8173abacaf6bf230ac"><td class="memItemLeft" align="right" valign="top"><a id="ga933d1d1d99d8ba8173abacaf6bf230ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga933d1d1d99d8ba8173abacaf6bf230ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6dfca4ced939ed5dc4cd1a5ab67fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga9e6dfca4ced939ed5dc4cd1a5ab67fc0">IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_MASK)</td></tr>
<tr class="separator:ga9e6dfca4ced939ed5dc4cd1a5ab67fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR4 - GPR4 General Purpose Register</h2></td></tr>
<tr class="memitem:gaea2b57320405fe462464477bc5b9dfb8"><td class="memItemLeft" align="right" valign="top"><a id="gaea2b57320405fe462464477bc5b9dfb8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_EDMA_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gaea2b57320405fe462464477bc5b9dfb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c639a525d5a7555c1716428958d79c"><td class="memItemLeft" align="right" valign="top"><a id="gaa2c639a525d5a7555c1716428958d79c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_EDMA_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa2c639a525d5a7555c1716428958d79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5677a118559422a5da33967def90f1d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga5677a118559422a5da33967def90f1d0">IOMUXC_GPR_GPR4_EDMA_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_EDMA_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_EDMA_STOP_REQ_MASK)</td></tr>
<tr class="separator:ga5677a118559422a5da33967def90f1d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20532c91d26de1da0c9cb9e98b77d832"><td class="memItemLeft" align="right" valign="top"><a id="ga20532c91d26de1da0c9cb9e98b77d832"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_CAN1_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga20532c91d26de1da0c9cb9e98b77d832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13b52e78caae26b2aeb2c260afcb494a"><td class="memItemLeft" align="right" valign="top"><a id="ga13b52e78caae26b2aeb2c260afcb494a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_CAN1_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga13b52e78caae26b2aeb2c260afcb494a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca78fc3d30031f484c5e5247296cbc20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaca78fc3d30031f484c5e5247296cbc20">IOMUXC_GPR_GPR4_CAN1_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_CAN1_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_CAN1_STOP_REQ_MASK)</td></tr>
<tr class="separator:gaca78fc3d30031f484c5e5247296cbc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3aa41986901449c8d237c43d698f9e"><td class="memItemLeft" align="right" valign="top"><a id="ga8e3aa41986901449c8d237c43d698f9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_CAN2_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga8e3aa41986901449c8d237c43d698f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f53433a577a684018dd106a303c6ae5"><td class="memItemLeft" align="right" valign="top"><a id="ga7f53433a577a684018dd106a303c6ae5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_CAN2_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga7f53433a577a684018dd106a303c6ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7724812d41e935257d0580424fef9d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga7724812d41e935257d0580424fef9d26">IOMUXC_GPR_GPR4_CAN2_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_CAN2_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_CAN2_STOP_REQ_MASK)</td></tr>
<tr class="separator:ga7724812d41e935257d0580424fef9d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf97aaea3eadb1d80ccb91153d02ce51"><td class="memItemLeft" align="right" valign="top"><a id="gabf97aaea3eadb1d80ccb91153d02ce51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_TRNG_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gabf97aaea3eadb1d80ccb91153d02ce51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b9e32af6681529a76e6a7cfe92c58b"><td class="memItemLeft" align="right" valign="top"><a id="ga52b9e32af6681529a76e6a7cfe92c58b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_TRNG_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga52b9e32af6681529a76e6a7cfe92c58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb2590bf134ddbad15e397284857301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga8fb2590bf134ddbad15e397284857301">IOMUXC_GPR_GPR4_TRNG_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_TRNG_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_TRNG_STOP_REQ_MASK)</td></tr>
<tr class="separator:ga8fb2590bf134ddbad15e397284857301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d748907ca98ee528b7d51f41e96ba0"><td class="memItemLeft" align="right" valign="top"><a id="gab2d748907ca98ee528b7d51f41e96ba0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_ENET_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gab2d748907ca98ee528b7d51f41e96ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf826b907ba49cd88e55ae984b69f410a"><td class="memItemLeft" align="right" valign="top"><a id="gaf826b907ba49cd88e55ae984b69f410a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_ENET_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf826b907ba49cd88e55ae984b69f410a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1aef2ad95474a1ad044aa86c1b1d9c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gae1aef2ad95474a1ad044aa86c1b1d9c0">IOMUXC_GPR_GPR4_ENET_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_ENET_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_ENET_STOP_REQ_MASK)</td></tr>
<tr class="separator:gae1aef2ad95474a1ad044aa86c1b1d9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80b796e57e6079e377f74e90eec920f"><td class="memItemLeft" align="right" valign="top"><a id="gaf80b796e57e6079e377f74e90eec920f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_SAI1_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:gaf80b796e57e6079e377f74e90eec920f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5dbdb6949ae075969aabdee0996761c"><td class="memItemLeft" align="right" valign="top"><a id="gad5dbdb6949ae075969aabdee0996761c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_SAI1_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gad5dbdb6949ae075969aabdee0996761c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e90b01b70a26617f6cd531073afd4f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga9e90b01b70a26617f6cd531073afd4f7">IOMUXC_GPR_GPR4_SAI1_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_SAI1_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_SAI1_STOP_REQ_MASK)</td></tr>
<tr class="separator:ga9e90b01b70a26617f6cd531073afd4f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0207bd890977b37de8519578f21ca8fb"><td class="memItemLeft" align="right" valign="top"><a id="ga0207bd890977b37de8519578f21ca8fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_SAI2_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga0207bd890977b37de8519578f21ca8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90fd5addf5d89a1876078b444ae362e0"><td class="memItemLeft" align="right" valign="top"><a id="ga90fd5addf5d89a1876078b444ae362e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_SAI2_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga90fd5addf5d89a1876078b444ae362e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7edce9160a63310ea1fbbee35d2a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga4c7edce9160a63310ea1fbbee35d2a72">IOMUXC_GPR_GPR4_SAI2_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_SAI2_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_SAI2_STOP_REQ_MASK)</td></tr>
<tr class="separator:ga4c7edce9160a63310ea1fbbee35d2a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b6865399f64a9a1c880d93d7b3c332"><td class="memItemLeft" align="right" valign="top"><a id="ga00b6865399f64a9a1c880d93d7b3c332"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_SAI3_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga00b6865399f64a9a1c880d93d7b3c332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a92e899d84a954f3465cf46cc925f9d"><td class="memItemLeft" align="right" valign="top"><a id="ga8a92e899d84a954f3465cf46cc925f9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_SAI3_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8a92e899d84a954f3465cf46cc925f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2186a73a8160176500f422e9da5d6a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga2186a73a8160176500f422e9da5d6a87">IOMUXC_GPR_GPR4_SAI3_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_SAI3_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_SAI3_STOP_REQ_MASK)</td></tr>
<tr class="separator:ga2186a73a8160176500f422e9da5d6a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f39d2eefa5a94f1cc10c215a6254c6"><td class="memItemLeft" align="right" valign="top"><a id="gad4f39d2eefa5a94f1cc10c215a6254c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_SEMC_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:gad4f39d2eefa5a94f1cc10c215a6254c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga507cca125edf4ff03abbdb999276c590"><td class="memItemLeft" align="right" valign="top"><a id="ga507cca125edf4ff03abbdb999276c590"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_SEMC_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga507cca125edf4ff03abbdb999276c590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab0797bf62aecaee7597fbe990e8e80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga0ab0797bf62aecaee7597fbe990e8e80">IOMUXC_GPR_GPR4_SEMC_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_SEMC_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_SEMC_STOP_REQ_MASK)</td></tr>
<tr class="separator:ga0ab0797bf62aecaee7597fbe990e8e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga979313ad73da09566bb95a26b77045b1"><td class="memItemLeft" align="right" valign="top"><a id="ga979313ad73da09566bb95a26b77045b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_PIT_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:ga979313ad73da09566bb95a26b77045b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f1e6b0de96e816c1d9b379eb0c73fc"><td class="memItemLeft" align="right" valign="top"><a id="ga28f1e6b0de96e816c1d9b379eb0c73fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_PIT_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga28f1e6b0de96e816c1d9b379eb0c73fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21b2201cb1d60548a63bf59f6f8e289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gae21b2201cb1d60548a63bf59f6f8e289">IOMUXC_GPR_GPR4_PIT_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_PIT_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_PIT_STOP_REQ_MASK)</td></tr>
<tr class="separator:gae21b2201cb1d60548a63bf59f6f8e289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51dea89588418a99d17f47a31ca90d75"><td class="memItemLeft" align="right" valign="top"><a id="ga51dea89588418a99d17f47a31ca90d75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_FLEXSPI_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga51dea89588418a99d17f47a31ca90d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa59cf1876f27ef4ebe72a48b8dca235"><td class="memItemLeft" align="right" valign="top"><a id="gaaa59cf1876f27ef4ebe72a48b8dca235"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_FLEXSPI_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaaa59cf1876f27ef4ebe72a48b8dca235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0801631fd95945b107b2a5b9b316cb8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga0801631fd95945b107b2a5b9b316cb8b">IOMUXC_GPR_GPR4_FLEXSPI_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_FLEXSPI_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_FLEXSPI_STOP_REQ_MASK)</td></tr>
<tr class="separator:ga0801631fd95945b107b2a5b9b316cb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92c3b4dbc5aecdf8a8e6954a8dc3023e"><td class="memItemLeft" align="right" valign="top"><a id="ga92c3b4dbc5aecdf8a8e6954a8dc3023e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_FLEXIO1_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:ga92c3b4dbc5aecdf8a8e6954a8dc3023e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7cd4f400028b69b8a05831a2523594e"><td class="memItemLeft" align="right" valign="top"><a id="gae7cd4f400028b69b8a05831a2523594e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_FLEXIO1_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae7cd4f400028b69b8a05831a2523594e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50661a53eaa0a46b314719883c54d9a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga50661a53eaa0a46b314719883c54d9a3">IOMUXC_GPR_GPR4_FLEXIO1_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_FLEXIO1_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_FLEXIO1_STOP_REQ_MASK)</td></tr>
<tr class="separator:ga50661a53eaa0a46b314719883c54d9a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfbf82bb8656a38e98871f8901c753bf"><td class="memItemLeft" align="right" valign="top"><a id="gacfbf82bb8656a38e98871f8901c753bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_EDMA_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gacfbf82bb8656a38e98871f8901c753bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc206266256cc1c52092f5b68c932c3"><td class="memItemLeft" align="right" valign="top"><a id="ga1cc206266256cc1c52092f5b68c932c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_EDMA_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1cc206266256cc1c52092f5b68c932c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc8bec1506a854d8bd5b1df8e631824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga2dc8bec1506a854d8bd5b1df8e631824">IOMUXC_GPR_GPR4_EDMA_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_EDMA_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_EDMA_STOP_ACK_MASK)</td></tr>
<tr class="separator:ga2dc8bec1506a854d8bd5b1df8e631824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3ad428b8bcbdbbadd3bfad86cfc222"><td class="memItemLeft" align="right" valign="top"><a id="ga8a3ad428b8bcbdbbadd3bfad86cfc222"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_CAN1_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga8a3ad428b8bcbdbbadd3bfad86cfc222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a9769f02349e201de19c1fb51db910"><td class="memItemLeft" align="right" valign="top"><a id="gaf0a9769f02349e201de19c1fb51db910"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_CAN1_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaf0a9769f02349e201de19c1fb51db910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9528d2fae84cb506db571b55a8b88bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga9528d2fae84cb506db571b55a8b88bb4">IOMUXC_GPR_GPR4_CAN1_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_CAN1_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_CAN1_STOP_ACK_MASK)</td></tr>
<tr class="separator:ga9528d2fae84cb506db571b55a8b88bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35f0b76f7c182699b2ce6bc52c450c87"><td class="memItemLeft" align="right" valign="top"><a id="ga35f0b76f7c182699b2ce6bc52c450c87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_CAN2_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga35f0b76f7c182699b2ce6bc52c450c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d3b4fd763287ad4527b501849c5d2aa"><td class="memItemLeft" align="right" valign="top"><a id="ga8d3b4fd763287ad4527b501849c5d2aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_CAN2_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga8d3b4fd763287ad4527b501849c5d2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751b5639419d02bc06318fe47e2d623b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga751b5639419d02bc06318fe47e2d623b">IOMUXC_GPR_GPR4_CAN2_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_CAN2_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_CAN2_STOP_ACK_MASK)</td></tr>
<tr class="separator:ga751b5639419d02bc06318fe47e2d623b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99a06847230784214b192f4ac8ba74d8"><td class="memItemLeft" align="right" valign="top"><a id="ga99a06847230784214b192f4ac8ba74d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_TRNG_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga99a06847230784214b192f4ac8ba74d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca3d05c3885f333b8894ceea1a28568"><td class="memItemLeft" align="right" valign="top"><a id="gaaca3d05c3885f333b8894ceea1a28568"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_TRNG_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gaaca3d05c3885f333b8894ceea1a28568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f4ca80733841db1b586f4dffcb2bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga37f4ca80733841db1b586f4dffcb2bdf">IOMUXC_GPR_GPR4_TRNG_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_TRNG_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_TRNG_STOP_ACK_MASK)</td></tr>
<tr class="separator:ga37f4ca80733841db1b586f4dffcb2bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga368f9266ccc657e1e3aafbb8a5e029bd"><td class="memItemLeft" align="right" valign="top"><a id="ga368f9266ccc657e1e3aafbb8a5e029bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_ENET_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:ga368f9266ccc657e1e3aafbb8a5e029bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9982d9e34d2d2438ab011da31f35a2"><td class="memItemLeft" align="right" valign="top"><a id="ga0d9982d9e34d2d2438ab011da31f35a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_ENET_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga0d9982d9e34d2d2438ab011da31f35a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3b4f74b8fac7ed36dd9851229567eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaa3b4f74b8fac7ed36dd9851229567eee">IOMUXC_GPR_GPR4_ENET_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_ENET_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_ENET_STOP_ACK_MASK)</td></tr>
<tr class="separator:gaa3b4f74b8fac7ed36dd9851229567eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17406ddb25b9ebbef108fb156535378a"><td class="memItemLeft" align="right" valign="top"><a id="ga17406ddb25b9ebbef108fb156535378a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_SAI1_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:ga17406ddb25b9ebbef108fb156535378a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb4a6836225cc0683518ec616f53a2f"><td class="memItemLeft" align="right" valign="top"><a id="ga6cb4a6836225cc0683518ec616f53a2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_SAI1_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga6cb4a6836225cc0683518ec616f53a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506e525d3342cd13e750f84b6e467807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga506e525d3342cd13e750f84b6e467807">IOMUXC_GPR_GPR4_SAI1_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_SAI1_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_SAI1_STOP_ACK_MASK)</td></tr>
<tr class="separator:ga506e525d3342cd13e750f84b6e467807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8db0eca9035a01a70b466d0c42d9833"><td class="memItemLeft" align="right" valign="top"><a id="gab8db0eca9035a01a70b466d0c42d9833"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_SAI2_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:gab8db0eca9035a01a70b466d0c42d9833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c1795e45fef027b980d80cfb99f070"><td class="memItemLeft" align="right" valign="top"><a id="gac0c1795e45fef027b980d80cfb99f070"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_SAI2_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gac0c1795e45fef027b980d80cfb99f070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d43156147fde985466e2aa23d0956f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga36d43156147fde985466e2aa23d0956f">IOMUXC_GPR_GPR4_SAI2_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_SAI2_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_SAI2_STOP_ACK_MASK)</td></tr>
<tr class="separator:ga36d43156147fde985466e2aa23d0956f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad9b8560410308cda4ad38cca57bf958"><td class="memItemLeft" align="right" valign="top"><a id="gaad9b8560410308cda4ad38cca57bf958"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_SAI3_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:gaad9b8560410308cda4ad38cca57bf958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d844a71fa6a519b192cba793d0ffc94"><td class="memItemLeft" align="right" valign="top"><a id="ga5d844a71fa6a519b192cba793d0ffc94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_SAI3_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga5d844a71fa6a519b192cba793d0ffc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f4e9a491f12dc4f6b3cc7eda69ec92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gae6f4e9a491f12dc4f6b3cc7eda69ec92">IOMUXC_GPR_GPR4_SAI3_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_SAI3_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_SAI3_STOP_ACK_MASK)</td></tr>
<tr class="separator:gae6f4e9a491f12dc4f6b3cc7eda69ec92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf8ea221dd07dd7ceed361e975e83933"><td class="memItemLeft" align="right" valign="top"><a id="gaaf8ea221dd07dd7ceed361e975e83933"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_SEMC_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:gaaf8ea221dd07dd7ceed361e975e83933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad270769df1789650716c8c5cd6724072"><td class="memItemLeft" align="right" valign="top"><a id="gad270769df1789650716c8c5cd6724072"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_SEMC_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gad270769df1789650716c8c5cd6724072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb27266dd6920da6557f0497d6a1d993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaeb27266dd6920da6557f0497d6a1d993">IOMUXC_GPR_GPR4_SEMC_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_SEMC_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_SEMC_STOP_ACK_MASK)</td></tr>
<tr class="separator:gaeb27266dd6920da6557f0497d6a1d993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b50eff42dc5f5f814f709ff321f90f"><td class="memItemLeft" align="right" valign="top"><a id="ga79b50eff42dc5f5f814f709ff321f90f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_PIT_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:ga79b50eff42dc5f5f814f709ff321f90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7204642586b05fbfeb5091283185ecdb"><td class="memItemLeft" align="right" valign="top"><a id="ga7204642586b05fbfeb5091283185ecdb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_PIT_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga7204642586b05fbfeb5091283185ecdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea997be34027823b25e54a095afff16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gabea997be34027823b25e54a095afff16">IOMUXC_GPR_GPR4_PIT_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_PIT_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_PIT_STOP_ACK_MASK)</td></tr>
<tr class="separator:gabea997be34027823b25e54a095afff16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd494b18673d9fb0d0a03f4c03478a1"><td class="memItemLeft" align="right" valign="top"><a id="ga5fd494b18673d9fb0d0a03f4c03478a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_FLEXSPI_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:ga5fd494b18673d9fb0d0a03f4c03478a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e32047963e207d4a8d374932954614"><td class="memItemLeft" align="right" valign="top"><a id="gae5e32047963e207d4a8d374932954614"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_FLEXSPI_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gae5e32047963e207d4a8d374932954614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4655fffc288177cb41471001fa587c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga2f4655fffc288177cb41471001fa587c">IOMUXC_GPR_GPR4_FLEXSPI_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_FLEXSPI_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_FLEXSPI_STOP_ACK_MASK)</td></tr>
<tr class="separator:ga2f4655fffc288177cb41471001fa587c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa457ac8878885bb3b1462465381b14d0"><td class="memItemLeft" align="right" valign="top"><a id="gaa457ac8878885bb3b1462465381b14d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_FLEXIO1_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:gaa457ac8878885bb3b1462465381b14d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5e4353a47ce35d501d86b3973ee562"><td class="memItemLeft" align="right" valign="top"><a id="gace5e4353a47ce35d501d86b3973ee562"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR4_FLEXIO1_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gace5e4353a47ce35d501d86b3973ee562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c8e490d394c1db6ae50db5a09816f68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga9c8e490d394c1db6ae50db5a09816f68">IOMUXC_GPR_GPR4_FLEXIO1_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_FLEXIO1_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_FLEXIO1_STOP_ACK_MASK)</td></tr>
<tr class="separator:ga9c8e490d394c1db6ae50db5a09816f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR5 - GPR5 General Purpose Register</h2></td></tr>
<tr class="memitem:ga2a47c8f521d351c0e1ac9ec11e9984ac"><td class="memItemLeft" align="right" valign="top"><a id="ga2a47c8f521d351c0e1ac9ec11e9984ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR5_WDOG1_MASK_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga2a47c8f521d351c0e1ac9ec11e9984ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ac4210b977eb5344c862e5ab328c10"><td class="memItemLeft" align="right" valign="top"><a id="ga20ac4210b977eb5344c862e5ab328c10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR5_WDOG1_MASK_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga20ac4210b977eb5344c862e5ab328c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df946a5d7d84f1cf93575fc4ee49049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga5df946a5d7d84f1cf93575fc4ee49049">IOMUXC_GPR_GPR5_WDOG1_MASK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR5_WDOG1_MASK_SHIFT)) &amp; IOMUXC_GPR_GPR5_WDOG1_MASK_MASK)</td></tr>
<tr class="separator:ga5df946a5d7d84f1cf93575fc4ee49049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14e3ef7e12d1d562d910e074414aa6f"><td class="memItemLeft" align="right" valign="top"><a id="gab14e3ef7e12d1d562d910e074414aa6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR5_WDOG2_MASK_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gab14e3ef7e12d1d562d910e074414aa6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4435a89a797e5fe2ca31d4f0669e610"><td class="memItemLeft" align="right" valign="top"><a id="gac4435a89a797e5fe2ca31d4f0669e610"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR5_WDOG2_MASK_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gac4435a89a797e5fe2ca31d4f0669e610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b40027ae9aaed575ce942fb6ab5b3af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga7b40027ae9aaed575ce942fb6ab5b3af">IOMUXC_GPR_GPR5_WDOG2_MASK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR5_WDOG2_MASK_SHIFT)) &amp; IOMUXC_GPR_GPR5_WDOG2_MASK_MASK)</td></tr>
<tr class="separator:ga7b40027ae9aaed575ce942fb6ab5b3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae2e7e6df63416620ea95201a237fb2"><td class="memItemLeft" align="right" valign="top"><a id="gaeae2e7e6df63416620ea95201a237fb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:gaeae2e7e6df63416620ea95201a237fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd90914555d08dc45677667576176170"><td class="memItemLeft" align="right" valign="top"><a id="gadd90914555d08dc45677667576176170"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gadd90914555d08dc45677667576176170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad820213749c0f9ebda8c0460033e057a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gad820213749c0f9ebda8c0460033e057a">IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_MASK)</td></tr>
<tr class="separator:gad820213749c0f9ebda8c0460033e057a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf40ec248250ea86ffe374e4f9d83514"><td class="memItemLeft" align="right" valign="top"><a id="gacf40ec248250ea86ffe374e4f9d83514"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:gacf40ec248250ea86ffe374e4f9d83514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga452b3ad0c0c3610aa279713e46e73786"><td class="memItemLeft" align="right" valign="top"><a id="ga452b3ad0c0c3610aa279713e46e73786"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga452b3ad0c0c3610aa279713e46e73786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a7c114010b91f9d55622b640e4f133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga91a7c114010b91f9d55622b640e4f133">IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL_MASK)</td></tr>
<tr class="separator:ga91a7c114010b91f9d55622b640e4f133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9963fdcda0f971e00b839aea7016b7f5"><td class="memItemLeft" align="right" valign="top"><a id="ga9963fdcda0f971e00b839aea7016b7f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga9963fdcda0f971e00b839aea7016b7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931bd48cb1b2b5b70475b745ea3d7b44"><td class="memItemLeft" align="right" valign="top"><a id="ga931bd48cb1b2b5b70475b745ea3d7b44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga931bd48cb1b2b5b70475b745ea3d7b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae2ac4912cc6941de89e84aa3b7c365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gafae2ac4912cc6941de89e84aa3b7c365">IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1_SHIFT)) &amp; IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1_MASK)</td></tr>
<tr class="separator:gafae2ac4912cc6941de89e84aa3b7c365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf545944cf2d44e560674e4e5d6c25060"><td class="memItemLeft" align="right" valign="top"><a id="gaf545944cf2d44e560674e4e5d6c25060"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gaf545944cf2d44e560674e4e5d6c25060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f87aa17e058765e9914b62ab5379a5"><td class="memItemLeft" align="right" valign="top"><a id="gac4f87aa17e058765e9914b62ab5379a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gac4f87aa17e058765e9914b62ab5379a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbffcbe39d45251f56aafeebb27da4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga9bbffcbe39d45251f56aafeebb27da4f">IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_SHIFT)) &amp; IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_MASK)</td></tr>
<tr class="separator:ga9bbffcbe39d45251f56aafeebb27da4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR6 - GPR6 General Purpose Register</h2></td></tr>
<tr class="memitem:ga4940f37224b97afe2bcba136b1069eea"><td class="memItemLeft" align="right" valign="top"><a id="ga4940f37224b97afe2bcba136b1069eea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga4940f37224b97afe2bcba136b1069eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9590d0402a1898eb961502e4c1d67b12"><td class="memItemLeft" align="right" valign="top"><a id="ga9590d0402a1898eb961502e4c1d67b12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9590d0402a1898eb961502e4c1d67b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef01341a7948689f365226ef315cb25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga3ef01341a7948689f365226ef315cb25">IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL_MASK)</td></tr>
<tr class="separator:ga3ef01341a7948689f365226ef315cb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba345df100a22777f14756ccc82ee3b6"><td class="memItemLeft" align="right" valign="top"><a id="gaba345df100a22777f14756ccc82ee3b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_QTIMER1_TRM1_INPUT_SEL_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaba345df100a22777f14756ccc82ee3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60ce0aaf6723fbbc9565fc1fc984bd8"><td class="memItemLeft" align="right" valign="top"><a id="gac60ce0aaf6723fbbc9565fc1fc984bd8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_QTIMER1_TRM1_INPUT_SEL_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac60ce0aaf6723fbbc9565fc1fc984bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga080b8c7b7f8464964f1ba5e7dec0e47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga080b8c7b7f8464964f1ba5e7dec0e47b">IOMUXC_GPR_GPR6_QTIMER1_TRM1_INPUT_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_QTIMER1_TRM1_INPUT_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR6_QTIMER1_TRM1_INPUT_SEL_MASK)</td></tr>
<tr class="separator:ga080b8c7b7f8464964f1ba5e7dec0e47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4bc57d242f0ee6dfc641a1f38970d8"><td class="memItemLeft" align="right" valign="top"><a id="gaac4bc57d242f0ee6dfc641a1f38970d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_QTIMER1_TRM2_INPUT_SEL_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gaac4bc57d242f0ee6dfc641a1f38970d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab189e095af50af054b194231685036"><td class="memItemLeft" align="right" valign="top"><a id="ga5ab189e095af50af054b194231685036"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_QTIMER1_TRM2_INPUT_SEL_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5ab189e095af50af054b194231685036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92187f1e2cab72e281ade2cc1bb93c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga92187f1e2cab72e281ade2cc1bb93c57">IOMUXC_GPR_GPR6_QTIMER1_TRM2_INPUT_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_QTIMER1_TRM2_INPUT_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR6_QTIMER1_TRM2_INPUT_SEL_MASK)</td></tr>
<tr class="separator:ga92187f1e2cab72e281ade2cc1bb93c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841dc8dc01be8edca98a5c0ab267f3db"><td class="memItemLeft" align="right" valign="top"><a id="ga841dc8dc01be8edca98a5c0ab267f3db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_QTIMER1_TRM3_INPUT_SEL_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga841dc8dc01be8edca98a5c0ab267f3db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14c18e1b43ee1705e82334e2b2bd014"><td class="memItemLeft" align="right" valign="top"><a id="gad14c18e1b43ee1705e82334e2b2bd014"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_QTIMER1_TRM3_INPUT_SEL_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad14c18e1b43ee1705e82334e2b2bd014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e9d3f57470dda9e06321c5163ec169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga15e9d3f57470dda9e06321c5163ec169">IOMUXC_GPR_GPR6_QTIMER1_TRM3_INPUT_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_QTIMER1_TRM3_INPUT_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR6_QTIMER1_TRM3_INPUT_SEL_MASK)</td></tr>
<tr class="separator:ga15e9d3f57470dda9e06321c5163ec169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebe17fc47cfb4f7c3aaf8bb951e7158c"><td class="memItemLeft" align="right" valign="top"><a id="gaebe17fc47cfb4f7c3aaf8bb951e7158c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_QTIMER2_TRM0_INPUT_SEL_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gaebe17fc47cfb4f7c3aaf8bb951e7158c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa37ddf487afd9d18303d778bd78ae184"><td class="memItemLeft" align="right" valign="top"><a id="gaa37ddf487afd9d18303d778bd78ae184"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_QTIMER2_TRM0_INPUT_SEL_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa37ddf487afd9d18303d778bd78ae184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc31a48eed9db9520ec5cc3255b71f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga9fc31a48eed9db9520ec5cc3255b71f2">IOMUXC_GPR_GPR6_QTIMER2_TRM0_INPUT_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_QTIMER2_TRM0_INPUT_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR6_QTIMER2_TRM0_INPUT_SEL_MASK)</td></tr>
<tr class="separator:ga9fc31a48eed9db9520ec5cc3255b71f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0e0c82f6a9d876629e4443f6126bde"><td class="memItemLeft" align="right" valign="top"><a id="gade0e0c82f6a9d876629e4443f6126bde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_QTIMER2_TRM1_INPUT_SEL_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:gade0e0c82f6a9d876629e4443f6126bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf75e8affca3e2060fe29f923cc15e0e3"><td class="memItemLeft" align="right" valign="top"><a id="gaf75e8affca3e2060fe29f923cc15e0e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_QTIMER2_TRM1_INPUT_SEL_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaf75e8affca3e2060fe29f923cc15e0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4325790fcc7fc93f3a0db63886f332ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga4325790fcc7fc93f3a0db63886f332ad">IOMUXC_GPR_GPR6_QTIMER2_TRM1_INPUT_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_QTIMER2_TRM1_INPUT_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR6_QTIMER2_TRM1_INPUT_SEL_MASK)</td></tr>
<tr class="separator:ga4325790fcc7fc93f3a0db63886f332ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab67b2c266a1a06667ea13abee51075fb"><td class="memItemLeft" align="right" valign="top"><a id="gab67b2c266a1a06667ea13abee51075fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_QTIMER2_TRM2_INPUT_SEL_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gab67b2c266a1a06667ea13abee51075fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd188a0b44cce5825aa96538ffd870e5"><td class="memItemLeft" align="right" valign="top"><a id="gafd188a0b44cce5825aa96538ffd870e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_QTIMER2_TRM2_INPUT_SEL_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gafd188a0b44cce5825aa96538ffd870e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59b8b772f6b84a4f0fbed34e6b83823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gac59b8b772f6b84a4f0fbed34e6b83823">IOMUXC_GPR_GPR6_QTIMER2_TRM2_INPUT_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_QTIMER2_TRM2_INPUT_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR6_QTIMER2_TRM2_INPUT_SEL_MASK)</td></tr>
<tr class="separator:gac59b8b772f6b84a4f0fbed34e6b83823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87aaaf74f792a02e19e31a70add6a893"><td class="memItemLeft" align="right" valign="top"><a id="ga87aaaf74f792a02e19e31a70add6a893"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_QTIMER2_TRM3_INPUT_SEL_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga87aaaf74f792a02e19e31a70add6a893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e527a56161258b1e00ef58212a2660f"><td class="memItemLeft" align="right" valign="top"><a id="ga8e527a56161258b1e00ef58212a2660f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_QTIMER2_TRM3_INPUT_SEL_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8e527a56161258b1e00ef58212a2660f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b66fc700e54265fb350c5d9b8e42f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga6b66fc700e54265fb350c5d9b8e42f6e">IOMUXC_GPR_GPR6_QTIMER2_TRM3_INPUT_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_QTIMER2_TRM3_INPUT_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR6_QTIMER2_TRM3_INPUT_SEL_MASK)</td></tr>
<tr class="separator:ga6b66fc700e54265fb350c5d9b8e42f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga482191587077ade76d2601fb3b26b922"><td class="memItemLeft" align="right" valign="top"><a id="ga482191587077ade76d2601fb3b26b922"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_4_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga482191587077ade76d2601fb3b26b922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0f0bd6edd468cecd1c24f04bb9fae5b"><td class="memItemLeft" align="right" valign="top"><a id="gae0f0bd6edd468cecd1c24f04bb9fae5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_4_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae0f0bd6edd468cecd1c24f04bb9fae5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa4878f1b726c1d44367ed4354b23f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga4aa4878f1b726c1d44367ed4354b23f5">IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_4</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_4_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_4_MASK)</td></tr>
<tr class="separator:ga4aa4878f1b726c1d44367ed4354b23f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58e787d72711e25b5caf54ee79208227"><td class="memItemLeft" align="right" valign="top"><a id="ga58e787d72711e25b5caf54ee79208227"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_5_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga58e787d72711e25b5caf54ee79208227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8af20313b29e8f6af8bd59e0cd3d2b5"><td class="memItemLeft" align="right" valign="top"><a id="gac8af20313b29e8f6af8bd59e0cd3d2b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_5_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gac8af20313b29e8f6af8bd59e0cd3d2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad20638f9697e228df94c3196e72b59e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gad20638f9697e228df94c3196e72b59e1">IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_5</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_5_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_5_MASK)</td></tr>
<tr class="separator:gad20638f9697e228df94c3196e72b59e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4c32afe5aab8e4a796f70afaf08985"><td class="memItemLeft" align="right" valign="top"><a id="gadc4c32afe5aab8e4a796f70afaf08985"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_6_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:gadc4c32afe5aab8e4a796f70afaf08985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab413f05ef4cb09be57d00a1cf6147b0"><td class="memItemLeft" align="right" valign="top"><a id="gaab413f05ef4cb09be57d00a1cf6147b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_6_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaab413f05ef4cb09be57d00a1cf6147b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f868389028b259c49da47eea1a0304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gad8f868389028b259c49da47eea1a0304">IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_6</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_6_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_6_MASK)</td></tr>
<tr class="separator:gad8f868389028b259c49da47eea1a0304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga091bfb5771992af273af1bc7c66e092b"><td class="memItemLeft" align="right" valign="top"><a id="ga091bfb5771992af273af1bc7c66e092b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_7_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga091bfb5771992af273af1bc7c66e092b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e40f6f991842a77ead8acf9c039ef4"><td class="memItemLeft" align="right" valign="top"><a id="ga70e40f6f991842a77ead8acf9c039ef4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_7_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga70e40f6f991842a77ead8acf9c039ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41280bb0d401ec6eabc477bf8c97ac43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga41280bb0d401ec6eabc477bf8c97ac43">IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_7</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_7_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_7_MASK)</td></tr>
<tr class="separator:ga41280bb0d401ec6eabc477bf8c97ac43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512d44f4c4265bcbcb38331690b0f0b9"><td class="memItemLeft" align="right" valign="top"><a id="ga512d44f4c4265bcbcb38331690b0f0b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_8_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:ga512d44f4c4265bcbcb38331690b0f0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc5a63fa334e041f7564b269a537a24"><td class="memItemLeft" align="right" valign="top"><a id="ga2fc5a63fa334e041f7564b269a537a24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_8_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga2fc5a63fa334e041f7564b269a537a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f97be3f227cf3d64f1caa294d799a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga02f97be3f227cf3d64f1caa294d799a5">IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_8</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_8_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_8_MASK)</td></tr>
<tr class="separator:ga02f97be3f227cf3d64f1caa294d799a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b8dd695323c8535795efb63b7e7c41"><td class="memItemLeft" align="right" valign="top"><a id="ga65b8dd695323c8535795efb63b7e7c41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_9_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:ga65b8dd695323c8535795efb63b7e7c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1289db689473bd42fd6fbb1a0e6633a"><td class="memItemLeft" align="right" valign="top"><a id="gac1289db689473bd42fd6fbb1a0e6633a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_9_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gac1289db689473bd42fd6fbb1a0e6633a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cff6dd087bfb81e44e600b70e2716cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga5cff6dd087bfb81e44e600b70e2716cb">IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_9</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_9_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_9_MASK)</td></tr>
<tr class="separator:ga5cff6dd087bfb81e44e600b70e2716cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bace99d75b7721d9d773329bfc46fab"><td class="memItemLeft" align="right" valign="top"><a id="ga9bace99d75b7721d9d773329bfc46fab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_10_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:ga9bace99d75b7721d9d773329bfc46fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5101b96b17fd157cf4541a8497eb22d3"><td class="memItemLeft" align="right" valign="top"><a id="ga5101b96b17fd157cf4541a8497eb22d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_10_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga5101b96b17fd157cf4541a8497eb22d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38c4a80648c8670ddd974d444642749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gad38c4a80648c8670ddd974d444642749">IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_10</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_10_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_10_MASK)</td></tr>
<tr class="separator:gad38c4a80648c8670ddd974d444642749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671b723e4dc891891b7b6be9385101f3"><td class="memItemLeft" align="right" valign="top"><a id="ga671b723e4dc891891b7b6be9385101f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_11_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:ga671b723e4dc891891b7b6be9385101f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6665cfd607035736890d6ddd577a33a7"><td class="memItemLeft" align="right" valign="top"><a id="ga6665cfd607035736890d6ddd577a33a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_11_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga6665cfd607035736890d6ddd577a33a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b82823d85849f7e451c1c57be77f56b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga0b82823d85849f7e451c1c57be77f56b">IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_11</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_11_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_11_MASK)</td></tr>
<tr class="separator:ga0b82823d85849f7e451c1c57be77f56b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818873957f94a2ccbd2126eb1423a464"><td class="memItemLeft" align="right" valign="top"><a id="ga818873957f94a2ccbd2126eb1423a464"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_12_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:ga818873957f94a2ccbd2126eb1423a464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f4ad09d6917f5e81db09d24db90cfb0"><td class="memItemLeft" align="right" valign="top"><a id="ga3f4ad09d6917f5e81db09d24db90cfb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_12_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga3f4ad09d6917f5e81db09d24db90cfb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bdc6a2417d3accb1e7761b7d5668db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga9bdc6a2417d3accb1e7761b7d5668db4">IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_12</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_12_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_12_MASK)</td></tr>
<tr class="separator:ga9bdc6a2417d3accb1e7761b7d5668db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8620ad472b05d7539ad6130c7891e8cc"><td class="memItemLeft" align="right" valign="top"><a id="ga8620ad472b05d7539ad6130c7891e8cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_13_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:ga8620ad472b05d7539ad6130c7891e8cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7defccb28335144a27ab67e507bfa9e4"><td class="memItemLeft" align="right" valign="top"><a id="ga7defccb28335144a27ab67e507bfa9e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_13_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga7defccb28335144a27ab67e507bfa9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48073095882b93457e4db509109d1832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga48073095882b93457e4db509109d1832">IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_13</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_13_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_13_MASK)</td></tr>
<tr class="separator:ga48073095882b93457e4db509109d1832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf291b64ed788da9b31192690f2fc5308"><td class="memItemLeft" align="right" valign="top"><a id="gaf291b64ed788da9b31192690f2fc5308"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_14_MASK</b>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:gaf291b64ed788da9b31192690f2fc5308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11cf504d71fd0829f6ea9f7a0124dc1"><td class="memItemLeft" align="right" valign="top"><a id="gae11cf504d71fd0829f6ea9f7a0124dc1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_14_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gae11cf504d71fd0829f6ea9f7a0124dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0730642e33ec9d69dbc5ebb1312a10bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga0730642e33ec9d69dbc5ebb1312a10bb">IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_14</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_14_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_14_MASK)</td></tr>
<tr class="separator:ga0730642e33ec9d69dbc5ebb1312a10bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf574cd96f94af4feb738157829746afc"><td class="memItemLeft" align="right" valign="top"><a id="gaf574cd96f94af4feb738157829746afc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_15_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:gaf574cd96f94af4feb738157829746afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae213f99a20ef62147ec1fab48c5b55"><td class="memItemLeft" align="right" valign="top"><a id="ga1ae213f99a20ef62147ec1fab48c5b55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_15_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga1ae213f99a20ef62147ec1fab48c5b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab60aab898fa4cc94d547292be096aea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gab60aab898fa4cc94d547292be096aea0">IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_15</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_15_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_15_MASK)</td></tr>
<tr class="separator:gab60aab898fa4cc94d547292be096aea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6224e127f57dfa8ee3457267c721239d"><td class="memItemLeft" align="right" valign="top"><a id="ga6224e127f57dfa8ee3457267c721239d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_16_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga6224e127f57dfa8ee3457267c721239d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1748bee2c644eeb756f98bc0fd6706e9"><td class="memItemLeft" align="right" valign="top"><a id="ga1748bee2c644eeb756f98bc0fd6706e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_16_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga1748bee2c644eeb756f98bc0fd6706e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ffd3bb887252dba83b48f65fdbacce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gae0ffd3bb887252dba83b48f65fdbacce">IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_16</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_16_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_16_MASK)</td></tr>
<tr class="separator:gae0ffd3bb887252dba83b48f65fdbacce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510aca39ba82476a6b1812244c8bebde"><td class="memItemLeft" align="right" valign="top"><a id="ga510aca39ba82476a6b1812244c8bebde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_17_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga510aca39ba82476a6b1812244c8bebde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe8f263195cbae2d1f49b3a9950acb8"><td class="memItemLeft" align="right" valign="top"><a id="ga6fe8f263195cbae2d1f49b3a9950acb8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_17_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga6fe8f263195cbae2d1f49b3a9950acb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea2bf8ddccef86b8566220c715675cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga6ea2bf8ddccef86b8566220c715675cf">IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_17</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_17_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_17_MASK)</td></tr>
<tr class="separator:ga6ea2bf8ddccef86b8566220c715675cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656f58ea6a1b15bb7bcd30ca63e2fd35"><td class="memItemLeft" align="right" valign="top"><a id="ga656f58ea6a1b15bb7bcd30ca63e2fd35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_18_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga656f58ea6a1b15bb7bcd30ca63e2fd35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5345ecc35218aeaa22eeee708da6a93"><td class="memItemLeft" align="right" valign="top"><a id="gaa5345ecc35218aeaa22eeee708da6a93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_18_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gaa5345ecc35218aeaa22eeee708da6a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab441615fd82ba68c39f2fc88ff73c9a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gab441615fd82ba68c39f2fc88ff73c9a9">IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_18</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_18_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_18_MASK)</td></tr>
<tr class="separator:gab441615fd82ba68c39f2fc88ff73c9a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61a027154d003fe44da4af8e8a58265b"><td class="memItemLeft" align="right" valign="top"><a id="ga61a027154d003fe44da4af8e8a58265b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga61a027154d003fe44da4af8e8a58265b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7292e3c138ce32ddfaf2566c18c4c03f"><td class="memItemLeft" align="right" valign="top"><a id="ga7292e3c138ce32ddfaf2566c18c4c03f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga7292e3c138ce32ddfaf2566c18c4c03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7adccb3edfbe56d89fa650c44cb8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga5c7adccb3edfbe56d89fa650c44cb8d1">IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19_MASK)</td></tr>
<tr class="separator:ga5c7adccb3edfbe56d89fa650c44cb8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR7 - GPR7 General Purpose Register</h2></td></tr>
<tr class="memitem:gab2455897ebadbff62245c18f4231f3c8"><td class="memItemLeft" align="right" valign="top"><a id="gab2455897ebadbff62245c18f4231f3c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gab2455897ebadbff62245c18f4231f3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e20c80d93f04821b60ffa28a515c401"><td class="memItemLeft" align="right" valign="top"><a id="ga7e20c80d93f04821b60ffa28a515c401"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7e20c80d93f04821b60ffa28a515c401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac785df9bbc683358bfbec2c695ee35ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gac785df9bbc683358bfbec2c695ee35ab">IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ_MASK)</td></tr>
<tr class="separator:gac785df9bbc683358bfbec2c695ee35ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81d09517edc59cfcdea812f85bb67ce"><td class="memItemLeft" align="right" valign="top"><a id="gae81d09517edc59cfcdea812f85bb67ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPI2C2_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gae81d09517edc59cfcdea812f85bb67ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa54518b2b1c5b656d21ad249af1f3893"><td class="memItemLeft" align="right" valign="top"><a id="gaa54518b2b1c5b656d21ad249af1f3893"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPI2C2_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa54518b2b1c5b656d21ad249af1f3893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e62f3b98573ffab6125deaf7619f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga83e62f3b98573ffab6125deaf7619f19">IOMUXC_GPR_GPR7_LPI2C2_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPI2C2_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPI2C2_STOP_REQ_MASK)</td></tr>
<tr class="separator:ga83e62f3b98573ffab6125deaf7619f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0820edd27c07dd698046c26ed6a5aa5"><td class="memItemLeft" align="right" valign="top"><a id="gad0820edd27c07dd698046c26ed6a5aa5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPI2C3_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gad0820edd27c07dd698046c26ed6a5aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3081658161aa50d6d4ad64915db8a412"><td class="memItemLeft" align="right" valign="top"><a id="ga3081658161aa50d6d4ad64915db8a412"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPI2C3_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3081658161aa50d6d4ad64915db8a412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2cd4d2a08181bd0c4082cbcdea34296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gad2cd4d2a08181bd0c4082cbcdea34296">IOMUXC_GPR_GPR7_LPI2C3_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPI2C3_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPI2C3_STOP_REQ_MASK)</td></tr>
<tr class="separator:gad2cd4d2a08181bd0c4082cbcdea34296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa18974f40716e46ac85f9f882f682137"><td class="memItemLeft" align="right" valign="top"><a id="gaa18974f40716e46ac85f9f882f682137"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPI2C4_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gaa18974f40716e46ac85f9f882f682137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a39b989c783b81f7844b411053cf5c"><td class="memItemLeft" align="right" valign="top"><a id="ga37a39b989c783b81f7844b411053cf5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPI2C4_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga37a39b989c783b81f7844b411053cf5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b1f12c3054c26e9ab9f14dbcc81f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga76b1f12c3054c26e9ab9f14dbcc81f7a">IOMUXC_GPR_GPR7_LPI2C4_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPI2C4_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPI2C4_STOP_REQ_MASK)</td></tr>
<tr class="separator:ga76b1f12c3054c26e9ab9f14dbcc81f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf55330ce993b7d49ea0d941a229f58c"><td class="memItemLeft" align="right" valign="top"><a id="gadf55330ce993b7d49ea0d941a229f58c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPSPI1_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gadf55330ce993b7d49ea0d941a229f58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga278969d8aede64826078032753e50ab3"><td class="memItemLeft" align="right" valign="top"><a id="ga278969d8aede64826078032753e50ab3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPSPI1_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga278969d8aede64826078032753e50ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d75268c99c7d22da1e822c36bc8d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga68d75268c99c7d22da1e822c36bc8d8c">IOMUXC_GPR_GPR7_LPSPI1_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPSPI1_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPSPI1_STOP_REQ_MASK)</td></tr>
<tr class="separator:ga68d75268c99c7d22da1e822c36bc8d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b6d12a65ebf116e74755878893a1149"><td class="memItemLeft" align="right" valign="top"><a id="ga4b6d12a65ebf116e74755878893a1149"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPSPI2_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga4b6d12a65ebf116e74755878893a1149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f22e055daf8b89b333bb5c7c7dc3c8"><td class="memItemLeft" align="right" valign="top"><a id="ga24f22e055daf8b89b333bb5c7c7dc3c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPSPI2_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga24f22e055daf8b89b333bb5c7c7dc3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1facda16cca97992a87bec2bfed5e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gace1facda16cca97992a87bec2bfed5e4">IOMUXC_GPR_GPR7_LPSPI2_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPSPI2_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPSPI2_STOP_REQ_MASK)</td></tr>
<tr class="separator:gace1facda16cca97992a87bec2bfed5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00913d9ffa7149f4e0e2fc2dc4389d04"><td class="memItemLeft" align="right" valign="top"><a id="ga00913d9ffa7149f4e0e2fc2dc4389d04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPSPI3_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga00913d9ffa7149f4e0e2fc2dc4389d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa932a5794bc81c514ef6f026a708dda6"><td class="memItemLeft" align="right" valign="top"><a id="gaa932a5794bc81c514ef6f026a708dda6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPSPI3_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaa932a5794bc81c514ef6f026a708dda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d270dcc644424e9af4264f24d0a8e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gad5d270dcc644424e9af4264f24d0a8e9">IOMUXC_GPR_GPR7_LPSPI3_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPSPI3_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPSPI3_STOP_REQ_MASK)</td></tr>
<tr class="separator:gad5d270dcc644424e9af4264f24d0a8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e8621761e1549509cd9b59ca360511"><td class="memItemLeft" align="right" valign="top"><a id="ga15e8621761e1549509cd9b59ca360511"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPSPI4_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga15e8621761e1549509cd9b59ca360511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ed1b3cb0a9211cbfe44c836e15a0b2"><td class="memItemLeft" align="right" valign="top"><a id="ga54ed1b3cb0a9211cbfe44c836e15a0b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPSPI4_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga54ed1b3cb0a9211cbfe44c836e15a0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46738ae50be4a74c0031ed0af6dac921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga46738ae50be4a74c0031ed0af6dac921">IOMUXC_GPR_GPR7_LPSPI4_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPSPI4_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPSPI4_STOP_REQ_MASK)</td></tr>
<tr class="separator:ga46738ae50be4a74c0031ed0af6dac921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcf37d47e54e606d4637a4582b603271"><td class="memItemLeft" align="right" valign="top"><a id="gadcf37d47e54e606d4637a4582b603271"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART1_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:gadcf37d47e54e606d4637a4582b603271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea48ee29ab67129b5eb374e32a96f21"><td class="memItemLeft" align="right" valign="top"><a id="gadea48ee29ab67129b5eb374e32a96f21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART1_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gadea48ee29ab67129b5eb374e32a96f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9918d233cf486be4cd72db0dbee18bd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga9918d233cf486be4cd72db0dbee18bd0">IOMUXC_GPR_GPR7_LPUART1_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART1_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART1_STOP_REQ_MASK)</td></tr>
<tr class="separator:ga9918d233cf486be4cd72db0dbee18bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe3b8bc2cfdd2e62fec99ff3266452c"><td class="memItemLeft" align="right" valign="top"><a id="ga9fe3b8bc2cfdd2e62fec99ff3266452c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART2_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:ga9fe3b8bc2cfdd2e62fec99ff3266452c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd42396eaa9e1e87158cbdaf35bd395"><td class="memItemLeft" align="right" valign="top"><a id="ga4dd42396eaa9e1e87158cbdaf35bd395"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART2_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga4dd42396eaa9e1e87158cbdaf35bd395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeadb202693741eb7b0c530817d37f5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaeadb202693741eb7b0c530817d37f5e6">IOMUXC_GPR_GPR7_LPUART2_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART2_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART2_STOP_REQ_MASK)</td></tr>
<tr class="separator:gaeadb202693741eb7b0c530817d37f5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38cb675761912b9ded426431b01c2968"><td class="memItemLeft" align="right" valign="top"><a id="ga38cb675761912b9ded426431b01c2968"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART3_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:ga38cb675761912b9ded426431b01c2968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5094b56540fc85b6e05f834b716187f"><td class="memItemLeft" align="right" valign="top"><a id="gaf5094b56540fc85b6e05f834b716187f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART3_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf5094b56540fc85b6e05f834b716187f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9542783606f314e41234bee3fef9e594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga9542783606f314e41234bee3fef9e594">IOMUXC_GPR_GPR7_LPUART3_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART3_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART3_STOP_REQ_MASK)</td></tr>
<tr class="separator:ga9542783606f314e41234bee3fef9e594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4383a2274069d68c3677499b32a748fc"><td class="memItemLeft" align="right" valign="top"><a id="ga4383a2274069d68c3677499b32a748fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART4_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga4383a2274069d68c3677499b32a748fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace956cb38222927a5cbdb382ea222592"><td class="memItemLeft" align="right" valign="top"><a id="gace956cb38222927a5cbdb382ea222592"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART4_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gace956cb38222927a5cbdb382ea222592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b9df72f8b19887e42f8af8b35995fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga91b9df72f8b19887e42f8af8b35995fc">IOMUXC_GPR_GPR7_LPUART4_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART4_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART4_STOP_REQ_MASK)</td></tr>
<tr class="separator:ga91b9df72f8b19887e42f8af8b35995fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4bd89f714e037dd6c068ba7cdf1dd81"><td class="memItemLeft" align="right" valign="top"><a id="gad4bd89f714e037dd6c068ba7cdf1dd81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART5_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:gad4bd89f714e037dd6c068ba7cdf1dd81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98cb2ba79ef23be25eb5bb18d5e5357a"><td class="memItemLeft" align="right" valign="top"><a id="ga98cb2ba79ef23be25eb5bb18d5e5357a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART5_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga98cb2ba79ef23be25eb5bb18d5e5357a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e926e27746b9b3acd967eccd4e1287b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga0e926e27746b9b3acd967eccd4e1287b">IOMUXC_GPR_GPR7_LPUART5_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART5_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART5_STOP_REQ_MASK)</td></tr>
<tr class="separator:ga0e926e27746b9b3acd967eccd4e1287b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab361a6f755517f6f2b77a9f63aecae8"><td class="memItemLeft" align="right" valign="top"><a id="gaab361a6f755517f6f2b77a9f63aecae8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART6_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:gaab361a6f755517f6f2b77a9f63aecae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea862ff94fdad42e6268cc66a3baa25d"><td class="memItemLeft" align="right" valign="top"><a id="gaea862ff94fdad42e6268cc66a3baa25d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART6_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaea862ff94fdad42e6268cc66a3baa25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4bea88b6815224f52e77e8ab97a5e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga3c4bea88b6815224f52e77e8ab97a5e0">IOMUXC_GPR_GPR7_LPUART6_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART6_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART6_STOP_REQ_MASK)</td></tr>
<tr class="separator:ga3c4bea88b6815224f52e77e8ab97a5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab57062f966b54103c5667ac3f1ff7d2"><td class="memItemLeft" align="right" valign="top"><a id="gaab57062f966b54103c5667ac3f1ff7d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART7_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:gaab57062f966b54103c5667ac3f1ff7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cecd3a4d2228d8b060706fcc12a40f5"><td class="memItemLeft" align="right" valign="top"><a id="ga1cecd3a4d2228d8b060706fcc12a40f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART7_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga1cecd3a4d2228d8b060706fcc12a40f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a986e7490867fb284d1f5b4a55df57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gab3a986e7490867fb284d1f5b4a55df57">IOMUXC_GPR_GPR7_LPUART7_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART7_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART7_STOP_REQ_MASK)</td></tr>
<tr class="separator:gab3a986e7490867fb284d1f5b4a55df57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1bf99851fc5511457eaa6d7d602590e"><td class="memItemLeft" align="right" valign="top"><a id="gaf1bf99851fc5511457eaa6d7d602590e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART8_STOP_REQ_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:gaf1bf99851fc5511457eaa6d7d602590e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef94d60ced436d9a4ab2364fd10ce8f"><td class="memItemLeft" align="right" valign="top"><a id="ga9ef94d60ced436d9a4ab2364fd10ce8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART8_STOP_REQ_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga9ef94d60ced436d9a4ab2364fd10ce8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga135ff667f0b673430971f19bf2f21164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga135ff667f0b673430971f19bf2f21164">IOMUXC_GPR_GPR7_LPUART8_STOP_REQ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART8_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART8_STOP_REQ_MASK)</td></tr>
<tr class="separator:ga135ff667f0b673430971f19bf2f21164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f4258244eedbc15208af5b752545c2"><td class="memItemLeft" align="right" valign="top"><a id="ga66f4258244eedbc15208af5b752545c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPI2C1_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga66f4258244eedbc15208af5b752545c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga531d38d91ece5de50912a0cd9e2ace06"><td class="memItemLeft" align="right" valign="top"><a id="ga531d38d91ece5de50912a0cd9e2ace06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPI2C1_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga531d38d91ece5de50912a0cd9e2ace06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac261a13736bfdd227a0f45b474e809e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gac261a13736bfdd227a0f45b474e809e7">IOMUXC_GPR_GPR7_LPI2C1_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPI2C1_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPI2C1_STOP_ACK_MASK)</td></tr>
<tr class="separator:gac261a13736bfdd227a0f45b474e809e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27dc40c0407420870ee31ddede088826"><td class="memItemLeft" align="right" valign="top"><a id="ga27dc40c0407420870ee31ddede088826"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPI2C2_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga27dc40c0407420870ee31ddede088826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3c7ff02ebecd8e61fea527733a852d"><td class="memItemLeft" align="right" valign="top"><a id="ga6d3c7ff02ebecd8e61fea527733a852d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPI2C2_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga6d3c7ff02ebecd8e61fea527733a852d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08dc438a8a5d8859292b8827e35d33a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga08dc438a8a5d8859292b8827e35d33a6">IOMUXC_GPR_GPR7_LPI2C2_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPI2C2_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPI2C2_STOP_ACK_MASK)</td></tr>
<tr class="separator:ga08dc438a8a5d8859292b8827e35d33a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76fc447973fe4dd652cf6fb126b78469"><td class="memItemLeft" align="right" valign="top"><a id="ga76fc447973fe4dd652cf6fb126b78469"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPI2C3_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga76fc447973fe4dd652cf6fb126b78469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad182115f8b7dfd8721aee84253e30328"><td class="memItemLeft" align="right" valign="top"><a id="gad182115f8b7dfd8721aee84253e30328"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPI2C3_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gad182115f8b7dfd8721aee84253e30328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga754daef2550ba38d2910b24a1a20d959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga754daef2550ba38d2910b24a1a20d959">IOMUXC_GPR_GPR7_LPI2C3_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPI2C3_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPI2C3_STOP_ACK_MASK)</td></tr>
<tr class="separator:ga754daef2550ba38d2910b24a1a20d959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c31b7285e6f9a9f63e4982c506ae761"><td class="memItemLeft" align="right" valign="top"><a id="ga1c31b7285e6f9a9f63e4982c506ae761"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPI2C4_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga1c31b7285e6f9a9f63e4982c506ae761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e4aa230544fe7a8bae11ab12076a9f9"><td class="memItemLeft" align="right" valign="top"><a id="ga3e4aa230544fe7a8bae11ab12076a9f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPI2C4_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga3e4aa230544fe7a8bae11ab12076a9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff62874acfb2635343e0f02a109c2b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga7ff62874acfb2635343e0f02a109c2b2">IOMUXC_GPR_GPR7_LPI2C4_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPI2C4_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPI2C4_STOP_ACK_MASK)</td></tr>
<tr class="separator:ga7ff62874acfb2635343e0f02a109c2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a34b885d6872ef89882dd0b1a774ea"><td class="memItemLeft" align="right" valign="top"><a id="ga91a34b885d6872ef89882dd0b1a774ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPSPI1_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:ga91a34b885d6872ef89882dd0b1a774ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae844f3dc321b2e6a17eda1556ddf50a3"><td class="memItemLeft" align="right" valign="top"><a id="gae844f3dc321b2e6a17eda1556ddf50a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPSPI1_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gae844f3dc321b2e6a17eda1556ddf50a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf46875e4eb38663ceeb4ad68494f16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gabdf46875e4eb38663ceeb4ad68494f16">IOMUXC_GPR_GPR7_LPSPI1_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPSPI1_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPSPI1_STOP_ACK_MASK)</td></tr>
<tr class="separator:gabdf46875e4eb38663ceeb4ad68494f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa506eb3c7dd07234953d252e101e3b1e"><td class="memItemLeft" align="right" valign="top"><a id="gaa506eb3c7dd07234953d252e101e3b1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPSPI2_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:gaa506eb3c7dd07234953d252e101e3b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa94288f5f4625fbca51b28773ead95b9"><td class="memItemLeft" align="right" valign="top"><a id="gaa94288f5f4625fbca51b28773ead95b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPSPI2_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaa94288f5f4625fbca51b28773ead95b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa358a697ce92595caed7ab2582be3595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaa358a697ce92595caed7ab2582be3595">IOMUXC_GPR_GPR7_LPSPI2_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPSPI2_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPSPI2_STOP_ACK_MASK)</td></tr>
<tr class="separator:gaa358a697ce92595caed7ab2582be3595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16551343243dd4bb4330a0b0bbe9bc0b"><td class="memItemLeft" align="right" valign="top"><a id="ga16551343243dd4bb4330a0b0bbe9bc0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPSPI3_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:ga16551343243dd4bb4330a0b0bbe9bc0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a6177ddd50ee5fafba2dd34cf7669ae"><td class="memItemLeft" align="right" valign="top"><a id="ga6a6177ddd50ee5fafba2dd34cf7669ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPSPI3_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga6a6177ddd50ee5fafba2dd34cf7669ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51daf6c6e3e7bace5ca2c2f7cbe8b1f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga51daf6c6e3e7bace5ca2c2f7cbe8b1f3">IOMUXC_GPR_GPR7_LPSPI3_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPSPI3_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPSPI3_STOP_ACK_MASK)</td></tr>
<tr class="separator:ga51daf6c6e3e7bace5ca2c2f7cbe8b1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7826896b90e182b069a68a5b9b24803f"><td class="memItemLeft" align="right" valign="top"><a id="ga7826896b90e182b069a68a5b9b24803f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPSPI4_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:ga7826896b90e182b069a68a5b9b24803f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f6d9e4d92e2fe2bd462ad07638c4369"><td class="memItemLeft" align="right" valign="top"><a id="ga1f6d9e4d92e2fe2bd462ad07638c4369"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPSPI4_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga1f6d9e4d92e2fe2bd462ad07638c4369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ac378e4ad271c00140f463a77fe58f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaa7ac378e4ad271c00140f463a77fe58f">IOMUXC_GPR_GPR7_LPSPI4_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPSPI4_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPSPI4_STOP_ACK_MASK)</td></tr>
<tr class="separator:gaa7ac378e4ad271c00140f463a77fe58f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5954ba8d994cc1f5f56d943dfe5cb753"><td class="memItemLeft" align="right" valign="top"><a id="ga5954ba8d994cc1f5f56d943dfe5cb753"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART1_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:ga5954ba8d994cc1f5f56d943dfe5cb753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25fcf1ea5344b71d4ed5e9eebe9cedb2"><td class="memItemLeft" align="right" valign="top"><a id="ga25fcf1ea5344b71d4ed5e9eebe9cedb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART1_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga25fcf1ea5344b71d4ed5e9eebe9cedb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1706fbfb8962d59a4bb649daf4b185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gabe1706fbfb8962d59a4bb649daf4b185">IOMUXC_GPR_GPR7_LPUART1_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART1_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART1_STOP_ACK_MASK)</td></tr>
<tr class="separator:gabe1706fbfb8962d59a4bb649daf4b185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6e3572589bc8f85ecb49e1cca1762da"><td class="memItemLeft" align="right" valign="top"><a id="gae6e3572589bc8f85ecb49e1cca1762da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART2_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:gae6e3572589bc8f85ecb49e1cca1762da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c065c5fd62dc6866509feb389ede085"><td class="memItemLeft" align="right" valign="top"><a id="ga0c065c5fd62dc6866509feb389ede085"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART2_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga0c065c5fd62dc6866509feb389ede085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga272e083c45d95d1d3ac6ecdc4ab8bdb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga272e083c45d95d1d3ac6ecdc4ab8bdb9">IOMUXC_GPR_GPR7_LPUART2_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART2_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART2_STOP_ACK_MASK)</td></tr>
<tr class="separator:ga272e083c45d95d1d3ac6ecdc4ab8bdb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga629624a4a523b26a47a3f3c5383a849f"><td class="memItemLeft" align="right" valign="top"><a id="ga629624a4a523b26a47a3f3c5383a849f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART3_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:ga629624a4a523b26a47a3f3c5383a849f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e8ee8d1153bc86be34d11120f7031d8"><td class="memItemLeft" align="right" valign="top"><a id="ga7e8ee8d1153bc86be34d11120f7031d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART3_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga7e8ee8d1153bc86be34d11120f7031d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac44cb8cb3b50e75818d02729d64185fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gac44cb8cb3b50e75818d02729d64185fc">IOMUXC_GPR_GPR7_LPUART3_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART3_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART3_STOP_ACK_MASK)</td></tr>
<tr class="separator:gac44cb8cb3b50e75818d02729d64185fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bcf79d4a213839b65f64849850c5f6b"><td class="memItemLeft" align="right" valign="top"><a id="ga1bcf79d4a213839b65f64849850c5f6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART4_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:ga1bcf79d4a213839b65f64849850c5f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf85f8e9522758737a7368e25d8208fe"><td class="memItemLeft" align="right" valign="top"><a id="gabf85f8e9522758737a7368e25d8208fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART4_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gabf85f8e9522758737a7368e25d8208fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f94fb7fbc4f75c993b1a8b34424940d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga7f94fb7fbc4f75c993b1a8b34424940d">IOMUXC_GPR_GPR7_LPUART4_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART4_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART4_STOP_ACK_MASK)</td></tr>
<tr class="separator:ga7f94fb7fbc4f75c993b1a8b34424940d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab609248c5294867441851a1509d1e2"><td class="memItemLeft" align="right" valign="top"><a id="gabab609248c5294867441851a1509d1e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART5_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:gabab609248c5294867441851a1509d1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec4b4f441f82c0f7ca451c21f307917"><td class="memItemLeft" align="right" valign="top"><a id="ga7ec4b4f441f82c0f7ca451c21f307917"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART5_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga7ec4b4f441f82c0f7ca451c21f307917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607190fbb50aca7b653234183db5dd43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga607190fbb50aca7b653234183db5dd43">IOMUXC_GPR_GPR7_LPUART5_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART5_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART5_STOP_ACK_MASK)</td></tr>
<tr class="separator:ga607190fbb50aca7b653234183db5dd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcdaa4dd7d329e0e8d446308b0105f33"><td class="memItemLeft" align="right" valign="top"><a id="gafcdaa4dd7d329e0e8d446308b0105f33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART6_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gafcdaa4dd7d329e0e8d446308b0105f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d328fef7a04ecfb3e6b0f69f588173f"><td class="memItemLeft" align="right" valign="top"><a id="ga1d328fef7a04ecfb3e6b0f69f588173f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART6_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga1d328fef7a04ecfb3e6b0f69f588173f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77983cc688da8b7490a3b62dff0d609a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga77983cc688da8b7490a3b62dff0d609a">IOMUXC_GPR_GPR7_LPUART6_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART6_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART6_STOP_ACK_MASK)</td></tr>
<tr class="separator:ga77983cc688da8b7490a3b62dff0d609a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b81e9c5b07319742438c27e37c6d4dc"><td class="memItemLeft" align="right" valign="top"><a id="ga2b81e9c5b07319742438c27e37c6d4dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART7_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga2b81e9c5b07319742438c27e37c6d4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aacf1644fd9ac8a921fdcef48843484"><td class="memItemLeft" align="right" valign="top"><a id="ga7aacf1644fd9ac8a921fdcef48843484"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART7_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga7aacf1644fd9ac8a921fdcef48843484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20cf30961b58c29fecaaf987779d09cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga20cf30961b58c29fecaaf987779d09cc">IOMUXC_GPR_GPR7_LPUART7_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART7_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART7_STOP_ACK_MASK)</td></tr>
<tr class="separator:ga20cf30961b58c29fecaaf987779d09cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89fe4e0c0862c158a3eddbb3b88008c8"><td class="memItemLeft" align="right" valign="top"><a id="ga89fe4e0c0862c158a3eddbb3b88008c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART8_STOP_ACK_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga89fe4e0c0862c158a3eddbb3b88008c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga258be82c98526186e8e36f207e3d7e5f"><td class="memItemLeft" align="right" valign="top"><a id="ga258be82c98526186e8e36f207e3d7e5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR7_LPUART8_STOP_ACK_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga258be82c98526186e8e36f207e3d7e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae49798af153b7ccdc0f43dcaf47592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga6ae49798af153b7ccdc0f43dcaf47592">IOMUXC_GPR_GPR7_LPUART8_STOP_ACK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART8_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART8_STOP_ACK_MASK)</td></tr>
<tr class="separator:ga6ae49798af153b7ccdc0f43dcaf47592"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR8 - GPR8 General Purpose Register</h2></td></tr>
<tr class="memitem:ga5a5e739bb3cf354e93ecc12235fbc028"><td class="memItemLeft" align="right" valign="top"><a id="ga5a5e739bb3cf354e93ecc12235fbc028"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga5a5e739bb3cf354e93ecc12235fbc028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5df38207e594ab2696d0837262ee5e8"><td class="memItemLeft" align="right" valign="top"><a id="gaa5df38207e594ab2696d0837262ee5e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa5df38207e594ab2696d0837262ee5e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5050683cab2391034192ce87c38f28a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gac5050683cab2391034192ce87c38f28a">IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE_MASK)</td></tr>
<tr class="separator:gac5050683cab2391034192ce87c38f28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8edc5415c2bcff223e4f00a45e07aa"><td class="memItemLeft" align="right" valign="top"><a id="ga0f8edc5415c2bcff223e4f00a45e07aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPI2C1_IPG_DOZE_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga0f8edc5415c2bcff223e4f00a45e07aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eaa0e10d09cf929aa561e7d7ac7706d"><td class="memItemLeft" align="right" valign="top"><a id="ga1eaa0e10d09cf929aa561e7d7ac7706d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPI2C1_IPG_DOZE_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga1eaa0e10d09cf929aa561e7d7ac7706d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f03b155b130d0331ccddefa9fefbff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaa1f03b155b130d0331ccddefa9fefbff">IOMUXC_GPR_GPR8_LPI2C1_IPG_DOZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPI2C1_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPI2C1_IPG_DOZE_MASK)</td></tr>
<tr class="separator:gaa1f03b155b130d0331ccddefa9fefbff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3afa31f071cd5d6e83c0f5c5c1e5e5b"><td class="memItemLeft" align="right" valign="top"><a id="gad3afa31f071cd5d6e83c0f5c5c1e5e5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPI2C2_IPG_STOP_MODE_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gad3afa31f071cd5d6e83c0f5c5c1e5e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade98485a4d2756fefa1202d12c1619f3"><td class="memItemLeft" align="right" valign="top"><a id="gade98485a4d2756fefa1202d12c1619f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPI2C2_IPG_STOP_MODE_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gade98485a4d2756fefa1202d12c1619f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga867e0d87589fb6a6279db307bf6ddb03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga867e0d87589fb6a6279db307bf6ddb03">IOMUXC_GPR_GPR8_LPI2C2_IPG_STOP_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPI2C2_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPI2C2_IPG_STOP_MODE_MASK)</td></tr>
<tr class="separator:ga867e0d87589fb6a6279db307bf6ddb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ae60ac347039396a144b24e83b6cc4"><td class="memItemLeft" align="right" valign="top"><a id="gaa0ae60ac347039396a144b24e83b6cc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPI2C2_IPG_DOZE_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gaa0ae60ac347039396a144b24e83b6cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ce2bc75bdadfab7323a8853982b832"><td class="memItemLeft" align="right" valign="top"><a id="ga70ce2bc75bdadfab7323a8853982b832"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPI2C2_IPG_DOZE_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga70ce2bc75bdadfab7323a8853982b832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87759859916b7d553ad445f49f897546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga87759859916b7d553ad445f49f897546">IOMUXC_GPR_GPR8_LPI2C2_IPG_DOZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPI2C2_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPI2C2_IPG_DOZE_MASK)</td></tr>
<tr class="separator:ga87759859916b7d553ad445f49f897546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa836da93bc20815d79bafe9f0b3ebf29"><td class="memItemLeft" align="right" valign="top"><a id="gaa836da93bc20815d79bafe9f0b3ebf29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPI2C3_IPG_STOP_MODE_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gaa836da93bc20815d79bafe9f0b3ebf29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97321f84e917a585dd233489b21bcdb1"><td class="memItemLeft" align="right" valign="top"><a id="ga97321f84e917a585dd233489b21bcdb1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPI2C3_IPG_STOP_MODE_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga97321f84e917a585dd233489b21bcdb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818404332a69ca7980c3a0a9a9361300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga818404332a69ca7980c3a0a9a9361300">IOMUXC_GPR_GPR8_LPI2C3_IPG_STOP_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPI2C3_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPI2C3_IPG_STOP_MODE_MASK)</td></tr>
<tr class="separator:ga818404332a69ca7980c3a0a9a9361300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b7d65cf0cae0939f41ac56fce73f1d1"><td class="memItemLeft" align="right" valign="top"><a id="ga1b7d65cf0cae0939f41ac56fce73f1d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPI2C3_IPG_DOZE_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga1b7d65cf0cae0939f41ac56fce73f1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e43af82dc3771cca5314a4a40f25cfc"><td class="memItemLeft" align="right" valign="top"><a id="ga9e43af82dc3771cca5314a4a40f25cfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPI2C3_IPG_DOZE_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga9e43af82dc3771cca5314a4a40f25cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6427e4da759becb3f5fb44b9b5d0dd99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga6427e4da759becb3f5fb44b9b5d0dd99">IOMUXC_GPR_GPR8_LPI2C3_IPG_DOZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPI2C3_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPI2C3_IPG_DOZE_MASK)</td></tr>
<tr class="separator:ga6427e4da759becb3f5fb44b9b5d0dd99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9184cc993ef718624a6cddcfa92e5ece"><td class="memItemLeft" align="right" valign="top"><a id="ga9184cc993ef718624a6cddcfa92e5ece"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPI2C4_IPG_STOP_MODE_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga9184cc993ef718624a6cddcfa92e5ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813d1e01daf81167d126de94d09e7971"><td class="memItemLeft" align="right" valign="top"><a id="ga813d1e01daf81167d126de94d09e7971"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPI2C4_IPG_STOP_MODE_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga813d1e01daf81167d126de94d09e7971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecb201487d6714b8498cd662e4e2ecbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaecb201487d6714b8498cd662e4e2ecbc">IOMUXC_GPR_GPR8_LPI2C4_IPG_STOP_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPI2C4_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPI2C4_IPG_STOP_MODE_MASK)</td></tr>
<tr class="separator:gaecb201487d6714b8498cd662e4e2ecbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0f5d535977ba73c41493e5719e9fb3"><td class="memItemLeft" align="right" valign="top"><a id="gaac0f5d535977ba73c41493e5719e9fb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPI2C4_IPG_DOZE_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gaac0f5d535977ba73c41493e5719e9fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3358d26851fb23259f6f84413e8cd3ca"><td class="memItemLeft" align="right" valign="top"><a id="ga3358d26851fb23259f6f84413e8cd3ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPI2C4_IPG_DOZE_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga3358d26851fb23259f6f84413e8cd3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa640a608714f442e850d644e91500db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaa640a608714f442e850d644e91500db1">IOMUXC_GPR_GPR8_LPI2C4_IPG_DOZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPI2C4_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPI2C4_IPG_DOZE_MASK)</td></tr>
<tr class="separator:gaa640a608714f442e850d644e91500db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678a33db64c81e4fd317f4e1448a96ba"><td class="memItemLeft" align="right" valign="top"><a id="ga678a33db64c81e4fd317f4e1448a96ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPSPI1_IPG_STOP_MODE_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga678a33db64c81e4fd317f4e1448a96ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7efa48ebb69e0bfcc1b8569c18e3d6"><td class="memItemLeft" align="right" valign="top"><a id="ga4e7efa48ebb69e0bfcc1b8569c18e3d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPSPI1_IPG_STOP_MODE_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4e7efa48ebb69e0bfcc1b8569c18e3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ea586538e500f2fa3b9250f4c31715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gac2ea586538e500f2fa3b9250f4c31715">IOMUXC_GPR_GPR8_LPSPI1_IPG_STOP_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPSPI1_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPSPI1_IPG_STOP_MODE_MASK)</td></tr>
<tr class="separator:gac2ea586538e500f2fa3b9250f4c31715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fbad4fe9bf6d9fe0be8dbbeb588f01"><td class="memItemLeft" align="right" valign="top"><a id="gae1fbad4fe9bf6d9fe0be8dbbeb588f01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPSPI1_IPG_DOZE_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:gae1fbad4fe9bf6d9fe0be8dbbeb588f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d662bd2f2a9f45609aeebb0a34ecf0b"><td class="memItemLeft" align="right" valign="top"><a id="ga7d662bd2f2a9f45609aeebb0a34ecf0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPSPI1_IPG_DOZE_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga7d662bd2f2a9f45609aeebb0a34ecf0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6186b2a11998ec7ec3d6521dfa0a3bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga6186b2a11998ec7ec3d6521dfa0a3bcd">IOMUXC_GPR_GPR8_LPSPI1_IPG_DOZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPSPI1_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPSPI1_IPG_DOZE_MASK)</td></tr>
<tr class="separator:ga6186b2a11998ec7ec3d6521dfa0a3bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7deb33e342645d9d670d2f330f443813"><td class="memItemLeft" align="right" valign="top"><a id="ga7deb33e342645d9d670d2f330f443813"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPSPI2_IPG_STOP_MODE_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:ga7deb33e342645d9d670d2f330f443813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac03c2f15f0a0b032afaaa01f7c20b7ae"><td class="memItemLeft" align="right" valign="top"><a id="gac03c2f15f0a0b032afaaa01f7c20b7ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPSPI2_IPG_STOP_MODE_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gac03c2f15f0a0b032afaaa01f7c20b7ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0e6c220448b70a025b5400801ca08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga9a0e6c220448b70a025b5400801ca08a">IOMUXC_GPR_GPR8_LPSPI2_IPG_STOP_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPSPI2_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPSPI2_IPG_STOP_MODE_MASK)</td></tr>
<tr class="separator:ga9a0e6c220448b70a025b5400801ca08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7a5ead05d4dca92c15c28cccfff28ec"><td class="memItemLeft" align="right" valign="top"><a id="gab7a5ead05d4dca92c15c28cccfff28ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPSPI2_IPG_DOZE_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:gab7a5ead05d4dca92c15c28cccfff28ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ef8098a81d399c831c3917202da905"><td class="memItemLeft" align="right" valign="top"><a id="ga12ef8098a81d399c831c3917202da905"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPSPI2_IPG_DOZE_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga12ef8098a81d399c831c3917202da905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f284eaba302400493a322d11d1487f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga36f284eaba302400493a322d11d1487f">IOMUXC_GPR_GPR8_LPSPI2_IPG_DOZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPSPI2_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPSPI2_IPG_DOZE_MASK)</td></tr>
<tr class="separator:ga36f284eaba302400493a322d11d1487f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaf0a8c802e3e3aace88febd0eb5805a"><td class="memItemLeft" align="right" valign="top"><a id="gabaf0a8c802e3e3aace88febd0eb5805a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPSPI3_IPG_STOP_MODE_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:gabaf0a8c802e3e3aace88febd0eb5805a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6337f50597392432f45aa788cda6020b"><td class="memItemLeft" align="right" valign="top"><a id="ga6337f50597392432f45aa788cda6020b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPSPI3_IPG_STOP_MODE_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga6337f50597392432f45aa788cda6020b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga905abbd2242cb2297f799ee04cc75950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga905abbd2242cb2297f799ee04cc75950">IOMUXC_GPR_GPR8_LPSPI3_IPG_STOP_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPSPI3_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPSPI3_IPG_STOP_MODE_MASK)</td></tr>
<tr class="separator:ga905abbd2242cb2297f799ee04cc75950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07beff6152548031cec4575aee75e45"><td class="memItemLeft" align="right" valign="top"><a id="gad07beff6152548031cec4575aee75e45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPSPI3_IPG_DOZE_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:gad07beff6152548031cec4575aee75e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eb65c62751043be9d0ee0abdf6e0d30"><td class="memItemLeft" align="right" valign="top"><a id="ga6eb65c62751043be9d0ee0abdf6e0d30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPSPI3_IPG_DOZE_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga6eb65c62751043be9d0ee0abdf6e0d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga991cf35429b7bbe673ab0f3a0b263af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga991cf35429b7bbe673ab0f3a0b263af8">IOMUXC_GPR_GPR8_LPSPI3_IPG_DOZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPSPI3_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPSPI3_IPG_DOZE_MASK)</td></tr>
<tr class="separator:ga991cf35429b7bbe673ab0f3a0b263af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa5eec9219f0e8dc7dce6a481b8798be"><td class="memItemLeft" align="right" valign="top"><a id="gafa5eec9219f0e8dc7dce6a481b8798be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPSPI4_IPG_STOP_MODE_MASK</b>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:gafa5eec9219f0e8dc7dce6a481b8798be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3fe78ddc48b818ce9aa519348d0277c"><td class="memItemLeft" align="right" valign="top"><a id="gab3fe78ddc48b818ce9aa519348d0277c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPSPI4_IPG_STOP_MODE_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gab3fe78ddc48b818ce9aa519348d0277c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae2061b254a94dcf81fbe8e9f0ea4403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaae2061b254a94dcf81fbe8e9f0ea4403">IOMUXC_GPR_GPR8_LPSPI4_IPG_STOP_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPSPI4_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPSPI4_IPG_STOP_MODE_MASK)</td></tr>
<tr class="separator:gaae2061b254a94dcf81fbe8e9f0ea4403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4046ca20a36b2e1d38c3362d1c56e377"><td class="memItemLeft" align="right" valign="top"><a id="ga4046ca20a36b2e1d38c3362d1c56e377"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPSPI4_IPG_DOZE_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga4046ca20a36b2e1d38c3362d1c56e377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ca0c70bac7d9ee10eec17ac6dbaf3c"><td class="memItemLeft" align="right" valign="top"><a id="ga51ca0c70bac7d9ee10eec17ac6dbaf3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPSPI4_IPG_DOZE_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga51ca0c70bac7d9ee10eec17ac6dbaf3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb95ba3acbccb3144caeb13c957c2188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaeb95ba3acbccb3144caeb13c957c2188">IOMUXC_GPR_GPR8_LPSPI4_IPG_DOZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPSPI4_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPSPI4_IPG_DOZE_MASK)</td></tr>
<tr class="separator:gaeb95ba3acbccb3144caeb13c957c2188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae624a9ae6157e08631734a6663cc4c45"><td class="memItemLeft" align="right" valign="top"><a id="gae624a9ae6157e08631734a6663cc4c45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART1_IPG_STOP_MODE_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gae624a9ae6157e08631734a6663cc4c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa66c0033ea244472e9b6edc257466f85"><td class="memItemLeft" align="right" valign="top"><a id="gaa66c0033ea244472e9b6edc257466f85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART1_IPG_STOP_MODE_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaa66c0033ea244472e9b6edc257466f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa84941e81d4b97562694ddab88abd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaaa84941e81d4b97562694ddab88abd88">IOMUXC_GPR_GPR8_LPUART1_IPG_STOP_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART1_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART1_IPG_STOP_MODE_MASK)</td></tr>
<tr class="separator:gaaa84941e81d4b97562694ddab88abd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6e676bc73aa4dd2e9c518d4388da709"><td class="memItemLeft" align="right" valign="top"><a id="gac6e676bc73aa4dd2e9c518d4388da709"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART1_IPG_DOZE_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:gac6e676bc73aa4dd2e9c518d4388da709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab8fa5cd34c796bed6586a761a17bc04"><td class="memItemLeft" align="right" valign="top"><a id="gaab8fa5cd34c796bed6586a761a17bc04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART1_IPG_DOZE_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaab8fa5cd34c796bed6586a761a17bc04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91da78828d520135593a8dc6251b2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gac91da78828d520135593a8dc6251b2e5">IOMUXC_GPR_GPR8_LPUART1_IPG_DOZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART1_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART1_IPG_DOZE_MASK)</td></tr>
<tr class="separator:gac91da78828d520135593a8dc6251b2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b20378be907f9b16fbdcc007bb86bd9"><td class="memItemLeft" align="right" valign="top"><a id="ga2b20378be907f9b16fbdcc007bb86bd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART2_IPG_STOP_MODE_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga2b20378be907f9b16fbdcc007bb86bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3168d9dedfe1fecc9cca8eaa1e041fb"><td class="memItemLeft" align="right" valign="top"><a id="gaa3168d9dedfe1fecc9cca8eaa1e041fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART2_IPG_STOP_MODE_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaa3168d9dedfe1fecc9cca8eaa1e041fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659dc0178448ae9cd6849df28143376b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga659dc0178448ae9cd6849df28143376b">IOMUXC_GPR_GPR8_LPUART2_IPG_STOP_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART2_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART2_IPG_STOP_MODE_MASK)</td></tr>
<tr class="separator:ga659dc0178448ae9cd6849df28143376b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga526d51eb80bf43b19e876a05b56571f0"><td class="memItemLeft" align="right" valign="top"><a id="ga526d51eb80bf43b19e876a05b56571f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART2_IPG_DOZE_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga526d51eb80bf43b19e876a05b56571f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga236b9a52fe6c877e590a1572f37cdb32"><td class="memItemLeft" align="right" valign="top"><a id="ga236b9a52fe6c877e590a1572f37cdb32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART2_IPG_DOZE_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga236b9a52fe6c877e590a1572f37cdb32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8354aaf6bfd64b5f1bf2cc21f803edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gac8354aaf6bfd64b5f1bf2cc21f803edd">IOMUXC_GPR_GPR8_LPUART2_IPG_DOZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART2_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART2_IPG_DOZE_MASK)</td></tr>
<tr class="separator:gac8354aaf6bfd64b5f1bf2cc21f803edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a6e4b76d56ef3733ab69e8db52baf8a"><td class="memItemLeft" align="right" valign="top"><a id="ga1a6e4b76d56ef3733ab69e8db52baf8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART3_IPG_STOP_MODE_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:ga1a6e4b76d56ef3733ab69e8db52baf8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf25655a752ffd722052555daaddb4817"><td class="memItemLeft" align="right" valign="top"><a id="gaf25655a752ffd722052555daaddb4817"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART3_IPG_STOP_MODE_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaf25655a752ffd722052555daaddb4817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58182bbfbd367cadd7cfacc1e8edfc11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga58182bbfbd367cadd7cfacc1e8edfc11">IOMUXC_GPR_GPR8_LPUART3_IPG_STOP_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART3_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART3_IPG_STOP_MODE_MASK)</td></tr>
<tr class="separator:ga58182bbfbd367cadd7cfacc1e8edfc11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9afed865d4b83bc4c96a42784d0976"><td class="memItemLeft" align="right" valign="top"><a id="gaec9afed865d4b83bc4c96a42784d0976"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART3_IPG_DOZE_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:gaec9afed865d4b83bc4c96a42784d0976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d8a914426ad92bc66df82bd2f83a71"><td class="memItemLeft" align="right" valign="top"><a id="gad9d8a914426ad92bc66df82bd2f83a71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART3_IPG_DOZE_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gad9d8a914426ad92bc66df82bd2f83a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df8bb9cefb0ac8681778c8ddf0f6de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga2df8bb9cefb0ac8681778c8ddf0f6de8">IOMUXC_GPR_GPR8_LPUART3_IPG_DOZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART3_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART3_IPG_DOZE_MASK)</td></tr>
<tr class="separator:ga2df8bb9cefb0ac8681778c8ddf0f6de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37ec747042bfdac0181cbe1c856f021"><td class="memItemLeft" align="right" valign="top"><a id="gab37ec747042bfdac0181cbe1c856f021"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART4_IPG_STOP_MODE_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:gab37ec747042bfdac0181cbe1c856f021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41406c5b010a3d46e36b1e12934c5a7"><td class="memItemLeft" align="right" valign="top"><a id="gac41406c5b010a3d46e36b1e12934c5a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART4_IPG_STOP_MODE_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gac41406c5b010a3d46e36b1e12934c5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65585bf03b1e460b47ea0858b4efec99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga65585bf03b1e460b47ea0858b4efec99">IOMUXC_GPR_GPR8_LPUART4_IPG_STOP_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART4_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART4_IPG_STOP_MODE_MASK)</td></tr>
<tr class="separator:ga65585bf03b1e460b47ea0858b4efec99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga861c3c5bdf65211ab6a4d0a5e1803c54"><td class="memItemLeft" align="right" valign="top"><a id="ga861c3c5bdf65211ab6a4d0a5e1803c54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART4_IPG_DOZE_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:ga861c3c5bdf65211ab6a4d0a5e1803c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4d38477df82c4a3cbe50010deda533"><td class="memItemLeft" align="right" valign="top"><a id="gaba4d38477df82c4a3cbe50010deda533"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART4_IPG_DOZE_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaba4d38477df82c4a3cbe50010deda533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627ae16c29e4b7c2cfd0d4ef590a58ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga627ae16c29e4b7c2cfd0d4ef590a58ff">IOMUXC_GPR_GPR8_LPUART4_IPG_DOZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART4_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART4_IPG_DOZE_MASK)</td></tr>
<tr class="separator:ga627ae16c29e4b7c2cfd0d4ef590a58ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f87e389345979bc2e858c0124b8103"><td class="memItemLeft" align="right" valign="top"><a id="ga36f87e389345979bc2e858c0124b8103"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART5_IPG_STOP_MODE_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:ga36f87e389345979bc2e858c0124b8103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c47012b6feb1f94b28a3460cf32c304"><td class="memItemLeft" align="right" valign="top"><a id="ga3c47012b6feb1f94b28a3460cf32c304"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART5_IPG_STOP_MODE_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga3c47012b6feb1f94b28a3460cf32c304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0875f242e664edadad83e2e60ca0fcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gad0875f242e664edadad83e2e60ca0fcf">IOMUXC_GPR_GPR8_LPUART5_IPG_STOP_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART5_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART5_IPG_STOP_MODE_MASK)</td></tr>
<tr class="separator:gad0875f242e664edadad83e2e60ca0fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf1aab62275ccb64963458ee69fd45a3"><td class="memItemLeft" align="right" valign="top"><a id="gacf1aab62275ccb64963458ee69fd45a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART5_IPG_DOZE_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:gacf1aab62275ccb64963458ee69fd45a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aac18956a7edc72ce891685379b078d"><td class="memItemLeft" align="right" valign="top"><a id="ga4aac18956a7edc72ce891685379b078d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART5_IPG_DOZE_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga4aac18956a7edc72ce891685379b078d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3471a0713ae5e8e4ef02c842a0f8968d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga3471a0713ae5e8e4ef02c842a0f8968d">IOMUXC_GPR_GPR8_LPUART5_IPG_DOZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART5_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART5_IPG_DOZE_MASK)</td></tr>
<tr class="separator:ga3471a0713ae5e8e4ef02c842a0f8968d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186d44c035c675e2fb99f52ec0ec63f3"><td class="memItemLeft" align="right" valign="top"><a id="ga186d44c035c675e2fb99f52ec0ec63f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART6_IPG_STOP_MODE_MASK</b>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:ga186d44c035c675e2fb99f52ec0ec63f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6bd8278ab62f468c53bc6a3cd4ab84"><td class="memItemLeft" align="right" valign="top"><a id="gaaa6bd8278ab62f468c53bc6a3cd4ab84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART6_IPG_STOP_MODE_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gaaa6bd8278ab62f468c53bc6a3cd4ab84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed5fca74abc79e8e8db8c218dbcf8a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga9ed5fca74abc79e8e8db8c218dbcf8a2">IOMUXC_GPR_GPR8_LPUART6_IPG_STOP_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART6_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART6_IPG_STOP_MODE_MASK)</td></tr>
<tr class="separator:ga9ed5fca74abc79e8e8db8c218dbcf8a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafdf420b384a75b3542c1c55b0da190f"><td class="memItemLeft" align="right" valign="top"><a id="gaafdf420b384a75b3542c1c55b0da190f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART6_IPG_DOZE_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:gaafdf420b384a75b3542c1c55b0da190f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12eb6c13c174b238e4f5fed49cb1778"><td class="memItemLeft" align="right" valign="top"><a id="gab12eb6c13c174b238e4f5fed49cb1778"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART6_IPG_DOZE_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gab12eb6c13c174b238e4f5fed49cb1778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga613872e95c9c8578a88fa17e701bf4f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga613872e95c9c8578a88fa17e701bf4f2">IOMUXC_GPR_GPR8_LPUART6_IPG_DOZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART6_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART6_IPG_DOZE_MASK)</td></tr>
<tr class="separator:ga613872e95c9c8578a88fa17e701bf4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14b60c6f40a77eb8c2193b6882efb39"><td class="memItemLeft" align="right" valign="top"><a id="gad14b60c6f40a77eb8c2193b6882efb39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART7_IPG_STOP_MODE_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:gad14b60c6f40a77eb8c2193b6882efb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7e8788f7aa1daa9169cdf9cf5943131"><td class="memItemLeft" align="right" valign="top"><a id="gab7e8788f7aa1daa9169cdf9cf5943131"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART7_IPG_STOP_MODE_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gab7e8788f7aa1daa9169cdf9cf5943131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae737f051cb5d17043789b07fca62026d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gae737f051cb5d17043789b07fca62026d">IOMUXC_GPR_GPR8_LPUART7_IPG_STOP_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART7_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART7_IPG_STOP_MODE_MASK)</td></tr>
<tr class="separator:gae737f051cb5d17043789b07fca62026d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ef5b86f28dd1dcdc302145f8fed91fc"><td class="memItemLeft" align="right" valign="top"><a id="ga5ef5b86f28dd1dcdc302145f8fed91fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART7_IPG_DOZE_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga5ef5b86f28dd1dcdc302145f8fed91fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga849e7c7a82a3560728c2fbc7ddd98655"><td class="memItemLeft" align="right" valign="top"><a id="ga849e7c7a82a3560728c2fbc7ddd98655"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART7_IPG_DOZE_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga849e7c7a82a3560728c2fbc7ddd98655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a35d3c6848e64fb4d86d214d8d98261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga2a35d3c6848e64fb4d86d214d8d98261">IOMUXC_GPR_GPR8_LPUART7_IPG_DOZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART7_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART7_IPG_DOZE_MASK)</td></tr>
<tr class="separator:ga2a35d3c6848e64fb4d86d214d8d98261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c41f56a858319933c3762151de9d48"><td class="memItemLeft" align="right" valign="top"><a id="gac2c41f56a858319933c3762151de9d48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART8_IPG_STOP_MODE_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:gac2c41f56a858319933c3762151de9d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8990da5b2297ddd60723bc82d2bbce"><td class="memItemLeft" align="right" valign="top"><a id="ga9d8990da5b2297ddd60723bc82d2bbce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART8_IPG_STOP_MODE_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga9d8990da5b2297ddd60723bc82d2bbce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga771d038b56f9d872a40633f0c07feb72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga771d038b56f9d872a40633f0c07feb72">IOMUXC_GPR_GPR8_LPUART8_IPG_STOP_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART8_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART8_IPG_STOP_MODE_MASK)</td></tr>
<tr class="separator:ga771d038b56f9d872a40633f0c07feb72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ea8208f66d7420d04ad2de115d784f"><td class="memItemLeft" align="right" valign="top"><a id="ga38ea8208f66d7420d04ad2de115d784f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga38ea8208f66d7420d04ad2de115d784f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95576c04fc82fa365d4ade6d00c8c125"><td class="memItemLeft" align="right" valign="top"><a id="ga95576c04fc82fa365d4ade6d00c8c125"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga95576c04fc82fa365d4ade6d00c8c125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5860e011bb9cb9f120e9a3ac5e935ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga5860e011bb9cb9f120e9a3ac5e935ac7">IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE_MASK)</td></tr>
<tr class="separator:ga5860e011bb9cb9f120e9a3ac5e935ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR10 - GPR10 General Purpose Register</h2></td></tr>
<tr class="memitem:ga62ba5a97fc103621ad8e7854254973d4"><td class="memItemLeft" align="right" valign="top"><a id="ga62ba5a97fc103621ad8e7854254973d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_NIDEN_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga62ba5a97fc103621ad8e7854254973d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6558c8a1f02e36b89c6a5396691cbbb3"><td class="memItemLeft" align="right" valign="top"><a id="ga6558c8a1f02e36b89c6a5396691cbbb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_NIDEN_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6558c8a1f02e36b89c6a5396691cbbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd5681f03109145fd6fd52ea50e34735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gafd5681f03109145fd6fd52ea50e34735">IOMUXC_GPR_GPR10_NIDEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_NIDEN_SHIFT)) &amp; IOMUXC_GPR_GPR10_NIDEN_MASK)</td></tr>
<tr class="separator:gafd5681f03109145fd6fd52ea50e34735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga842f30c0d736ded91864797845e02e24"><td class="memItemLeft" align="right" valign="top"><a id="ga842f30c0d736ded91864797845e02e24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_DBG_EN_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga842f30c0d736ded91864797845e02e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c5d40e71d98a229aa22985ebf04c23"><td class="memItemLeft" align="right" valign="top"><a id="ga26c5d40e71d98a229aa22985ebf04c23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_DBG_EN_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga26c5d40e71d98a229aa22985ebf04c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d63af081c399f56e857f91d8c850401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga2d63af081c399f56e857f91d8c850401">IOMUXC_GPR_GPR10_DBG_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_DBG_EN_SHIFT)) &amp; IOMUXC_GPR_GPR10_DBG_EN_MASK)</td></tr>
<tr class="separator:ga2d63af081c399f56e857f91d8c850401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d91ffe707eeba0e97b28e8cb11dd3f"><td class="memItemLeft" align="right" valign="top"><a id="ga94d91ffe707eeba0e97b28e8cb11dd3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_SEC_ERR_RESP_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga94d91ffe707eeba0e97b28e8cb11dd3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c3e0669c7b555c69776df7a11c96c92"><td class="memItemLeft" align="right" valign="top"><a id="ga8c3e0669c7b555c69776df7a11c96c92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_SEC_ERR_RESP_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8c3e0669c7b555c69776df7a11c96c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e45ec92c6854bf77bce6e5fa61263f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga17e45ec92c6854bf77bce6e5fa61263f">IOMUXC_GPR_GPR10_SEC_ERR_RESP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_SEC_ERR_RESP_SHIFT)) &amp; IOMUXC_GPR_GPR10_SEC_ERR_RESP_MASK)</td></tr>
<tr class="separator:ga17e45ec92c6854bf77bce6e5fa61263f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf39256b217a90b419fe44666404e25d7"><td class="memItemLeft" align="right" valign="top"><a id="gaf39256b217a90b419fe44666404e25d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_DCPKEY_OCOTP_OR_KEYMUX_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gaf39256b217a90b419fe44666404e25d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7931affe3edd90b729dc00a215386aef"><td class="memItemLeft" align="right" valign="top"><a id="ga7931affe3edd90b729dc00a215386aef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_DCPKEY_OCOTP_OR_KEYMUX_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7931affe3edd90b729dc00a215386aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b8009b3ff0e2b727f64a11d92c2c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga91b8009b3ff0e2b727f64a11d92c2c55">IOMUXC_GPR_GPR10_DCPKEY_OCOTP_OR_KEYMUX</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_DCPKEY_OCOTP_OR_KEYMUX_SHIFT)) &amp; IOMUXC_GPR_GPR10_DCPKEY_OCOTP_OR_KEYMUX_MASK)</td></tr>
<tr class="separator:ga91b8009b3ff0e2b727f64a11d92c2c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9acc770d6919dc8fba3314847331feab"><td class="memItemLeft" align="right" valign="top"><a id="ga9acc770d6919dc8fba3314847331feab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_OCRAM_TZ_EN_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga9acc770d6919dc8fba3314847331feab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga424eea5ef1a5dc16d49159282a460213"><td class="memItemLeft" align="right" valign="top"><a id="ga424eea5ef1a5dc16d49159282a460213"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_OCRAM_TZ_EN_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga424eea5ef1a5dc16d49159282a460213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33c989c6711eea7eeb55f86cde1aef8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga33c989c6711eea7eeb55f86cde1aef8a">IOMUXC_GPR_GPR10_OCRAM_TZ_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_OCRAM_TZ_EN_SHIFT)) &amp; IOMUXC_GPR_GPR10_OCRAM_TZ_EN_MASK)</td></tr>
<tr class="separator:ga33c989c6711eea7eeb55f86cde1aef8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf100dc821d147cf1e2e62b40553f78ac"><td class="memItemLeft" align="right" valign="top"><a id="gaf100dc821d147cf1e2e62b40553f78ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR_MASK</b>&#160;&#160;&#160;(0x7E00U)</td></tr>
<tr class="separator:gaf100dc821d147cf1e2e62b40553f78ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58a41fa0bf448d4cfb00a7fd9c7dd5b2"><td class="memItemLeft" align="right" valign="top"><a id="ga58a41fa0bf448d4cfb00a7fd9c7dd5b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga58a41fa0bf448d4cfb00a7fd9c7dd5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e33a5c10c6434582ea79b50b4202e7"><td class="memItemLeft" align="right" valign="top"><a id="ga59e33a5c10c6434582ea79b50b4202e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR_SHIFT)) &amp; IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR_MASK)</td></tr>
<tr class="separator:ga59e33a5c10c6434582ea79b50b4202e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5085c485466db7ee46a932050184b06"><td class="memItemLeft" align="right" valign="top"><a id="gad5085c485466db7ee46a932050184b06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_LOCK_NIDEN_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gad5085c485466db7ee46a932050184b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f7576388165c3e4b21afef7bb359aa"><td class="memItemLeft" align="right" valign="top"><a id="gad5f7576388165c3e4b21afef7bb359aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_LOCK_NIDEN_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gad5f7576388165c3e4b21afef7bb359aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e0e5f923a4f50847b48a1264ee2ee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gad5e0e5f923a4f50847b48a1264ee2ee6">IOMUXC_GPR_GPR10_LOCK_NIDEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_LOCK_NIDEN_SHIFT)) &amp; IOMUXC_GPR_GPR10_LOCK_NIDEN_MASK)</td></tr>
<tr class="separator:gad5e0e5f923a4f50847b48a1264ee2ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae090abbc2032174e7fbb4e49155081d6"><td class="memItemLeft" align="right" valign="top"><a id="gae090abbc2032174e7fbb4e49155081d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_LOCK_DBG_EN_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:gae090abbc2032174e7fbb4e49155081d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89a470f4a94039393dbc6b15eb1d575"><td class="memItemLeft" align="right" valign="top"><a id="gaa89a470f4a94039393dbc6b15eb1d575"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_LOCK_DBG_EN_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaa89a470f4a94039393dbc6b15eb1d575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dcd469e316c987c180496e01022c197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga5dcd469e316c987c180496e01022c197">IOMUXC_GPR_GPR10_LOCK_DBG_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_LOCK_DBG_EN_SHIFT)) &amp; IOMUXC_GPR_GPR10_LOCK_DBG_EN_MASK)</td></tr>
<tr class="separator:ga5dcd469e316c987c180496e01022c197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd1da81fda966c45a8bd9aece99c85b"><td class="memItemLeft" align="right" valign="top"><a id="ga7bd1da81fda966c45a8bd9aece99c85b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_LOCK_SEC_ERR_RESP_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga7bd1da81fda966c45a8bd9aece99c85b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e13029c37527e7495cee61671c0badd"><td class="memItemLeft" align="right" valign="top"><a id="ga1e13029c37527e7495cee61671c0badd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_LOCK_SEC_ERR_RESP_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga1e13029c37527e7495cee61671c0badd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a550bb9101ea9f0b7d8a462b0fee7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gac4a550bb9101ea9f0b7d8a462b0fee7e">IOMUXC_GPR_GPR10_LOCK_SEC_ERR_RESP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_LOCK_SEC_ERR_RESP_SHIFT)) &amp; IOMUXC_GPR_GPR10_LOCK_SEC_ERR_RESP_MASK)</td></tr>
<tr class="separator:gac4a550bb9101ea9f0b7d8a462b0fee7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7028044fec3f1b4c5435e5035a97e20"><td class="memItemLeft" align="right" valign="top"><a id="gaf7028044fec3f1b4c5435e5035a97e20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_LOCK_DCPKEY_OCOTP_OR_KEYMUX_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:gaf7028044fec3f1b4c5435e5035a97e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db4116cf5c57b9561e9f5c3fb023470"><td class="memItemLeft" align="right" valign="top"><a id="ga9db4116cf5c57b9561e9f5c3fb023470"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_LOCK_DCPKEY_OCOTP_OR_KEYMUX_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga9db4116cf5c57b9561e9f5c3fb023470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d9f250a2496e9adbb12897b81fcbbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gab2d9f250a2496e9adbb12897b81fcbbc">IOMUXC_GPR_GPR10_LOCK_DCPKEY_OCOTP_OR_KEYMUX</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_LOCK_DCPKEY_OCOTP_OR_KEYMUX_SHIFT)) &amp; IOMUXC_GPR_GPR10_LOCK_DCPKEY_OCOTP_OR_KEYMUX_MASK)</td></tr>
<tr class="separator:gab2d9f250a2496e9adbb12897b81fcbbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5617731339da175b5f9d417e88851778"><td class="memItemLeft" align="right" valign="top"><a id="ga5617731339da175b5f9d417e88851778"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_EN_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:ga5617731339da175b5f9d417e88851778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a97f17a82b15313cf6eb9abc3f9ca57"><td class="memItemLeft" align="right" valign="top"><a id="ga1a97f17a82b15313cf6eb9abc3f9ca57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_EN_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga1a97f17a82b15313cf6eb9abc3f9ca57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc62929d1b33c053053b21b8bcb33345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gadc62929d1b33c053053b21b8bcb33345">IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_EN_SHIFT)) &amp; IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_EN_MASK)</td></tr>
<tr class="separator:gadc62929d1b33c053053b21b8bcb33345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08435987fa633a8fe80217d994850fc3"><td class="memItemLeft" align="right" valign="top"><a id="ga08435987fa633a8fe80217d994850fc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR_MASK</b>&#160;&#160;&#160;(0xFE000000U)</td></tr>
<tr class="separator:ga08435987fa633a8fe80217d994850fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959b0a566fd67cac5b85c7e23c1cd719"><td class="memItemLeft" align="right" valign="top"><a id="ga959b0a566fd67cac5b85c7e23c1cd719"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga959b0a566fd67cac5b85c7e23c1cd719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36dca8fb77b51d94ee88ec9ebe979aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga36dca8fb77b51d94ee88ec9ebe979aca">IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR_SHIFT)) &amp; IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR_MASK)</td></tr>
<tr class="separator:ga36dca8fb77b51d94ee88ec9ebe979aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR11 - GPR11 General Purpose Register</h2></td></tr>
<tr class="memitem:ga48a0e2f208c4032f31cb04f25e09c94e"><td class="memItemLeft" align="right" valign="top"><a id="ga48a0e2f208c4032f31cb04f25e09c94e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL_MASK</b>&#160;&#160;&#160;(0x3U)</td></tr>
<tr class="separator:ga48a0e2f208c4032f31cb04f25e09c94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2123777b48f6ca67ba0eb27762aa508e"><td class="memItemLeft" align="right" valign="top"><a id="ga2123777b48f6ca67ba0eb27762aa508e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2123777b48f6ca67ba0eb27762aa508e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ff34a8a708b04e5e5e3cc73684e87e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga96ff34a8a708b04e5e5e3cc73684e87e">IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL_SHIFT)) &amp; IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL_MASK)</td></tr>
<tr class="separator:ga96ff34a8a708b04e5e5e3cc73684e87e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2512ee87c399140ab39758164f356043"><td class="memItemLeft" align="right" valign="top"><a id="ga2512ee87c399140ab39758164f356043"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR11_M7_APC_AC_R1_CTRL_MASK</b>&#160;&#160;&#160;(0xCU)</td></tr>
<tr class="separator:ga2512ee87c399140ab39758164f356043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3edacc69ae882048b408a82faadd5396"><td class="memItemLeft" align="right" valign="top"><a id="ga3edacc69ae882048b408a82faadd5396"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR11_M7_APC_AC_R1_CTRL_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3edacc69ae882048b408a82faadd5396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85d25b977ad80ad0b8e404b899cc6aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga85d25b977ad80ad0b8e404b899cc6aaa">IOMUXC_GPR_GPR11_M7_APC_AC_R1_CTRL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR11_M7_APC_AC_R1_CTRL_SHIFT)) &amp; IOMUXC_GPR_GPR11_M7_APC_AC_R1_CTRL_MASK)</td></tr>
<tr class="separator:ga85d25b977ad80ad0b8e404b899cc6aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e9f856fb813b97bd5a02a69ed233550"><td class="memItemLeft" align="right" valign="top"><a id="ga2e9f856fb813b97bd5a02a69ed233550"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR11_M7_APC_AC_R2_CTRL_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga2e9f856fb813b97bd5a02a69ed233550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ac69eb507b55ba6d87c86c497ca753"><td class="memItemLeft" align="right" valign="top"><a id="ga98ac69eb507b55ba6d87c86c497ca753"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR11_M7_APC_AC_R2_CTRL_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga98ac69eb507b55ba6d87c86c497ca753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3088a6289b43823cc45bfcae47578a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga3088a6289b43823cc45bfcae47578a8c">IOMUXC_GPR_GPR11_M7_APC_AC_R2_CTRL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR11_M7_APC_AC_R2_CTRL_SHIFT)) &amp; IOMUXC_GPR_GPR11_M7_APC_AC_R2_CTRL_MASK)</td></tr>
<tr class="separator:ga3088a6289b43823cc45bfcae47578a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ef95bb6d7e8a4def50d0bcc5bd98a6"><td class="memItemLeft" align="right" valign="top"><a id="ga99ef95bb6d7e8a4def50d0bcc5bd98a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR11_M7_APC_AC_R3_CTRL_MASK</b>&#160;&#160;&#160;(0xC0U)</td></tr>
<tr class="separator:ga99ef95bb6d7e8a4def50d0bcc5bd98a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46d3b672c9cc873842a3324fbcef89b"><td class="memItemLeft" align="right" valign="top"><a id="gab46d3b672c9cc873842a3324fbcef89b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR11_M7_APC_AC_R3_CTRL_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gab46d3b672c9cc873842a3324fbcef89b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf13b83908a3cd97358ffd7f8f10a9567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaf13b83908a3cd97358ffd7f8f10a9567">IOMUXC_GPR_GPR11_M7_APC_AC_R3_CTRL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR11_M7_APC_AC_R3_CTRL_SHIFT)) &amp; IOMUXC_GPR_GPR11_M7_APC_AC_R3_CTRL_MASK)</td></tr>
<tr class="separator:gaf13b83908a3cd97358ffd7f8f10a9567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a7b905fa81c210541e3b98e6df353b9"><td class="memItemLeft" align="right" valign="top"><a id="ga6a7b905fa81c210541e3b98e6df353b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR11_BEE_DE_RX_EN_MASK</b>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:ga6a7b905fa81c210541e3b98e6df353b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86ec879d9719371b9fb21ef8e404da3"><td class="memItemLeft" align="right" valign="top"><a id="gad86ec879d9719371b9fb21ef8e404da3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR11_BEE_DE_RX_EN_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad86ec879d9719371b9fb21ef8e404da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef787d33b4e53cc87ad7cb005f370911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaef787d33b4e53cc87ad7cb005f370911">IOMUXC_GPR_GPR11_BEE_DE_RX_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR11_BEE_DE_RX_EN_SHIFT)) &amp; IOMUXC_GPR_GPR11_BEE_DE_RX_EN_MASK)</td></tr>
<tr class="separator:gaef787d33b4e53cc87ad7cb005f370911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07917b967d58d56f1e7ea2241a478c6a"><td class="memItemLeft" align="right" valign="top"><a id="ga07917b967d58d56f1e7ea2241a478c6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R0_CTRL_MASK</b>&#160;&#160;&#160;(0x30000U)</td></tr>
<tr class="separator:ga07917b967d58d56f1e7ea2241a478c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f49d77f38fe19434f97cfcdcb3b212c"><td class="memItemLeft" align="right" valign="top"><a id="ga3f49d77f38fe19434f97cfcdcb3b212c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R0_CTRL_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga3f49d77f38fe19434f97cfcdcb3b212c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdee90366a0b21e5c64d61c041140797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gabdee90366a0b21e5c64d61c041140797">IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R0_CTRL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R0_CTRL_SHIFT)) &amp; IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R0_CTRL_MASK)</td></tr>
<tr class="separator:gabdee90366a0b21e5c64d61c041140797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a2795546f649f1403f74df22ba4fc9"><td class="memItemLeft" align="right" valign="top"><a id="ga08a2795546f649f1403f74df22ba4fc9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R1_CTRL_MASK</b>&#160;&#160;&#160;(0xC0000U)</td></tr>
<tr class="separator:ga08a2795546f649f1403f74df22ba4fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50415fbc11df8d0cd5d8e95149804b27"><td class="memItemLeft" align="right" valign="top"><a id="ga50415fbc11df8d0cd5d8e95149804b27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R1_CTRL_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga50415fbc11df8d0cd5d8e95149804b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2036f30a1351a2dbaead626c08780e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga2036f30a1351a2dbaead626c08780e47">IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R1_CTRL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R1_CTRL_SHIFT)) &amp; IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R1_CTRL_MASK)</td></tr>
<tr class="separator:ga2036f30a1351a2dbaead626c08780e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f36d38512e200b2e14d9e8f11bd834"><td class="memItemLeft" align="right" valign="top"><a id="gaf9f36d38512e200b2e14d9e8f11bd834"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R2_CTRL_MASK</b>&#160;&#160;&#160;(0x300000U)</td></tr>
<tr class="separator:gaf9f36d38512e200b2e14d9e8f11bd834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4254a8206a3a59703d91136ccf887d44"><td class="memItemLeft" align="right" valign="top"><a id="ga4254a8206a3a59703d91136ccf887d44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R2_CTRL_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga4254a8206a3a59703d91136ccf887d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f96bbcafd17a3220f259d26ce1711c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga37f96bbcafd17a3220f259d26ce1711c">IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R2_CTRL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R2_CTRL_SHIFT)) &amp; IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R2_CTRL_MASK)</td></tr>
<tr class="separator:ga37f96bbcafd17a3220f259d26ce1711c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e6f3f4d423005ef71a4ac3dd8bbdd0"><td class="memItemLeft" align="right" valign="top"><a id="gab8e6f3f4d423005ef71a4ac3dd8bbdd0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R3_CTRL_MASK</b>&#160;&#160;&#160;(0xC00000U)</td></tr>
<tr class="separator:gab8e6f3f4d423005ef71a4ac3dd8bbdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8001000fb507e23bb3c1136d38ebd560"><td class="memItemLeft" align="right" valign="top"><a id="ga8001000fb507e23bb3c1136d38ebd560"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R3_CTRL_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga8001000fb507e23bb3c1136d38ebd560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac471395bde4431459c6171444f827cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gac471395bde4431459c6171444f827cea">IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R3_CTRL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R3_CTRL_SHIFT)) &amp; IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R3_CTRL_MASK)</td></tr>
<tr class="separator:gac471395bde4431459c6171444f827cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f73c9cff1c10a49714c12f963e37c78"><td class="memItemLeft" align="right" valign="top"><a id="ga8f73c9cff1c10a49714c12f963e37c78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN_MASK</b>&#160;&#160;&#160;(0xF000000U)</td></tr>
<tr class="separator:ga8f73c9cff1c10a49714c12f963e37c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b726bfcc5a5655ee9e01532a2ba294c"><td class="memItemLeft" align="right" valign="top"><a id="ga3b726bfcc5a5655ee9e01532a2ba294c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga3b726bfcc5a5655ee9e01532a2ba294c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d8418086f3ddd16f1a5b9355592b8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga91d8418086f3ddd16f1a5b9355592b8f">IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN_SHIFT)) &amp; IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN_MASK)</td></tr>
<tr class="separator:ga91d8418086f3ddd16f1a5b9355592b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR12 - GPR12 General Purpose Register</h2></td></tr>
<tr class="memitem:ga49113a3cbfbb02358b071a7096a8947d"><td class="memItemLeft" align="right" valign="top"><a id="ga49113a3cbfbb02358b071a7096a8947d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga49113a3cbfbb02358b071a7096a8947d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc41dd5c420d3ef6561a587a12e019f2"><td class="memItemLeft" align="right" valign="top"><a id="gabc41dd5c420d3ef6561a587a12e019f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabc41dd5c420d3ef6561a587a12e019f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569063bb43c1993df4f7ef80622b3626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga569063bb43c1993df4f7ef80622b3626">IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE_MASK)</td></tr>
<tr class="separator:ga569063bb43c1993df4f7ef80622b3626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f26fa245b23bdaafc3e6e62031311f1"><td class="memItemLeft" align="right" valign="top"><a id="ga8f26fa245b23bdaafc3e6e62031311f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR12_FLEXIO1_IPG_DOZE_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga8f26fa245b23bdaafc3e6e62031311f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga122f0d14917b53a830d8ea9aa064201f"><td class="memItemLeft" align="right" valign="top"><a id="ga122f0d14917b53a830d8ea9aa064201f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR12_FLEXIO1_IPG_DOZE_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga122f0d14917b53a830d8ea9aa064201f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c1a374928ba1e87cb03872101bf58c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga65c1a374928ba1e87cb03872101bf58c">IOMUXC_GPR_GPR12_FLEXIO1_IPG_DOZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR12_FLEXIO1_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR12_FLEXIO1_IPG_DOZE_MASK)</td></tr>
<tr class="separator:ga65c1a374928ba1e87cb03872101bf58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b911e5a75f1e2b845def7e154e30712"><td class="memItemLeft" align="right" valign="top"><a id="ga0b911e5a75f1e2b845def7e154e30712"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga0b911e5a75f1e2b845def7e154e30712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a145ac0f5279b1527b8913b0a075ff8"><td class="memItemLeft" align="right" valign="top"><a id="ga7a145ac0f5279b1527b8913b0a075ff8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7a145ac0f5279b1527b8913b0a075ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc0fb2ff9f83a595fa63a490d0f7d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga2cc0fb2ff9f83a595fa63a490d0f7d9c">IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE_MASK)</td></tr>
<tr class="separator:ga2cc0fb2ff9f83a595fa63a490d0f7d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR13 - GPR13 General Purpose Register</h2></td></tr>
<tr class="memitem:ga9828e9ea7808c58ac2631d775f235caf"><td class="memItemLeft" align="right" valign="top"><a id="ga9828e9ea7808c58ac2631d775f235caf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR13_ARCACHE_USDHC_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga9828e9ea7808c58ac2631d775f235caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68db2dfd05eef476a06155b562a5ef56"><td class="memItemLeft" align="right" valign="top"><a id="ga68db2dfd05eef476a06155b562a5ef56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR13_ARCACHE_USDHC_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga68db2dfd05eef476a06155b562a5ef56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa944c16550158f77ce8cdde1cc9edc5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaa944c16550158f77ce8cdde1cc9edc5d">IOMUXC_GPR_GPR13_ARCACHE_USDHC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR13_ARCACHE_USDHC_SHIFT)) &amp; IOMUXC_GPR_GPR13_ARCACHE_USDHC_MASK)</td></tr>
<tr class="separator:gaa944c16550158f77ce8cdde1cc9edc5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58a649feaa2dd426af81cea12d8c3077"><td class="memItemLeft" align="right" valign="top"><a id="ga58a649feaa2dd426af81cea12d8c3077"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR13_AWCACHE_USDHC_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga58a649feaa2dd426af81cea12d8c3077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb80e5ec58d8d4d45f800a432b1982d"><td class="memItemLeft" align="right" valign="top"><a id="gabbb80e5ec58d8d4d45f800a432b1982d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR13_AWCACHE_USDHC_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gabbb80e5ec58d8d4d45f800a432b1982d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac344ba4883af329d144709dd6efaccb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gac344ba4883af329d144709dd6efaccb1">IOMUXC_GPR_GPR13_AWCACHE_USDHC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR13_AWCACHE_USDHC_SHIFT)) &amp; IOMUXC_GPR_GPR13_AWCACHE_USDHC_MASK)</td></tr>
<tr class="separator:gac344ba4883af329d144709dd6efaccb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdaa9def42b00372411d54a2994fe207"><td class="memItemLeft" align="right" valign="top"><a id="gabdaa9def42b00372411d54a2994fe207"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR13_CACHE_ENET_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gabdaa9def42b00372411d54a2994fe207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf55bd7fc7b5b1b13cb727d3e399a10"><td class="memItemLeft" align="right" valign="top"><a id="ga1cf55bd7fc7b5b1b13cb727d3e399a10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR13_CACHE_ENET_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga1cf55bd7fc7b5b1b13cb727d3e399a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff94a08c866c6944f8252d99551b4c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaff94a08c866c6944f8252d99551b4c1b">IOMUXC_GPR_GPR13_CACHE_ENET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR13_CACHE_ENET_SHIFT)) &amp; IOMUXC_GPR_GPR13_CACHE_ENET_MASK)</td></tr>
<tr class="separator:gaff94a08c866c6944f8252d99551b4c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb3b1dc88349e0fc4535519222e83cf0"><td class="memItemLeft" align="right" valign="top"><a id="gafb3b1dc88349e0fc4535519222e83cf0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR13_CACHE_USB_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:gafb3b1dc88349e0fc4535519222e83cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf97c96ab05dae746c836c802357bcfc7"><td class="memItemLeft" align="right" valign="top"><a id="gaf97c96ab05dae746c836c802357bcfc7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR13_CACHE_USB_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaf97c96ab05dae746c836c802357bcfc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8f2bb889540ebf5038ca0542925f18a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gae8f2bb889540ebf5038ca0542925f18a">IOMUXC_GPR_GPR13_CACHE_USB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR13_CACHE_USB_SHIFT)) &amp; IOMUXC_GPR_GPR13_CACHE_USB_MASK)</td></tr>
<tr class="separator:gae8f2bb889540ebf5038ca0542925f18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR14 - GPR14 General Purpose Register</h2></td></tr>
<tr class="memitem:ga7ddb83be81374854df6f04952eb0872d"><td class="memItemLeft" align="right" valign="top"><a id="ga7ddb83be81374854df6f04952eb0872d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga7ddb83be81374854df6f04952eb0872d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6fdc2bc3a35a550ab2a6d973f2c2a7"><td class="memItemLeft" align="right" valign="top"><a id="ga8f6fdc2bc3a35a550ab2a6d973f2c2a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8f6fdc2bc3a35a550ab2a6d973f2c2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee915d25b7721e9323b05e49a4f14d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaee915d25b7721e9323b05e49a4f14d26">IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN_MASK)</td></tr>
<tr class="separator:gaee915d25b7721e9323b05e49a4f14d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7258bf21728b23ee0338ba6b09149ca5"><td class="memItemLeft" align="right" valign="top"><a id="ga7258bf21728b23ee0338ba6b09149ca5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_DN_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga7258bf21728b23ee0338ba6b09149ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7282042dcda8358e0f1ce21756e76a"><td class="memItemLeft" align="right" valign="top"><a id="ga2e7282042dcda8358e0f1ce21756e76a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_DN_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2e7282042dcda8358e0f1ce21756e76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace381fb04a1e1b9c3b589b0065acd703"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gace381fb04a1e1b9c3b589b0065acd703">IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_DN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_DN_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_DN_MASK)</td></tr>
<tr class="separator:gace381fb04a1e1b9c3b589b0065acd703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4998584d03ca0f0cd4f470370a35add"><td class="memItemLeft" align="right" valign="top"><a id="gaf4998584d03ca0f0cd4f470370a35add"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_DN_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gaf4998584d03ca0f0cd4f470370a35add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeabad2f62fdfec0d67fcd1f7c57cf8da"><td class="memItemLeft" align="right" valign="top"><a id="gaeabad2f62fdfec0d67fcd1f7c57cf8da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_DN_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaeabad2f62fdfec0d67fcd1f7c57cf8da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34585b6f1aa05f2f53b04577d3066af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaa34585b6f1aa05f2f53b04577d3066af">IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_DN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_DN_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_DN_MASK)</td></tr>
<tr class="separator:gaa34585b6f1aa05f2f53b04577d3066af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552e6d8c712e0504d007bbc0611c4359"><td class="memItemLeft" align="right" valign="top"><a id="ga552e6d8c712e0504d007bbc0611c4359"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_DN_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga552e6d8c712e0504d007bbc0611c4359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d063c3d11da30bec19064943ecf890c"><td class="memItemLeft" align="right" valign="top"><a id="ga9d063c3d11da30bec19064943ecf890c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_DN_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga9d063c3d11da30bec19064943ecf890c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b253731e54a20132c1a7374541a3dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga55b253731e54a20132c1a7374541a3dd">IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_DN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_DN_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_DN_MASK)</td></tr>
<tr class="separator:ga55b253731e54a20132c1a7374541a3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29821b4dfe3cc89b1db74d6a978a0b9d"><td class="memItemLeft" align="right" valign="top"><a id="ga29821b4dfe3cc89b1db74d6a978a0b9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_UP_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga29821b4dfe3cc89b1db74d6a978a0b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81106ac87492f192400e25729edf19dd"><td class="memItemLeft" align="right" valign="top"><a id="ga81106ac87492f192400e25729edf19dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_UP_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga81106ac87492f192400e25729edf19dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5196bfa365012a824fd9fc8f6f80dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gac5196bfa365012a824fd9fc8f6f80dec">IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_UP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_UP_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_UP_MASK)</td></tr>
<tr class="separator:gac5196bfa365012a824fd9fc8f6f80dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da0a5cd010f2f76edf6300f41d526f0"><td class="memItemLeft" align="right" valign="top"><a id="ga2da0a5cd010f2f76edf6300f41d526f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_UP_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga2da0a5cd010f2f76edf6300f41d526f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3278fd54b6142b3281bf550d1061bda"><td class="memItemLeft" align="right" valign="top"><a id="gae3278fd54b6142b3281bf550d1061bda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_UP_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gae3278fd54b6142b3281bf550d1061bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09374535d7c9fbc74f3a1f897821667d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga09374535d7c9fbc74f3a1f897821667d">IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_UP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_UP_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_UP_MASK)</td></tr>
<tr class="separator:ga09374535d7c9fbc74f3a1f897821667d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6328c497aa36d2afcfaa0a59bcd667c3"><td class="memItemLeft" align="right" valign="top"><a id="ga6328c497aa36d2afcfaa0a59bcd667c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_UP_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga6328c497aa36d2afcfaa0a59bcd667c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98573a972e7b68fc3b5bd44f6e0ea4d"><td class="memItemLeft" align="right" valign="top"><a id="gad98573a972e7b68fc3b5bd44f6e0ea4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_UP_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad98573a972e7b68fc3b5bd44f6e0ea4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaf47b88ab6d431a02d02396e8f43555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gabaf47b88ab6d431a02d02396e8f43555">IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_UP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_UP_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_UP_MASK)</td></tr>
<tr class="separator:gabaf47b88ab6d431a02d02396e8f43555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga253766f81bde879d3c258be10b183cbb"><td class="memItemLeft" align="right" valign="top"><a id="ga253766f81bde879d3c258be10b183cbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_UP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga253766f81bde879d3c258be10b183cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad49747fa8dfab8d7284a83f8d5dcaa9f"><td class="memItemLeft" align="right" valign="top"><a id="gad49747fa8dfab8d7284a83f8d5dcaa9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_UP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gad49747fa8dfab8d7284a83f8d5dcaa9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2639ed65da4e06634fd7c48193c793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gabc2639ed65da4e06634fd7c48193c793">IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_UP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_UP_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_UP_MASK)</td></tr>
<tr class="separator:gabc2639ed65da4e06634fd7c48193c793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac32d0909007b757847cda409318a4594"><td class="memItemLeft" align="right" valign="top"><a id="gac32d0909007b757847cda409318a4594"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP1_SAMPLE_SYNC_EN_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:gac32d0909007b757847cda409318a4594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569dd7f3fca99ad01c94aa8ed2738d4b"><td class="memItemLeft" align="right" valign="top"><a id="ga569dd7f3fca99ad01c94aa8ed2738d4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP1_SAMPLE_SYNC_EN_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga569dd7f3fca99ad01c94aa8ed2738d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8197c0e260a900234a46dcc094ffca24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga8197c0e260a900234a46dcc094ffca24">IOMUXC_GPR_GPR14_ACMP1_SAMPLE_SYNC_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP1_SAMPLE_SYNC_EN_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP1_SAMPLE_SYNC_EN_MASK)</td></tr>
<tr class="separator:ga8197c0e260a900234a46dcc094ffca24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58716274891f009dda299aadffad24f8"><td class="memItemLeft" align="right" valign="top"><a id="ga58716274891f009dda299aadffad24f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP2_SAMPLE_SYNC_EN_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:ga58716274891f009dda299aadffad24f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed95192e8c775e94332a2a924c2cf9c0"><td class="memItemLeft" align="right" valign="top"><a id="gaed95192e8c775e94332a2a924c2cf9c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP2_SAMPLE_SYNC_EN_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaed95192e8c775e94332a2a924c2cf9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac92d29a141b9cf5eabefb651f8fb14b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gac92d29a141b9cf5eabefb651f8fb14b2">IOMUXC_GPR_GPR14_ACMP2_SAMPLE_SYNC_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP2_SAMPLE_SYNC_EN_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP2_SAMPLE_SYNC_EN_MASK)</td></tr>
<tr class="separator:gac92d29a141b9cf5eabefb651f8fb14b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84e099a50d79ae2bdb8944547c3335b"><td class="memItemLeft" align="right" valign="top"><a id="gaa84e099a50d79ae2bdb8944547c3335b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP3_SAMPLE_SYNC_EN_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:gaa84e099a50d79ae2bdb8944547c3335b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0186426c2283f1b2456b648ed3f40d"><td class="memItemLeft" align="right" valign="top"><a id="ga4b0186426c2283f1b2456b648ed3f40d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP3_SAMPLE_SYNC_EN_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga4b0186426c2283f1b2456b648ed3f40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga223998d44886ad5554d63087a531887b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga223998d44886ad5554d63087a531887b">IOMUXC_GPR_GPR14_ACMP3_SAMPLE_SYNC_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP3_SAMPLE_SYNC_EN_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP3_SAMPLE_SYNC_EN_MASK)</td></tr>
<tr class="separator:ga223998d44886ad5554d63087a531887b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c98743a511d3944fa0b55221eb876fc"><td class="memItemLeft" align="right" valign="top"><a id="ga9c98743a511d3944fa0b55221eb876fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga9c98743a511d3944fa0b55221eb876fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf31eeaeff523220d434d9beacef8884"><td class="memItemLeft" align="right" valign="top"><a id="gaaf31eeaeff523220d434d9beacef8884"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaaf31eeaeff523220d434d9beacef8884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c5cf004102a1bbf22c023cd624fbcac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga1c5cf004102a1bbf22c023cd624fbcac">IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN_MASK)</td></tr>
<tr class="separator:ga1c5cf004102a1bbf22c023cd624fbcac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d2fe83d14916c282e8dac53343ed53"><td class="memItemLeft" align="right" valign="top"><a id="ga98d2fe83d14916c282e8dac53343ed53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_CM7_CFGITCMSZ_MASK</b>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="separator:ga98d2fe83d14916c282e8dac53343ed53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf6d3b9f178b4342205d01059d19ce5b"><td class="memItemLeft" align="right" valign="top"><a id="gacf6d3b9f178b4342205d01059d19ce5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_CM7_CFGITCMSZ_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gacf6d3b9f178b4342205d01059d19ce5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a1760cd7dc4f4634b0d384f9c1d310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gab9a1760cd7dc4f4634b0d384f9c1d310">IOMUXC_GPR_GPR14_CM7_CFGITCMSZ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_CM7_CFGITCMSZ_SHIFT)) &amp; IOMUXC_GPR_GPR14_CM7_CFGITCMSZ_MASK)</td></tr>
<tr class="separator:gab9a1760cd7dc4f4634b0d384f9c1d310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcb3712abd197e770061558f7c67b9f1"><td class="memItemLeft" align="right" valign="top"><a id="gabcb3712abd197e770061558f7c67b9f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ_MASK</b>&#160;&#160;&#160;(0xF00000U)</td></tr>
<tr class="separator:gabcb3712abd197e770061558f7c67b9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d6314404922a5f0c3226609d0b00759"><td class="memItemLeft" align="right" valign="top"><a id="ga5d6314404922a5f0c3226609d0b00759"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga5d6314404922a5f0c3226609d0b00759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9950e83e45ffe0e0b79697ab69934723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga9950e83e45ffe0e0b79697ab69934723">IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ_SHIFT)) &amp; IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ_MASK)</td></tr>
<tr class="separator:ga9950e83e45ffe0e0b79697ab69934723"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR16 - GPR16 General Purpose Register</h2></td></tr>
<tr class="memitem:ga632ecfbae558db795e5759b10e9cee1a"><td class="memItemLeft" align="right" valign="top"><a id="ga632ecfbae558db795e5759b10e9cee1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR16_INIT_ITCM_EN_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga632ecfbae558db795e5759b10e9cee1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d41171d280e94f086d957a03dba714"><td class="memItemLeft" align="right" valign="top"><a id="gad7d41171d280e94f086d957a03dba714"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR16_INIT_ITCM_EN_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad7d41171d280e94f086d957a03dba714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac86fdc296246e835b6b7eec68cdb98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gadac86fdc296246e835b6b7eec68cdb98">IOMUXC_GPR_GPR16_INIT_ITCM_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR16_INIT_ITCM_EN_SHIFT)) &amp; IOMUXC_GPR_GPR16_INIT_ITCM_EN_MASK)</td></tr>
<tr class="separator:gadac86fdc296246e835b6b7eec68cdb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9c5bbf7ce4c1c8a95920d62fde6591c"><td class="memItemLeft" align="right" valign="top"><a id="gaa9c5bbf7ce4c1c8a95920d62fde6591c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR16_INIT_DTCM_EN_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaa9c5bbf7ce4c1c8a95920d62fde6591c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad25dcdd5036cb465a0fdfe23260774b9"><td class="memItemLeft" align="right" valign="top"><a id="gad25dcdd5036cb465a0fdfe23260774b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR16_INIT_DTCM_EN_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gad25dcdd5036cb465a0fdfe23260774b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9bedd3ca6f8b2a2de48195e72301731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gad9bedd3ca6f8b2a2de48195e72301731">IOMUXC_GPR_GPR16_INIT_DTCM_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR16_INIT_DTCM_EN_SHIFT)) &amp; IOMUXC_GPR_GPR16_INIT_DTCM_EN_MASK)</td></tr>
<tr class="separator:gad9bedd3ca6f8b2a2de48195e72301731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04eebef6aa4ba6a9d5c4caaff326c33c"><td class="memItemLeft" align="right" valign="top"><a id="ga04eebef6aa4ba6a9d5c4caaff326c33c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga04eebef6aa4ba6a9d5c4caaff326c33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7121cd9cf38145b411b7e9cd6cddae01"><td class="memItemLeft" align="right" valign="top"><a id="ga7121cd9cf38145b411b7e9cd6cddae01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga7121cd9cf38145b411b7e9cd6cddae01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea1893d9354c2b901bed322d6bb2629c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaea1893d9354c2b901bed322d6bb2629c">IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL_MASK)</td></tr>
<tr class="separator:gaea1893d9354c2b901bed322d6bb2629c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c95c012b7a44364d5e49df65029784"><td class="memItemLeft" align="right" valign="top"><a id="ga37c95c012b7a44364d5e49df65029784"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR16_CM7_INIT_VTOR_MASK</b>&#160;&#160;&#160;(0xFFFFFF80U)</td></tr>
<tr class="separator:ga37c95c012b7a44364d5e49df65029784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3cbe50dccd6fccca09eef30015373ef"><td class="memItemLeft" align="right" valign="top"><a id="gab3cbe50dccd6fccca09eef30015373ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR16_CM7_INIT_VTOR_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gab3cbe50dccd6fccca09eef30015373ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150ee21e27161a4c27b7bec76cd4f516"><td class="memItemLeft" align="right" valign="top"><a id="ga150ee21e27161a4c27b7bec76cd4f516"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR16_CM7_INIT_VTOR</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR16_CM7_INIT_VTOR_SHIFT)) &amp; IOMUXC_GPR_GPR16_CM7_INIT_VTOR_MASK)</td></tr>
<tr class="separator:ga150ee21e27161a4c27b7bec76cd4f516"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR17 - GPR17 General Purpose Register</h2></td></tr>
<tr class="memitem:gacc6f7d98706c761d252b2e8dcb8832a3"><td class="memItemLeft" align="right" valign="top"><a id="gacc6f7d98706c761d252b2e8dcb8832a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gacc6f7d98706c761d252b2e8dcb8832a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga151165f435523b233bc1c2c518d4b5e3"><td class="memItemLeft" align="right" valign="top"><a id="ga151165f435523b233bc1c2c518d4b5e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga151165f435523b233bc1c2c518d4b5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga301798f20e3bc0d3ff311770fe5d3fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga301798f20e3bc0d3ff311770fe5d3fdc">IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG_SHIFT)) &amp; IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG_MASK)</td></tr>
<tr class="separator:ga301798f20e3bc0d3ff311770fe5d3fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR18 - GPR18 General Purpose Register</h2></td></tr>
<tr class="memitem:ga4fb1ce5ec3b9237547a5ee21abde50ea"><td class="memItemLeft" align="right" valign="top"><a id="ga4fb1ce5ec3b9237547a5ee21abde50ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga4fb1ce5ec3b9237547a5ee21abde50ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0533de927d76f76d4b2bcfbc078dc6d2"><td class="memItemLeft" align="right" valign="top"><a id="ga0533de927d76f76d4b2bcfbc078dc6d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0533de927d76f76d4b2bcfbc078dc6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4db0f6e5b10f2da315b17bba072ea79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gac4db0f6e5b10f2da315b17bba072ea79">IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT_SHIFT)) &amp; IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT_MASK)</td></tr>
<tr class="separator:gac4db0f6e5b10f2da315b17bba072ea79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33afac7e7519a0d405d5f69858ec07e5"><td class="memItemLeft" align="right" valign="top"><a id="ga33afac7e7519a0d405d5f69858ec07e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT_MASK</b>&#160;&#160;&#160;(0xFFFFFFF8U)</td></tr>
<tr class="separator:ga33afac7e7519a0d405d5f69858ec07e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c53fde941a6c4182155595a8895bdb"><td class="memItemLeft" align="right" valign="top"><a id="ga79c53fde941a6c4182155595a8895bdb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga79c53fde941a6c4182155595a8895bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga928d6f81c82a29f08cad33b035d5ad67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga928d6f81c82a29f08cad33b035d5ad67">IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT_SHIFT)) &amp; IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT_MASK)</td></tr>
<tr class="separator:ga928d6f81c82a29f08cad33b035d5ad67"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR19 - GPR19 General Purpose Register</h2></td></tr>
<tr class="memitem:ga7f5f1a1cb05967c14632630faaa6ba04"><td class="memItemLeft" align="right" valign="top"><a id="ga7f5f1a1cb05967c14632630faaa6ba04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga7f5f1a1cb05967c14632630faaa6ba04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e1cf1404d5d4c720aca34fc972f6560"><td class="memItemLeft" align="right" valign="top"><a id="ga9e1cf1404d5d4c720aca34fc972f6560"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9e1cf1404d5d4c720aca34fc972f6560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f486f1dbd7b920b80c482c639888c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga2f486f1dbd7b920b80c482c639888c04">IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP_SHIFT)) &amp; IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP_MASK)</td></tr>
<tr class="separator:ga2f486f1dbd7b920b80c482c639888c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga628c7441704016195473450e21b2dc59"><td class="memItemLeft" align="right" valign="top"><a id="ga628c7441704016195473450e21b2dc59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP_MASK</b>&#160;&#160;&#160;(0xFFFFFFF8U)</td></tr>
<tr class="separator:ga628c7441704016195473450e21b2dc59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeacaa4f2d06f520ab54112dd5593a55b"><td class="memItemLeft" align="right" valign="top"><a id="gaeacaa4f2d06f520ab54112dd5593a55b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaeacaa4f2d06f520ab54112dd5593a55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac044f7b4037c19305992b1740de37384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gac044f7b4037c19305992b1740de37384">IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP_SHIFT)) &amp; IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP_MASK)</td></tr>
<tr class="separator:gac044f7b4037c19305992b1740de37384"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR20 - GPR20 General Purpose Register</h2></td></tr>
<tr class="memitem:ga9ff842383a88476c73adb1d8817d80aa"><td class="memItemLeft" align="right" valign="top"><a id="ga9ff842383a88476c73adb1d8817d80aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga9ff842383a88476c73adb1d8817d80aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga709174d92f7e276fdfc692fe03126bc8"><td class="memItemLeft" align="right" valign="top"><a id="ga709174d92f7e276fdfc692fe03126bc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga709174d92f7e276fdfc692fe03126bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d15d94142fd6b8e99a79a418e60dec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga6d15d94142fd6b8e99a79a418e60dec4">IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT_SHIFT)) &amp; IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT_MASK)</td></tr>
<tr class="separator:ga6d15d94142fd6b8e99a79a418e60dec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb2f7a830c3cdcc9d2a658cf87be670d"><td class="memItemLeft" align="right" valign="top"><a id="gafb2f7a830c3cdcc9d2a658cf87be670d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT_MASK</b>&#160;&#160;&#160;(0xFFFFFFF8U)</td></tr>
<tr class="separator:gafb2f7a830c3cdcc9d2a658cf87be670d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafff3ee78a8aa8125e9bdf9e63221c3d9"><td class="memItemLeft" align="right" valign="top"><a id="gafff3ee78a8aa8125e9bdf9e63221c3d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gafff3ee78a8aa8125e9bdf9e63221c3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9b13dd97a7c45ab37a2050872fc8e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga8d9b13dd97a7c45ab37a2050872fc8e9">IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT_SHIFT)) &amp; IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT_MASK)</td></tr>
<tr class="separator:ga8d9b13dd97a7c45ab37a2050872fc8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR21 - GPR21 General Purpose Register</h2></td></tr>
<tr class="memitem:ga0ae2b43259f9181e814e839dfccff4bf"><td class="memItemLeft" align="right" valign="top"><a id="ga0ae2b43259f9181e814e839dfccff4bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga0ae2b43259f9181e814e839dfccff4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc9cc5e5ba2f78b165780265bd07d985"><td class="memItemLeft" align="right" valign="top"><a id="gacc9cc5e5ba2f78b165780265bd07d985"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacc9cc5e5ba2f78b165780265bd07d985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e29c258ad50dd81a361f700db2628d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gad6e29c258ad50dd81a361f700db2628d">IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP_SHIFT)) &amp; IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP_MASK)</td></tr>
<tr class="separator:gad6e29c258ad50dd81a361f700db2628d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37770e7038de6b03c9cc397f59bedaa4"><td class="memItemLeft" align="right" valign="top"><a id="ga37770e7038de6b03c9cc397f59bedaa4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP_MASK</b>&#160;&#160;&#160;(0xFFFFFFF8U)</td></tr>
<tr class="separator:ga37770e7038de6b03c9cc397f59bedaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ff394c92cb33a94ea0b0862bfffc37"><td class="memItemLeft" align="right" valign="top"><a id="ga27ff394c92cb33a94ea0b0862bfffc37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga27ff394c92cb33a94ea0b0862bfffc37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80e1291f23b2c36de56a20026c9605fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga80e1291f23b2c36de56a20026c9605fe">IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP_SHIFT)) &amp; IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP_MASK)</td></tr>
<tr class="separator:ga80e1291f23b2c36de56a20026c9605fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR22 - GPR22 General Purpose Register</h2></td></tr>
<tr class="memitem:gaa13e2ce5346fc829d3fa5d050b61c950"><td class="memItemLeft" align="right" valign="top"><a id="gaa13e2ce5346fc829d3fa5d050b61c950"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gaa13e2ce5346fc829d3fa5d050b61c950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c9054d96c038cbb1def1333d4538a12"><td class="memItemLeft" align="right" valign="top"><a id="ga0c9054d96c038cbb1def1333d4538a12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0c9054d96c038cbb1def1333d4538a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f56f3b1d342215cd307ab12dd5cef1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga7f56f3b1d342215cd307ab12dd5cef1d">IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT_SHIFT)) &amp; IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT_MASK)</td></tr>
<tr class="separator:ga7f56f3b1d342215cd307ab12dd5cef1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3bc000b6671e890b4f7ef04e8ef60c"><td class="memItemLeft" align="right" valign="top"><a id="gabd3bc000b6671e890b4f7ef04e8ef60c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT_MASK</b>&#160;&#160;&#160;(0xFFFFFFF8U)</td></tr>
<tr class="separator:gabd3bc000b6671e890b4f7ef04e8ef60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2e8c511ab708d964110327ab06e260"><td class="memItemLeft" align="right" valign="top"><a id="ga3b2e8c511ab708d964110327ab06e260"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3b2e8c511ab708d964110327ab06e260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42ec0bce9c1702b24d474f008d8982d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga42ec0bce9c1702b24d474f008d8982d9">IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT_SHIFT)) &amp; IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT_MASK)</td></tr>
<tr class="separator:ga42ec0bce9c1702b24d474f008d8982d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR23 - GPR23 General Purpose Register</h2></td></tr>
<tr class="memitem:gaad7ddc8d9d6de7651987073def4d9df4"><td class="memItemLeft" align="right" valign="top"><a id="gaad7ddc8d9d6de7651987073def4d9df4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R2_TOP_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gaad7ddc8d9d6de7651987073def4d9df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2aa35dcd8e869ce42573acd87652b1"><td class="memItemLeft" align="right" valign="top"><a id="ga8a2aa35dcd8e869ce42573acd87652b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R2_TOP_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8a2aa35dcd8e869ce42573acd87652b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e85a41a1b36543261923d21d4ab18c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga0e85a41a1b36543261923d21d4ab18c1">IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R2_TOP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R2_TOP_SHIFT)) &amp; IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R2_TOP_MASK)</td></tr>
<tr class="separator:ga0e85a41a1b36543261923d21d4ab18c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga794016a46e8c3ae34eab57fb4503afe8"><td class="memItemLeft" align="right" valign="top"><a id="ga794016a46e8c3ae34eab57fb4503afe8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP_MASK</b>&#160;&#160;&#160;(0xFFFFFFF8U)</td></tr>
<tr class="separator:ga794016a46e8c3ae34eab57fb4503afe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5a61020b99c6fed763e6e6a551d612"><td class="memItemLeft" align="right" valign="top"><a id="gace5a61020b99c6fed763e6e6a551d612"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gace5a61020b99c6fed763e6e6a551d612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7313b2ecb35e479d99f9913ee4a71eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga7313b2ecb35e479d99f9913ee4a71eaa">IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP_SHIFT)) &amp; IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP_MASK)</td></tr>
<tr class="separator:ga7313b2ecb35e479d99f9913ee4a71eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR24 - GPR24 General Purpose Register</h2></td></tr>
<tr class="memitem:ga684645958284405336ee912655642fac"><td class="memItemLeft" align="right" valign="top"><a id="ga684645958284405336ee912655642fac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga684645958284405336ee912655642fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada161f2ee71e5ddbca1db03dce937034"><td class="memItemLeft" align="right" valign="top"><a id="gada161f2ee71e5ddbca1db03dce937034"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gada161f2ee71e5ddbca1db03dce937034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa878f9823d30241d7d3c230b0b581799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaa878f9823d30241d7d3c230b0b581799">IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT_SHIFT)) &amp; IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT_MASK)</td></tr>
<tr class="separator:gaa878f9823d30241d7d3c230b0b581799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga032521e6ea12032cc8cbe9ee3e2eb130"><td class="memItemLeft" align="right" valign="top"><a id="ga032521e6ea12032cc8cbe9ee3e2eb130"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR24_M7_APC_AC_R3_BOT_MASK</b>&#160;&#160;&#160;(0xFFFFFFF8U)</td></tr>
<tr class="separator:ga032521e6ea12032cc8cbe9ee3e2eb130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8319681494bfda00a55629fb2a6bcaea"><td class="memItemLeft" align="right" valign="top"><a id="ga8319681494bfda00a55629fb2a6bcaea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR24_M7_APC_AC_R3_BOT_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga8319681494bfda00a55629fb2a6bcaea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga549b8d2e965709ca3936ae04ae8c0571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga549b8d2e965709ca3936ae04ae8c0571">IOMUXC_GPR_GPR24_M7_APC_AC_R3_BOT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR24_M7_APC_AC_R3_BOT_SHIFT)) &amp; IOMUXC_GPR_GPR24_M7_APC_AC_R3_BOT_MASK)</td></tr>
<tr class="separator:ga549b8d2e965709ca3936ae04ae8c0571"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR25 - GPR25 General Purpose Register</h2></td></tr>
<tr class="memitem:gad520b85dfcce7ab1d6680ab35b0efb76"><td class="memItemLeft" align="right" valign="top"><a id="gad520b85dfcce7ab1d6680ab35b0efb76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gad520b85dfcce7ab1d6680ab35b0efb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53b5860292e85262e7e5ac88720669a7"><td class="memItemLeft" align="right" valign="top"><a id="ga53b5860292e85262e7e5ac88720669a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga53b5860292e85262e7e5ac88720669a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c6c13f5581eaa91cdb13600653808e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gad6c6c13f5581eaa91cdb13600653808e">IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP_SHIFT)) &amp; IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP_MASK)</td></tr>
<tr class="separator:gad6c6c13f5581eaa91cdb13600653808e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8d7d880f0099e41e270747ed5bd6b2"><td class="memItemLeft" align="right" valign="top"><a id="gace8d7d880f0099e41e270747ed5bd6b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP_MASK</b>&#160;&#160;&#160;(0xFFFFFFF8U)</td></tr>
<tr class="separator:gace8d7d880f0099e41e270747ed5bd6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa41e62b91462c6308a8f542a992fac"><td class="memItemLeft" align="right" valign="top"><a id="gacaa41e62b91462c6308a8f542a992fac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gacaa41e62b91462c6308a8f542a992fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf91b173ad9e181aaf4a3f1105e55efff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaf91b173ad9e181aaf4a3f1105e55efff">IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP_SHIFT)) &amp; IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP_MASK)</td></tr>
<tr class="separator:gaf91b173ad9e181aaf4a3f1105e55efff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga2d63af081c399f56e857f91d8c850401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d63af081c399f56e857f91d8c850401">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR10_DBG_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR10_DBG_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_DBG_EN_SHIFT)) &amp; IOMUXC_GPR_GPR10_DBG_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBG_EN - Arm invasive debug enable 0b0..Debug turned off 0b1..Debug enabled (default) </p>

</div>
</div>
<a id="ga91b8009b3ff0e2b727f64a11d92c2c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91b8009b3ff0e2b727f64a11d92c2c55">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR10_DCPKEY_OCOTP_OR_KEYMUX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR10_DCPKEY_OCOTP_OR_KEYMUX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_DCPKEY_OCOTP_OR_KEYMUX_SHIFT)) &amp; IOMUXC_GPR_GPR10_DCPKEY_OCOTP_OR_KEYMUX_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCPKEY_OCOTP_OR_KEYMUX 0b0..Select key from SNVS Master Key 0b1..Select key from OCOTP (SW_GP2) </p>

</div>
</div>
<a id="ga5dcd469e316c987c180496e01022c197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dcd469e316c987c180496e01022c197">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR10_LOCK_DBG_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR10_LOCK_DBG_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_LOCK_DBG_EN_SHIFT)) &amp; IOMUXC_GPR_GPR10_LOCK_DBG_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_DBG_EN 0b0..Field is not locked 0b1..Field is locked (read access only) </p>

</div>
</div>
<a id="gab2d9f250a2496e9adbb12897b81fcbbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2d9f250a2496e9adbb12897b81fcbbc">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR10_LOCK_DCPKEY_OCOTP_OR_KEYMUX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR10_LOCK_DCPKEY_OCOTP_OR_KEYMUX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_LOCK_DCPKEY_OCOTP_OR_KEYMUX_SHIFT)) &amp; IOMUXC_GPR_GPR10_LOCK_DCPKEY_OCOTP_OR_KEYMUX_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_DCPKEY_OCOTP_OR_KEYMUX 0b0..Field is not locked 0b1..Field is locked (read access only) </p>

</div>
</div>
<a id="gad5e0e5f923a4f50847b48a1264ee2ee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5e0e5f923a4f50847b48a1264ee2ee6">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR10_LOCK_NIDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR10_LOCK_NIDEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_LOCK_NIDEN_SHIFT)) &amp; IOMUXC_GPR_GPR10_LOCK_NIDEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_NIDEN 0b0..Field is not locked 0b1..Field is locked (read access only) </p>

</div>
</div>
<a id="ga36dca8fb77b51d94ee88ec9ebe979aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36dca8fb77b51d94ee88ec9ebe979aca">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR_SHIFT)) &amp; IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_OCRAM_TZ_ADDR 0b0000000..Field is not locked 0b0000001..Field is locked (read access only) </p>

</div>
</div>
<a id="gadc62929d1b33c053053b21b8bcb33345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc62929d1b33c053053b21b8bcb33345">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_EN_SHIFT)) &amp; IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_OCRAM_TZ_EN 0b0..Field is not locked 0b1..Field is locked (read access only) </p>

</div>
</div>
<a id="gac4a550bb9101ea9f0b7d8a462b0fee7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4a550bb9101ea9f0b7d8a462b0fee7e">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR10_LOCK_SEC_ERR_RESP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR10_LOCK_SEC_ERR_RESP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_LOCK_SEC_ERR_RESP_SHIFT)) &amp; IOMUXC_GPR_GPR10_LOCK_SEC_ERR_RESP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_SEC_ERR_RESP 0b0..Field is not locked 0b1..Field is locked (read access only) </p>

</div>
</div>
<a id="gafd5681f03109145fd6fd52ea50e34735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd5681f03109145fd6fd52ea50e34735">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR10_NIDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR10_NIDEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_NIDEN_SHIFT)) &amp; IOMUXC_GPR_GPR10_NIDEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NIDEN - Arm non-secure (non-invasive) debug enable 0b0..Debug turned off 0b1..Debug enabled (default) </p>

</div>
</div>
<a id="ga33c989c6711eea7eeb55f86cde1aef8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33c989c6711eea7eeb55f86cde1aef8a">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR10_OCRAM_TZ_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR10_OCRAM_TZ_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_OCRAM_TZ_EN_SHIFT)) &amp; IOMUXC_GPR_GPR10_OCRAM_TZ_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCRAM_TZ_EN 0b0..The TrustZone feature is disabled. Entire OCRAM space is available for all access types (secure/non-secure/user/supervisor) 0b1..The TrustZone feature is enabled. Access to address in the range specified by [ENDADDR:STARTADDR] follows the execution mode access policy described in CSU chapter </p>

</div>
</div>
<a id="ga17e45ec92c6854bf77bce6e5fa61263f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17e45ec92c6854bf77bce6e5fa61263f">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR10_SEC_ERR_RESP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR10_SEC_ERR_RESP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR10_SEC_ERR_RESP_SHIFT)) &amp; IOMUXC_GPR_GPR10_SEC_ERR_RESP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SEC_ERR_RESP - Security error response enable 0b0..OKEY response 0b1..SLVError (default) </p>

</div>
</div>
<a id="gaef787d33b4e53cc87ad7cb005f370911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef787d33b4e53cc87ad7cb005f370911">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR11_BEE_DE_RX_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR11_BEE_DE_RX_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR11_BEE_DE_RX_EN_SHIFT)) &amp; IOMUXC_GPR_GPR11_BEE_DE_RX_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BEE_DE_RX_EN 0b0000..FlexSPI data decryption disabled 0b0001..FlexSPI data decryption enabled </p>

</div>
</div>
<a id="ga91d8418086f3ddd16f1a5b9355592b8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91d8418086f3ddd16f1a5b9355592b8f">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN_SHIFT)) &amp; IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_BEE_DE_RX_EN 0b0000..Field is not locked 0b0001..Field is locked (read access only) </p>

</div>
</div>
<a id="gabdee90366a0b21e5c64d61c041140797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdee90366a0b21e5c64d61c041140797">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R0_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R0_CTRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R0_CTRL_SHIFT)) &amp; IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R0_CTRL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_M7_APC_AC_R0_CTRL 0b00..Field is not locked 0b01..Field is locked (read access only) </p>

</div>
</div>
<a id="ga2036f30a1351a2dbaead626c08780e47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2036f30a1351a2dbaead626c08780e47">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R1_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R1_CTRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R1_CTRL_SHIFT)) &amp; IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R1_CTRL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_M7_APC_AC_R1_CTRL 0b00..Field is not locked 0b01..Field is locked (read access only) </p>

</div>
</div>
<a id="ga37f96bbcafd17a3220f259d26ce1711c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37f96bbcafd17a3220f259d26ce1711c">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R2_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R2_CTRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R2_CTRL_SHIFT)) &amp; IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R2_CTRL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_M7_APC_AC_R2_CTRL 0b00..Field is not locked 0b01..Field is locked (read access only) </p>

</div>
</div>
<a id="gac471395bde4431459c6171444f827cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac471395bde4431459c6171444f827cea">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R3_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R3_CTRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R3_CTRL_SHIFT)) &amp; IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R3_CTRL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_M7_APC_AC_R3_CTRL 0b00..Field is not locked 0b01..Field is locked (read access only) </p>

</div>
</div>
<a id="ga96ff34a8a708b04e5e5e3cc73684e87e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96ff34a8a708b04e5e5e3cc73684e87e">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL_SHIFT)) &amp; IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M7_APC_AC_R0_CTRL 0b00..No access protection - All accesses are allowed 0b01..M7 debug protection enabled - The APC block will block CM7 breakpoints, watchpoints and trace to the GPR_M7_APC_AC_R0_TOP/BOT specified region (IOMUX_GPR_GPR18 - IOMUX_GPR_GPR19) 0b10..Reserved 0b11..Reserved </p>

</div>
</div>
<a id="ga85d25b977ad80ad0b8e404b899cc6aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85d25b977ad80ad0b8e404b899cc6aaa">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR11_M7_APC_AC_R1_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR11_M7_APC_AC_R1_CTRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR11_M7_APC_AC_R1_CTRL_SHIFT)) &amp; IOMUXC_GPR_GPR11_M7_APC_AC_R1_CTRL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M7_APC_AC_R1_CTRL 0b00..No access protection - All accesses are allowed 0b01..M7 debug protection enabled - The APC block will block CM7 breakpoints, watchpoints and trace to the GPR_M7_APC_AC_R1_TOP/BOT specified region (IOMUX_GPR_GPR20 - IOMUX_GPR_GPR21) 0b10..Reserved 0b11..Reserved </p>

</div>
</div>
<a id="ga3088a6289b43823cc45bfcae47578a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3088a6289b43823cc45bfcae47578a8c">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR11_M7_APC_AC_R2_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR11_M7_APC_AC_R2_CTRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR11_M7_APC_AC_R2_CTRL_SHIFT)) &amp; IOMUXC_GPR_GPR11_M7_APC_AC_R2_CTRL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M7_APC_AC_R2_CTRL 0b00..No access protection - All accesses are allowed 0b01..M7 debug protection enabled - The APC block will block CM7 breakpoints, watchpoints and trace to the GPR_M7_APC_AC_R2_TOP/BOT specified region (IOMUX_GPR_GPR22 - IOMUX_GPR_GPR23) 0b10..Reserved 0b11..Reserved </p>

</div>
</div>
<a id="gaf13b83908a3cd97358ffd7f8f10a9567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf13b83908a3cd97358ffd7f8f10a9567">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR11_M7_APC_AC_R3_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR11_M7_APC_AC_R3_CTRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR11_M7_APC_AC_R3_CTRL_SHIFT)) &amp; IOMUXC_GPR_GPR11_M7_APC_AC_R3_CTRL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M7_APC_AC_R3_CTRL 0b00..No access protection - All accesses are allowed 0b01..M7 debug protection enabled - The APC block will block CM7 breakpoints, watchpoints and trace to the GPR_M7_APC_AC_R3_TOP/BOT specified region (IOMUX_GPR_GPR24 - IOMUX_GPR_GPR25) 0b10..Reserved 0b11..Reserved </p>

</div>
</div>
<a id="ga2cc0fb2ff9f83a595fa63a490d0f7d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cc0fb2ff9f83a595fa63a490d0f7d9c">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACMP_IPG_STOP_MODE 0b0..ACMP is functional in Stop mode 0b1..When this bit is equal to 1'b1 and ipg_stop is asserted, ACMP is not functional in Stop mode </p>

</div>
</div>
<a id="ga65c1a374928ba1e87cb03872101bf58c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65c1a374928ba1e87cb03872101bf58c">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR12_FLEXIO1_IPG_DOZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR12_FLEXIO1_IPG_DOZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR12_FLEXIO1_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR12_FLEXIO1_IPG_DOZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLEXIO1_IPG_DOZE 0b0..FLEXIO1 is not in doze mode 0b1..FLEXIO1 is in doze mode </p>

</div>
</div>
<a id="ga569063bb43c1993df4f7ef80622b3626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga569063bb43c1993df4f7ef80622b3626">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLEXIO1_IPG_STOP_MODE 0b0..FlexIO1 is functional in Stop mode 0b1..When this bit is equal to 1'b1 and ipg_stop is asserted, FlexIO1 is not functional in Stop mode </p>

</div>
</div>
<a id="gaa944c16550158f77ce8cdde1cc9edc5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa944c16550158f77ce8cdde1cc9edc5d">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR13_ARCACHE_USDHC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR13_ARCACHE_USDHC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR13_ARCACHE_USDHC_SHIFT)) &amp; IOMUXC_GPR_GPR13_ARCACHE_USDHC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARCACHE_USDHC - uSDHC block cacheable attribute value of AXI read transactions 0b0..Cacheable attribute is off for read transactions 0b1..Cacheable attribute is on for read transactions </p>

</div>
</div>
<a id="gac344ba4883af329d144709dd6efaccb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac344ba4883af329d144709dd6efaccb1">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR13_AWCACHE_USDHC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR13_AWCACHE_USDHC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR13_AWCACHE_USDHC_SHIFT)) &amp; IOMUXC_GPR_GPR13_AWCACHE_USDHC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AWCACHE_USDHC - uSDHC block cacheable attribute value of AXI write transactions 0b0..Cacheable attribute is off for write transactions 0b1..Cacheable attribute is on for write transactions </p>

</div>
</div>
<a id="gaff94a08c866c6944f8252d99551b4c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff94a08c866c6944f8252d99551b4c1b">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR13_CACHE_ENET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR13_CACHE_ENET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR13_CACHE_ENET_SHIFT)) &amp; IOMUXC_GPR_GPR13_CACHE_ENET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_ENET - ENET block cacheable attribute value of AXI transactions 0b0..Cacheable attribute is off for read/write transactions 0b1..Cacheable attribute is on for read/write transactions </p>

</div>
</div>
<a id="gae8f2bb889540ebf5038ca0542925f18a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8f2bb889540ebf5038ca0542925f18a">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR13_CACHE_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR13_CACHE_USB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR13_CACHE_USB_SHIFT)) &amp; IOMUXC_GPR_GPR13_CACHE_USB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_USB - USB block cacheable attribute value of AXI transactions 0b0..Cacheable attribute is off for read/write transactions 0b1..Cacheable attribute is on for read/write transactions </p>

</div>
</div>
<a id="gaee915d25b7721e9323b05e49a4f14d26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee915d25b7721e9323b05e49a4f14d26">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACMP1_CMP_IGEN_TRIM_DN 0b0..no reduce 0b1..reduces </p>

</div>
</div>
<a id="gac5196bfa365012a824fd9fc8f6f80dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5196bfa365012a824fd9fc8f6f80dec">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_UP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_UP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_UP_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_UP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACMP1_CMP_IGEN_TRIM_UP 0b0..no increase 0b1..increases </p>

</div>
</div>
<a id="ga8197c0e260a900234a46dcc094ffca24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8197c0e260a900234a46dcc094ffca24">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR14_ACMP1_SAMPLE_SYNC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR14_ACMP1_SAMPLE_SYNC_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP1_SAMPLE_SYNC_EN_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP1_SAMPLE_SYNC_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACMP1_SAMPLE_SYNC_EN 0b0..select XBAR output 0b1..select synced sample_lv </p>

</div>
</div>
<a id="gace381fb04a1e1b9c3b589b0065acd703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace381fb04a1e1b9c3b589b0065acd703">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_DN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_DN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_DN_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_DN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACMP2_CMP_IGEN_TRIM_DN 0b0..no reduce 0b1..reduces </p>

</div>
</div>
<a id="ga09374535d7c9fbc74f3a1f897821667d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09374535d7c9fbc74f3a1f897821667d">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_UP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_UP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_UP_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_UP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACMP2_CMP_IGEN_TRIM_UP 0b0..no increase 0b1..increases </p>

</div>
</div>
<a id="gac92d29a141b9cf5eabefb651f8fb14b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac92d29a141b9cf5eabefb651f8fb14b2">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR14_ACMP2_SAMPLE_SYNC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR14_ACMP2_SAMPLE_SYNC_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP2_SAMPLE_SYNC_EN_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP2_SAMPLE_SYNC_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACMP2_SAMPLE_SYNC_EN 0b0..select XBAR output 0b1..select synced sample_lv </p>

</div>
</div>
<a id="gaa34585b6f1aa05f2f53b04577d3066af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa34585b6f1aa05f2f53b04577d3066af">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_DN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_DN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_DN_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_DN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACMP3_CMP_IGEN_TRIM_DN 0b0..no reduce 0b1..reduces </p>

</div>
</div>
<a id="gabaf47b88ab6d431a02d02396e8f43555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaf47b88ab6d431a02d02396e8f43555">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_UP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_UP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_UP_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_UP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACMP3_CMP_IGEN_TRIM_UP 0b0..no increase 0b1..increases </p>

</div>
</div>
<a id="ga223998d44886ad5554d63087a531887b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga223998d44886ad5554d63087a531887b">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR14_ACMP3_SAMPLE_SYNC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR14_ACMP3_SAMPLE_SYNC_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP3_SAMPLE_SYNC_EN_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP3_SAMPLE_SYNC_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACMP3_SAMPLE_SYNC_EN 0b0..select XBAR output 0b1..select synced sample_lv </p>

</div>
</div>
<a id="ga55b253731e54a20132c1a7374541a3dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55b253731e54a20132c1a7374541a3dd">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_DN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_DN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_DN_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_DN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACMP4_CMP_IGEN_TRIM_DN 0b0..no reduce 0b1..reduces </p>

</div>
</div>
<a id="gabc2639ed65da4e06634fd7c48193c793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc2639ed65da4e06634fd7c48193c793">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_UP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_UP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_UP_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_UP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACMP4_CMP_IGEN_TRIM_UP 0b0..no increase 0b1..increases </p>

</div>
</div>
<a id="ga1c5cf004102a1bbf22c023cd624fbcac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c5cf004102a1bbf22c023cd624fbcac">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN_SHIFT)) &amp; IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACMP4_SAMPLE_SYNC_EN 0b0..select XBAR output 0b1..select synced sample_lv </p>

</div>
</div>
<a id="ga9950e83e45ffe0e0b79697ab69934723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9950e83e45ffe0e0b79697ab69934723">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ_SHIFT)) &amp; IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CM7_CFGDTCMSZ - DTCM total size configuration 0b0000..0 KB (No DTCM) 0b0011..4 KB 0b0100..8 KB 0b0101..16 KB 0b0110..32 KB 0b0111..64 KB 0b1000..128 KB 0b1001..256 KB </p>

</div>
</div>
<a id="gab9a1760cd7dc4f4634b0d384f9c1d310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9a1760cd7dc4f4634b0d384f9c1d310">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR14_CM7_CFGITCMSZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR14_CM7_CFGITCMSZ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR14_CM7_CFGITCMSZ_SHIFT)) &amp; IOMUXC_GPR_GPR14_CM7_CFGITCMSZ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CM7_CFGITCMSZ - ITCM total size configuration 0b0000..0 KB (No ITCM) 0b0011..4 KB 0b0100..8 KB 0b0101..16 KB 0b0110..32 KB 0b0111..64 KB 0b1000..128 KB 0b1001..256 KB </p>

</div>
</div>
<a id="gaea1893d9354c2b901bed322d6bb2629c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea1893d9354c2b901bed322d6bb2629c">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLEXRAM_BANK_CFG_SEL 0b0..use fuse value to config 0b1..use FLEXRAM_BANK_CFG to config </p>

</div>
</div>
<a id="gad9bedd3ca6f8b2a2de48195e72301731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9bedd3ca6f8b2a2de48195e72301731">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR16_INIT_DTCM_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR16_INIT_DTCM_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR16_INIT_DTCM_EN_SHIFT)) &amp; IOMUXC_GPR_GPR16_INIT_DTCM_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INIT_DTCM_EN 0b0..DTCM is disabled 0b1..DTCM is enabled </p>

</div>
</div>
<a id="gadac86fdc296246e835b6b7eec68cdb98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadac86fdc296246e835b6b7eec68cdb98">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR16_INIT_ITCM_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR16_INIT_ITCM_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR16_INIT_ITCM_EN_SHIFT)) &amp; IOMUXC_GPR_GPR16_INIT_ITCM_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INIT_ITCM_EN 0b0..ITCM is disabled 0b1..ITCM is enabled </p>

</div>
</div>
<a id="ga301798f20e3bc0d3ff311770fe5d3fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga301798f20e3bc0d3ff311770fe5d3fdc">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG_SHIFT)) &amp; IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLEXRAM_BANK_CFG - FlexRAM bank config value </p>

</div>
</div>
<a id="gac4db0f6e5b10f2da315b17bba072ea79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4db0f6e5b10f2da315b17bba072ea79">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT_SHIFT)) &amp; IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_M7_APC_AC_R0_BOT 0b0..M7_APC_AC_R0_BOT is not locked 0b1..M7_APC_AC_R0_BOT is locked (read access only) </p>

</div>
</div>
<a id="ga928d6f81c82a29f08cad33b035d5ad67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga928d6f81c82a29f08cad33b035d5ad67">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT_SHIFT)) &amp; IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M7_APC_AC_R0_BOT - Access Permission Controller (APC) end address of memory region-0 </p>

</div>
</div>
<a id="ga2f486f1dbd7b920b80c482c639888c04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f486f1dbd7b920b80c482c639888c04">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP_SHIFT)) &amp; IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_M7_APC_AC_R0_TOP 0b0..M7_APC_AC_R0_TOP is not locked 0b1..M7_APC_AC_R0_TOP is locked (read access only) </p>

</div>
</div>
<a id="gac044f7b4037c19305992b1740de37384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac044f7b4037c19305992b1740de37384">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP_SHIFT)) &amp; IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M7_APC_AC_R0_TOP - Access Permission Controller (APC) start address of memory region-0 </p>

</div>
</div>
<a id="gaeba0b7caa18f5bb2ac1b3674553536fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeba0b7caa18f5bb2ac1b3674553536fe">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN_SHIFT)) &amp; IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CM7_FORCE_HCLK_EN - Arm CM7 platform AHB clock enable 0b0..AHB clock is not running (gated) when CM7 is sleeping and TCM is not accessible 0b1..AHB clock is running (enabled) when CM7 is sleeping and TCM is accessible </p>

</div>
</div>
<a id="gac8eeda701cb1f1b763417ff5ca066038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8eeda701cb1f1b763417ff5ca066038">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR1_ENET_REF_CLK_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR1_ENET_REF_CLK_DIR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_ENET_REF_CLK_DIR_SHIFT)) &amp; IOMUXC_GPR_GPR1_ENET_REF_CLK_DIR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ENET_REF_CLK_DIR 0b0..ENET_REF_CLK is input 0b1..ENET_REF_CLK is output driven by ref_enetpll0 </p>

</div>
</div>
<a id="ga2f3fdb49a75beb651a2c81bfbe44c0bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f3fdb49a75beb651a2c81bfbe44c0bc">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR1_ENET_TX_CLK_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR1_ENET_TX_CLK_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_ENET_TX_CLK_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR1_ENET_TX_CLK_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ENET_TX_CLK_SEL - ENET_TX_CLK select 0b0..Do not use. 0b1..ENET_TX_CLK is the 25MHz MII clock. </p>

</div>
</div>
<a id="gab32f224d5eb0d2a276a6dd05dc48499d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab32f224d5eb0d2a276a6dd05dc48499d">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR1_EXC_MON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR1_EXC_MON</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_EXC_MON_SHIFT)) &amp; IOMUXC_GPR_GPR1_EXC_MON_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXC_MON - Exclusive monitor response select of illegal command 0b0..OKAY response 0b1..SLVError response </p>

</div>
</div>
<a id="ga0e4bed56b3677b79e42df1697311a2cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e4bed56b3677b79e42df1697311a2cf">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR1_GINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR1_GINT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_GINT_SHIFT)) &amp; IOMUXC_GPR_GPR1_GINT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GINT - Global Interrupt 0b0..Global interrupt request is not asserted 0b1..Global interrupt request is asserted </p>

</div>
</div>
<a id="gaa82097b1a2e91bc9991f1ab0ddd46ebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa82097b1a2e91bc9991f1ab0ddd46ebe">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI1_MCLK1_SEL - SAI1 MCLK1 source select 0b000..ccm.ssi1_clk_root 0b001..ccm.ssi2_clk_root 0b010..ccm.ssi3_clk_root 0b011..iomux.sai1_ipg_clk_sai_mclk 0b100..iomux.sai2_ipg_clk_sai_mclk 0b101..iomux.sai3_ipg_clk_sai_mclk 0b110..Reserved 0b111..Reserved </p>

</div>
</div>
<a id="ga32e05784e1e3392892517e3961d436e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32e05784e1e3392892517e3961d436e5">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI1_MCLK2_SEL - SAI1 MCLK2 source select 0b000..ccm.ssi1_clk_root 0b001..ccm.ssi2_clk_root 0b010..ccm.ssi3_clk_root 0b011..iomux.sai1_ipg_clk_sai_mclk 0b100..iomux.sai2_ipg_clk_sai_mclk 0b101..iomux.sai3_ipg_clk_sai_mclk 0b110..Reserved 0b111..Reserved </p>

</div>
</div>
<a id="ga6a2f21f1014904bd1828e875ced69310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a2f21f1014904bd1828e875ced69310">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI1_MCLK3_SEL - SAI1 MCLK3 source select 0b00..ccm.spdif0_clk_root 0b01..SPDIF_EXT_CLK 0b10..spdif.spdif_srclk 0b11..spdif.spdif_outclock </p>

</div>
</div>
<a id="ga008fdcb4469bbdbf3643d96cc6f91644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga008fdcb4469bbdbf3643d96cc6f91644">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR1_SAI1_MCLK_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR1_SAI1_MCLK_DIR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_SAI1_MCLK_DIR_SHIFT)) &amp; IOMUXC_GPR_GPR1_SAI1_MCLK_DIR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI1_MCLK_DIR - sai1.MCLK signal direction control 0b0..sai1.MCLK is input signal 0b1..sai1.MCLK is output signal </p>

</div>
</div>
<a id="gad48a192389fc421f6092345ae5dc272c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad48a192389fc421f6092345ae5dc272c">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI2_MCLK3_SEL - SAI2 MCLK3 source select 0b00..ccm.spdif0_clk_root 0b01..SPDIF_EXT_CLK 0b10..spdif.spdif_srclk 0b11..spdif.spdif_outclock </p>

</div>
</div>
<a id="gaf18c639b042bc893cd5fa286c026e9d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf18c639b042bc893cd5fa286c026e9d1">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR1_SAI2_MCLK_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR1_SAI2_MCLK_DIR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_SAI2_MCLK_DIR_SHIFT)) &amp; IOMUXC_GPR_GPR1_SAI2_MCLK_DIR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI2_MCLK_DIR - sai2.MCLK signal direction control 0b0..sai2.MCLK is input signal 0b1..sai2.MCLK is output signal </p>

</div>
</div>
<a id="ga01adb95bd6c49bd34c73e59dfffd72eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01adb95bd6c49bd34c73e59dfffd72eb">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI3_MCLK3_SEL - SAI3 MCLK3 source select 0b00..ccm.spdif0_clk_root 0b01..SPDIF_EXT_CLK 0b10..spdif.spdif_srclk 0b11..spdif.spdif_outclock </p>

</div>
</div>
<a id="ga1fda80ef81df6cbe7663dc286fc56254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fda80ef81df6cbe7663dc286fc56254">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR1_SAI3_MCLK_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR1_SAI3_MCLK_DIR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR1_SAI3_MCLK_DIR_SHIFT)) &amp; IOMUXC_GPR_GPR1_SAI3_MCLK_DIR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI3_MCLK_DIR - sai3.MCLK signal direction control 0b0..sai3.MCLK is input signal 0b1..sai3.MCLK is output signal </p>

</div>
</div>
<a id="ga6d15d94142fd6b8e99a79a418e60dec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d15d94142fd6b8e99a79a418e60dec4">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT_SHIFT)) &amp; IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_M7_APC_AC_R1_BOT 0b0..M7_APC_AC_R1_BOT is not locked 0b1..M7_APC_AC_R1_BOT is locked (read access only) </p>

</div>
</div>
<a id="ga8d9b13dd97a7c45ab37a2050872fc8e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d9b13dd97a7c45ab37a2050872fc8e9">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT_SHIFT)) &amp; IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M7_APC_AC_R1_BOT - Access Permission Controller (APC) end address of memory region-1 </p>

</div>
</div>
<a id="gad6e29c258ad50dd81a361f700db2628d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6e29c258ad50dd81a361f700db2628d">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP_SHIFT)) &amp; IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_M7_APC_AC_R1_TOP 0b0..M7_APC_AC_R1_TOP is not locked 0b1..M7_APC_AC_R1_TOP is locked (read access only) </p>

</div>
</div>
<a id="ga80e1291f23b2c36de56a20026c9605fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80e1291f23b2c36de56a20026c9605fe">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP_SHIFT)) &amp; IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M7_APC_AC_R1_TOP - Access Permission Controller (APC) start address of memory region-1 </p>

</div>
</div>
<a id="ga7f56f3b1d342215cd307ab12dd5cef1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f56f3b1d342215cd307ab12dd5cef1d">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT_SHIFT)) &amp; IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_M7_APC_AC_R2_BOT 0b0..M7_APC_AC_R2_BOT is not locked 0b1..M7_APC_AC_R2_BOT is locked (read access only) </p>

</div>
</div>
<a id="ga42ec0bce9c1702b24d474f008d8982d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42ec0bce9c1702b24d474f008d8982d9">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT_SHIFT)) &amp; IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M7_APC_AC_R2_BOT - Access Permission Controller (APC) end address of memory region-2 </p>

</div>
</div>
<a id="ga0e85a41a1b36543261923d21d4ab18c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e85a41a1b36543261923d21d4ab18c1">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R2_TOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R2_TOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R2_TOP_SHIFT)) &amp; IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R2_TOP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_M7_APC_AC_R2_TOP 0b0..M7_APC_AC_R2_TOP is not locked 0b1..M7_APC_AC_R2_TOP is locked (read access only) </p>

</div>
</div>
<a id="ga7313b2ecb35e479d99f9913ee4a71eaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7313b2ecb35e479d99f9913ee4a71eaa">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP_SHIFT)) &amp; IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M7_APC_AC_R2_TOP - Access Permission Controller (APC) start address of memory region-2 </p>

</div>
</div>
<a id="gaa878f9823d30241d7d3c230b0b581799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa878f9823d30241d7d3c230b0b581799">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT_SHIFT)) &amp; IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_M7_APC_AC_R3_BOT 0b0..M7_APC_AC_R3_BOT is not locked 0b1..M7_APC_AC_R3_BOT is locked (read access only) </p>

</div>
</div>
<a id="ga549b8d2e965709ca3936ae04ae8c0571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga549b8d2e965709ca3936ae04ae8c0571">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR24_M7_APC_AC_R3_BOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR24_M7_APC_AC_R3_BOT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR24_M7_APC_AC_R3_BOT_SHIFT)) &amp; IOMUXC_GPR_GPR24_M7_APC_AC_R3_BOT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M7_APC_AC_R3_BOT - Access Permission Controller (APC) end address of memory region-3 </p>

</div>
</div>
<a id="gad6c6c13f5581eaa91cdb13600653808e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6c6c13f5581eaa91cdb13600653808e">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP_SHIFT)) &amp; IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_M7_APC_AC_R3_TOP 0b0..M7_APC_AC_R3_TOP is not locked 0b1..M7_APC_AC_R3_TOP is locked (read access only) </p>

</div>
</div>
<a id="gaf91b173ad9e181aaf4a3f1105e55efff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf91b173ad9e181aaf4a3f1105e55efff">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP_SHIFT)) &amp; IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M7_APC_AC_R3_TOP - Access Permission Controller (APC) start address of memory region-3 </p>

</div>
</div>
<a id="ga452ab6ecf5684a2ba2acb8bb47c1512c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga452ab6ecf5684a2ba2acb8bb47c1512c">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_SHIFT)) &amp; IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L2_MEM_DEEPSLEEP 0b0..No force sleep control supported, memory deep sleep mode only entered when whole system in stop mode (OCRAM in normal mode) 0b1..Force memory into deep sleep mode (OCRAM in power saving mode) </p>

</div>
</div>
<a id="ga9a7df79b21905e8b5dfcbe90f22a1cd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a7df79b21905e8b5dfcbe90f22a1cd2">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_SHIFT)) &amp; IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L2_MEM_EN_POWERSAVING - Enable power saving features on L2 memory 0b0..Enters power saving mode only when chip is in SUSPEND mode 0b1..Controlled by L2_MEM_DEEPSLEEP bitfield </p>

</div>
</div>
<a id="ga86dc634b47e3e8645e5f9fdc1192192f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86dc634b47e3e8645e5f9fdc1192192f">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR2_MQS_CLK_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR2_MQS_CLK_DIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR2_MQS_CLK_DIV_SHIFT)) &amp; IOMUXC_GPR_GPR2_MQS_CLK_DIV_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MQS_CLK_DIV - Divider ratio control for mclk from hmclk. mclk frequency = 1/(n+1) * hmclk frequency. 0b00000000..mclk frequency = 1/1 * hmclk frequency 0b00000001..mclk frequency = 1/2 * hmclk frequency 0b00000010..mclk frequency = 1/3 * hmclk frequency 0b00000011..mclk frequency = 1/4 * hmclk frequency 0b00000100..mclk frequency = 1/5 * hmclk frequency 0b00000101..mclk frequency = 1/6 * hmclk frequency 0b00000110..mclk frequency = 1/7 * hmclk frequency 0b00000111..mclk frequency = 1/8 * hmclk frequency 0b00001000..mclk frequency = 1/9 * hmclk frequency 0b00001001..mclk frequency = 1/10 * hmclk frequency 0b00001010..mclk frequency = 1/11 * hmclk frequency 0b00001011..mclk frequency = 1/12 * hmclk frequency 0b00001100..mclk frequency = 1/13 * hmclk frequency 0b00001101..mclk frequency = 1/14 * hmclk frequency 0b00001110..mclk frequency = 1/15 * hmclk frequency 0b00001111..mclk frequency = 1/16 * hmclk frequency 0b00010000..mclk frequency = 1/17 * hmclk frequency 0b00010001..mclk frequency = 1/18 * hmclk frequency 0b00010010..mclk frequency = 1/19 * hmclk frequency 0b00010011..mclk frequency = 1/20 * hmclk frequency 0b00010100..mclk frequency = 1/21 * hmclk frequency 0b00010101..mclk frequency = 1/22 * hmclk frequency 0b00010110..mclk frequency = 1/23 * hmclk frequency 0b00010111..mclk frequency = 1/24 * hmclk frequency 0b00011000..mclk frequency = 1/25 * hmclk frequency 0b00011001..mclk frequency = 1/26 * hmclk frequency 0b00011010..mclk frequency = 1/27 * hmclk frequency 0b00011011..mclk frequency = 1/28 * hmclk frequency 0b00011100..mclk frequency = 1/29 * hmclk frequency 0b00011101..mclk frequency = 1/30 * hmclk frequency 0b00011110..mclk frequency = 1/31 * hmclk frequency 0b00011111..mclk frequency = 1/32 * hmclk frequency 0b00100000..mclk frequency = 1/33 * hmclk frequency 0b00100001..mclk frequency = 1/34 * hmclk frequency 0b00100010..mclk frequency = 1/35 * hmclk frequency 0b00100011..mclk frequency = 1/36 * hmclk frequency 0b00100100..mclk frequency = 1/37 * hmclk frequency 0b00100101..mclk frequency = 1/38 * hmclk frequency 0b00100110..mclk frequency = 1/39 * hmclk frequency 0b00100111..mclk frequency = 1/40 * hmclk frequency 0b00101000..mclk frequency = 1/41 * hmclk frequency 0b00101001..mclk frequency = 1/42 * hmclk frequency 0b00101010..mclk frequency = 1/43 * hmclk frequency 0b00101011..mclk frequency = 1/44 * hmclk frequency 0b00101100..mclk frequency = 1/45 * hmclk frequency 0b00101101..mclk frequency = 1/46 * hmclk frequency 0b00101110..mclk frequency = 1/47 * hmclk frequency 0b00101111..mclk frequency = 1/48 * hmclk frequency 0b00110000..mclk frequency = 1/49 * hmclk frequency 0b00110001..mclk frequency = 1/50 * hmclk frequency 0b00110010..mclk frequency = 1/51 * hmclk frequency 0b00110011..mclk frequency = 1/52 * hmclk frequency 0b00110100..mclk frequency = 1/53 * hmclk frequency 0b00110101..mclk frequency = 1/54 * hmclk frequency 0b00110110..mclk frequency = 1/55 * hmclk frequency 0b00110111..mclk frequency = 1/56 * hmclk frequency 0b00111000..mclk frequency = 1/57 * hmclk frequency 0b00111001..mclk frequency = 1/58 * hmclk frequency 0b00111010..mclk frequency = 1/59 * hmclk frequency 0b00111011..mclk frequency = 1/60 * hmclk frequency 0b00111100..mclk frequency = 1/61 * hmclk frequency 0b00111101..mclk frequency = 1/62 * hmclk frequency 0b00111110..mclk frequency = 1/63 * hmclk frequency 0b00111111..mclk frequency = 1/64 * hmclk frequency 0b01000000..mclk frequency = 1/65 * hmclk frequency 0b01000001..mclk frequency = 1/66 * hmclk frequency 0b01000010..mclk frequency = 1/67 * hmclk frequency 0b01000011..mclk frequency = 1/68 * hmclk frequency 0b01000100..mclk frequency = 1/69 * hmclk frequency 0b01000101..mclk frequency = 1/70 * hmclk frequency 0b01000110..mclk frequency = 1/71 * hmclk frequency 0b01000111..mclk frequency = 1/72 * hmclk frequency 0b01001000..mclk frequency = 1/73 * hmclk frequency 0b01001001..mclk frequency = 1/74 * hmclk frequency 0b01001010..mclk frequency = 1/75 * hmclk frequency 0b01001011..mclk frequency = 1/76 * hmclk frequency 0b01001100..mclk frequency = 1/77 * hmclk frequency 0b01001101..mclk frequency = 1/78 * hmclk frequency 0b01001110..mclk frequency = 1/79 * hmclk frequency 0b01001111..mclk frequency = 1/80 * hmclk frequency 0b01010000..mclk frequency = 1/81 * hmclk frequency 0b01010001..mclk frequency = 1/82 * hmclk frequency 0b01010010..mclk frequency = 1/83 * hmclk frequency 0b01010011..mclk frequency = 1/84 * hmclk frequency 0b01010100..mclk frequency = 1/85 * hmclk frequency 0b01010101..mclk frequency = 1/86 * hmclk frequency 0b01010110..mclk frequency = 1/87 * hmclk frequency 0b01010111..mclk frequency = 1/88 * hmclk frequency 0b01011000..mclk frequency = 1/89 * hmclk frequency 0b01011001..mclk frequency = 1/90 * hmclk frequency 0b01011010..mclk frequency = 1/91 * hmclk frequency 0b01011011..mclk frequency = 1/92 * hmclk frequency 0b01011100..mclk frequency = 1/93 * hmclk frequency 0b01011101..mclk frequency = 1/94 * hmclk frequency 0b01011110..mclk frequency = 1/95 * hmclk frequency 0b01011111..mclk frequency = 1/96 * hmclk frequency 0b01100000..mclk frequency = 1/97 * hmclk frequency 0b01100001..mclk frequency = 1/98 * hmclk frequency 0b01100010..mclk frequency = 1/99 * hmclk frequency 0b01100011..mclk frequency = 1/100 * hmclk frequency 0b01100100..mclk frequency = 1/101 * hmclk frequency 0b01100101..mclk frequency = 1/102 * hmclk frequency 0b01100110..mclk frequency = 1/103 * hmclk frequency 0b01100111..mclk frequency = 1/104 * hmclk frequency 0b01101000..mclk frequency = 1/105 * hmclk frequency 0b01101001..mclk frequency = 1/106 * hmclk frequency 0b01101010..mclk frequency = 1/107 * hmclk frequency 0b01101011..mclk frequency = 1/108 * hmclk frequency 0b01101100..mclk frequency = 1/109 * hmclk frequency 0b01101101..mclk frequency = 1/110 * hmclk frequency 0b01101110..mclk frequency = 1/111 * hmclk frequency 0b01101111..mclk frequency = 1/112 * hmclk frequency 0b01110000..mclk frequency = 1/113 * hmclk frequency 0b01110001..mclk frequency = 1/114 * hmclk frequency 0b01110010..mclk frequency = 1/115 * hmclk frequency 0b01110011..mclk frequency = 1/116 * hmclk frequency 0b01110100..mclk frequency = 1/117 * hmclk frequency 0b01110101..mclk frequency = 1/118 * hmclk frequency 0b01110110..mclk frequency = 1/119 * hmclk frequency 0b01110111..mclk frequency = 1/120 * hmclk frequency 0b01111000..mclk frequency = 1/121 * hmclk frequency 0b01111001..mclk frequency = 1/122 * hmclk frequency 0b01111010..mclk frequency = 1/123 * hmclk frequency 0b01111011..mclk frequency = 1/124 * hmclk frequency 0b01111100..mclk frequency = 1/125 * hmclk frequency 0b01111101..mclk frequency = 1/126 * hmclk frequency 0b01111110..mclk frequency = 1/127 * hmclk frequency 0b01111111..mclk frequency = 1/128 * hmclk frequency 0b10000000..mclk frequency = 1/129 * hmclk frequency 0b10000001..mclk frequency = 1/130 * hmclk frequency 0b10000010..mclk frequency = 1/131 * hmclk frequency 0b10000011..mclk frequency = 1/132 * hmclk frequency 0b10000100..mclk frequency = 1/133 * hmclk frequency 0b10000101..mclk frequency = 1/134 * hmclk frequency 0b10000110..mclk frequency = 1/135 * hmclk frequency 0b10000111..mclk frequency = 1/136 * hmclk frequency 0b10001000..mclk frequency = 1/137 * hmclk frequency 0b10001001..mclk frequency = 1/138 * hmclk frequency 0b10001010..mclk frequency = 1/139 * hmclk frequency 0b10001011..mclk frequency = 1/140 * hmclk frequency 0b10001100..mclk frequency = 1/141 * hmclk frequency 0b10001101..mclk frequency = 1/142 * hmclk frequency 0b10001110..mclk frequency = 1/143 * hmclk frequency 0b10001111..mclk frequency = 1/144 * hmclk frequency 0b10010000..mclk frequency = 1/145 * hmclk frequency 0b10010001..mclk frequency = 1/146 * hmclk frequency 0b10010010..mclk frequency = 1/147 * hmclk frequency 0b10010011..mclk frequency = 1/148 * hmclk frequency 0b10010100..mclk frequency = 1/149 * hmclk frequency 0b10010101..mclk frequency = 1/150 * hmclk frequency 0b10010110..mclk frequency = 1/151 * hmclk frequency 0b10010111..mclk frequency = 1/152 * hmclk frequency 0b10011000..mclk frequency = 1/153 * hmclk frequency 0b10011001..mclk frequency = 1/154 * hmclk frequency 0b10011010..mclk frequency = 1/155 * hmclk frequency 0b10011011..mclk frequency = 1/156 * hmclk frequency 0b10011100..mclk frequency = 1/157 * hmclk frequency 0b10011101..mclk frequency = 1/158 * hmclk frequency 0b10011110..mclk frequency = 1/159 * hmclk frequency 0b10011111..mclk frequency = 1/160 * hmclk frequency 0b10100000..mclk frequency = 1/161 * hmclk frequency 0b10100001..mclk frequency = 1/162 * hmclk frequency 0b10100010..mclk frequency = 1/163 * hmclk frequency 0b10100011..mclk frequency = 1/164 * hmclk frequency 0b10100100..mclk frequency = 1/165 * hmclk frequency 0b10100101..mclk frequency = 1/166 * hmclk frequency 0b10100110..mclk frequency = 1/167 * hmclk frequency 0b10100111..mclk frequency = 1/168 * hmclk frequency 0b10101000..mclk frequency = 1/169 * hmclk frequency 0b10101001..mclk frequency = 1/170 * hmclk frequency 0b10101010..mclk frequency = 1/171 * hmclk frequency 0b10101011..mclk frequency = 1/172 * hmclk frequency 0b10101100..mclk frequency = 1/173 * hmclk frequency 0b10101101..mclk frequency = 1/174 * hmclk frequency 0b10101110..mclk frequency = 1/175 * hmclk frequency 0b10101111..mclk frequency = 1/176 * hmclk frequency 0b10110000..mclk frequency = 1/177 * hmclk frequency 0b10110001..mclk frequency = 1/178 * hmclk frequency 0b10110010..mclk frequency = 1/179 * hmclk frequency 0b10110011..mclk frequency = 1/180 * hmclk frequency 0b10110100..mclk frequency = 1/181 * hmclk frequency 0b10110101..mclk frequency = 1/182 * hmclk frequency 0b10110110..mclk frequency = 1/183 * hmclk frequency 0b10110111..mclk frequency = 1/184 * hmclk frequency 0b10111000..mclk frequency = 1/185 * hmclk frequency 0b10111001..mclk frequency = 1/186 * hmclk frequency 0b10111010..mclk frequency = 1/187 * hmclk frequency 0b10111011..mclk frequency = 1/188 * hmclk frequency 0b10111100..mclk frequency = 1/189 * hmclk frequency 0b10111101..mclk frequency = 1/190 * hmclk frequency 0b10111110..mclk frequency = 1/191 * hmclk frequency 0b10111111..mclk frequency = 1/192 * hmclk frequency 0b11000000..mclk frequency = 1/193 * hmclk frequency 0b11000001..mclk frequency = 1/194 * hmclk frequency 0b11000010..mclk frequency = 1/195 * hmclk frequency 0b11000011..mclk frequency = 1/196 * hmclk frequency 0b11000100..mclk frequency = 1/197 * hmclk frequency 0b11000101..mclk frequency = 1/198 * hmclk frequency 0b11000110..mclk frequency = 1/199 * hmclk frequency 0b11000111..mclk frequency = 1/200 * hmclk frequency 0b11001000..mclk frequency = 1/201 * hmclk frequency 0b11001001..mclk frequency = 1/202 * hmclk frequency 0b11001010..mclk frequency = 1/203 * hmclk frequency 0b11001011..mclk frequency = 1/204 * hmclk frequency 0b11001100..mclk frequency = 1/205 * hmclk frequency 0b11001101..mclk frequency = 1/206 * hmclk frequency 0b11001110..mclk frequency = 1/207 * hmclk frequency 0b11001111..mclk frequency = 1/208 * hmclk frequency 0b11010000..mclk frequency = 1/209 * hmclk frequency 0b11010001..mclk frequency = 1/210 * hmclk frequency 0b11010010..mclk frequency = 1/211 * hmclk frequency 0b11010011..mclk frequency = 1/212 * hmclk frequency 0b11010100..mclk frequency = 1/213 * hmclk frequency 0b11010101..mclk frequency = 1/214 * hmclk frequency 0b11010110..mclk frequency = 1/215 * hmclk frequency 0b11010111..mclk frequency = 1/216 * hmclk frequency 0b11011000..mclk frequency = 1/217 * hmclk frequency 0b11011001..mclk frequency = 1/218 * hmclk frequency 0b11011010..mclk frequency = 1/219 * hmclk frequency 0b11011011..mclk frequency = 1/220 * hmclk frequency 0b11011100..mclk frequency = 1/221 * hmclk frequency 0b11011101..mclk frequency = 1/222 * hmclk frequency 0b11011110..mclk frequency = 1/223 * hmclk frequency 0b11011111..mclk frequency = 1/224 * hmclk frequency 0b11100000..mclk frequency = 1/225 * hmclk frequency 0b11100001..mclk frequency = 1/226 * hmclk frequency 0b11100010..mclk frequency = 1/227 * hmclk frequency 0b11100011..mclk frequency = 1/228 * hmclk frequency 0b11100100..mclk frequency = 1/229 * hmclk frequency 0b11100101..mclk frequency = 1/230 * hmclk frequency 0b11100110..mclk frequency = 1/231 * hmclk frequency 0b11100111..mclk frequency = 1/232 * hmclk frequency 0b11101000..mclk frequency = 1/233 * hmclk frequency 0b11101001..mclk frequency = 1/234 * hmclk frequency 0b11101010..mclk frequency = 1/235 * hmclk frequency 0b11101011..mclk frequency = 1/236 * hmclk frequency 0b11101100..mclk frequency = 1/237 * hmclk frequency 0b11101101..mclk frequency = 1/238 * hmclk frequency 0b11101110..mclk frequency = 1/239 * hmclk frequency 0b11101111..mclk frequency = 1/240 * hmclk frequency 0b11110000..mclk frequency = 1/241 * hmclk frequency 0b11110001..mclk frequency = 1/242 * hmclk frequency 0b11110010..mclk frequency = 1/243 * hmclk frequency 0b11110011..mclk frequency = 1/244 * hmclk frequency 0b11110100..mclk frequency = 1/245 * hmclk frequency 0b11110101..mclk frequency = 1/246 * hmclk frequency 0b11110110..mclk frequency = 1/247 * hmclk frequency 0b11110111..mclk frequency = 1/248 * hmclk frequency 0b11111000..mclk frequency = 1/249 * hmclk frequency 0b11111001..mclk frequency = 1/250 * hmclk frequency 0b11111010..mclk frequency = 1/251 * hmclk frequency 0b11111011..mclk frequency = 1/252 * hmclk frequency 0b11111100..mclk frequency = 1/253 * hmclk frequency 0b11111101..mclk frequency = 1/254 * hmclk frequency 0b11111110..mclk frequency = 1/255 * hmclk frequency 0b11111111..mclk frequency = 1/256 * hmclk frequency </p>

</div>
</div>
<a id="ga89e9e3a65ab71985c889853f78826333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89e9e3a65ab71985c889853f78826333">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR2_MQS_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR2_MQS_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR2_MQS_EN_SHIFT)) &amp; IOMUXC_GPR_GPR2_MQS_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MQS_EN 0b0..Disable MQS 0b1..Enable MQS </p>

</div>
</div>
<a id="gafadb5d179a37487d5b0b31249324bf05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafadb5d179a37487d5b0b31249324bf05">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR2_MQS_OVERSAMPLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR2_MQS_OVERSAMPLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_SHIFT)) &amp; IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MQS_OVERSAMPLE - Medium Quality Sound (MQS) Oversample 0b0..32 0b1..64 </p>

</div>
</div>
<a id="ga70aa8bad9bf151f687108848a626ec59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70aa8bad9bf151f687108848a626ec59">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR2_MQS_SW_RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR2_MQS_SW_RST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR2_MQS_SW_RST_SHIFT)) &amp; IOMUXC_GPR_GPR2_MQS_SW_RST_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MQS_SW_RST 0b0..Exit software reset for MQS 0b1..Enable software reset for MQS </p>

</div>
</div>
<a id="ga0b0765d1745a5c78428f27e93949073f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b0765d1745a5c78428f27e93949073f">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR2_QTIMER1_TMR_CNTS_FREEZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR2_QTIMER1_TMR_CNTS_FREEZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR2_QTIMER1_TMR_CNTS_FREEZE_SHIFT)) &amp; IOMUXC_GPR_GPR2_QTIMER1_TMR_CNTS_FREEZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QTIMER1_TMR_CNTS_FREEZE - QTIMER1 timer counter freeze 0b0..Timer counter works normally 0b1..Reset counter and ouput flags </p>

</div>
</div>
<a id="ga36b597b5cbea432b0701d69b6cb5e500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36b597b5cbea432b0701d69b6cb5e500">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR2_QTIMER2_TMR_CNTS_FREEZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR2_QTIMER2_TMR_CNTS_FREEZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR2_QTIMER2_TMR_CNTS_FREEZE_SHIFT)) &amp; IOMUXC_GPR_GPR2_QTIMER2_TMR_CNTS_FREEZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QTIMER2_TMR_CNTS_FREEZE - QTIMER2 timer counter freeze 0b0..Timer counter works normally 0b1..Reset counter and ouput flags </p>

</div>
</div>
<a id="ga3da56f20e0ec8aaf274fe26ec66d8044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3da56f20e0ec8aaf274fe26ec66d8044">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR2_RAM_AUTO_CLK_GATING_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR2_RAM_AUTO_CLK_GATING_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR2_RAM_AUTO_CLK_GATING_EN_SHIFT)) &amp; IOMUXC_GPR_GPR2_RAM_AUTO_CLK_GATING_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAM_AUTO_CLK_GATING_EN 0b0..disable automatically gate off RAM clock 0b1..enable automatically gate off RAM clock </p>

</div>
</div>
<a id="gaf09c18cc6087e2d248c0cd2d29c183af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf09c18cc6087e2d248c0cd2d29c183af">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR3_DCP_KEY_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR3_DCP_KEY_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR3_DCP_KEY_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR3_DCP_KEY_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCP_KEY_SEL - Select 128-bit DCP key from 256-bit key from SNVS Master Key 0b0..Select [127:0] from SNVS Master Key as DCP key 0b1..Select [255:128] from SNVS Master Key as DCP key </p>

</div>
</div>
<a id="ga9528d2fae84cb506db571b55a8b88bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9528d2fae84cb506db571b55a8b88bb4">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_CAN1_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_CAN1_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_CAN1_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_CAN1_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN1_STOP_ACK - CAN1 stop acknowledge 0b0..CAN1 stop acknowledge is not asserted 0b1..CAN1 stop acknowledge is asserted </p>

</div>
</div>
<a id="gaca78fc3d30031f484c5e5247296cbc20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca78fc3d30031f484c5e5247296cbc20">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_CAN1_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_CAN1_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_CAN1_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_CAN1_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN1_STOP_REQ - CAN1 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="ga751b5639419d02bc06318fe47e2d623b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga751b5639419d02bc06318fe47e2d623b">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_CAN2_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_CAN2_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_CAN2_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_CAN2_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN2_STOP_ACK - CAN2 stop acknowledge 0b0..CAN2 stop acknowledge is not asserted 0b1..CAN2 stop acknowledge is asserted </p>

</div>
</div>
<a id="ga7724812d41e935257d0580424fef9d26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7724812d41e935257d0580424fef9d26">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_CAN2_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_CAN2_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_CAN2_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_CAN2_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAN2_STOP_REQ - CAN2 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="ga2dc8bec1506a854d8bd5b1df8e631824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dc8bec1506a854d8bd5b1df8e631824">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_EDMA_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_EDMA_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_EDMA_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_EDMA_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDMA_STOP_ACK - EDMA stop acknowledge 0b0..EDMA stop acknowledge is not asserted 0b1..EDMA stop acknowledge is asserted (EDMA is in STOP mode) </p>

</div>
</div>
<a id="ga5677a118559422a5da33967def90f1d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5677a118559422a5da33967def90f1d0">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_EDMA_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_EDMA_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_EDMA_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_EDMA_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDMA_STOP_REQ - EDMA stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="gaa3b4f74b8fac7ed36dd9851229567eee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3b4f74b8fac7ed36dd9851229567eee">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_ENET_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_ENET_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_ENET_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_ENET_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ENET_STOP_ACK - ENET stop acknowledge 0b0..ENET stop acknowledge is not asserted 0b1..ENET stop acknowledge is asserted </p>

</div>
</div>
<a id="gae1aef2ad95474a1ad044aa86c1b1d9c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1aef2ad95474a1ad044aa86c1b1d9c0">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_ENET_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_ENET_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_ENET_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_ENET_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ENET_STOP_REQ - ENET stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="ga9c8e490d394c1db6ae50db5a09816f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c8e490d394c1db6ae50db5a09816f68">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_FLEXIO1_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_FLEXIO1_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_FLEXIO1_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_FLEXIO1_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLEXIO1_STOP_ACK - FLEXIO1 stop acknowledge 0b0..FLEXIO1 stop acknowledge is not asserted 0b1..FLEXIO1 stop acknowledge is asserted </p>

</div>
</div>
<a id="ga50661a53eaa0a46b314719883c54d9a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50661a53eaa0a46b314719883c54d9a3">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_FLEXIO1_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_FLEXIO1_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_FLEXIO1_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_FLEXIO1_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLEXIO1_STOP_REQ - FlexIO1 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="ga2f4655fffc288177cb41471001fa587c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f4655fffc288177cb41471001fa587c">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_FLEXSPI_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_FLEXSPI_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_FLEXSPI_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_FLEXSPI_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLEXSPI_STOP_ACK - FLEXSPI stop acknowledge 0b0..FLEXSPI stop acknowledge is not asserted 0b1..FLEXSPI stop acknowledge is asserted </p>

</div>
</div>
<a id="ga0801631fd95945b107b2a5b9b316cb8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0801631fd95945b107b2a5b9b316cb8b">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_FLEXSPI_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_FLEXSPI_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_FLEXSPI_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_FLEXSPI_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLEXSPI_STOP_REQ - FlexSPI stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="gabea997be34027823b25e54a095afff16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabea997be34027823b25e54a095afff16">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_PIT_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_PIT_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_PIT_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_PIT_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIT_STOP_ACK - PIT stop acknowledge 0b0..PIT stop acknowledge is not asserted 0b1..PIT stop acknowledge is asserted </p>

</div>
</div>
<a id="gae21b2201cb1d60548a63bf59f6f8e289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae21b2201cb1d60548a63bf59f6f8e289">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_PIT_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_PIT_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_PIT_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_PIT_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIT_STOP_REQ - PIT stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="ga506e525d3342cd13e750f84b6e467807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga506e525d3342cd13e750f84b6e467807">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_SAI1_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_SAI1_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_SAI1_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_SAI1_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI1_STOP_ACK - SAI1 stop acknowledge 0b0..SAI1 stop acknowledge is not asserted 0b1..SAI1 stop acknowledge is asserted </p>

</div>
</div>
<a id="ga9e90b01b70a26617f6cd531073afd4f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e90b01b70a26617f6cd531073afd4f7">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_SAI1_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_SAI1_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_SAI1_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_SAI1_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI1_STOP_REQ - SAI1 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="ga36d43156147fde985466e2aa23d0956f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36d43156147fde985466e2aa23d0956f">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_SAI2_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_SAI2_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_SAI2_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_SAI2_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI2_STOP_ACK - SAI2 stop acknowledge 0b0..SAI2 stop acknowledge is not asserted 0b1..SAI2 stop acknowledge is asserted </p>

</div>
</div>
<a id="ga4c7edce9160a63310ea1fbbee35d2a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c7edce9160a63310ea1fbbee35d2a72">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_SAI2_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_SAI2_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_SAI2_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_SAI2_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI2_STOP_REQ - SAI2 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="gae6f4e9a491f12dc4f6b3cc7eda69ec92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6f4e9a491f12dc4f6b3cc7eda69ec92">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_SAI3_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_SAI3_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_SAI3_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_SAI3_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI3_STOP_ACK - SAI3 stop acknowledge 0b0..SAI3 stop acknowledge is not asserted 0b1..SAI3 stop acknowledge is asserted </p>

</div>
</div>
<a id="ga2186a73a8160176500f422e9da5d6a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2186a73a8160176500f422e9da5d6a87">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_SAI3_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_SAI3_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_SAI3_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_SAI3_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI3_STOP_REQ - SAI3 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="gaeb27266dd6920da6557f0497d6a1d993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb27266dd6920da6557f0497d6a1d993">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_SEMC_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_SEMC_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_SEMC_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_SEMC_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SEMC_STOP_ACK - SEMC stop acknowledge 0b0..SEMC stop acknowledge is not asserted 0b1..SEMC stop acknowledge is asserted </p>

</div>
</div>
<a id="ga0ab0797bf62aecaee7597fbe990e8e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ab0797bf62aecaee7597fbe990e8e80">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_SEMC_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_SEMC_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_SEMC_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_SEMC_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SEMC_STOP_REQ - SEMC stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="ga37f4ca80733841db1b586f4dffcb2bdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37f4ca80733841db1b586f4dffcb2bdf">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_TRNG_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_TRNG_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_TRNG_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR4_TRNG_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRNG_STOP_ACK - TRNG stop acknowledge 0b0..TRNG stop acknowledge is not asserted 0b1..TRNG stop acknowledge is asserted </p>

</div>
</div>
<a id="ga8fb2590bf134ddbad15e397284857301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fb2590bf134ddbad15e397284857301">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR4_TRNG_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR4_TRNG_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR4_TRNG_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR4_TRNG_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRNG_STOP_REQ - TRNG stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="ga91a7c114010b91f9d55622b640e4f133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91a7c114010b91f9d55622b640e4f133">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ENET_EVENT3IN_SEL 0b0..event3 source input from ENET_1588_EVENT3_IN 0b1..event3 source input from GPT2.GPT_COMPARE1 </p>

</div>
</div>
<a id="gad820213749c0f9ebda8c0460033e057a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad820213749c0f9ebda8c0460033e057a">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPT2_CAPIN1_SEL 0b0..source from GPT2_CAPTURE1 0b1..source from ENET_1588_EVENT3_OUT (chnnal 3 of IEEE 1588 timer) </p>

</div>
</div>
<a id="gafae2ac4912cc6941de89e84aa3b7c365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafae2ac4912cc6941de89e84aa3b7c365">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1_SHIFT)) &amp; IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VREF_1M_CLK_GPT1 0b0..GPT1 ipg_clk_highfreq driven by IPG_PERCLK. IPG_PERCLK is derived from either BUS clock or OSC_24M clock. See CCM chapter for more information 0b1..GPT1 ipg_clk_highfreq driven by anatop 1 MHz clock. Anatop 1M clock is derived from the OSC_RC_24M clock. It has two versions: corrected by 32k clock or un-corrected. See the XTALOSC24M_OSC_CONFIG2 register for more details </p>

</div>
</div>
<a id="ga9bbffcbe39d45251f56aafeebb27da4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bbffcbe39d45251f56aafeebb27da4f">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_SHIFT)) &amp; IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VREF_1M_CLK_GPT2 0b0..GPT2 ipg_clk_highfreq driven by IPG_PERCLK. IPG_PERCLK is derived from either BUS clock or OSC_24M clock. See CCM chapter for more information 0b1..GPT2 ipg_clk_highfreq driven by anatop 1 MHz clock. Anatop 1M clock is derived from the OSC_RC_24M clock. It has two versions: corrected by 32k clock or un-corrected. See the XTALOSC24M_OSC_CONFIG2 register for more details </p>

</div>
</div>
<a id="ga5df946a5d7d84f1cf93575fc4ee49049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5df946a5d7d84f1cf93575fc4ee49049">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR5_WDOG1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR5_WDOG1_MASK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR5_WDOG1_MASK_SHIFT)) &amp; IOMUXC_GPR_GPR5_WDOG1_MASK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDOG1_MASK 0b0..WDOG1 Timeout behaves normally 0b1..WDOG1 Timeout is masked </p>

</div>
</div>
<a id="ga7b40027ae9aaed575ce942fb6ab5b3af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b40027ae9aaed575ce942fb6ab5b3af">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR5_WDOG2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR5_WDOG2_MASK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR5_WDOG2_MASK_SHIFT)) &amp; IOMUXC_GPR_GPR5_WDOG2_MASK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDOG2_MASK 0b0..WDOG2 Timeout behaves normally 0b1..WDOG2 Timeout is masked </p>

</div>
</div>
<a id="gad38c4a80648c8670ddd974d444642749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad38c4a80648c8670ddd974d444642749">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_10</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_10_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_10_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IOMUXC_XBAR_DIR_SEL_10 0b0..XBAR_INOUT as input 0b1..XBAR_INOUT as output </p>

</div>
</div>
<a id="ga0b82823d85849f7e451c1c57be77f56b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b82823d85849f7e451c1c57be77f56b">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_11</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_11_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_11_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IOMUXC_XBAR_DIR_SEL_11 0b0..XBAR_INOUT as input 0b1..XBAR_INOUT as output </p>

</div>
</div>
<a id="ga9bdc6a2417d3accb1e7761b7d5668db4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bdc6a2417d3accb1e7761b7d5668db4">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_12</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_12_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_12_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IOMUXC_XBAR_DIR_SEL_12 0b0..XBAR_INOUT as input 0b1..XBAR_INOUT as output </p>

</div>
</div>
<a id="ga48073095882b93457e4db509109d1832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48073095882b93457e4db509109d1832">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_13</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_13_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_13_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IOMUXC_XBAR_DIR_SEL_13 0b0..XBAR_INOUT as input 0b1..XBAR_INOUT as output </p>

</div>
</div>
<a id="ga0730642e33ec9d69dbc5ebb1312a10bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0730642e33ec9d69dbc5ebb1312a10bb">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_14</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_14_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_14_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IOMUXC_XBAR_DIR_SEL_14 0b0..XBAR_INOUT as input 0b1..XBAR_INOUT as output </p>

</div>
</div>
<a id="gab60aab898fa4cc94d547292be096aea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab60aab898fa4cc94d547292be096aea0">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_15</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_15_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_15_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IOMUXC_XBAR_DIR_SEL_15 0b0..XBAR_INOUT as input 0b1..XBAR_INOUT as output </p>

</div>
</div>
<a id="gae0ffd3bb887252dba83b48f65fdbacce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0ffd3bb887252dba83b48f65fdbacce">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_16_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_16_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IOMUXC_XBAR_DIR_SEL_16 0b0..XBAR_INOUT as input 0b1..XBAR_INOUT as output </p>

</div>
</div>
<a id="ga6ea2bf8ddccef86b8566220c715675cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ea2bf8ddccef86b8566220c715675cf">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_17</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_17_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_17_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IOMUXC_XBAR_DIR_SEL_17 0b0..XBAR_INOUT as input 0b1..XBAR_INOUT as output </p>

</div>
</div>
<a id="gab441615fd82ba68c39f2fc88ff73c9a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab441615fd82ba68c39f2fc88ff73c9a9">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_18</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_18_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_18_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IOMUXC_XBAR_DIR_SEL_18 0b0..XBAR_INOUT as input 0b1..XBAR_INOUT as output </p>

</div>
</div>
<a id="ga5c7adccb3edfbe56d89fa650c44cb8d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c7adccb3edfbe56d89fa650c44cb8d1">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IOMUXC_XBAR_DIR_SEL_19 0b0..XBAR_INOUT as input 0b1..XBAR_INOUT as output </p>

</div>
</div>
<a id="ga4aa4878f1b726c1d44367ed4354b23f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aa4878f1b726c1d44367ed4354b23f5">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_4_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_4_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IOMUXC_XBAR_DIR_SEL_4 0b0..XBAR_INOUT as input 0b1..XBAR_INOUT as output </p>

</div>
</div>
<a id="gad20638f9697e228df94c3196e72b59e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad20638f9697e228df94c3196e72b59e1">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_5</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_5_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_5_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IOMUXC_XBAR_DIR_SEL_5 0b0..XBAR_INOUT as input 0b1..XBAR_INOUT as output </p>

</div>
</div>
<a id="gad8f868389028b259c49da47eea1a0304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8f868389028b259c49da47eea1a0304">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_6</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_6_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_6_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IOMUXC_XBAR_DIR_SEL_6 0b0..XBAR_INOUT as input 0b1..XBAR_INOUT as output </p>

</div>
</div>
<a id="ga41280bb0d401ec6eabc477bf8c97ac43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41280bb0d401ec6eabc477bf8c97ac43">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_7</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_7_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_7_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IOMUXC_XBAR_DIR_SEL_7 0b0..XBAR_INOUT as input 0b1..XBAR_INOUT as output </p>

</div>
</div>
<a id="ga02f97be3f227cf3d64f1caa294d799a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02f97be3f227cf3d64f1caa294d799a5">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_8_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_8_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IOMUXC_XBAR_DIR_SEL_8 0b0..XBAR_INOUT as input 0b1..XBAR_INOUT as output </p>

</div>
</div>
<a id="ga5cff6dd087bfb81e44e600b70e2716cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cff6dd087bfb81e44e600b70e2716cb">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_9</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_9_SHIFT)) &amp; IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_9_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IOMUXC_XBAR_DIR_SEL_9 0b0..XBAR_INOUT as input 0b1..XBAR_INOUT as output </p>

</div>
</div>
<a id="ga3ef01341a7948689f365226ef315cb25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ef01341a7948689f365226ef315cb25">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QTIMER1_TRM0_INPUT_SEL 0b0..input from IOMUX 0b1..input from XBAR </p>

</div>
</div>
<a id="ga080b8c7b7f8464964f1ba5e7dec0e47b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga080b8c7b7f8464964f1ba5e7dec0e47b">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_QTIMER1_TRM1_INPUT_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_QTIMER1_TRM1_INPUT_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_QTIMER1_TRM1_INPUT_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR6_QTIMER1_TRM1_INPUT_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QTIMER1_TRM1_INPUT_SEL 0b0..input from IOMUX 0b1..input from XBAR </p>

</div>
</div>
<a id="ga92187f1e2cab72e281ade2cc1bb93c57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92187f1e2cab72e281ade2cc1bb93c57">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_QTIMER1_TRM2_INPUT_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_QTIMER1_TRM2_INPUT_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_QTIMER1_TRM2_INPUT_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR6_QTIMER1_TRM2_INPUT_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QTIMER1_TRM2_INPUT_SEL 0b0..input from IOMUX 0b1..input from XBAR </p>

</div>
</div>
<a id="ga15e9d3f57470dda9e06321c5163ec169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15e9d3f57470dda9e06321c5163ec169">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_QTIMER1_TRM3_INPUT_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_QTIMER1_TRM3_INPUT_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_QTIMER1_TRM3_INPUT_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR6_QTIMER1_TRM3_INPUT_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QTIMER1_TRM3_INPUT_SEL 0b0..input from IOMUX 0b1..input from XBAR </p>

</div>
</div>
<a id="ga9fc31a48eed9db9520ec5cc3255b71f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fc31a48eed9db9520ec5cc3255b71f2">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_QTIMER2_TRM0_INPUT_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_QTIMER2_TRM0_INPUT_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_QTIMER2_TRM0_INPUT_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR6_QTIMER2_TRM0_INPUT_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QTIMER2_TRM0_INPUT_SEL 0b0..input from IOMUX 0b1..input from XBAR </p>

</div>
</div>
<a id="ga4325790fcc7fc93f3a0db63886f332ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4325790fcc7fc93f3a0db63886f332ad">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_QTIMER2_TRM1_INPUT_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_QTIMER2_TRM1_INPUT_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_QTIMER2_TRM1_INPUT_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR6_QTIMER2_TRM1_INPUT_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QTIMER2_TRM1_INPUT_SEL 0b0..input from IOMUX 0b1..input from XBAR </p>

</div>
</div>
<a id="gac59b8b772f6b84a4f0fbed34e6b83823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac59b8b772f6b84a4f0fbed34e6b83823">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_QTIMER2_TRM2_INPUT_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_QTIMER2_TRM2_INPUT_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_QTIMER2_TRM2_INPUT_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR6_QTIMER2_TRM2_INPUT_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QTIMER2_TRM2_INPUT_SEL 0b0..input from IOMUX 0b1..input from XBAR </p>

</div>
</div>
<a id="ga6b66fc700e54265fb350c5d9b8e42f6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b66fc700e54265fb350c5d9b8e42f6e">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR6_QTIMER2_TRM3_INPUT_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR6_QTIMER2_TRM3_INPUT_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR6_QTIMER2_TRM3_INPUT_SEL_SHIFT)) &amp; IOMUXC_GPR_GPR6_QTIMER2_TRM3_INPUT_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QTIMER2_TRM3_INPUT_SEL 0b0..input from IOMUX 0b1..input from XBAR </p>

</div>
</div>
<a id="gac261a13736bfdd227a0f45b474e809e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac261a13736bfdd227a0f45b474e809e7">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPI2C1_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPI2C1_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPI2C1_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPI2C1_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPI2C1_STOP_ACK - LPI2C1 stop acknowledge 0b0..stop acknowledge is not asserted 0b1..stop acknowledge is asserted (the module is in Stop mode) </p>

</div>
</div>
<a id="gac785df9bbc683358bfbec2c695ee35ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac785df9bbc683358bfbec2c695ee35ab">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPI2C1_STOP_REQ - LPI2C1 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="ga08dc438a8a5d8859292b8827e35d33a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08dc438a8a5d8859292b8827e35d33a6">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPI2C2_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPI2C2_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPI2C2_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPI2C2_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPI2C2_STOP_ACK - LPI2C2 stop acknowledge 0b0..stop acknowledge is not asserted 0b1..stop acknowledge is asserted </p>

</div>
</div>
<a id="ga83e62f3b98573ffab6125deaf7619f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83e62f3b98573ffab6125deaf7619f19">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPI2C2_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPI2C2_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPI2C2_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPI2C2_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPI2C2_STOP_REQ - LPI2C2 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="ga754daef2550ba38d2910b24a1a20d959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga754daef2550ba38d2910b24a1a20d959">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPI2C3_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPI2C3_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPI2C3_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPI2C3_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPI2C3_STOP_ACK - LPI2C3 stop acknowledge 0b0..stop acknowledge is not asserted 0b1..stop acknowledge is asserted </p>

</div>
</div>
<a id="gad2cd4d2a08181bd0c4082cbcdea34296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2cd4d2a08181bd0c4082cbcdea34296">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPI2C3_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPI2C3_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPI2C3_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPI2C3_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPI2C3_STOP_REQ - LPI2C3 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="ga7ff62874acfb2635343e0f02a109c2b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ff62874acfb2635343e0f02a109c2b2">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPI2C4_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPI2C4_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPI2C4_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPI2C4_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPI2C4_STOP_ACK - LPI2C4 stop acknowledge 0b0..stop acknowledge is not asserted 0b1..stop acknowledge is asserted </p>

</div>
</div>
<a id="ga76b1f12c3054c26e9ab9f14dbcc81f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76b1f12c3054c26e9ab9f14dbcc81f7a">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPI2C4_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPI2C4_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPI2C4_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPI2C4_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPI2C4_STOP_REQ - LPI2C4 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="gabdf46875e4eb38663ceeb4ad68494f16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdf46875e4eb38663ceeb4ad68494f16">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPSPI1_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPSPI1_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPSPI1_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPSPI1_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPSPI1_STOP_ACK - LPSPI1 stop acknowledge 0b0..stop acknowledge is not asserted 0b1..stop acknowledge is asserted </p>

</div>
</div>
<a id="ga68d75268c99c7d22da1e822c36bc8d8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68d75268c99c7d22da1e822c36bc8d8c">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPSPI1_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPSPI1_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPSPI1_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPSPI1_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPSPI1_STOP_REQ - LPSPI1 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="gaa358a697ce92595caed7ab2582be3595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa358a697ce92595caed7ab2582be3595">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPSPI2_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPSPI2_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPSPI2_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPSPI2_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPSPI2_STOP_ACK - LPSPI2 stop acknowledge 0b0..stop acknowledge is not asserted 0b1..stop acknowledge is asserted </p>

</div>
</div>
<a id="gace1facda16cca97992a87bec2bfed5e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace1facda16cca97992a87bec2bfed5e4">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPSPI2_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPSPI2_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPSPI2_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPSPI2_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPSPI2_STOP_REQ - LPSPI2 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="ga51daf6c6e3e7bace5ca2c2f7cbe8b1f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51daf6c6e3e7bace5ca2c2f7cbe8b1f3">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPSPI3_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPSPI3_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPSPI3_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPSPI3_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPSPI3_STOP_ACK - LPSPI3 stop acknowledge 0b0..stop acknowledge is not asserted 0b1..stop acknowledge is asserted </p>

</div>
</div>
<a id="gad5d270dcc644424e9af4264f24d0a8e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5d270dcc644424e9af4264f24d0a8e9">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPSPI3_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPSPI3_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPSPI3_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPSPI3_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPSPI3_STOP_REQ - LPSPI3 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="gaa7ac378e4ad271c00140f463a77fe58f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7ac378e4ad271c00140f463a77fe58f">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPSPI4_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPSPI4_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPSPI4_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPSPI4_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPSPI4_STOP_ACK - LPSPI4 stop acknowledge 0b0..stop acknowledge is not asserted 0b1..stop acknowledge is asserted </p>

</div>
</div>
<a id="ga46738ae50be4a74c0031ed0af6dac921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46738ae50be4a74c0031ed0af6dac921">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPSPI4_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPSPI4_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPSPI4_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPSPI4_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPSPI4_STOP_REQ - LPSPI4 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="gabe1706fbfb8962d59a4bb649daf4b185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe1706fbfb8962d59a4bb649daf4b185">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPUART1_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPUART1_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART1_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART1_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART1_STOP_ACK - LPUART1 stop acknowledge 0b0..stop acknowledge is not asserted 0b1..stop acknowledge is asserted </p>

</div>
</div>
<a id="ga9918d233cf486be4cd72db0dbee18bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9918d233cf486be4cd72db0dbee18bd0">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPUART1_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPUART1_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART1_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART1_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART1_STOP_REQ - LPUART1 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="ga272e083c45d95d1d3ac6ecdc4ab8bdb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga272e083c45d95d1d3ac6ecdc4ab8bdb9">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPUART2_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPUART2_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART2_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART2_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART2_STOP_ACK - LPUART2 stop acknowledge 0b0..stop acknowledge is not asserted 0b1..stop acknowledge is asserted </p>

</div>
</div>
<a id="gaeadb202693741eb7b0c530817d37f5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeadb202693741eb7b0c530817d37f5e6">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPUART2_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPUART2_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART2_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART2_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART2_STOP_REQ - LPUART2 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="gac44cb8cb3b50e75818d02729d64185fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac44cb8cb3b50e75818d02729d64185fc">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPUART3_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPUART3_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART3_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART3_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART3_STOP_ACK - LPUART3 stop acknowledge 0b0..stop acknowledge is not asserted 0b1..stop acknowledge is asserted </p>

</div>
</div>
<a id="ga9542783606f314e41234bee3fef9e594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9542783606f314e41234bee3fef9e594">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPUART3_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPUART3_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART3_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART3_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART3_STOP_REQ - LPUART3 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="ga7f94fb7fbc4f75c993b1a8b34424940d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f94fb7fbc4f75c993b1a8b34424940d">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPUART4_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPUART4_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART4_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART4_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART4_STOP_ACK - LPUART4 stop acknowledge 0b0..stop acknowledge is not asserted 0b1..stop acknowledge is asserted </p>

</div>
</div>
<a id="ga91b9df72f8b19887e42f8af8b35995fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91b9df72f8b19887e42f8af8b35995fc">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPUART4_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPUART4_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART4_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART4_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART4_STOP_REQ - LPUART4 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="ga607190fbb50aca7b653234183db5dd43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga607190fbb50aca7b653234183db5dd43">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPUART5_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPUART5_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART5_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART5_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART5_STOP_ACK - LPUART5 stop acknowledge 0b0..stop acknowledge is not asserted 0b1..stop acknowledge is asserted </p>

</div>
</div>
<a id="ga0e926e27746b9b3acd967eccd4e1287b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e926e27746b9b3acd967eccd4e1287b">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPUART5_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPUART5_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART5_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART5_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART5_STOP_REQ - LPUART5 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="ga77983cc688da8b7490a3b62dff0d609a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77983cc688da8b7490a3b62dff0d609a">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPUART6_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPUART6_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART6_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART6_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART6_STOP_ACK - LPUART6 stop acknowledge 0b0..stop acknowledge is not asserted 0b1..stop acknowledge is asserted </p>

</div>
</div>
<a id="ga3c4bea88b6815224f52e77e8ab97a5e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c4bea88b6815224f52e77e8ab97a5e0">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPUART6_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPUART6_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART6_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART6_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART6_STOP_REQ - LPUART6 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="ga20cf30961b58c29fecaaf987779d09cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20cf30961b58c29fecaaf987779d09cc">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPUART7_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPUART7_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART7_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART7_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART7_STOP_ACK - LPUART7 stop acknowledge 0b0..stop acknowledge is not asserted 0b1..stop acknowledge is asserted </p>

</div>
</div>
<a id="gab3a986e7490867fb284d1f5b4a55df57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3a986e7490867fb284d1f5b4a55df57">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPUART7_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPUART7_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART7_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART7_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART7_STOP_REQ - LPUART7 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="ga6ae49798af153b7ccdc0f43dcaf47592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ae49798af153b7ccdc0f43dcaf47592">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPUART8_STOP_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPUART8_STOP_ACK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART8_STOP_ACK_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART8_STOP_ACK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART8_STOP_ACK - LPUART8 stop acknowledge 0b0..stop acknowledge is not asserted 0b1..stop acknowledge is asserted (the module is in Stop mode) </p>

</div>
</div>
<a id="ga135ff667f0b673430971f19bf2f21164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga135ff667f0b673430971f19bf2f21164">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR7_LPUART8_STOP_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR7_LPUART8_STOP_REQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR7_LPUART8_STOP_REQ_SHIFT)) &amp; IOMUXC_GPR_GPR7_LPUART8_STOP_REQ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART8_STOP_REQ - LPUART8 stop request 0b0..stop request off 0b1..stop request on </p>

</div>
</div>
<a id="gaa1f03b155b130d0331ccddefa9fefbff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1f03b155b130d0331ccddefa9fefbff">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPI2C1_IPG_DOZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPI2C1_IPG_DOZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPI2C1_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPI2C1_IPG_DOZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPI2C1_IPG_DOZE 0b0..not in doze mode 0b1..in doze mode </p>

</div>
</div>
<a id="gac5050683cab2391034192ce87c38f28a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5050683cab2391034192ce87c38f28a">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPI2C1_IPG_STOP_MODE 0b0..the module is functional in Stop mode 0b1..the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted </p>

</div>
</div>
<a id="ga87759859916b7d553ad445f49f897546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87759859916b7d553ad445f49f897546">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPI2C2_IPG_DOZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPI2C2_IPG_DOZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPI2C2_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPI2C2_IPG_DOZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPI2C2_IPG_DOZE 0b0..not in doze mode 0b1..in doze mode </p>

</div>
</div>
<a id="ga867e0d87589fb6a6279db307bf6ddb03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga867e0d87589fb6a6279db307bf6ddb03">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPI2C2_IPG_STOP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPI2C2_IPG_STOP_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPI2C2_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPI2C2_IPG_STOP_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPI2C2_IPG_STOP_MODE 0b0..the module is functional in Stop mode 0b1..the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted </p>

</div>
</div>
<a id="ga6427e4da759becb3f5fb44b9b5d0dd99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6427e4da759becb3f5fb44b9b5d0dd99">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPI2C3_IPG_DOZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPI2C3_IPG_DOZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPI2C3_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPI2C3_IPG_DOZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPI2C3_IPG_DOZE 0b0..not in doze mode 0b1..in doze mode </p>

</div>
</div>
<a id="ga818404332a69ca7980c3a0a9a9361300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga818404332a69ca7980c3a0a9a9361300">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPI2C3_IPG_STOP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPI2C3_IPG_STOP_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPI2C3_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPI2C3_IPG_STOP_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPI2C3_IPG_STOP_MODE 0b0..the module is functional in Stop mode 0b1..the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted </p>

</div>
</div>
<a id="gaa640a608714f442e850d644e91500db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa640a608714f442e850d644e91500db1">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPI2C4_IPG_DOZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPI2C4_IPG_DOZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPI2C4_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPI2C4_IPG_DOZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPI2C4_IPG_DOZE 0b0..not in doze mode 0b1..in doze mode </p>

</div>
</div>
<a id="gaecb201487d6714b8498cd662e4e2ecbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecb201487d6714b8498cd662e4e2ecbc">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPI2C4_IPG_STOP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPI2C4_IPG_STOP_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPI2C4_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPI2C4_IPG_STOP_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPI2C4_IPG_STOP_MODE 0b0..the module is functional in Stop mode 0b1..the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted </p>

</div>
</div>
<a id="ga6186b2a11998ec7ec3d6521dfa0a3bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6186b2a11998ec7ec3d6521dfa0a3bcd">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPSPI1_IPG_DOZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPSPI1_IPG_DOZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPSPI1_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPSPI1_IPG_DOZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPSPI1_IPG_DOZE 0b0..not in doze mode 0b1..in doze mode </p>

</div>
</div>
<a id="gac2ea586538e500f2fa3b9250f4c31715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2ea586538e500f2fa3b9250f4c31715">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPSPI1_IPG_STOP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPSPI1_IPG_STOP_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPSPI1_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPSPI1_IPG_STOP_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPSPI1_IPG_STOP_MODE 0b0..the module is functional in Stop mode 0b1..the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted </p>

</div>
</div>
<a id="ga36f284eaba302400493a322d11d1487f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36f284eaba302400493a322d11d1487f">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPSPI2_IPG_DOZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPSPI2_IPG_DOZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPSPI2_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPSPI2_IPG_DOZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPSPI2_IPG_DOZE 0b0..not in doze mode 0b1..in doze mode </p>

</div>
</div>
<a id="ga9a0e6c220448b70a025b5400801ca08a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a0e6c220448b70a025b5400801ca08a">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPSPI2_IPG_STOP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPSPI2_IPG_STOP_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPSPI2_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPSPI2_IPG_STOP_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPSPI2_IPG_STOP_MODE 0b0..the module is functional in Stop mode 0b1..the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted </p>

</div>
</div>
<a id="ga991cf35429b7bbe673ab0f3a0b263af8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga991cf35429b7bbe673ab0f3a0b263af8">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPSPI3_IPG_DOZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPSPI3_IPG_DOZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPSPI3_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPSPI3_IPG_DOZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPSPI3_IPG_DOZE 0b0..not in doze mode 0b1..in doze mode </p>

</div>
</div>
<a id="ga905abbd2242cb2297f799ee04cc75950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga905abbd2242cb2297f799ee04cc75950">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPSPI3_IPG_STOP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPSPI3_IPG_STOP_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPSPI3_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPSPI3_IPG_STOP_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPSPI3_IPG_STOP_MODE 0b0..the module is functional in Stop mode 0b1..the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted </p>

</div>
</div>
<a id="gaeb95ba3acbccb3144caeb13c957c2188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb95ba3acbccb3144caeb13c957c2188">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPSPI4_IPG_DOZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPSPI4_IPG_DOZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPSPI4_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPSPI4_IPG_DOZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPSPI4_IPG_DOZE 0b0..not in doze mode 0b1..in doze mode </p>

</div>
</div>
<a id="gaae2061b254a94dcf81fbe8e9f0ea4403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae2061b254a94dcf81fbe8e9f0ea4403">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPSPI4_IPG_STOP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPSPI4_IPG_STOP_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPSPI4_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPSPI4_IPG_STOP_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPSPI4_IPG_STOP_MODE 0b0..the module is functional in Stop mode 0b1..the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted </p>

</div>
</div>
<a id="gac91da78828d520135593a8dc6251b2e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac91da78828d520135593a8dc6251b2e5">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPUART1_IPG_DOZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPUART1_IPG_DOZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART1_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART1_IPG_DOZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART1_IPG_DOZE 0b0..not in doze mode 0b1..in doze mode </p>

</div>
</div>
<a id="gaaa84941e81d4b97562694ddab88abd88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa84941e81d4b97562694ddab88abd88">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPUART1_IPG_STOP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPUART1_IPG_STOP_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART1_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART1_IPG_STOP_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART1_IPG_STOP_MODE 0b0..the module is functional in Stop mode 0b1..the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted </p>

</div>
</div>
<a id="gac8354aaf6bfd64b5f1bf2cc21f803edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8354aaf6bfd64b5f1bf2cc21f803edd">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPUART2_IPG_DOZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPUART2_IPG_DOZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART2_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART2_IPG_DOZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART2_IPG_DOZE 0b0..not in doze mode 0b1..in doze mode </p>

</div>
</div>
<a id="ga659dc0178448ae9cd6849df28143376b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga659dc0178448ae9cd6849df28143376b">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPUART2_IPG_STOP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPUART2_IPG_STOP_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART2_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART2_IPG_STOP_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART2_IPG_STOP_MODE 0b0..the module is functional in Stop mode 0b1..the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted </p>

</div>
</div>
<a id="ga2df8bb9cefb0ac8681778c8ddf0f6de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2df8bb9cefb0ac8681778c8ddf0f6de8">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPUART3_IPG_DOZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPUART3_IPG_DOZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART3_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART3_IPG_DOZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART3_IPG_DOZE 0b0..not in doze mode 0b1..in doze mode </p>

</div>
</div>
<a id="ga58182bbfbd367cadd7cfacc1e8edfc11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58182bbfbd367cadd7cfacc1e8edfc11">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPUART3_IPG_STOP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPUART3_IPG_STOP_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART3_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART3_IPG_STOP_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART3_IPG_STOP_MODE 0b0..the module is functional in Stop mode 0b1..the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted </p>

</div>
</div>
<a id="ga627ae16c29e4b7c2cfd0d4ef590a58ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga627ae16c29e4b7c2cfd0d4ef590a58ff">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPUART4_IPG_DOZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPUART4_IPG_DOZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART4_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART4_IPG_DOZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART4_IPG_DOZE 0b0..not in doze mode 0b1..in doze mode </p>

</div>
</div>
<a id="ga65585bf03b1e460b47ea0858b4efec99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65585bf03b1e460b47ea0858b4efec99">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPUART4_IPG_STOP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPUART4_IPG_STOP_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART4_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART4_IPG_STOP_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART4_IPG_STOP_MODE 0b0..the module is functional in Stop mode 0b1..the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted </p>

</div>
</div>
<a id="ga3471a0713ae5e8e4ef02c842a0f8968d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3471a0713ae5e8e4ef02c842a0f8968d">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPUART5_IPG_DOZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPUART5_IPG_DOZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART5_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART5_IPG_DOZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART5_IPG_DOZE 0b0..not in doze mode 0b1..in doze mode </p>

</div>
</div>
<a id="gad0875f242e664edadad83e2e60ca0fcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0875f242e664edadad83e2e60ca0fcf">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPUART5_IPG_STOP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPUART5_IPG_STOP_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART5_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART5_IPG_STOP_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART5_IPG_STOP_MODE 0b0..the module is functional in Stop mode 0b1..the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted </p>

</div>
</div>
<a id="ga613872e95c9c8578a88fa17e701bf4f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga613872e95c9c8578a88fa17e701bf4f2">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPUART6_IPG_DOZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPUART6_IPG_DOZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART6_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART6_IPG_DOZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART6_IPG_DOZE 0b0..not in doze mode 0b1..in doze mode </p>

</div>
</div>
<a id="ga9ed5fca74abc79e8e8db8c218dbcf8a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ed5fca74abc79e8e8db8c218dbcf8a2">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPUART6_IPG_STOP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPUART6_IPG_STOP_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART6_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART6_IPG_STOP_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART6_IPG_STOP_MODE 0b0..the module is functional in Stop mode 0b1..the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted </p>

</div>
</div>
<a id="ga2a35d3c6848e64fb4d86d214d8d98261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a35d3c6848e64fb4d86d214d8d98261">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPUART7_IPG_DOZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPUART7_IPG_DOZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART7_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART7_IPG_DOZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART7_IPG_DOZE 0b0..not in doze mode 0b1..in doze mode </p>

</div>
</div>
<a id="gae737f051cb5d17043789b07fca62026d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae737f051cb5d17043789b07fca62026d">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPUART7_IPG_STOP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPUART7_IPG_STOP_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART7_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART7_IPG_STOP_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART7_IPG_STOP_MODE 0b0..the module is functional in Stop mode 0b1..the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted </p>

</div>
</div>
<a id="ga5860e011bb9cb9f120e9a3ac5e935ac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5860e011bb9cb9f120e9a3ac5e935ac7">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART8_IPG_DOZE 0b0..not in doze mode 0b1..in doze mode </p>

</div>
</div>
<a id="ga771d038b56f9d872a40633f0c07feb72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga771d038b56f9d872a40633f0c07feb72">&#9670;&nbsp;</a></span>IOMUXC_GPR_GPR8_LPUART8_IPG_STOP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_GPR_GPR8_LPUART8_IPG_STOP_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_GPR_GPR8_LPUART8_IPG_STOP_MODE_SHIFT)) &amp; IOMUXC_GPR_GPR8_LPUART8_IPG_STOP_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART8_IPG_STOP_MODE 0b0..the module is functional in Stop mode 0b1..the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted </p>

</div>
</div>
<a id="ga28b785afb43d0a7b498c5b25028d2a5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28b785afb43d0a7b498c5b25028d2a5a">&#9670;&nbsp;</a></span>IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_IN_LOW_VOL 0b0..DCDC_IN is ok 0b1..DCDC_IN is too low </p>

</div>
</div>
<a id="ga1df6d8050b7020e8f41247f6b33cf251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1df6d8050b7020e8f41247f6b33cf251">&#9670;&nbsp;</a></span>IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_OVER_CUR 0b0..No over current detected 0b1..Over current detected </p>

</div>
</div>
<a id="gaf614c1f675cbc569af7469a4fa007da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf614c1f675cbc569af7469a4fa007da6">&#9670;&nbsp;</a></span>IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_OVER_VOL 0b0..No over voltage detected 0b1..Over voltage detected </p>

</div>
</div>
<a id="ga85c8549aa121e6dccaa29dc8ba65b402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85c8549aa121e6dccaa29dc8ba65b402">&#9670;&nbsp;</a></span>IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_STATUS_CAPT_CLR - DCDC captured status clear </p>

</div>
</div>
<a id="ga9e6dfca4ced939ed5dc4cd1a5ab67fc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e6dfca4ced939ed5dc4cd1a5ab67fc0">&#9670;&nbsp;</a></span>IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_STS_DC_OK 0b0..DCDC is ramping up and not ready 0b1..DCDC is ready </p>

</div>
</div>
<a id="ga8451bab51e5a3e0cdc94a74acba46f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8451bab51e5a3e0cdc94a74acba46f28">&#9670;&nbsp;</a></span>IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPSR_MODE_ENABLE 0b0..SNVS domain will reset when system reset happens 0b1..SNVS domain will only reset with SNVS POR </p>

</div>
</div>
<a id="ga7cf90dac2266f8a84c7c2f8578c36177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cf90dac2266f8a84c7c2f8578c36177">&#9670;&nbsp;</a></span>IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>POR_PULL_TYPE 0b00..100 Ohm pull up enabled for POR_B always 0b01..Disable pull in SNVS mode, 100 Ohm pull up enabled otherwise 0b10..Disable pull of POR_B always 0b11..100 Ohm pull down enabled in SNVS mode, 100 Ohm pull up enabled otherwise </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
