#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Nov 26 12:16:36 2024
# Process ID: 67920
# Current directory: C:/Users/jhinx/Desktop/SingleCycleCPU2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40368 C:\Users\jhinx\Desktop\SingleCycleCPU2\SingleCycleCPU2.xpr
# Log file: C:/Users/jhinx/Desktop/SingleCycleCPU2/vivado.log
# Journal file: C:/Users/jhinx/Desktop/SingleCycleCPU2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/PC_sim.v w ]
add_files -fileset sim_1 C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/PC_sim.v
update_compile_order -fileset sim_1
set_property top PC_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PC_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PC_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/PC_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9d472ebeaf4947c6a3ef12d8a63a3768 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PC_sim_behav xil_defaultlib.PC_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PC_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim/xsim.dir/PC_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 26 12:22:52 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PC_sim_behav -key {Behavioral:sim_1:Functional:PC_sim} -tclbatch {PC_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PC_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PC_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 905.164 ; gain = 19.895
run 500 ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/IM_sim.v w ]
add_files -fileset sim_1 C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/IM_sim.v
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 914.910 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PC_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PC_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9d472ebeaf4947c6a3ef12d8a63a3768 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PC_sim_behav xil_defaultlib.PC_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PC_sim_behav -key {Behavioral:sim_1:Functional:PC_sim} -tclbatch {PC_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PC_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PC_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top IM_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IM_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IM_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/IM_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9d472ebeaf4947c6a3ef12d8a63a3768 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IM_sim_behav xil_defaultlib.IM_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port rs [C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/IM_sim.v:38]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port rt [C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/IM_sim.v:39]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port rd [C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/IM_sim.v:40]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port shamt [C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/IM_sim.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IM_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot IM_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim/xsim.dir/IM_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 26 12:26:38 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IM_sim_behav -key {Behavioral:sim_1:Functional:IM_sim} -tclbatch {IM_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source IM_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IM_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 934.453 ; gain = 11.969
run 500 ns
run 500 ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/ALU_sim.v w ]
add_files -fileset sim_1 C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/ALU_sim.v
update_compile_order -fileset sim_1
set_property top ALU_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/ALU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9d472ebeaf4947c6a3ef12d8a63a3768 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_sim_behav xil_defaultlib.ALU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port shamt [C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/ALU_sim.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim/xsim.dir/ALU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 51.652 ; gain = 1.570
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 26 12:28:04 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 937.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_sim_behav -key {Behavioral:sim_1:Functional:ALU_sim} -tclbatch {ALU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source ALU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 947.344 ; gain = 9.910
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/DM_sim.v w ]
add_files -fileset sim_1 C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/DM_sim.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 953.926 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9d472ebeaf4947c6a3ef12d8a63a3768 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_sim_behav xil_defaultlib.ALU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port shamt [C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/ALU_sim.v:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_sim_behav -key {Behavioral:sim_1:Functional:ALU_sim} -tclbatch {ALU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source ALU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top DM_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top IM_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
undo
INFO: [Common 17-17] undo 'set_property top_lib xil_defaultlib [get_filesets sim_1]'
undo
INFO: [Common 17-17] undo 'set_property top IM_sim [get_filesets sim_1]'
undo
INFO: [Common 17-17] undo 'set_property top_lib xil_defaultlib [get_filesets sim_1]'
undo
INFO: [Common 17-17] undo 'set_property top DM_sim [get_filesets sim_1]'
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property top SingleCycleCPU_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SingleCycleCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SingleCycleCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
WARNING: [VRFC 10-1315] redeclaration of ansi port IDataOut is not allowed [C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/InstructionMemory.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/SingleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/SingleCycleCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9d472ebeaf4947c6a3ef12d8a63a3768 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCycleCPU_sim_behav xil_defaultlib.SingleCycleCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.SingleCycleCPU
Compiling module xil_defaultlib.SingleCycleCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCycleCPU_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleCycleCPU_sim_behav -key {Behavioral:sim_1:Functional:SingleCycleCPU_sim} -tclbatch {SingleCycleCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source SingleCycleCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleCycleCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top IM_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 974.742 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IM_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IM_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9d472ebeaf4947c6a3ef12d8a63a3768 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IM_sim_behav xil_defaultlib.IM_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port rs [C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/IM_sim.v:38]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port rt [C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/IM_sim.v:39]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port rd [C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/IM_sim.v:40]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port shamt [C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/IM_sim.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IM_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot IM_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IM_sim_behav -key {Behavioral:sim_1:Functional:IM_sim} -tclbatch {IM_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source IM_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IM_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top DM_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DM_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DM_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/DM_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9d472ebeaf4947c6a3ef12d8a63a3768 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DM_sim_behav xil_defaultlib.DM_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] DataMemory_sim is not declared [C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/DM_sim.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DM_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DM_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/DM_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9d472ebeaf4947c6a3ef12d8a63a3768 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DM_sim_behav xil_defaultlib.DM_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DM_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DM_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim/xsim.dir/DM_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 51.520 ; gain = 1.219
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 26 12:36:37 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 974.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DM_sim_behav -key {Behavioral:sim_1:Functional:DM_sim} -tclbatch {DM_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source DM_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DM_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 974.742 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/RF_sim.v w ]
add_files -fileset sim_1 C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/RF_sim.v
update_compile_order -fileset sim_1
set_property top RF_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RF_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RF_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/RF_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9d472ebeaf4947c6a3ef12d8a63a3768 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RF_sim_behav xil_defaultlib.RF_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.RF_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot RF_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim/xsim.dir/RF_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 51.676 ; gain = 0.738
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 26 12:37:51 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 974.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RF_sim_behav -key {Behavioral:sim_1:Functional:RF_sim} -tclbatch {RF_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source RF_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RF_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 974.742 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/SZE_sim.v w ]
add_files -fileset sim_1 C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/SZE_sim.v
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 974.742 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RF_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RF_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9d472ebeaf4947c6a3ef12d8a63a3768 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RF_sim_behav xil_defaultlib.RF_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RF_sim_behav -key {Behavioral:sim_1:Functional:RF_sim} -tclbatch {RF_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source RF_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RF_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top SZE_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SZE_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SZE_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.srcs/sim_1/new/SZE_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SZE_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9d472ebeaf4947c6a3ef12d8a63a3768 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SZE_sim_behav xil_defaultlib.SZE_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.SZE_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot SZE_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim/xsim.dir/SZE_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 51.469 ; gain = 1.117
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 26 12:39:37 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 974.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jhinx/Desktop/SingleCycleCPU2/SingleCycleCPU2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SZE_sim_behav -key {Behavioral:sim_1:Functional:SZE_sim} -tclbatch {SZE_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source SZE_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SZE_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 978.637 ; gain = 3.895
set_property top SingleCycleCPU_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 984.387 ; gain = 0.000
current_sim simulation_10
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_8
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 12:43:37 2024...
