// Seed: 1568266885
module module_0 (
    output wor id_0
);
  `define pp_2 0
  assign module_1.id_0 = 0;
  wire [-1 : -1 'b0] id_3, id_4;
  assign module_2.id_4 = 0;
endmodule
program module_1 (
    output tri0  id_0,
    input  wand  id_1,
    output logic id_2
);
  module_0 modCall_1 (id_0);
  always begin : LABEL_0
    id_2 <= id_1;
  end
  assign id_0 = 1 == !1;
endprogram
module module_2 #(
    parameter id_0 = 32'd61,
    parameter id_1 = 32'd11,
    parameter id_3 = 32'd92
) (
    input  tri1 _id_0,
    input  tri0 _id_1,
    output tri  id_2,
    input  tri0 _id_3,
    input  wire id_4
);
  wire [id_0 : 1  ?  {  1  ,  1  }  ==  id_3 : id_1] id_6;
  wire id_7, id_8, id_9;
  assign id_6 = id_3;
  logic [7:0] id_10;
  assign id_10 = ~id_6;
  assign id_2  = 1;
  module_0 modCall_1 (id_2);
  assign id_10[1] = (id_6);
endmodule
