INFO: [VRFC 10-163] Analyzing VHDL file "/home/asautaux/project_6/project_6.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asautaux/project_6/project_6.srcs/sources_1/new/ram_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asautaux/project_6/project_6.srcs/sources_1/imports/sources_1/imports/new/simple_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simple_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asautaux/project_6/project_6.srcs/sources_1/imports/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
