// Seed: 1332136900
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_7;
  assign id_7 = 1 == id_2 ** id_4;
  assign id_6 = 1;
  wire id_8;
  wire id_9;
  assign id_7 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    inout supply0 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output wand id_4,
    output wire id_5,
    output tri id_6,
    output supply0 id_7
    , id_10,
    output supply0 id_8
);
  wand id_11 = id_11 == 1;
  wire id_12;
  module_0(
      id_10, id_10, id_12, id_11, id_12, id_11
  );
endmodule
