#source:examples/prob_examples/public_examples/EventBPrologPackages/Deploy/SignalControl-110527.zip_unpacked/SignalControl-110527/s3_mch8_switch.bcm
1.8254783193333333E9,1.2312173216666667E9,-1.0,1.4969924596666667E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & (in_signal_act=FALSE) & (in_switch/:occ_snsr) & (in_switch_sig=FALSE)
1.6056743206666667E9,1.2580540446666667E9,-1.0,9.18672433E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) => (in_signal_act=FALSE) & (in_switch/:occ_snsr) & (in_switch_sig=FALSE)
1.464575465E9,7.800196286666666E8,-1.0,1.019747274E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & not((in_signal_act=FALSE) & (in_switch/:occ_snsr) & (in_switch_sig=FALSE))
1.4297837966666667E9,3.86178694E8,-1.0,8.309838606666666E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) => not((in_signal_act=FALSE) & (in_switch/:occ_snsr) & (in_switch_sig=FALSE))
8.682344776666666E8,2.2801458633333334E8,-1.0,7.16979815E8:not((in_signal_act=FALSE) & (in_switch/:occ_snsr) & (in_switch_sig=FALSE)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)
4.72437475E8,4.69423707E8,-1.0,4.80702539E8:not(not((in_signal_act=FALSE) & (in_switch/:occ_snsr) & (in_switch_sig=FALSE))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)
6.413189133333334E8,8.539260473333334E8,-1.0,1.108267003E9:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) & (in_signal_act=FALSE) & (in_switch/:occ_snsr) & (in_switch_sig=FALSE)
1.6612685406666667E9,1.0602965876666666E9,-1.0,9.98563272E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => (in_signal_act=FALSE) & (in_switch/:occ_snsr) & (in_switch_sig=FALSE)
1.6197695486666667E9,1.048689525E9,-1.0,1.275667737E9:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) & not((in_signal_act=FALSE) & (in_switch/:occ_snsr) & (in_switch_sig=FALSE))
1.513189189E9,1.0878195243333333E9,-1.0,1.205648963E9:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => not((in_signal_act=FALSE) & (in_switch/:occ_snsr) & (in_switch_sig=FALSE))
1.5812486346666667E9,8.495342413333334E8,-1.0,1.298146317E9:not(not((in_signal_act=FALSE) & (in_switch/:occ_snsr) & (in_switch_sig=FALSE))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))
1.4848483176666667E9,1.2801139496666667E9,-1.0,1.2139474576666667E9:not((in_signal_act=FALSE) & (in_switch/:occ_snsr) & (in_switch_sig=FALSE)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))
1.7263605006666667E9,1.2587834903333333E9,-1.0,1.3714405073333333E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & (ent_pnt/:OCC) & (t/:dom(POS))
1.1871688196666667E9,1.28041741E9,-1.0,1.1744191773333333E9:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) => (ent_pnt/:OCC) & (t/:dom(POS))
1.8121903863333333E9,1.1993219713333333E9,-1.0,1.674533263E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & not((ent_pnt/:OCC) & (t/:dom(POS)))
1.4326051053333333E9,1.299724148E9,-1.0,1.1496738983333333E9:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) => not((ent_pnt/:OCC) & (t/:dom(POS)))
1.3703707713333333E9,1.3548470326666667E9,-1.0,1.3059547353333333E9:not((ent_pnt/:OCC) & (t/:dom(POS))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)
1.462611272E9,9.4664552E8,-1.0,1.2467531426666667E9:not(not((ent_pnt/:OCC) & (t/:dom(POS)))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)
1.89934863E9,8.93539465E8,-1.0,1.1266165203333333E9:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) & (ent_pnt/:OCC) & (t/:dom(POS))
1.747755889E9,3.9684856343333335E9,-1.0,1.3856874073333333E9:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => (ent_pnt/:OCC) & (t/:dom(POS))
1.4151261136666667E9,1.3917746803333333E9,-1.0,1.2231881816666667E9:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) & not((ent_pnt/:OCC) & (t/:dom(POS)))
1.0279651483333334E9,5.05465767E8,-1.0,1.2368506733333333E9:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => not((ent_pnt/:OCC) & (t/:dom(POS)))
1.4995115653333333E9,5.715121083333334E8,-1.0,5.42257643E8:not(not((ent_pnt/:OCC) & (t/:dom(POS)))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))
1.4108725463333333E9,4.81435966E8,-1.0,6.216994263333334E8:not((ent_pnt/:OCC) & (t/:dom(POS))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))
9.544027676666666E8,4.638442503333333E8,-1.0,2.2363023033333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & (in_switch_sig=TRUE)
6.5167924333333336E7,7.2827883E7,-1.0,7.9888441E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) => (in_switch_sig=TRUE)
4.9982636E7,7.1810715E7,-1.0,3.6428948353333335E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & not((in_switch_sig=TRUE))
8.83134231E8,9.01050243E8,-1.0,8.412613086666666E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) => not((in_switch_sig=TRUE))
3.792856153333333E8,4.71284815E8,-1.0,4.833544126666667E8:not((in_switch_sig=TRUE)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)
8.345802216666666E8,9.557049353333334E8,-1.0,9.77755877E8:not(not((in_switch_sig=TRUE))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)
1.2437378153333333E9,5.67711765E8,-1.0,9.286988943333334E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) & (in_switch_sig=TRUE)
9.195245663333334E8,6.391250356666666E8,-1.0,5.839769846666666E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => (in_switch_sig=TRUE)
5.9039211666666664E7,1.0310275233333333E8,-1.0,9.367834633333333E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) & not((in_switch_sig=TRUE))
4.63630815E8,4.603958366666667E8,-1.0,1.9059523333333334E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => not((in_switch_sig=TRUE))
7.107207093333334E8,4.520205863333333E8,-1.0,4.05719517E8:not(not((in_switch_sig=TRUE))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))
5.39430817E8,5.00075184E8,-1.0,2.709905356666667E8:not((in_switch_sig=TRUE)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))
8.358583396666666E8,7.75466233E8,-1.0,7.16770338E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & (t:dom(POS)) & (POS(t)=ext_pnt)
1.3599248433333333E9,1.1727883366666667E9,-1.0,9.711336663333334E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) => (t:dom(POS)) & (POS(t)=ext_pnt)
1.60330272E9,1.173321365E9,-1.0,1.3906184346666667E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & not((t:dom(POS)) & (POS(t)=ext_pnt))
8.476086473E9,5.57984806E8,-1.0,5.344435630333333E9:not((t:dom(POS)) & (POS(t)=ext_pnt)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)
1.6411768096666667E9,1.0005766632E10,-1.0,1.1075944316666667E9:not(not((t:dom(POS)) & (POS(t)=ext_pnt))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)
3.023826773E9,4.9341335E8,-1.0,6.529084926666666E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) & (t:dom(POS)) & (POS(t)=ext_pnt)
6.061717089333333E9,7.560245383333334E8,-1.0,1.8010427257666668E10:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) & not((t:dom(POS)) & (POS(t)=ext_pnt))
8.060745713333334E8,2.3663255643333335E9,-1.0,2.3370988956666665E9:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => not((t:dom(POS)) & (POS(t)=ext_pnt))
2.6198830876666665E9,2.23218353E8,-1.0,9.099256736666666E8:not(not((t:dom(POS)) & (POS(t)=ext_pnt))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))
8.65970596E8,2.24249164E8,-1.0,7.968159219333333E9:not((t:dom(POS)) & (POS(t)=ext_pnt)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))
4.1970916603333335E9,9.334030536666666E8,-1.0,2.7858382E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & (EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)
3.839632517E9,6.3139430333333336E7,-1.0,1.2797029103333333E9:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) => (EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)
6.2736585666666664E7,4.870538353333333E8,-1.0,1.1160672506666667E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))
5.71978229E8,1.9932953766666666E8,-1.0,1.5998788673333333E9:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) => not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))
5.270584803333333E8,4.0106831786666665E9,-1.0,1.146951925E10:not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)
1.2777023763333333E9,1.6209315443333333E9,-1.0,8.958980794333334E9:not(not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)
-1.0,5.620439513E9,-1.0,-1.0:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) & (EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)
6.0115884666666664E7,7.362825026666666E8,-1.0,4.161669185E9:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => (EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)
6.492829153333334E8,2.0781072766333332E10,-1.0,3.602754233333333E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) & not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))
7.212730286666666E8,5.881708281666667E9,-1.0,9.2671603E8:not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))
8.772516156666666E8,7.33123721E8,-1.0,4.283058853333333E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) => (out_signal_act=TRUE)
2.754675461E9,3.204596286666667E8,-1.0,1.1655215024E10:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & not((out_signal_act=TRUE))
6.432550094333333E9,8.133739166666667E7,-1.0,5.468258359333333E9:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) => not((out_signal_act=TRUE))
8.959932172E9,5.368441964666667E9,-1.0,8.764515493E9:not((out_signal_act=TRUE)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)
6.888504E8,2.1538413933333334E8,-1.0,4.273605373333333E8:not(not((out_signal_act=TRUE))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)
3.083316436666667E8,4.291967113333333E8,-1.0,3.178655376666667E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) & (out_signal_act=TRUE)
1.62542667E8,2.8538369763333335E9,-1.0,5.38978898E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => (out_signal_act=TRUE)
9.790601957E9,3.765461843333333E8,-1.0,7.733962515E9:not((out_signal_act=TRUE)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))
4.438972116333333E9,1.75069353E8,-1.0,4.821376470666667E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & (exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE) & (p:PLATFORM)
1.2209706733333333E8,7.440122066666667E7,-1.0,7.909597533333333E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) => (exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE) & (p:PLATFORM)
2.3882831046666665E9,1.9181468533333334E8,-1.0,4.924558493333333E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE) & (p:PLATFORM))
4.123023606666667E8,1.038248721E10,-1.0,1.174930392E9:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) => not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE) & (p:PLATFORM))
2.61850733E9,6.433420595666667E9,-1.0,4.908647648E9:not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE) & (p:PLATFORM)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)
6.08067269E8,5.038329943333333E8,-1.0,3.399442066666667E8:not(not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE) & (p:PLATFORM))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)
5.355203803333333E8,3.80437624E8,-1.0,1.4698765813333333E9:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => (exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE) & (p:PLATFORM)
3.582311014E9,4.080903956666667E8,-1.0,2.53433252E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) & not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE) & (p:PLATFORM))
7.660937193333334E8,1.1848202438333334E10,-1.0,4.909876686666667E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE) & (p:PLATFORM))
3.089102462E9,1.5253523766666666E10,-1.0,2.1670376766666666E8:not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE) & (p:PLATFORM)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))
1.667323524E9,1.8054604103333333E9,-1.0,4.2658614386666665E9:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) => (out_switch_sig=TRUE)
2.2636081496666665E9,1.4552062333333334E8,-1.0,9.483953696666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & not((out_switch_sig=TRUE))
1.0865897583333333E9,7.2488874E7,-1.0,8.010548466666667E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) => not((out_switch_sig=TRUE))
5.5880243666666664E7,6.923399033333333E7,-1.0,8.7284819E7:not((out_switch_sig=TRUE)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)
5.52528549E8,5.67032372E8,-1.0,2.8458589366666665E9:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) & (out_switch_sig=TRUE)
1.7846838393333333E9,6.055872753333334E8,-1.0,1.106387272E9:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => (out_switch_sig=TRUE)
1.2476217727666666E10,8.909640933333333E7,-1.0,4.44391846E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) & not((out_switch_sig=TRUE))
8.4545178E7,7.932070133333333E7,-1.0,6.732839433333333E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => not((out_switch_sig=TRUE))
5.61438446E9,4.60158283E8,-1.0,1.1377492417333334E10:not(not((out_switch_sig=TRUE))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))
3.327595406666667E8,2.1551059933333334E8,-1.0,9.126106966666667E7:not((out_switch_sig=TRUE)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))
4.0526839806666665E9,2.39737353E8,-1.0,4.1025483293333335E9:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) => (entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE) & (p:PLATFORM)
1.967593202E9,4.815039446666667E8,-1.0,4.457916516666667E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) => not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE) & (p:PLATFORM))
2.5013238966666666E8,6.122640362666667E9,-1.0,1.5623792453E10:not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE) & (p:PLATFORM)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)
7.459266063333334E8,8.929045843333334E8,-1.0,4.1267219343333335E9:not(not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE) & (p:PLATFORM))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)
6.70924517E8,7.2983303E7,-1.0,1.17744931E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) & (entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE) & (p:PLATFORM)
3.388883926666667E8,6.33136495E8,-1.0,1.4158093079333334E10:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => (entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE) & (p:PLATFORM)
3.581193063333333E8,2.24563589E8,-1.0,1.3669650333333334E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) & not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE) & (p:PLATFORM))
1.88788835E8,6.877126274666667E9,-1.0,1.0057004686666666E9:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE) & (p:PLATFORM))
2.38603573E8,1.0918776733333333E8,-1.0,4.583942083333333E8:not(not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE) & (p:PLATFORM))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))
7.930910733333333E7,6.7018438666666664E7,-1.0,1.3449901666666666E8:not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE) & (p:PLATFORM)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))
7.656304846666666E8,1.9143724E8,-1.0,4.451473263333333E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE))
7.539324633333333E7,7.208744933333333E7,-1.0,1.760243697E9:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) => not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE))
6.369563918E9,1.5137196962666666E10,-1.0,2.1316935393333333E9:not(not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)
1.380353838E9,3.6927940113333335E9,-1.0,8.776237033333333E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => (ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE)
2.2566847866666666E8,2.498230955E9,-1.0,1.52653746E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) & not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE))
4.193648973333333E8,1.5509565843333333E9,-1.0,3.500466505E9:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE))
5.65494746E8,2.962184646666667E8,-1.0,2.1226584053333333E9:not(not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))
5.8532653E7,1.2346771423333333E9,-1.0,1.5766357833333334E8:not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))
7.315924276666666E8,2.10031946E8,-1.0,5.55513775E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & (in_signal_act=TRUE)
5.8539613666666664E7,1.3245560066666667E8,-1.0,1.28667363E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) => (in_signal_act=TRUE)
7.436866333333334E8,6.95463671E8,-1.0,3.9534114406666665E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & not((in_signal_act=TRUE))
6.6712184666666664E7,7.194502E7,-1.0,1.1249167933333333E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) => not((in_signal_act=TRUE))
4.528071924333333E9,2.43711741E8,-1.0,4.428144343333333E8:not((in_signal_act=TRUE)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)
