{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1938, "design__instance__area": 15820.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 12, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0013330783694982529, "power__switching__total": 0.000628709327429533, "power__leakage__total": 1.4182687024799634e-08, "power__total": 0.0019618018995970488, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.7253523542668481, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 2.016997959076956, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.31980791142729276, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.7033455128503323, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.319808, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.343673, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 12, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.6275885544440618, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.629130876313491, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.847375527064518, "timing__setup__ws__corner:nom_ss_100C_1v60": -3.9001896149957385, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -69.10482337516913, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -3.9001896149957385, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.89701, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 30, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.377297, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 12, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.3661347717531277, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.392803023448244, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.111819001667444, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.954860995077382, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.111819, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.647676, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 10, "design__max_fanout_violation__count": 12, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.6663777496200538, "clock__skew__worst_setup": 1.3685285514397982, "timing__hold__ws": 0.10922707492084942, "timing__setup__ws": -4.129854797257171, "timing__hold__tns": 0, "timing__setup__tns": -74.98974453656459, "timing__hold__wns": 0, "timing__setup__wns": -4.129854797257171, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.109227, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 93, "timing__setup_r2r__ws": 2.251716, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 151.325 162.045", "design__core__bbox": "5.52 10.88 145.36 149.6", "design__io": 213, "design__die__area": 24521.5, "design__core__area": 19398.6, "design__instance__count__stdcell": 1938, "design__instance__area__stdcell": 15820.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.815531, "design__instance__utilization__stdcell": 0.815531, "design__instance__count__class:buffer": 257, "design__instance__count__class:inverter": 38, "design__instance__count__class:sequential_cell": 190, "design__instance__count__class:multi_input_combinational_cell": 829, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 882, "design__instance__count__class:tap_cell": 265, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 211, "design__io__hpwl": 8661902, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 38112.8, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 323, "design__instance__count__class:clock_buffer": 18, "design__instance__count__class:clock_inverter": 14, "design__instance__count__setup_buffer": 58, "design__instance__count__hold_buffer": 42, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 4, "design__instance__count__class:antenna_cell": 4, "route__net": 1761, "route__net__special": 2, "route__drc_errors__iter:1": 924, "route__wirelength__iter:1": 43791, "route__drc_errors__iter:2": 475, "route__wirelength__iter:2": 43478, "route__drc_errors__iter:3": 553, "route__wirelength__iter:3": 43335, "route__drc_errors__iter:4": 22, "route__wirelength__iter:4": 43234, "route__drc_errors__iter:5": 9, "route__wirelength__iter:5": 43227, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 43229, "route__drc_errors": 0, "route__wirelength": 43229, "route__vias": 11614, "route__vias__singlecut": 11614, "route__vias__multicut": 0, "design__disconnected_pin__count": 20, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 367.39, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 12, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.702778966024843, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.9797597455102303, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31636316684021304, "timing__setup__ws__corner:min_tt_025C_1v80": 1.819854540795646, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.316363, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.418835, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 12, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.587016785129317, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.566845586513632, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8514835744164195, "timing__setup__ws__corner:min_ss_100C_1v60": -3.688198295607769, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -63.95383603715206, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -3.688198295607769, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.891512, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 29, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.501936, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 12, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.35975537456205864, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.3685285514397982, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10922707492084942, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.041097348909466, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.109227, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.695987, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 12, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.7361378381892084, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 2.053896000299316, "timing__hold__ws__corner:max_tt_025C_1v80": 0.32417813795387446, "timing__setup__ws__corner:max_tt_025C_1v80": 1.5769448415650638, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.324178, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.297908, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 12, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.6663777496200538, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.694411547918504, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8502165878648845, "timing__setup__ws__corner:max_ss_100C_1v60": -4.129854797257171, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -74.98974453656459, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -4.129854797257171, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.904158, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 34, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.251716, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 12, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.37270212970758165, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.4155576000929924, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11476825370462004, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.863720119873004, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.114768, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.616077, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 38, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.79837, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.7996, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.00163389, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.00135893, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 0.000382424, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.00135893, "design_powergrid__voltage__worst": 0.00135893, "design_powergrid__voltage__worst__net:VPWR": 1.79837, "design_powergrid__drop__worst": 0.00163389, "design_powergrid__drop__worst__net:VPWR": 0.00163389, "design_powergrid__voltage__worst__net:VGND": 0.00135893, "design_powergrid__drop__worst__net:VGND": 0.00135893, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000403, "ir__drop__worst": 0.00163, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}