// Seed: 1853748384
module module_0 (
    input wand id_0,
    output tri1 id_1,
    input supply0 id_2,
    input uwire id_3
);
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    input logic id_2,
    input supply1 id_3
    , id_13,
    input supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    output wire id_7,
    input uwire id_8,
    output uwire id_9,
    input tri id_10,
    input tri id_11
);
  reg id_14;
  always id_14 <= id_2;
  module_0(
      id_8, id_9, id_6, id_11
  );
endmodule
