// Seed: 1707353583
module module_0;
  logic id_0, id_1;
  logic id_2, id_3;
  always id_1 = 1;
  defparam id_4 = 1; type_10(
      1 & 1'b0
  );
  assign id_4#(.id_0(1)) = 1;
  logic id_5;
  logic id_6 = id_0;
  logic id_7;
endmodule
`timescale 1ps / 1 ps
