

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_k4'
================================================================
* Date:           Wed Sep  6 10:24:16 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.085 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      773|      773|  7.730 us|  7.730 us|  773|  773|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_k4    |      771|      771|         5|          1|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     51|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    130|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     106|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     106|    267|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_124_4_1_1_U753  |mux_124_4_1_1  |        0|   0|  0|  65|    0|
    |mux_124_8_1_1_U752  |mux_124_8_1_1  |        0|   0|  0|  65|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0| 130|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------+-----------------------------+--------------+
    |             Instance             |            Module           |  Expression  |
    +----------------------------------+-----------------------------+--------------+
    |mac_muladd_8s_4s_22s_22_4_1_U754  |mac_muladd_8s_4s_22s_22_4_1  |  i0 * i1 + i2|
    +----------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln438_fu_472_p2   |         +|   0|  0|  13|          10|           1|
    |add_ln440_fu_498_p2   |         +|   0|  0|  25|          18|          18|
    |icmp_ln438_fu_466_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  51|          39|          31|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_k4_1         |   9|          2|   10|         20|
    |ap_sig_allocacmp_v222_V_load  |   9|          2|   22|         44|
    |k4_fu_106                     |   9|          2|   10|         20|
    |v222_V_fu_102                 |   9|          2|   22|         44|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  54|         12|   66|        132|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln438_reg_636                |   1|   0|    1|          0|
    |k4_fu_106                         |  10|   0|   10|          0|
    |v222_V_fu_102                     |  22|   0|   22|          0|
    |icmp_ln438_reg_636                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 106|  32|   43|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_k4|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_k4|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_k4|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_k4|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_k4|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_k4|  return value|
|tmp_s              |   in|   22|     ap_none|                     tmp_s|        scalar|
|sub_ln440          |   in|   18|     ap_none|                 sub_ln440|        scalar|
|v332_0_address0    |  out|   18|   ap_memory|                    v332_0|         array|
|v332_0_ce0         |  out|    1|   ap_memory|                    v332_0|         array|
|v332_0_q0          |   in|    4|   ap_memory|                    v332_0|         array|
|v332_1_address0    |  out|   18|   ap_memory|                    v332_1|         array|
|v332_1_ce0         |  out|    1|   ap_memory|                    v332_1|         array|
|v332_1_q0          |   in|    4|   ap_memory|                    v332_1|         array|
|v332_2_address0    |  out|   18|   ap_memory|                    v332_2|         array|
|v332_2_ce0         |  out|    1|   ap_memory|                    v332_2|         array|
|v332_2_q0          |   in|    4|   ap_memory|                    v332_2|         array|
|v332_3_address0    |  out|   18|   ap_memory|                    v332_3|         array|
|v332_3_ce0         |  out|    1|   ap_memory|                    v332_3|         array|
|v332_3_q0          |   in|    4|   ap_memory|                    v332_3|         array|
|v332_4_address0    |  out|   18|   ap_memory|                    v332_4|         array|
|v332_4_ce0         |  out|    1|   ap_memory|                    v332_4|         array|
|v332_4_q0          |   in|    4|   ap_memory|                    v332_4|         array|
|v332_5_address0    |  out|   18|   ap_memory|                    v332_5|         array|
|v332_5_ce0         |  out|    1|   ap_memory|                    v332_5|         array|
|v332_5_q0          |   in|    4|   ap_memory|                    v332_5|         array|
|v332_6_address0    |  out|   18|   ap_memory|                    v332_6|         array|
|v332_6_ce0         |  out|    1|   ap_memory|                    v332_6|         array|
|v332_6_q0          |   in|    4|   ap_memory|                    v332_6|         array|
|v332_7_address0    |  out|   18|   ap_memory|                    v332_7|         array|
|v332_7_ce0         |  out|    1|   ap_memory|                    v332_7|         array|
|v332_7_q0          |   in|    4|   ap_memory|                    v332_7|         array|
|v332_8_address0    |  out|   18|   ap_memory|                    v332_8|         array|
|v332_8_ce0         |  out|    1|   ap_memory|                    v332_8|         array|
|v332_8_q0          |   in|    4|   ap_memory|                    v332_8|         array|
|v332_9_address0    |  out|   18|   ap_memory|                    v332_9|         array|
|v332_9_ce0         |  out|    1|   ap_memory|                    v332_9|         array|
|v332_9_q0          |   in|    4|   ap_memory|                    v332_9|         array|
|v332_10_address0   |  out|   18|   ap_memory|                   v332_10|         array|
|v332_10_ce0        |  out|    1|   ap_memory|                   v332_10|         array|
|v332_10_q0         |   in|    4|   ap_memory|                   v332_10|         array|
|v332_11_address0   |  out|   18|   ap_memory|                   v332_11|         array|
|v332_11_ce0        |  out|    1|   ap_memory|                   v332_11|         array|
|v332_11_q0         |   in|    4|   ap_memory|                   v332_11|         array|
|v361_0_address0    |  out|   10|   ap_memory|                    v361_0|         array|
|v361_0_ce0         |  out|    1|   ap_memory|                    v361_0|         array|
|v361_0_q0          |   in|    8|   ap_memory|                    v361_0|         array|
|v361_1_address0    |  out|   10|   ap_memory|                    v361_1|         array|
|v361_1_ce0         |  out|    1|   ap_memory|                    v361_1|         array|
|v361_1_q0          |   in|    8|   ap_memory|                    v361_1|         array|
|v361_2_address0    |  out|   10|   ap_memory|                    v361_2|         array|
|v361_2_ce0         |  out|    1|   ap_memory|                    v361_2|         array|
|v361_2_q0          |   in|    8|   ap_memory|                    v361_2|         array|
|v361_3_address0    |  out|   10|   ap_memory|                    v361_3|         array|
|v361_3_ce0         |  out|    1|   ap_memory|                    v361_3|         array|
|v361_3_q0          |   in|    8|   ap_memory|                    v361_3|         array|
|v361_4_address0    |  out|   10|   ap_memory|                    v361_4|         array|
|v361_4_ce0         |  out|    1|   ap_memory|                    v361_4|         array|
|v361_4_q0          |   in|    8|   ap_memory|                    v361_4|         array|
|v361_5_address0    |  out|   10|   ap_memory|                    v361_5|         array|
|v361_5_ce0         |  out|    1|   ap_memory|                    v361_5|         array|
|v361_5_q0          |   in|    8|   ap_memory|                    v361_5|         array|
|v361_6_address0    |  out|   10|   ap_memory|                    v361_6|         array|
|v361_6_ce0         |  out|    1|   ap_memory|                    v361_6|         array|
|v361_6_q0          |   in|    8|   ap_memory|                    v361_6|         array|
|v361_7_address0    |  out|   10|   ap_memory|                    v361_7|         array|
|v361_7_ce0         |  out|    1|   ap_memory|                    v361_7|         array|
|v361_7_q0          |   in|    8|   ap_memory|                    v361_7|         array|
|v361_8_address0    |  out|   10|   ap_memory|                    v361_8|         array|
|v361_8_ce0         |  out|    1|   ap_memory|                    v361_8|         array|
|v361_8_q0          |   in|    8|   ap_memory|                    v361_8|         array|
|v361_9_address0    |  out|   10|   ap_memory|                    v361_9|         array|
|v361_9_ce0         |  out|    1|   ap_memory|                    v361_9|         array|
|v361_9_q0          |   in|    8|   ap_memory|                    v361_9|         array|
|v361_10_address0   |  out|   10|   ap_memory|                   v361_10|         array|
|v361_10_ce0        |  out|    1|   ap_memory|                   v361_10|         array|
|v361_10_q0         |   in|    8|   ap_memory|                   v361_10|         array|
|v361_11_address0   |  out|   10|   ap_memory|                   v361_11|         array|
|v361_11_ce0        |  out|    1|   ap_memory|                   v361_11|         array|
|v361_11_q0         |   in|    8|   ap_memory|                   v361_11|         array|
|select_ln436_1     |   in|    4|     ap_none|            select_ln436_1|        scalar|
|empty              |   in|    4|     ap_none|                     empty|        scalar|
|v222_V_out         |  out|   22|      ap_vld|                v222_V_out|       pointer|
|v222_V_out_ap_vld  |  out|    1|      ap_vld|                v222_V_out|       pointer|
+-------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.39>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%v222_V = alloca i32 1"   --->   Operation 8 'alloca' 'v222_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k4 = alloca i32 1"   --->   Operation 9 'alloca' 'k4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty"   --->   Operation 10 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%select_ln436_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %select_ln436_1"   --->   Operation 11 'read' 'select_ln436_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sub_ln440_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %sub_ln440"   --->   Operation 12 'read' 'sub_ln440_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %tmp_s"   --->   Operation 13 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v332_11, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v332_10, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v332_9, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v332_8, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v332_7, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v332_6, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v332_5, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v332_4, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v332_3, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v332_2, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v332_1, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v332_0, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %k4"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i22 %tmp_read, i22 %v222_V"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc49.i54"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k4_1 = load i10 %k4" [kernel.cpp:438]   --->   Operation 29 'load' 'k4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.77ns)   --->   "%icmp_ln438 = icmp_eq  i10 %k4_1, i10 768" [kernel.cpp:438]   --->   Operation 31 'icmp' 'icmp_ln438' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_440 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 32 'speclooptripcount' 'empty_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln438 = add i10 %k4_1, i10 1" [kernel.cpp:438]   --->   Operation 33 'add' 'add_ln438' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln438 = br i1 %icmp_ln438, void %for.inc49.i54.split, void %for.inc52.i57.exitStub" [kernel.cpp:438]   --->   Operation 34 'br' 'br_ln438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%k4_cast = zext i10 %k4_1" [kernel.cpp:438]   --->   Operation 35 'zext' 'k4_cast' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln440 = zext i10 %k4_1" [kernel.cpp:440]   --->   Operation 36 'zext' 'zext_ln440' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%add_ln440 = add i18 %sub_ln440_read, i18 %zext_ln440" [kernel.cpp:440]   --->   Operation 37 'add' 'add_ln440' <Predicate = (!icmp_ln438)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln440_1 = zext i18 %add_ln440" [kernel.cpp:440]   --->   Operation 38 'zext' 'zext_ln440_1' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%v332_0_addr = getelementptr i4 %v332_0, i64 0, i64 %zext_ln440_1" [kernel.cpp:440]   --->   Operation 39 'getelementptr' 'v332_0_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%v332_1_addr = getelementptr i4 %v332_1, i64 0, i64 %zext_ln440_1" [kernel.cpp:440]   --->   Operation 40 'getelementptr' 'v332_1_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%v332_2_addr = getelementptr i4 %v332_2, i64 0, i64 %zext_ln440_1" [kernel.cpp:440]   --->   Operation 41 'getelementptr' 'v332_2_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%v332_3_addr = getelementptr i4 %v332_3, i64 0, i64 %zext_ln440_1" [kernel.cpp:440]   --->   Operation 42 'getelementptr' 'v332_3_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%v332_4_addr = getelementptr i4 %v332_4, i64 0, i64 %zext_ln440_1" [kernel.cpp:440]   --->   Operation 43 'getelementptr' 'v332_4_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%v332_5_addr = getelementptr i4 %v332_5, i64 0, i64 %zext_ln440_1" [kernel.cpp:440]   --->   Operation 44 'getelementptr' 'v332_5_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%v332_6_addr = getelementptr i4 %v332_6, i64 0, i64 %zext_ln440_1" [kernel.cpp:440]   --->   Operation 45 'getelementptr' 'v332_6_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%v332_7_addr = getelementptr i4 %v332_7, i64 0, i64 %zext_ln440_1" [kernel.cpp:440]   --->   Operation 46 'getelementptr' 'v332_7_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%v332_8_addr = getelementptr i4 %v332_8, i64 0, i64 %zext_ln440_1" [kernel.cpp:440]   --->   Operation 47 'getelementptr' 'v332_8_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%v332_9_addr = getelementptr i4 %v332_9, i64 0, i64 %zext_ln440_1" [kernel.cpp:440]   --->   Operation 48 'getelementptr' 'v332_9_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%v332_10_addr = getelementptr i4 %v332_10, i64 0, i64 %zext_ln440_1" [kernel.cpp:440]   --->   Operation 49 'getelementptr' 'v332_10_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%v332_11_addr = getelementptr i4 %v332_11, i64 0, i64 %zext_ln440_1" [kernel.cpp:440]   --->   Operation 50 'getelementptr' 'v332_11_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%v361_0_addr = getelementptr i8 %v361_0, i64 0, i64 %k4_cast" [kernel.cpp:439]   --->   Operation 51 'getelementptr' 'v361_0_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%v361_1_addr = getelementptr i8 %v361_1, i64 0, i64 %k4_cast" [kernel.cpp:439]   --->   Operation 52 'getelementptr' 'v361_1_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%v361_2_addr = getelementptr i8 %v361_2, i64 0, i64 %k4_cast" [kernel.cpp:439]   --->   Operation 53 'getelementptr' 'v361_2_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%v361_3_addr = getelementptr i8 %v361_3, i64 0, i64 %k4_cast" [kernel.cpp:439]   --->   Operation 54 'getelementptr' 'v361_3_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%v361_4_addr = getelementptr i8 %v361_4, i64 0, i64 %k4_cast" [kernel.cpp:439]   --->   Operation 55 'getelementptr' 'v361_4_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%v361_5_addr = getelementptr i8 %v361_5, i64 0, i64 %k4_cast" [kernel.cpp:439]   --->   Operation 56 'getelementptr' 'v361_5_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%v361_6_addr = getelementptr i8 %v361_6, i64 0, i64 %k4_cast" [kernel.cpp:439]   --->   Operation 57 'getelementptr' 'v361_6_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%v361_7_addr = getelementptr i8 %v361_7, i64 0, i64 %k4_cast" [kernel.cpp:439]   --->   Operation 58 'getelementptr' 'v361_7_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%v361_8_addr = getelementptr i8 %v361_8, i64 0, i64 %k4_cast" [kernel.cpp:439]   --->   Operation 59 'getelementptr' 'v361_8_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%v361_9_addr = getelementptr i8 %v361_9, i64 0, i64 %k4_cast" [kernel.cpp:439]   --->   Operation 60 'getelementptr' 'v361_9_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%v361_10_addr = getelementptr i8 %v361_10, i64 0, i64 %k4_cast" [kernel.cpp:439]   --->   Operation 61 'getelementptr' 'v361_10_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%v361_11_addr = getelementptr i8 %v361_11, i64 0, i64 %k4_cast" [kernel.cpp:439]   --->   Operation 62 'getelementptr' 'v361_11_addr' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (3.25ns)   --->   "%v361_0_load = load i10 %v361_0_addr" [kernel.cpp:439]   --->   Operation 63 'load' 'v361_0_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 64 [2/2] (3.25ns)   --->   "%v361_1_load = load i10 %v361_1_addr" [kernel.cpp:439]   --->   Operation 64 'load' 'v361_1_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 65 [2/2] (3.25ns)   --->   "%v361_2_load = load i10 %v361_2_addr" [kernel.cpp:439]   --->   Operation 65 'load' 'v361_2_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 66 [2/2] (3.25ns)   --->   "%v361_3_load = load i10 %v361_3_addr" [kernel.cpp:439]   --->   Operation 66 'load' 'v361_3_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 67 [2/2] (3.25ns)   --->   "%v361_4_load = load i10 %v361_4_addr" [kernel.cpp:439]   --->   Operation 67 'load' 'v361_4_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%v361_5_load = load i10 %v361_5_addr" [kernel.cpp:439]   --->   Operation 68 'load' 'v361_5_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%v361_6_load = load i10 %v361_6_addr" [kernel.cpp:439]   --->   Operation 69 'load' 'v361_6_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 70 [2/2] (3.25ns)   --->   "%v361_7_load = load i10 %v361_7_addr" [kernel.cpp:439]   --->   Operation 70 'load' 'v361_7_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 71 [2/2] (3.25ns)   --->   "%v361_8_load = load i10 %v361_8_addr" [kernel.cpp:439]   --->   Operation 71 'load' 'v361_8_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%v361_9_load = load i10 %v361_9_addr" [kernel.cpp:439]   --->   Operation 72 'load' 'v361_9_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%v361_10_load = load i10 %v361_10_addr" [kernel.cpp:439]   --->   Operation 73 'load' 'v361_10_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 74 [2/2] (3.25ns)   --->   "%v361_11_load = load i10 %v361_11_addr" [kernel.cpp:439]   --->   Operation 74 'load' 'v361_11_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 75 [2/2] (3.25ns)   --->   "%v332_0_load = load i18 %v332_0_addr" [kernel.cpp:440]   --->   Operation 75 'load' 'v332_0_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 76 [2/2] (3.25ns)   --->   "%v332_1_load = load i18 %v332_1_addr" [kernel.cpp:440]   --->   Operation 76 'load' 'v332_1_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 77 [2/2] (3.25ns)   --->   "%v332_2_load = load i18 %v332_2_addr" [kernel.cpp:440]   --->   Operation 77 'load' 'v332_2_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 78 [2/2] (3.25ns)   --->   "%v332_3_load = load i18 %v332_3_addr" [kernel.cpp:440]   --->   Operation 78 'load' 'v332_3_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 79 [2/2] (3.25ns)   --->   "%v332_4_load = load i18 %v332_4_addr" [kernel.cpp:440]   --->   Operation 79 'load' 'v332_4_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 80 [2/2] (3.25ns)   --->   "%v332_5_load = load i18 %v332_5_addr" [kernel.cpp:440]   --->   Operation 80 'load' 'v332_5_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 81 [2/2] (3.25ns)   --->   "%v332_6_load = load i18 %v332_6_addr" [kernel.cpp:440]   --->   Operation 81 'load' 'v332_6_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 82 [2/2] (3.25ns)   --->   "%v332_7_load = load i18 %v332_7_addr" [kernel.cpp:440]   --->   Operation 82 'load' 'v332_7_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%v332_8_load = load i18 %v332_8_addr" [kernel.cpp:440]   --->   Operation 83 'load' 'v332_8_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 84 [2/2] (3.25ns)   --->   "%v332_9_load = load i18 %v332_9_addr" [kernel.cpp:440]   --->   Operation 84 'load' 'v332_9_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 85 [2/2] (3.25ns)   --->   "%v332_10_load = load i18 %v332_10_addr" [kernel.cpp:440]   --->   Operation 85 'load' 'v332_10_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 86 [2/2] (3.25ns)   --->   "%v332_11_load = load i18 %v332_11_addr" [kernel.cpp:440]   --->   Operation 86 'load' 'v332_11_load' <Predicate = (!icmp_ln438)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_1 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln438 = store i10 %add_ln438, i10 %k4" [kernel.cpp:438]   --->   Operation 87 'store' 'store_ln438' <Predicate = (!icmp_ln438)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.08>
ST_2 : Operation 88 [1/2] (3.25ns)   --->   "%v361_0_load = load i10 %v361_0_addr" [kernel.cpp:439]   --->   Operation 88 'load' 'v361_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 89 [1/2] (3.25ns)   --->   "%v361_1_load = load i10 %v361_1_addr" [kernel.cpp:439]   --->   Operation 89 'load' 'v361_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 90 [1/2] (3.25ns)   --->   "%v361_2_load = load i10 %v361_2_addr" [kernel.cpp:439]   --->   Operation 90 'load' 'v361_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 91 [1/2] (3.25ns)   --->   "%v361_3_load = load i10 %v361_3_addr" [kernel.cpp:439]   --->   Operation 91 'load' 'v361_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 92 [1/2] (3.25ns)   --->   "%v361_4_load = load i10 %v361_4_addr" [kernel.cpp:439]   --->   Operation 92 'load' 'v361_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 93 [1/2] (3.25ns)   --->   "%v361_5_load = load i10 %v361_5_addr" [kernel.cpp:439]   --->   Operation 93 'load' 'v361_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 94 [1/2] (3.25ns)   --->   "%v361_6_load = load i10 %v361_6_addr" [kernel.cpp:439]   --->   Operation 94 'load' 'v361_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 95 [1/2] (3.25ns)   --->   "%v361_7_load = load i10 %v361_7_addr" [kernel.cpp:439]   --->   Operation 95 'load' 'v361_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 96 [1/2] (3.25ns)   --->   "%v361_8_load = load i10 %v361_8_addr" [kernel.cpp:439]   --->   Operation 96 'load' 'v361_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 97 [1/2] (3.25ns)   --->   "%v361_9_load = load i10 %v361_9_addr" [kernel.cpp:439]   --->   Operation 97 'load' 'v361_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 98 [1/2] (3.25ns)   --->   "%v361_10_load = load i10 %v361_10_addr" [kernel.cpp:439]   --->   Operation 98 'load' 'v361_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 99 [1/2] (3.25ns)   --->   "%v361_11_load = load i10 %v361_11_addr" [kernel.cpp:439]   --->   Operation 99 'load' 'v361_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 100 [1/1] (2.78ns)   --->   "%v217 = mux i8 @_ssdm_op_Mux.ap_auto.12i8.i4, i8 %v361_0_load, i8 %v361_1_load, i8 %v361_2_load, i8 %v361_3_load, i8 %v361_4_load, i8 %v361_5_load, i8 %v361_6_load, i8 %v361_7_load, i8 %v361_8_load, i8 %v361_9_load, i8 %v361_10_load, i8 %v361_11_load, i4 %select_ln436_1_read" [kernel.cpp:439]   --->   Operation 100 'mux' 'v217' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/2] (3.25ns)   --->   "%v332_0_load = load i18 %v332_0_addr" [kernel.cpp:440]   --->   Operation 101 'load' 'v332_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 102 [1/2] (3.25ns)   --->   "%v332_1_load = load i18 %v332_1_addr" [kernel.cpp:440]   --->   Operation 102 'load' 'v332_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 103 [1/2] (3.25ns)   --->   "%v332_2_load = load i18 %v332_2_addr" [kernel.cpp:440]   --->   Operation 103 'load' 'v332_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 104 [1/2] (3.25ns)   --->   "%v332_3_load = load i18 %v332_3_addr" [kernel.cpp:440]   --->   Operation 104 'load' 'v332_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 105 [1/2] (3.25ns)   --->   "%v332_4_load = load i18 %v332_4_addr" [kernel.cpp:440]   --->   Operation 105 'load' 'v332_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 106 [1/2] (3.25ns)   --->   "%v332_5_load = load i18 %v332_5_addr" [kernel.cpp:440]   --->   Operation 106 'load' 'v332_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 107 [1/2] (3.25ns)   --->   "%v332_6_load = load i18 %v332_6_addr" [kernel.cpp:440]   --->   Operation 107 'load' 'v332_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 108 [1/2] (3.25ns)   --->   "%v332_7_load = load i18 %v332_7_addr" [kernel.cpp:440]   --->   Operation 108 'load' 'v332_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 109 [1/2] (3.25ns)   --->   "%v332_8_load = load i18 %v332_8_addr" [kernel.cpp:440]   --->   Operation 109 'load' 'v332_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 110 [1/2] (3.25ns)   --->   "%v332_9_load = load i18 %v332_9_addr" [kernel.cpp:440]   --->   Operation 110 'load' 'v332_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 111 [1/2] (3.25ns)   --->   "%v332_10_load = load i18 %v332_10_addr" [kernel.cpp:440]   --->   Operation 111 'load' 'v332_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 112 [1/2] (3.25ns)   --->   "%v332_11_load = load i18 %v332_11_addr" [kernel.cpp:440]   --->   Operation 112 'load' 'v332_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 196608> <RAM>
ST_2 : Operation 113 [1/1] (2.78ns)   --->   "%v218_V = mux i4 @_ssdm_op_Mux.ap_auto.12i4.i4, i4 %v332_0_load, i4 %v332_1_load, i4 %v332_2_load, i4 %v332_3_load, i4 %v332_4_load, i4 %v332_5_load, i4 %v332_6_load, i4 %v332_7_load, i4 %v332_8_load, i4 %v332_9_load, i4 %v332_10_load, i4 %v332_11_load, i4 %tmp" [kernel.cpp:440]   --->   Operation 113 'mux' 'v218_V' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln75_7 = sext i8 %v217"   --->   Operation 114 'sext' 'sext_ln75_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln75_8 = sext i4 %v218_V"   --->   Operation 115 'sext' 'sext_ln75_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [3/3] (1.05ns) (grouped into DSP with root node v224_V)   --->   "%v221 = mul i12 %sext_ln75_7, i12 %sext_ln75_8"   --->   Operation 116 'mul' 'v221' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 117 [2/3] (1.05ns) (grouped into DSP with root node v224_V)   --->   "%v221 = mul i12 %sext_ln75_7, i12 %sext_ln75_8"   --->   Operation 117 'mul' 'v221' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%v222_V_load = load i22 %v222_V"   --->   Operation 118 'load' 'v222_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/3] (0.00ns) (grouped into DSP with root node v224_V)   --->   "%v221 = mul i12 %sext_ln75_7, i12 %sext_ln75_8"   --->   Operation 119 'mul' 'v221' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into DSP with root node v224_V)   --->   "%sext_ln75_9 = sext i12 %v221"   --->   Operation 120 'sext' 'sext_ln75_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (2.10ns) (root node of the DSP)   --->   "%v224_V = add i22 %sext_ln75_9, i22 %v222_V_load"   --->   Operation 121 'add' 'v224_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%v222_V_load_1 = load i22 %v222_V"   --->   Operation 126 'load' 'v222_V_load_1' <Predicate = (icmp_ln438)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %v222_V_out, i22 %v222_V_load_1"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln438)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 128 'ret' 'ret_ln0' <Predicate = (icmp_ln438)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.68>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln438 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [kernel.cpp:438]   --->   Operation 122 'specloopname' 'specloopname_ln438' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/2] (2.10ns) (root node of the DSP)   --->   "%v224_V = add i22 %sext_ln75_9, i22 %v222_V_load"   --->   Operation 123 'add' 'v224_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln438 = store i22 %v224_V, i22 %v222_V" [kernel.cpp:438]   --->   Operation 124 'store' 'store_ln438' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln438 = br void %for.inc49.i54" [kernel.cpp:438]   --->   Operation 125 'br' 'br_ln438' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln440]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v332_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v332_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v332_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v332_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v332_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v332_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v332_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v332_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v332_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v332_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v332_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v332_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v361_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v361_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v361_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v361_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v361_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v361_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v361_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v361_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v361_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v361_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v361_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v361_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ select_ln436_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v222_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v222_V              (alloca           ) [ 011111]
k4                  (alloca           ) [ 010000]
tmp                 (read             ) [ 011000]
select_ln436_1_read (read             ) [ 011000]
sub_ln440_read      (read             ) [ 000000]
tmp_read            (read             ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
store_ln0           (store            ) [ 000000]
store_ln0           (store            ) [ 000000]
br_ln0              (br               ) [ 000000]
k4_1                (load             ) [ 000000]
specpipeline_ln0    (specpipeline     ) [ 000000]
icmp_ln438          (icmp             ) [ 011110]
empty_440           (speclooptripcount) [ 000000]
add_ln438           (add              ) [ 000000]
br_ln438            (br               ) [ 000000]
k4_cast             (zext             ) [ 000000]
zext_ln440          (zext             ) [ 000000]
add_ln440           (add              ) [ 000000]
zext_ln440_1        (zext             ) [ 000000]
v332_0_addr         (getelementptr    ) [ 011000]
v332_1_addr         (getelementptr    ) [ 011000]
v332_2_addr         (getelementptr    ) [ 011000]
v332_3_addr         (getelementptr    ) [ 011000]
v332_4_addr         (getelementptr    ) [ 011000]
v332_5_addr         (getelementptr    ) [ 011000]
v332_6_addr         (getelementptr    ) [ 011000]
v332_7_addr         (getelementptr    ) [ 011000]
v332_8_addr         (getelementptr    ) [ 011000]
v332_9_addr         (getelementptr    ) [ 011000]
v332_10_addr        (getelementptr    ) [ 011000]
v332_11_addr        (getelementptr    ) [ 011000]
v361_0_addr         (getelementptr    ) [ 011000]
v361_1_addr         (getelementptr    ) [ 011000]
v361_2_addr         (getelementptr    ) [ 011000]
v361_3_addr         (getelementptr    ) [ 011000]
v361_4_addr         (getelementptr    ) [ 011000]
v361_5_addr         (getelementptr    ) [ 011000]
v361_6_addr         (getelementptr    ) [ 011000]
v361_7_addr         (getelementptr    ) [ 011000]
v361_8_addr         (getelementptr    ) [ 011000]
v361_9_addr         (getelementptr    ) [ 011000]
v361_10_addr        (getelementptr    ) [ 011000]
v361_11_addr        (getelementptr    ) [ 011000]
store_ln438         (store            ) [ 000000]
v361_0_load         (load             ) [ 000000]
v361_1_load         (load             ) [ 000000]
v361_2_load         (load             ) [ 000000]
v361_3_load         (load             ) [ 000000]
v361_4_load         (load             ) [ 000000]
v361_5_load         (load             ) [ 000000]
v361_6_load         (load             ) [ 000000]
v361_7_load         (load             ) [ 000000]
v361_8_load         (load             ) [ 000000]
v361_9_load         (load             ) [ 000000]
v361_10_load        (load             ) [ 000000]
v361_11_load        (load             ) [ 000000]
v217                (mux              ) [ 000000]
v332_0_load         (load             ) [ 000000]
v332_1_load         (load             ) [ 000000]
v332_2_load         (load             ) [ 000000]
v332_3_load         (load             ) [ 000000]
v332_4_load         (load             ) [ 000000]
v332_5_load         (load             ) [ 000000]
v332_6_load         (load             ) [ 000000]
v332_7_load         (load             ) [ 000000]
v332_8_load         (load             ) [ 000000]
v332_9_load         (load             ) [ 000000]
v332_10_load        (load             ) [ 000000]
v332_11_load        (load             ) [ 000000]
v218_V              (mux              ) [ 000000]
sext_ln75_7         (sext             ) [ 010110]
sext_ln75_8         (sext             ) [ 010110]
v222_V_load         (load             ) [ 010001]
v221                (mul              ) [ 000000]
sext_ln75_9         (sext             ) [ 010001]
specloopname_ln438  (specloopname     ) [ 000000]
v224_V              (add              ) [ 000000]
store_ln438         (store            ) [ 000000]
br_ln438            (br               ) [ 000000]
v222_V_load_1       (load             ) [ 000000]
write_ln0           (write            ) [ 000000]
ret_ln0             (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_s"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sub_ln440">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln440"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v332_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v332_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v332_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v332_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v332_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v332_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v332_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v332_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v332_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v332_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v332_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v332_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v332_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v332_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v332_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v332_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v332_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v332_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v332_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v332_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v332_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v332_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v332_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v332_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v361_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v361_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v361_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v361_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="v361_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v361_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="v361_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v361_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="v361_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v361_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="v361_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v361_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="v361_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v361_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="v361_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v361_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="v361_8">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v361_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="v361_9">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v361_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="v361_10">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v361_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="v361_11">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v361_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="select_ln436_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln436_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="empty">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="v222_V_out">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v222_V_out"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.12i8.i4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.12i4.i4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i22P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="v222_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v222_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="k4_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k4/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="select_ln436_1_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln436_1_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sub_ln440_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="18" slack="0"/>
<pin id="124" dir="0" index="1" bw="18" slack="0"/>
<pin id="125" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln440_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="22" slack="0"/>
<pin id="130" dir="0" index="1" bw="22" slack="0"/>
<pin id="131" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="22" slack="0"/>
<pin id="137" dir="0" index="2" bw="22" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="v332_0_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="18" slack="0"/>
<pin id="145" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v332_0_addr/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="v332_1_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="18" slack="0"/>
<pin id="152" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v332_1_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="v332_2_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="18" slack="0"/>
<pin id="159" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v332_2_addr/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="v332_3_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="18" slack="0"/>
<pin id="166" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v332_3_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="v332_4_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="18" slack="0"/>
<pin id="173" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v332_4_addr/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="v332_5_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="18" slack="0"/>
<pin id="180" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v332_5_addr/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="v332_6_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="18" slack="0"/>
<pin id="187" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v332_6_addr/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="v332_7_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="18" slack="0"/>
<pin id="194" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v332_7_addr/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="v332_8_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="18" slack="0"/>
<pin id="201" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v332_8_addr/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="v332_9_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="18" slack="0"/>
<pin id="208" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v332_9_addr/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="v332_10_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="18" slack="0"/>
<pin id="215" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v332_10_addr/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="v332_11_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="18" slack="0"/>
<pin id="222" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v332_11_addr/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="v361_0_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="10" slack="0"/>
<pin id="229" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v361_0_addr/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="v361_1_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="10" slack="0"/>
<pin id="236" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v361_1_addr/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="v361_2_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="10" slack="0"/>
<pin id="243" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v361_2_addr/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="v361_3_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="10" slack="0"/>
<pin id="250" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v361_3_addr/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="v361_4_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="10" slack="0"/>
<pin id="257" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v361_4_addr/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="v361_5_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="10" slack="0"/>
<pin id="264" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v361_5_addr/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="v361_6_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="10" slack="0"/>
<pin id="271" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v361_6_addr/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="v361_7_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="10" slack="0"/>
<pin id="278" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v361_7_addr/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="v361_8_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="10" slack="0"/>
<pin id="285" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v361_8_addr/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="v361_9_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="10" slack="0"/>
<pin id="292" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v361_9_addr/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="v361_10_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="10" slack="0"/>
<pin id="299" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v361_10_addr/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="v361_11_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="10" slack="0"/>
<pin id="306" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v361_11_addr/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v361_0_load/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v361_1_load/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v361_2_load/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="10" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v361_3_load/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v361_4_load/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v361_5_load/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v361_6_load/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_access_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v361_7_load/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v361_8_load/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_access_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v361_9_load/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v361_10_load/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_access_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v361_11_load/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="18" slack="0"/>
<pin id="383" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v332_0_load/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_access_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="18" slack="0"/>
<pin id="389" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v332_1_load/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_access_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="18" slack="0"/>
<pin id="395" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="396" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v332_2_load/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_access_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="18" slack="0"/>
<pin id="401" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v332_3_load/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_access_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="18" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v332_4_load/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="18" slack="0"/>
<pin id="413" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v332_5_load/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_access_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="18" slack="0"/>
<pin id="419" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="420" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v332_6_load/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_access_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="18" slack="0"/>
<pin id="425" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v332_7_load/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_access_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="18" slack="0"/>
<pin id="431" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v332_8_load/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_access_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="18" slack="0"/>
<pin id="437" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v332_9_load/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_access_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="18" slack="0"/>
<pin id="443" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="444" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v332_10_load/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_access_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="18" slack="0"/>
<pin id="449" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v332_11_load/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln0_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="10" slack="0"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln0_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="22" slack="0"/>
<pin id="460" dir="0" index="1" bw="22" slack="0"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="k4_1_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="10" slack="0"/>
<pin id="465" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k4_1/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln438_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="0"/>
<pin id="468" dir="0" index="1" bw="10" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln438/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln438_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln438/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="k4_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k4_cast/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln440_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln440/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln440_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="18" slack="0"/>
<pin id="500" dir="0" index="1" bw="10" slack="0"/>
<pin id="501" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln440/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln440_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="18" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln440_1/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="store_ln438_store_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="10" slack="0"/>
<pin id="522" dir="0" index="1" bw="10" slack="0"/>
<pin id="523" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln438/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="v217_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="0" index="1" bw="8" slack="0"/>
<pin id="528" dir="0" index="2" bw="8" slack="0"/>
<pin id="529" dir="0" index="3" bw="8" slack="0"/>
<pin id="530" dir="0" index="4" bw="8" slack="0"/>
<pin id="531" dir="0" index="5" bw="8" slack="0"/>
<pin id="532" dir="0" index="6" bw="8" slack="0"/>
<pin id="533" dir="0" index="7" bw="8" slack="0"/>
<pin id="534" dir="0" index="8" bw="8" slack="0"/>
<pin id="535" dir="0" index="9" bw="8" slack="0"/>
<pin id="536" dir="0" index="10" bw="8" slack="0"/>
<pin id="537" dir="0" index="11" bw="8" slack="0"/>
<pin id="538" dir="0" index="12" bw="8" slack="0"/>
<pin id="539" dir="0" index="13" bw="4" slack="1"/>
<pin id="540" dir="1" index="14" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="v217/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="v218_V_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="0"/>
<pin id="556" dir="0" index="1" bw="4" slack="0"/>
<pin id="557" dir="0" index="2" bw="4" slack="0"/>
<pin id="558" dir="0" index="3" bw="4" slack="0"/>
<pin id="559" dir="0" index="4" bw="4" slack="0"/>
<pin id="560" dir="0" index="5" bw="4" slack="0"/>
<pin id="561" dir="0" index="6" bw="4" slack="0"/>
<pin id="562" dir="0" index="7" bw="4" slack="0"/>
<pin id="563" dir="0" index="8" bw="4" slack="0"/>
<pin id="564" dir="0" index="9" bw="4" slack="0"/>
<pin id="565" dir="0" index="10" bw="4" slack="0"/>
<pin id="566" dir="0" index="11" bw="4" slack="0"/>
<pin id="567" dir="0" index="12" bw="4" slack="0"/>
<pin id="568" dir="0" index="13" bw="4" slack="1"/>
<pin id="569" dir="1" index="14" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="v218_V/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sext_ln75_7_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_7/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sext_ln75_8_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="0"/>
<pin id="589" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_8/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="v222_V_load_load_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="22" slack="3"/>
<pin id="593" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v222_V_load/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="store_ln438_store_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="22" slack="0"/>
<pin id="596" dir="0" index="1" bw="22" slack="4"/>
<pin id="597" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln438/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="v222_V_load_1_load_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="22" slack="3"/>
<pin id="600" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v222_V_load_1/4 "/>
</bind>
</comp>

<comp id="602" class="1007" name="grp_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="0" index="1" bw="4" slack="0"/>
<pin id="605" dir="0" index="2" bw="22" slack="0"/>
<pin id="606" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="v221/2 sext_ln75_9/4 v224_V/4 "/>
</bind>
</comp>

<comp id="611" class="1005" name="v222_V_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="22" slack="0"/>
<pin id="613" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="v222_V "/>
</bind>
</comp>

<comp id="619" class="1005" name="k4_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="10" slack="0"/>
<pin id="621" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k4 "/>
</bind>
</comp>

<comp id="626" class="1005" name="tmp_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="1"/>
<pin id="628" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="631" class="1005" name="select_ln436_1_read_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="4" slack="1"/>
<pin id="633" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln436_1_read "/>
</bind>
</comp>

<comp id="636" class="1005" name="icmp_ln438_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="3"/>
<pin id="638" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln438 "/>
</bind>
</comp>

<comp id="640" class="1005" name="v332_0_addr_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="18" slack="1"/>
<pin id="642" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v332_0_addr "/>
</bind>
</comp>

<comp id="645" class="1005" name="v332_1_addr_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="18" slack="1"/>
<pin id="647" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v332_1_addr "/>
</bind>
</comp>

<comp id="650" class="1005" name="v332_2_addr_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="18" slack="1"/>
<pin id="652" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v332_2_addr "/>
</bind>
</comp>

<comp id="655" class="1005" name="v332_3_addr_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="18" slack="1"/>
<pin id="657" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v332_3_addr "/>
</bind>
</comp>

<comp id="660" class="1005" name="v332_4_addr_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="18" slack="1"/>
<pin id="662" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v332_4_addr "/>
</bind>
</comp>

<comp id="665" class="1005" name="v332_5_addr_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="18" slack="1"/>
<pin id="667" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v332_5_addr "/>
</bind>
</comp>

<comp id="670" class="1005" name="v332_6_addr_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="18" slack="1"/>
<pin id="672" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v332_6_addr "/>
</bind>
</comp>

<comp id="675" class="1005" name="v332_7_addr_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="18" slack="1"/>
<pin id="677" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v332_7_addr "/>
</bind>
</comp>

<comp id="680" class="1005" name="v332_8_addr_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="18" slack="1"/>
<pin id="682" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v332_8_addr "/>
</bind>
</comp>

<comp id="685" class="1005" name="v332_9_addr_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="18" slack="1"/>
<pin id="687" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v332_9_addr "/>
</bind>
</comp>

<comp id="690" class="1005" name="v332_10_addr_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="18" slack="1"/>
<pin id="692" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v332_10_addr "/>
</bind>
</comp>

<comp id="695" class="1005" name="v332_11_addr_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="18" slack="1"/>
<pin id="697" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="v332_11_addr "/>
</bind>
</comp>

<comp id="700" class="1005" name="v361_0_addr_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="10" slack="1"/>
<pin id="702" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v361_0_addr "/>
</bind>
</comp>

<comp id="705" class="1005" name="v361_1_addr_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="10" slack="1"/>
<pin id="707" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v361_1_addr "/>
</bind>
</comp>

<comp id="710" class="1005" name="v361_2_addr_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="10" slack="1"/>
<pin id="712" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v361_2_addr "/>
</bind>
</comp>

<comp id="715" class="1005" name="v361_3_addr_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="10" slack="1"/>
<pin id="717" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v361_3_addr "/>
</bind>
</comp>

<comp id="720" class="1005" name="v361_4_addr_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="10" slack="1"/>
<pin id="722" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v361_4_addr "/>
</bind>
</comp>

<comp id="725" class="1005" name="v361_5_addr_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="10" slack="1"/>
<pin id="727" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v361_5_addr "/>
</bind>
</comp>

<comp id="730" class="1005" name="v361_6_addr_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="10" slack="1"/>
<pin id="732" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v361_6_addr "/>
</bind>
</comp>

<comp id="735" class="1005" name="v361_7_addr_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="10" slack="1"/>
<pin id="737" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v361_7_addr "/>
</bind>
</comp>

<comp id="740" class="1005" name="v361_8_addr_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="10" slack="1"/>
<pin id="742" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v361_8_addr "/>
</bind>
</comp>

<comp id="745" class="1005" name="v361_9_addr_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="10" slack="1"/>
<pin id="747" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v361_9_addr "/>
</bind>
</comp>

<comp id="750" class="1005" name="v361_10_addr_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="10" slack="1"/>
<pin id="752" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v361_10_addr "/>
</bind>
</comp>

<comp id="755" class="1005" name="v361_11_addr_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="10" slack="1"/>
<pin id="757" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v361_11_addr "/>
</bind>
</comp>

<comp id="760" class="1005" name="sext_ln75_7_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="12" slack="1"/>
<pin id="762" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_7 "/>
</bind>
</comp>

<comp id="765" class="1005" name="sext_ln75_8_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="12" slack="1"/>
<pin id="767" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_8 "/>
</bind>
</comp>

<comp id="770" class="1005" name="v222_V_load_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="22" slack="1"/>
<pin id="772" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="v222_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="58" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="58" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="60" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="54" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="60" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="52" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="62" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="64" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="100" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="56" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="90" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="90" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="90" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="90" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="90" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="90" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="90" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="90" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="90" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="90" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="90" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="90" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="90" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="90" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="32" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="90" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="90" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="90" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="90" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="90" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="42" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="90" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="90" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="90" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="48" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="90" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="90" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="225" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="232" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="239" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="332"><net_src comp="246" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="253" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="344"><net_src comp="260" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="267" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="356"><net_src comp="274" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="362"><net_src comp="281" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="288" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="295" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="302" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="386"><net_src comp="141" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="392"><net_src comp="148" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="398"><net_src comp="155" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="404"><net_src comp="162" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="410"><net_src comp="169" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="416"><net_src comp="176" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="422"><net_src comp="183" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="428"><net_src comp="190" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="434"><net_src comp="197" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="440"><net_src comp="204" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="446"><net_src comp="211" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="452"><net_src comp="218" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="76" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="128" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="470"><net_src comp="463" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="82" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="463" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="88" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="463" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="484"><net_src comp="478" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="485"><net_src comp="478" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="487"><net_src comp="478" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="488"><net_src comp="478" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="489"><net_src comp="478" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="490"><net_src comp="478" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="491"><net_src comp="478" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="492"><net_src comp="478" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="493"><net_src comp="478" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="497"><net_src comp="463" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="122" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="494" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="510"><net_src comp="504" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="511"><net_src comp="504" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="512"><net_src comp="504" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="513"><net_src comp="504" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="514"><net_src comp="504" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="515"><net_src comp="504" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="516"><net_src comp="504" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="517"><net_src comp="504" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="518"><net_src comp="504" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="519"><net_src comp="504" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="524"><net_src comp="472" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="541"><net_src comp="92" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="542"><net_src comp="309" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="543"><net_src comp="315" pin="3"/><net_sink comp="525" pin=2"/></net>

<net id="544"><net_src comp="321" pin="3"/><net_sink comp="525" pin=3"/></net>

<net id="545"><net_src comp="327" pin="3"/><net_sink comp="525" pin=4"/></net>

<net id="546"><net_src comp="333" pin="3"/><net_sink comp="525" pin=5"/></net>

<net id="547"><net_src comp="339" pin="3"/><net_sink comp="525" pin=6"/></net>

<net id="548"><net_src comp="345" pin="3"/><net_sink comp="525" pin=7"/></net>

<net id="549"><net_src comp="351" pin="3"/><net_sink comp="525" pin=8"/></net>

<net id="550"><net_src comp="357" pin="3"/><net_sink comp="525" pin=9"/></net>

<net id="551"><net_src comp="363" pin="3"/><net_sink comp="525" pin=10"/></net>

<net id="552"><net_src comp="369" pin="3"/><net_sink comp="525" pin=11"/></net>

<net id="553"><net_src comp="375" pin="3"/><net_sink comp="525" pin=12"/></net>

<net id="570"><net_src comp="94" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="571"><net_src comp="381" pin="3"/><net_sink comp="554" pin=1"/></net>

<net id="572"><net_src comp="387" pin="3"/><net_sink comp="554" pin=2"/></net>

<net id="573"><net_src comp="393" pin="3"/><net_sink comp="554" pin=3"/></net>

<net id="574"><net_src comp="399" pin="3"/><net_sink comp="554" pin=4"/></net>

<net id="575"><net_src comp="405" pin="3"/><net_sink comp="554" pin=5"/></net>

<net id="576"><net_src comp="411" pin="3"/><net_sink comp="554" pin=6"/></net>

<net id="577"><net_src comp="417" pin="3"/><net_sink comp="554" pin=7"/></net>

<net id="578"><net_src comp="423" pin="3"/><net_sink comp="554" pin=8"/></net>

<net id="579"><net_src comp="429" pin="3"/><net_sink comp="554" pin=9"/></net>

<net id="580"><net_src comp="435" pin="3"/><net_sink comp="554" pin=10"/></net>

<net id="581"><net_src comp="441" pin="3"/><net_sink comp="554" pin=11"/></net>

<net id="582"><net_src comp="447" pin="3"/><net_sink comp="554" pin=12"/></net>

<net id="586"><net_src comp="525" pin="14"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="554" pin="14"/><net_sink comp="587" pin=0"/></net>

<net id="601"><net_src comp="598" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="607"><net_src comp="583" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="587" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="591" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="610"><net_src comp="602" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="614"><net_src comp="102" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="617"><net_src comp="611" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="618"><net_src comp="611" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="622"><net_src comp="106" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="625"><net_src comp="619" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="629"><net_src comp="110" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="554" pin=13"/></net>

<net id="634"><net_src comp="116" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="525" pin=13"/></net>

<net id="639"><net_src comp="466" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="141" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="648"><net_src comp="148" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="653"><net_src comp="155" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="658"><net_src comp="162" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="663"><net_src comp="169" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="668"><net_src comp="176" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="673"><net_src comp="183" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="678"><net_src comp="190" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="683"><net_src comp="197" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="688"><net_src comp="204" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="693"><net_src comp="211" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="698"><net_src comp="218" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="703"><net_src comp="225" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="708"><net_src comp="232" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="713"><net_src comp="239" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="718"><net_src comp="246" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="723"><net_src comp="253" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="728"><net_src comp="260" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="733"><net_src comp="267" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="738"><net_src comp="274" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="743"><net_src comp="281" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="748"><net_src comp="288" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="753"><net_src comp="295" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="758"><net_src comp="302" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="763"><net_src comp="583" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="768"><net_src comp="587" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="773"><net_src comp="591" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="602" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v332_0 | {}
	Port: v332_1 | {}
	Port: v332_2 | {}
	Port: v332_3 | {}
	Port: v332_4 | {}
	Port: v332_5 | {}
	Port: v332_6 | {}
	Port: v332_7 | {}
	Port: v332_8 | {}
	Port: v332_9 | {}
	Port: v332_10 | {}
	Port: v332_11 | {}
	Port: v222_V_out | {4 }
 - Input state : 
	Port: Bert_layer_Pipeline_l_k4 : tmp_s | {1 }
	Port: Bert_layer_Pipeline_l_k4 : sub_ln440 | {1 }
	Port: Bert_layer_Pipeline_l_k4 : v332_0 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v332_1 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v332_2 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v332_3 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v332_4 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v332_5 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v332_6 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v332_7 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v332_8 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v332_9 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v332_10 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v332_11 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v361_0 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v361_1 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v361_2 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v361_3 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v361_4 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v361_5 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v361_6 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v361_7 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v361_8 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v361_9 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v361_10 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : v361_11 | {1 2 }
	Port: Bert_layer_Pipeline_l_k4 : select_ln436_1 | {1 }
	Port: Bert_layer_Pipeline_l_k4 : empty | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		k4_1 : 1
		icmp_ln438 : 2
		add_ln438 : 2
		br_ln438 : 3
		k4_cast : 2
		zext_ln440 : 2
		add_ln440 : 3
		zext_ln440_1 : 4
		v332_0_addr : 5
		v332_1_addr : 5
		v332_2_addr : 5
		v332_3_addr : 5
		v332_4_addr : 5
		v332_5_addr : 5
		v332_6_addr : 5
		v332_7_addr : 5
		v332_8_addr : 5
		v332_9_addr : 5
		v332_10_addr : 5
		v332_11_addr : 5
		v361_0_addr : 3
		v361_1_addr : 3
		v361_2_addr : 3
		v361_3_addr : 3
		v361_4_addr : 3
		v361_5_addr : 3
		v361_6_addr : 3
		v361_7_addr : 3
		v361_8_addr : 3
		v361_9_addr : 3
		v361_10_addr : 3
		v361_11_addr : 3
		v361_0_load : 4
		v361_1_load : 4
		v361_2_load : 4
		v361_3_load : 4
		v361_4_load : 4
		v361_5_load : 4
		v361_6_load : 4
		v361_7_load : 4
		v361_8_load : 4
		v361_9_load : 4
		v361_10_load : 4
		v361_11_load : 4
		v332_0_load : 6
		v332_1_load : 6
		v332_2_load : 6
		v332_3_load : 6
		v332_4_load : 6
		v332_5_load : 6
		v332_6_load : 6
		v332_7_load : 6
		v332_8_load : 6
		v332_9_load : 6
		v332_10_load : 6
		v332_11_load : 6
		store_ln438 : 3
	State 2
		v217 : 1
		v218_V : 1
		sext_ln75_7 : 2
		sext_ln75_8 : 2
		v221 : 3
	State 3
	State 4
		sext_ln75_9 : 1
		v224_V : 2
		write_ln0 : 1
	State 5
		store_ln438 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|    mux   |           v217_fu_525           |    0    |    0    |    65   |
|          |          v218_V_fu_554          |    0    |    0    |    65   |
|----------|---------------------------------|---------|---------|---------|
|    add   |         add_ln438_fu_472        |    0    |    0    |    13   |
|          |         add_ln440_fu_498        |    0    |    0    |    25   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln438_fu_466        |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_602           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         tmp_read_fu_110         |    0    |    0    |    0    |
|   read   | select_ln436_1_read_read_fu_116 |    0    |    0    |    0    |
|          |    sub_ln440_read_read_fu_122   |    0    |    0    |    0    |
|          |       tmp_read_read_fu_128      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_134     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          k4_cast_fu_478         |    0    |    0    |    0    |
|   zext   |        zext_ln440_fu_494        |    0    |    0    |    0    |
|          |       zext_ln440_1_fu_504       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   sext   |        sext_ln75_7_fu_583       |    0    |    0    |    0    |
|          |        sext_ln75_8_fu_587       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    1    |    0    |   179   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     icmp_ln438_reg_636    |    1   |
|         k4_reg_619        |   10   |
|select_ln436_1_read_reg_631|    4   |
|    sext_ln75_7_reg_760    |   12   |
|    sext_ln75_8_reg_765    |   12   |
|        tmp_reg_626        |    4   |
|    v222_V_load_reg_770    |   22   |
|       v222_V_reg_611      |   22   |
|    v332_0_addr_reg_640    |   18   |
|    v332_10_addr_reg_690   |   18   |
|    v332_11_addr_reg_695   |   18   |
|    v332_1_addr_reg_645    |   18   |
|    v332_2_addr_reg_650    |   18   |
|    v332_3_addr_reg_655    |   18   |
|    v332_4_addr_reg_660    |   18   |
|    v332_5_addr_reg_665    |   18   |
|    v332_6_addr_reg_670    |   18   |
|    v332_7_addr_reg_675    |   18   |
|    v332_8_addr_reg_680    |   18   |
|    v332_9_addr_reg_685    |   18   |
|    v361_0_addr_reg_700    |   10   |
|    v361_10_addr_reg_750   |   10   |
|    v361_11_addr_reg_755   |   10   |
|    v361_1_addr_reg_705    |   10   |
|    v361_2_addr_reg_710    |   10   |
|    v361_3_addr_reg_715    |   10   |
|    v361_4_addr_reg_720    |   10   |
|    v361_5_addr_reg_725    |   10   |
|    v361_6_addr_reg_730    |   10   |
|    v361_7_addr_reg_735    |   10   |
|    v361_8_addr_reg_740    |   10   |
|    v361_9_addr_reg_745    |   10   |
+---------------------------+--------+
|           Total           |   423  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_309 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_315 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_321 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_327 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_333 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_339 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_345 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_351 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_357 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_363 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_369 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_375 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_381 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_387 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_393 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_399 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_405 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_411 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_417 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_423 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_429 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_435 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_441 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_447 |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_602    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_602    |  p1  |   3  |   4  |   12   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   700  || 41.4073 ||   239   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   179  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   41   |    -   |   239  |
|  Register |    -   |    -   |   423  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   41   |   423  |   418  |
+-----------+--------+--------+--------+--------+
