
*** Running vivado
    with args -log top_bd_vsi_control_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_bd_vsi_control_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_bd_vsi_control_0_0.tcl -notrace
Command: synth_design -top top_bd_vsi_control_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1188 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 328.602 ; gain = 81.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_bd_vsi_control_0_0' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_vsi_control_0_0/synth/top_bd_vsi_control_0_0.vhd:93]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vsi_control' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:12' bound to instance 'U0' of component 'vsi_control' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_vsi_control_0_0/synth/top_bd_vsi_control_0_0.vhd:174]
INFO: [Synth 8-638] synthesizing module 'vsi_control' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:52]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:121]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:165]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:172]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:193]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:208]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:224]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:232]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:239]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:247]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:252]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:268]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:274]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:406]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:456]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vsi_control_AXILiteS_s_axi' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_AXILiteS_s_axi.vhd:12' bound to instance 'vsi_control_AXILiteS_s_axi_U' of component 'vsi_control_AXILiteS_s_axi' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:577]
INFO: [Synth 8-638] synthesizing module 'vsi_control_AXILiteS_s_axi' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_AXILiteS_s_axi.vhd:89]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vsi_control_AXILiteS_s_axi' (1#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_AXILiteS_s_axi.vhd:89]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vsi_control_mul_mbkb' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mul_mbkb.vhd:36' bound to instance 'vsi_control_mul_mbkb_U0' of component 'vsi_control_mul_mbkb' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:611]
INFO: [Synth 8-638] synthesizing module 'vsi_control_mul_mbkb' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mul_mbkb.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vsi_control_mul_mbkb_DSP48_0' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mul_mbkb.vhd:6' bound to instance 'vsi_control_mul_mbkb_DSP48_0_U' of component 'vsi_control_mul_mbkb_DSP48_0' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mul_mbkb.vhd:60]
INFO: [Synth 8-638] synthesizing module 'vsi_control_mul_mbkb_DSP48_0' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mul_mbkb.vhd:14]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mul_mbkb.vhd:15]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mul_mbkb.vhd:16]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mul_mbkb.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'vsi_control_mul_mbkb_DSP48_0' (2#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mul_mbkb.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'vsi_control_mul_mbkb' (3#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mul_mbkb.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'vsi_control_mac_mcud' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_mcud.vhd:42' bound to instance 'vsi_control_mac_mcud_U1' of component 'vsi_control_mac_mcud' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:623]
INFO: [Synth 8-638] synthesizing module 'vsi_control_mac_mcud' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_mcud.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'vsi_control_mac_mcud_DSP48_1' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_mcud.vhd:12' bound to instance 'vsi_control_mac_mcud_DSP48_1_U' of component 'vsi_control_mac_mcud_DSP48_1' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_mcud.vhd:69]
INFO: [Synth 8-638] synthesizing module 'vsi_control_mac_mcud_DSP48_1' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_mcud.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'vsi_control_mac_mcud_DSP48_1' (4#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_mcud.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'vsi_control_mac_mcud' (5#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_mcud.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 33 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'vsi_control_mac_mdEe' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_mdEe.vhd:42' bound to instance 'vsi_control_mac_mdEe_U2' of component 'vsi_control_mac_mdEe' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:637]
INFO: [Synth 8-638] synthesizing module 'vsi_control_mac_mdEe' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_mdEe.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 33 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'vsi_control_mac_mdEe_DSP48_2' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_mdEe.vhd:12' bound to instance 'vsi_control_mac_mdEe_DSP48_2_U' of component 'vsi_control_mac_mdEe_DSP48_2' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_mdEe.vhd:69]
INFO: [Synth 8-638] synthesizing module 'vsi_control_mac_mdEe_DSP48_2' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_mdEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'vsi_control_mac_mdEe_DSP48_2' (6#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_mdEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'vsi_control_mac_mdEe' (7#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_mdEe.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vsi_control_mac_meOg' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_meOg.vhd:42' bound to instance 'vsi_control_mac_meOg_U3' of component 'vsi_control_mac_meOg' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:651]
INFO: [Synth 8-638] synthesizing module 'vsi_control_mac_meOg' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_meOg.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vsi_control_mac_meOg_DSP48_3' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_meOg.vhd:12' bound to instance 'vsi_control_mac_meOg_DSP48_3_U' of component 'vsi_control_mac_meOg_DSP48_3' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_meOg.vhd:69]
INFO: [Synth 8-638] synthesizing module 'vsi_control_mac_meOg_DSP48_3' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_meOg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'vsi_control_mac_meOg_DSP48_3' (8#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_meOg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'vsi_control_mac_meOg' (9#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_meOg.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'vsi_control_am_sufYi' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_am_sufYi.vhd:42' bound to instance 'vsi_control_am_sufYi_U4' of component 'vsi_control_am_sufYi' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:665]
INFO: [Synth 8-638] synthesizing module 'vsi_control_am_sufYi' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_am_sufYi.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'vsi_control_am_sufYi_DSP48_4' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_am_sufYi.vhd:12' bound to instance 'vsi_control_am_sufYi_DSP48_4_U' of component 'vsi_control_am_sufYi_DSP48_4' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_am_sufYi.vhd:69]
INFO: [Synth 8-638] synthesizing module 'vsi_control_am_sufYi_DSP48_4' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_am_sufYi.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'vsi_control_am_sufYi_DSP48_4' (10#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_am_sufYi.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'vsi_control_am_sufYi' (11#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_am_sufYi.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vsi_control_mac_meOg' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_meOg.vhd:42' bound to instance 'vsi_control_mac_meOg_U5' of component 'vsi_control_mac_meOg' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:679]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vsi_control_mul_mbkb' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mul_mbkb.vhd:36' bound to instance 'vsi_control_mul_mbkb_U6' of component 'vsi_control_mul_mbkb' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:693]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vsi_control_mul_mbkb' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mul_mbkb.vhd:36' bound to instance 'vsi_control_mul_mbkb_U7' of component 'vsi_control_mul_mbkb' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:705]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vsi_control_mul_mbkb' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mul_mbkb.vhd:36' bound to instance 'vsi_control_mul_mbkb_U8' of component 'vsi_control_mul_mbkb' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:717]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state15_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:1065]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:1092]
WARNING: [Synth 8-6014] Unused sequential element db_V_1_vld_in_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:830]
WARNING: [Synth 8-6014] Unused sequential element dc_V_1_vld_in_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:838]
INFO: [Synth 8-256] done synthesizing module 'vsi_control' (12#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'top_bd_vsi_control_0_0' (13#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_vsi_control_0_0/synth/top_bd_vsi_control_0_0.vhd:93]
WARNING: [Synth 8-3331] design vsi_control_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design vsi_control_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design vsi_control_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design vsi_control_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design vsi_control_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design vsi_control_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design vsi_control_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design vsi_control_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design vsi_control_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design vsi_control_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design vsi_control_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design vsi_control_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design vsi_control_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design vsi_control_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design vsi_control_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design vsi_control_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design vsi_control_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design vsi_control_AXILiteS_s_axi has unconnected port WSTRB[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 369.680 ; gain = 122.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 369.680 ; gain = 122.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_vsi_control_0_0/constraints/vsi_control_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_vsi_control_0_0/constraints/vsi_control_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_vsi_control_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_vsi_control_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 679.977 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 679.977 ; gain = 432.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 679.977 ; gain = 432.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_vsi_control_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 679.977 ; gain = 432.430
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'vsi_control_AXILiteS_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_AXILiteS_s_axi.vhd:153]
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVALID_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'e_V_reg[15:0]' into 'p_Val2_23_reg_1996_reg[15:0]' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:847]
WARNING: [Synth 8-6014] Unused sequential element e_V_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:847]
WARNING: [Synth 8-3936] Found unconnected internal register 'OP2_V_3_reg_2025_reg' and it is trimmed from '32' to '16' bits. [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:788]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "p_not38_i1_fu_1131_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_not_i1_fu_1125_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "p_not_i_fu_843_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_not38_i_fu_869_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_30_fu_1614_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_32_fu_1649_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_34_fu_1685_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_not_i_i1_fu_463_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_not38_i_i1_fu_489_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "p_not_i2_fu_1248_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_not38_i2_fu_1274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_not_i_i_fu_635_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_not38_i_i_fu_661_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_not_i_i2_fu_717_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_not38_i_i2_fu_743_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_10_fu_1060_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_AXILiteS_s_axi.vhd:153]
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_AXILiteS_s_axi.vhd:153]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'vsi_control_AXILiteS_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_AXILiteS_s_axi.vhd:153]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 679.977 ; gain = 432.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 3     
	   3 Input     17 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 25    
+---Registers : 
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 34    
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 21    
	   9 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vsi_control_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   9 Input     16 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module vsi_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 3     
	   3 Input     17 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 25    
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 28    
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 15    
	   2 Input     15 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tmp_30_fu_1614_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_32_fu_1649_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_34_fu_1685_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element p_Val2_28_reg_2112_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:920]
WARNING: [Synth 8-6014] Unused sequential element params_Ki2_V_read_reg_1933_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:661]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_10_reg_2008_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:850]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_1_reg_1883_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:634]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_3_reg_2025_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:788]
WARNING: [Synth 8-6014] Unused sequential element params_Kp_V_read_reg_1938_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:689]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_24_reg_1991_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:675]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_mac_meOg.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_am_sufYi.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control_am_sufYi.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element params_Kd_V_read_reg_1928_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/182d/hdl/vhdl/vsi_control.vhd:676]
DSP Report: Generating DSP vsi_control_mul_mbkb_U0/vsi_control_mul_mbkb_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator vsi_control_mul_mbkb_U0/vsi_control_mul_mbkb_DSP48_0_U/in00 is absorbed into DSP vsi_control_mul_mbkb_U0/vsi_control_mul_mbkb_DSP48_0_U/in00.
DSP Report: Generating DSP vsi_control_mac_mcud_U1/vsi_control_mac_mcud_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register p_Val2_1_reg_1883_reg is absorbed into DSP vsi_control_mac_mcud_U1/vsi_control_mac_mcud_DSP48_1_U/p.
DSP Report: operator vsi_control_mac_mcud_U1/vsi_control_mac_mcud_DSP48_1_U/p is absorbed into DSP vsi_control_mac_mcud_U1/vsi_control_mac_mcud_DSP48_1_U/p.
DSP Report: operator vsi_control_mac_mcud_U1/vsi_control_mac_mcud_DSP48_1_U/m is absorbed into DSP vsi_control_mac_mcud_U1/vsi_control_mac_mcud_DSP48_1_U/p.
DSP Report: Generating DSP vsi_control_mac_mdEe_U2/vsi_control_mac_mdEe_DSP48_2_U/p, operation Mode is: PCIN+A*B.
DSP Report: operator vsi_control_mac_mdEe_U2/vsi_control_mac_mdEe_DSP48_2_U/p is absorbed into DSP vsi_control_mac_mdEe_U2/vsi_control_mac_mdEe_DSP48_2_U/p.
DSP Report: operator vsi_control_mac_mdEe_U2/vsi_control_mac_mdEe_DSP48_2_U/m is absorbed into DSP vsi_control_mac_mdEe_U2/vsi_control_mac_mdEe_DSP48_2_U/p.
DSP Report: Generating DSP vsi_control_mac_meOg_U3/vsi_control_mac_meOg_DSP48_3_U/p, operation Mode is: C'+A2*B2.
DSP Report: register params_Ki2_V_read_reg_1933_reg is absorbed into DSP vsi_control_mac_meOg_U3/vsi_control_mac_meOg_DSP48_3_U/p.
DSP Report: register p_Val2_23_reg_1996_reg is absorbed into DSP vsi_control_mac_meOg_U3/vsi_control_mac_meOg_DSP48_3_U/p.
DSP Report: register C is absorbed into DSP vsi_control_mac_meOg_U3/vsi_control_mac_meOg_DSP48_3_U/p.
DSP Report: operator vsi_control_mac_meOg_U3/vsi_control_mac_meOg_DSP48_3_U/p is absorbed into DSP vsi_control_mac_meOg_U3/vsi_control_mac_meOg_DSP48_3_U/p.
DSP Report: operator vsi_control_mac_meOg_U3/vsi_control_mac_meOg_DSP48_3_U/m is absorbed into DSP vsi_control_mac_meOg_U3/vsi_control_mac_meOg_DSP48_3_U/p.
DSP Report: Generating DSP vsi_control_mul_mbkb_U6/vsi_control_mul_mbkb_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator vsi_control_mul_mbkb_U6/vsi_control_mul_mbkb_DSP48_0_U/in00 is absorbed into DSP vsi_control_mul_mbkb_U6/vsi_control_mul_mbkb_DSP48_0_U/in00.
DSP Report: Generating DSP vsi_control_mul_mbkb_U7/vsi_control_mul_mbkb_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator vsi_control_mul_mbkb_U7/vsi_control_mul_mbkb_DSP48_0_U/in00 is absorbed into DSP vsi_control_mul_mbkb_U7/vsi_control_mul_mbkb_DSP48_0_U/in00.
DSP Report: Generating DSP vsi_control_mul_mbkb_U8/vsi_control_mul_mbkb_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator vsi_control_mul_mbkb_U8/vsi_control_mul_mbkb_DSP48_0_U/in00 is absorbed into DSP vsi_control_mul_mbkb_U8/vsi_control_mul_mbkb_DSP48_0_U/in00.
DSP Report: Generating DSP vsi_control_am_sufYi_U4/vsi_control_am_sufYi_DSP48_4_U/m, operation Mode is: (D'-A'')*B2.
DSP Report: register p_Val2_23_reg_1996_reg is absorbed into DSP vsi_control_am_sufYi_U4/vsi_control_am_sufYi_DSP48_4_U/m.
DSP Report: register params_Kd_V_read_reg_1928_reg is absorbed into DSP vsi_control_am_sufYi_U4/vsi_control_am_sufYi_DSP48_4_U/m.
DSP Report: register A is absorbed into DSP vsi_control_am_sufYi_U4/vsi_control_am_sufYi_DSP48_4_U/m.
DSP Report: register A is absorbed into DSP vsi_control_am_sufYi_U4/vsi_control_am_sufYi_DSP48_4_U/m.
DSP Report: operator vsi_control_am_sufYi_U4/vsi_control_am_sufYi_DSP48_4_U/m is absorbed into DSP vsi_control_am_sufYi_U4/vsi_control_am_sufYi_DSP48_4_U/m.
DSP Report: operator vsi_control_am_sufYi_U4/vsi_control_am_sufYi_DSP48_4_U/ad is absorbed into DSP vsi_control_am_sufYi_U4/vsi_control_am_sufYi_DSP48_4_U/m.
DSP Report: Generating DSP p_Val2_28_reg_2112_reg, operation Mode is: (C+A''*B2)'.
DSP Report: register params_Kp_V_read_reg_1938_reg is absorbed into DSP p_Val2_28_reg_2112_reg.
DSP Report: register p_Val2_23_reg_1996_reg is absorbed into DSP p_Val2_28_reg_2112_reg.
DSP Report: register OP2_V_3_reg_2025_reg is absorbed into DSP p_Val2_28_reg_2112_reg.
DSP Report: register p_Val2_28_reg_2112_reg is absorbed into DSP p_Val2_28_reg_2112_reg.
DSP Report: operator vsi_control_mac_meOg_U5/vsi_control_mac_meOg_DSP48_3_U/p is absorbed into DSP p_Val2_28_reg_2112_reg.
DSP Report: operator vsi_control_mac_meOg_U5/vsi_control_mac_meOg_DSP48_3_U/m is absorbed into DSP p_Val2_28_reg_2112_reg.
WARNING: [Synth 8-3331] design vsi_control has unconnected port s_axi_AXILiteS_WDATA[31]
WARNING: [Synth 8-3331] design vsi_control has unconnected port s_axi_AXILiteS_WDATA[30]
WARNING: [Synth 8-3331] design vsi_control has unconnected port s_axi_AXILiteS_WDATA[29]
WARNING: [Synth 8-3331] design vsi_control has unconnected port s_axi_AXILiteS_WDATA[28]
WARNING: [Synth 8-3331] design vsi_control has unconnected port s_axi_AXILiteS_WDATA[27]
WARNING: [Synth 8-3331] design vsi_control has unconnected port s_axi_AXILiteS_WDATA[26]
WARNING: [Synth 8-3331] design vsi_control has unconnected port s_axi_AXILiteS_WDATA[25]
WARNING: [Synth 8-3331] design vsi_control has unconnected port s_axi_AXILiteS_WDATA[24]
WARNING: [Synth 8-3331] design vsi_control has unconnected port s_axi_AXILiteS_WDATA[23]
WARNING: [Synth 8-3331] design vsi_control has unconnected port s_axi_AXILiteS_WDATA[22]
WARNING: [Synth 8-3331] design vsi_control has unconnected port s_axi_AXILiteS_WDATA[21]
WARNING: [Synth 8-3331] design vsi_control has unconnected port s_axi_AXILiteS_WDATA[20]
WARNING: [Synth 8-3331] design vsi_control has unconnected port s_axi_AXILiteS_WDATA[19]
WARNING: [Synth 8-3331] design vsi_control has unconnected port s_axi_AXILiteS_WDATA[18]
WARNING: [Synth 8-3331] design vsi_control has unconnected port s_axi_AXILiteS_WDATA[17]
WARNING: [Synth 8-3331] design vsi_control has unconnected port s_axi_AXILiteS_WDATA[16]
WARNING: [Synth 8-3331] design vsi_control has unconnected port s_axi_AXILiteS_WSTRB[3]
WARNING: [Synth 8-3331] design vsi_control has unconnected port s_axi_AXILiteS_WSTRB[2]
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_18_reg_1802_reg[15]' (FDE) to 'U0/newsignbit_1_reg_1808_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/isneg_1_reg_1796_reg[0]' (FDE) to 'U0/tmp_9_reg_1814_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/isneg_6_reg_2058_reg[0]' (FDE) to 'U0/p_Result_2_reg_2076_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/newsignbit_6_reg_2070_reg[0]' (FDE) to 'U0/p_Val2_26_reg_2064_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_15_reg_1826_reg[15]' (FDE) to 'U0/newsignbit_reg_1832_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/isneg_reg_1820_reg[0]' (FDE) to 'U0/tmp_1_reg_1838_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_21_reg_1855_reg[15]' (FDE) to 'U0/newsignbit_2_reg_1861_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/isneg_2_reg_1849_reg[0]' (FDE) to 'U0/tmp_8_reg_1867_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_12_reg_2036_reg[15]' (FDE) to 'U0/newsignbit_5_reg_2042_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/isneg_3_reg_1888_reg[0]' (FDE) to 'U0/tmp_s_reg_1906_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/newsignbit_3_reg_1900_reg[0]' (FDE) to 'U0/p_Val2_5_reg_1894_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[30]' (FDE) to 'U0/ret_V_4_reg_2185_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[29]' (FDE) to 'U0/ret_V_4_reg_2185_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[28]' (FDE) to 'U0/ret_V_4_reg_2185_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[27]' (FDE) to 'U0/ret_V_4_reg_2185_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[26]' (FDE) to 'U0/ret_V_4_reg_2185_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[25]' (FDE) to 'U0/ret_V_4_reg_2185_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[24]' (FDE) to 'U0/ret_V_4_reg_2185_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[22]' (FDE) to 'U0/tmp_61_reg_2192_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[23]' (FDE) to 'U0/tmp_61_reg_2192_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[21]' (FDE) to 'U0/tmp_61_reg_2192_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[20]' (FDE) to 'U0/tmp_61_reg_2192_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[19]' (FDE) to 'U0/tmp_61_reg_2192_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[18]' (FDE) to 'U0/tmp_61_reg_2192_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[17]' (FDE) to 'U0/tmp_61_reg_2192_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[16]' (FDE) to 'U0/tmp_61_reg_2192_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[15]' (FDE) to 'U0/tmp_61_reg_2192_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[14]' (FDE) to 'U0/tmp_61_reg_2192_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[13]' (FDE) to 'U0/tmp_61_reg_2192_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[12]' (FDE) to 'U0/tmp_61_reg_2192_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[11]' (FDE) to 'U0/tmp_61_reg_2192_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[10]' (FDE) to 'U0/tmp_61_reg_2192_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[9]' (FDE) to 'U0/tmp_61_reg_2192_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[8]' (FDE) to 'U0/tmp_61_reg_2192_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[7]' (FDE) to 'U0/tmp_61_reg_2192_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[6]' (FDE) to 'U0/tmp_61_reg_2192_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[5]' (FDE) to 'U0/tmp_61_reg_2192_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[4]' (FDE) to 'U0/tmp_61_reg_2192_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[3]' (FDE) to 'U0/tmp_61_reg_2192_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[2]' (FDE) to 'U0/tmp_61_reg_2192_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[1]' (FDE) to 'U0/tmp_61_reg_2192_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[0]' (FDE) to 'U0/tmp_61_reg_2192_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_9_reg_2180_reg[31]' (FDE) to 'U0/ret_V_4_reg_2185_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[30]' (FDE) to 'U0/ret_V_2_reg_2168_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[29]' (FDE) to 'U0/ret_V_2_reg_2168_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[28]' (FDE) to 'U0/ret_V_2_reg_2168_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[27]' (FDE) to 'U0/ret_V_2_reg_2168_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[26]' (FDE) to 'U0/ret_V_2_reg_2168_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[25]' (FDE) to 'U0/ret_V_2_reg_2168_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[24]' (FDE) to 'U0/ret_V_2_reg_2168_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[22]' (FDE) to 'U0/tmp_59_reg_2175_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[23]' (FDE) to 'U0/tmp_59_reg_2175_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[21]' (FDE) to 'U0/tmp_59_reg_2175_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[20]' (FDE) to 'U0/tmp_59_reg_2175_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[19]' (FDE) to 'U0/tmp_59_reg_2175_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[18]' (FDE) to 'U0/tmp_59_reg_2175_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[17]' (FDE) to 'U0/tmp_59_reg_2175_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[16]' (FDE) to 'U0/tmp_59_reg_2175_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[15]' (FDE) to 'U0/tmp_59_reg_2175_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[14]' (FDE) to 'U0/tmp_59_reg_2175_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[13]' (FDE) to 'U0/tmp_59_reg_2175_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[12]' (FDE) to 'U0/tmp_59_reg_2175_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[11]' (FDE) to 'U0/tmp_59_reg_2175_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[10]' (FDE) to 'U0/tmp_59_reg_2175_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[9]' (FDE) to 'U0/tmp_59_reg_2175_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[8]' (FDE) to 'U0/tmp_59_reg_2175_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[7]' (FDE) to 'U0/tmp_59_reg_2175_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[6]' (FDE) to 'U0/tmp_59_reg_2175_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[5]' (FDE) to 'U0/tmp_59_reg_2175_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[4]' (FDE) to 'U0/tmp_59_reg_2175_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[3]' (FDE) to 'U0/tmp_59_reg_2175_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[2]' (FDE) to 'U0/tmp_59_reg_2175_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[1]' (FDE) to 'U0/tmp_59_reg_2175_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[0]' (FDE) to 'U0/tmp_59_reg_2175_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/r_V_8_reg_2163_reg[31]' (FDE) to 'U0/ret_V_2_reg_2168_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_56_reg_2153_reg[0]' (FDE) to 'U0/ret_V_reg_2146_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[16]' (FDE) to 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[17]' (FDE) to 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[18]' (FDE) to 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[19]' (FDE) to 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[20]' (FDE) to 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[21]' (FDE) to 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[22]' (FDE) to 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[23]' (FDE) to 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[24]' (FDE) to 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[25]' (FDE) to 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[26]' (FDE) to 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[27]' (FDE) to 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[28]' (FDE) to 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[29]' (FDE) to 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[30]' (FDE) to 'U0/vsi_control_AXILiteS_s_axi_U/rdata_data_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\vsi_control_AXILiteS_s_axi_U/rdata_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\vsi_control_AXILiteS_s_axi_U/rstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (vsi_control_AXILiteS_s_axi_U/rstate_reg[2]) is unused and will be removed from module vsi_control.
WARNING: [Synth 8-3332] Sequential element (vsi_control_AXILiteS_s_axi_U/rdata_data_reg[31]) is unused and will be removed from module vsi_control.
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_15_reg_1826_reg[0]' (FDE) to 'U0/p_Val2_21_reg_1855_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\p_Val2_18_reg_1802_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\p_Val2_21_reg_1855_reg[0] )
WARNING: [Synth 8-3332] Sequential element (p_Val2_18_reg_1802_reg[0]) is unused and will be removed from module vsi_control.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_reg_1855_reg[0]) is unused and will be removed from module vsi_control.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 679.977 ; gain = 432.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vsi_control_mul_mbkb_DSP48_0 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vsi_control                  | C'+A*B      | 16     | 16     | 32     | -      | 33     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|vsi_control_mac_mdEe_DSP48_2 | PCIN+A*B    | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vsi_control                  | C'+A2*B2    | 16     | 16     | 28     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|vsi_control_mul_mbkb_DSP48_0 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vsi_control_mul_mbkb_DSP48_0 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vsi_control_mul_mbkb_DSP48_0 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vsi_control                  | (D'-A'')*B2 | 17     | 16     | -      | 16     | 41     | 2    | 1    | -    | 1    | 0     | 0    | 0    | 
|vsi_control                  | (C+A''*B2)' | 16     | 16     | 28     | -      | 32     | 2    | 1    | 0    | -    | -     | 0    | 1    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 698.484 ; gain = 450.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 703.492 ; gain = 455.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 728.043 ; gain = 480.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 728.043 ; gain = 480.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 728.043 ; gain = 480.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 728.043 ; gain = 480.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 728.043 ; gain = 480.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 728.043 ; gain = 480.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 728.043 ; gain = 480.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    48|
|2     |DSP48E1   |     5|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_3 |     1|
|5     |DSP48E1_4 |     1|
|6     |DSP48E1_5 |     1|
|7     |LUT1      |    39|
|8     |LUT2      |   110|
|9     |LUT3      |   171|
|10    |LUT4      |   104|
|11    |LUT5      |   108|
|12    |LUT6      |   105|
|13    |FDRE      |   510|
|14    |FDSE      |    93|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------+-------------------------------+------+
|      |Instance                             |Module                         |Cells |
+------+-------------------------------------+-------------------------------+------+
|1     |top                                  |                               |  1297|
|2     |  U0                                 |vsi_control                    |  1297|
|3     |    vsi_control_AXILiteS_s_axi_U     |vsi_control_AXILiteS_s_axi     |   293|
|4     |    vsi_control_am_sufYi_U4          |vsi_control_am_sufYi           |    56|
|5     |      vsi_control_am_sufYi_DSP48_4_U |vsi_control_am_sufYi_DSP48_4   |    56|
|6     |    vsi_control_mac_mcud_U1          |vsi_control_mac_mcud           |     1|
|7     |      vsi_control_mac_mcud_DSP48_1_U |vsi_control_mac_mcud_DSP48_1   |     1|
|8     |    vsi_control_mac_mdEe_U2          |vsi_control_mac_mdEe           |     5|
|9     |      vsi_control_mac_mdEe_DSP48_2_U |vsi_control_mac_mdEe_DSP48_2   |     5|
|10    |    vsi_control_mac_meOg_U3          |vsi_control_mac_meOg           |     5|
|11    |      vsi_control_mac_meOg_DSP48_3_U |vsi_control_mac_meOg_DSP48_3   |     5|
|12    |    vsi_control_mul_mbkb_U0          |vsi_control_mul_mbkb           |    17|
|13    |      vsi_control_mul_mbkb_DSP48_0_U |vsi_control_mul_mbkb_DSP48_0_5 |    17|
|14    |    vsi_control_mul_mbkb_U6          |vsi_control_mul_mbkb_0         |     1|
|15    |      vsi_control_mul_mbkb_DSP48_0_U |vsi_control_mul_mbkb_DSP48_0_4 |     1|
|16    |    vsi_control_mul_mbkb_U7          |vsi_control_mul_mbkb_1         |     1|
|17    |      vsi_control_mul_mbkb_DSP48_0_U |vsi_control_mul_mbkb_DSP48_0_3 |     1|
|18    |    vsi_control_mul_mbkb_U8          |vsi_control_mul_mbkb_2         |    17|
|19    |      vsi_control_mul_mbkb_DSP48_0_U |vsi_control_mul_mbkb_DSP48_0   |    17|
+------+-------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 728.043 ; gain = 480.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 728.043 ; gain = 170.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 728.043 ; gain = 480.496
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

198 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 728.043 ; gain = 482.121
INFO: [Common 17-1381] The checkpoint 'D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_vsi_control_0_0_synth_1/top_bd_vsi_control_0_0.dcp' has been generated.
