\doxysection{HRTIM\+\_\+\+Master\+\_\+\+Type\+Def Struct Reference}
\label{struct_h_r_t_i_m___master___type_def}\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ MCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ MISR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ MICR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ MDIER}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ MCNTR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ MPER}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ MREP}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ MCMP1R}
\item 
uint32\+\_\+t \textbf{ RESERVED0}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ MCMP2R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ MCMP3R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ MCMP4R}
\item 
uint32\+\_\+t \textbf{ RESERVED1} [20]
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 1025} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_h_r_t_i_m___master___type_def_afcea0265eb206c6aaf68ef3d3b22aefe}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MCMP1R@{MCMP1R}}
\index{MCMP1R@{MCMP1R}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{MCMP1R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t MCMP1R}

HRTIM Master Timer compare 1 register, Address offset\+: 0x1C 

Definition at line \textbf{ 1034} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___master___type_def_abb1dedb840292e8557cbb9448e28d035}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MCMP2R@{MCMP2R}}
\index{MCMP2R@{MCMP2R}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{MCMP2R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t MCMP2R}

HRTIM Master Timer compare 2 register, Address offset\+: 0x24 

Definition at line \textbf{ 1036} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___master___type_def_a9fa36b9015cab479586177451cf2410c}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MCMP3R@{MCMP3R}}
\index{MCMP3R@{MCMP3R}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{MCMP3R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t MCMP3R}

HRTIM Master Timer compare 3 register, Address offset\+: 0x28 

Definition at line \textbf{ 1037} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___master___type_def_ad8c9ecfd94b961ab9230ad90ec9e2027}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MCMP4R@{MCMP4R}}
\index{MCMP4R@{MCMP4R}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{MCMP4R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t MCMP4R}

HRTIM Master Timer compare 4 register, Address offset\+: 0x2C 

Definition at line \textbf{ 1038} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___master___type_def_a0465de102b796f73f17dfe7e88d9d85e}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MCNTR@{MCNTR}}
\index{MCNTR@{MCNTR}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{MCNTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t MCNTR}

HRTIM Master Timer counter register, Address offset\+: 0x10 

Definition at line \textbf{ 1031} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___master___type_def_a27af4e9f888f0b7b1e8da7e002d98798}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MCR@{MCR}}
\index{MCR@{MCR}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{MCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t MCR}

HRTIM Master Timer control register, Address offset\+: 0x00 

Definition at line \textbf{ 1027} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___master___type_def_ad42581571d923c54d9573f0cd66e380f}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MDIER@{MDIER}}
\index{MDIER@{MDIER}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{MDIER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t MDIER}

HRTIM Master Timer DMA/interrupt enable register Address offset\+: 0x0C 

Definition at line \textbf{ 1030} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___master___type_def_a3c63e23e3bcb2cd51646002911405d54}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MICR@{MICR}}
\index{MICR@{MICR}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{MICR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t MICR}

HRTIM Master Timer interupt clear register, Address offset\+: 0x08 

Definition at line \textbf{ 1029} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___master___type_def_a524e134cec519206cb41d0545e382978}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MISR@{MISR}}
\index{MISR@{MISR}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{MISR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t MISR}

HRTIM Master Timer interrupt status register, Address offset\+: 0x04 

Definition at line \textbf{ 1028} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___master___type_def_ad30d075d6199cc9fa8b9bb90cbe4b631}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MPER@{MPER}}
\index{MPER@{MPER}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{MPER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t MPER}

HRTIM Master Timer period register, Address offset\+: 0x14 

Definition at line \textbf{ 1032} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___master___type_def_a84f8332c921c937347b2695717f309fd}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!MREP@{MREP}}
\index{MREP@{MREP}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{MREP}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t MREP}

HRTIM Master Timer repetition register, Address offset\+: 0x18 

Definition at line \textbf{ 1033} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___master___type_def_af86c61a5d38a4fc9cef942a12744486b}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{RESERVED0}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

Reserved, 0x20 

Definition at line \textbf{ 1035} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___master___type_def_aad3feeb342cb1b610e1d1cc3ba6b1f46}} 
\index{HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!HRTIM\_Master\_TypeDef@{HRTIM\_Master\_TypeDef}}
\doxysubsubsection{RESERVED1}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1[20]}

Reserved, 0x30..0x7C 

Definition at line \textbf{ 1039} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
