DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
instances [
(Instance
name "bd_addr"
duLibraryName "tripole_lib"
duName "tri_addr"
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector (7 DOWNTO 0)"
value "X\"20\""
)
]
mwi 0
uid 173,0
)
(Instance
name "PhsB"
duLibraryName "tripole_lib"
duName "tri_pulse"
elements [
(GiElement
name "ADJUSTABLE"
type "std_logic"
value "'1'"
)
(GiElement
name "DELAY_BITS"
type "integer"
value "DELAY_BITS"
)
]
mwi 0
uid 494,0
)
(Instance
name "PhsC"
duLibraryName "tripole_lib"
duName "tri_pulse"
elements [
(GiElement
name "ADJUSTABLE"
type "std_logic"
value "'1'"
)
(GiElement
name "DELAY_BITS"
type "integer"
value "DELAY_BITS"
)
]
mwi 0
uid 564,0
)
(Instance
name "phsclkB"
duLibraryName "tripole_lib"
duName "phaseclk"
elements [
]
mwi 0
uid 995,0
)
(Instance
name "phsclkB1"
duLibraryName "tripole_lib"
duName "phaseclk"
elements [
]
mwi 0
uid 1059,0
)
(Instance
name "U_0"
duLibraryName "moduleware"
duName "vdd"
elements [
]
mwi 1
uid 1209,0
)
(Instance
name "phsclkA"
duLibraryName "tripole_lib"
duName "phaseclk"
elements [
]
mwi 0
uid 1225,0
)
(Instance
name "PhsA"
duLibraryName "tripole_lib"
duName "tri_pulse"
elements [
(GiElement
name "ADJUSTABLE"
type "std_logic"
value "'0'"
)
(GiElement
name "DELAY_BITS"
type "integer"
value "DELAY_BITS"
)
]
mwi 0
uid 1525,0
)
(Instance
name "Period"
duLibraryName "tripole_lib"
duName "tri_period"
elements [
]
mwi 0
uid 1583,0
)
(Instance
name "subbus"
duLibraryName "tripole_lib"
duName "subbus_io"
elements [
(GiElement
name "N_ENABLE"
type "integer"
value "8"
)
(GiElement
name "USE_BD_WR_EN"
type "std_logic"
value "'0'"
)
]
mwi 0
uid 2879,0
)
]
libraryRefs [
"ieee"
]
)
version "31.1"
appVersion "2016.1 (Build 8)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_c\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_c\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_c"
)
(vvPair
variable "d_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_c"
)
(vvPair
variable "date"
value "03/10/2017"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "10"
)
(vvPair
variable "entity_name"
value "tri_lvl_c"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "nort"
)
(vvPair
variable "graphical_source_date"
value "03/10/2017"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "NORT-XPS14"
)
(vvPair
variable "graphical_source_time"
value "13:20:22"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-XPS14"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "tripole_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/tripole_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/tripole_lib/work"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "tri_lvl_c"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_c\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_c\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "tripole"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.6\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:20:22"
)
(vvPair
variable "unit"
value "tri_lvl_c"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2016.1 (Build 8)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2017"
)
(vvPair
variable "yy"
value "17"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 186,0
optionalChildren [
*1 (Net
uid 9,0
decl (Decl
n "CtrlEn"
t "std_logic"
o 32
suid 1,0
)
declText (MLText
uid 10,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,62000,-38500,62800"
st "SIGNAL CtrlEn      : std_logic"
)
)
*2 (Net
uid 11,0
decl (Decl
n "PerEn"
t "std_logic"
o 33
suid 2,0
)
declText (MLText
uid 12,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,62800,-38500,63600"
st "SIGNAL PerEn       : std_logic"
)
)
*3 (Net
uid 13,0
decl (Decl
n "AHiPerEn"
t "std_logic"
o 25
suid 3,0
)
declText (MLText
uid 14,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,56400,-38500,57200"
st "SIGNAL AHiPerEn    : std_logic"
)
)
*4 (Net
uid 15,0
decl (Decl
n "APhaseEn"
t "std_logic"
o 26
suid 4,0
)
declText (MLText
uid 16,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,57200,-38500,58000"
st "SIGNAL APhaseEn    : std_logic"
)
)
*5 (Net
uid 17,0
lang 11
decl (Decl
n "BdEn"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 29
suid 5,0
)
declText (MLText
uid 18,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,59600,-28500,60400"
st "SIGNAL BdEn        : std_logic_vector(7 DOWNTO 0)"
)
)
*6 (Net
uid 19,0
decl (Decl
n "BHiPerEn"
t "std_logic"
o 27
suid 6,0
)
declText (MLText
uid 20,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,58000,-38500,58800"
st "SIGNAL BHiPerEn    : std_logic"
)
)
*7 (Net
uid 21,0
decl (Decl
n "BPhaseEn"
t "std_logic"
o 28
suid 7,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,58800,-38500,59600"
st "SIGNAL BPhaseEn    : std_logic"
)
)
*8 (Net
uid 23,0
decl (Decl
n "CHiPerEn"
t "std_logic"
o 30
suid 8,0
)
declText (MLText
uid 24,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,60400,-38500,61200"
st "SIGNAL CHiPerEn    : std_logic"
)
)
*9 (Net
uid 25,0
decl (Decl
n "CPhaseEn"
t "std_logic"
o 31
suid 9,0
)
declText (MLText
uid 26,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,61200,-38500,62000"
st "SIGNAL CPhaseEn    : std_logic"
)
)
*10 (Net
uid 27,0
decl (Decl
n "clk"
t "std_logic"
o 8
suid 10,0
)
declText (MLText
uid 28,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,39400,-42000,40200"
st "clk         : std_logic"
)
)
*11 (Net
uid 29,0
decl (Decl
n "ExpReset"
t "std_logic"
o 3
suid 11,0
)
declText (MLText
uid 30,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,34600,-42000,35400"
st "ExpReset    : std_logic"
)
)
*12 (Net
uid 31,0
decl (Decl
n "Run"
t "std_logic"
o 35
suid 12,0
)
declText (MLText
uid 32,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,64400,-38500,65200"
st "SIGNAL Run         : std_logic"
)
)
*13 (Net
uid 33,0
decl (Decl
n "tri_start"
t "std_logic"
o 40
suid 13,0
)
declText (MLText
uid 34,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,71600,-38500,72400"
st "SIGNAL tri_start   : std_logic"
)
)
*14 (Net
uid 35,0
decl (Decl
n "WrEn"
t "std_logic"
o 36
suid 14,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,65200,-38500,66000"
st "SIGNAL WrEn        : std_logic"
)
)
*15 (Net
uid 37,0
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 15,0
)
declText (MLText
uid 38,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,38600,-31500,39400"
st "WData       : std_logic_vector(15 DOWNTO 0)"
)
)
*16 (Net
uid 39,0
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
suid 16,0
)
declText (MLText
uid 40,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,33000,-32000,33800"
st "ExpAddr     : std_logic_vector(7 DOWNTO 0)"
)
)
*17 (Net
uid 43,0
decl (Decl
n "tri_pulse_A"
t "std_logic"
o 22
suid 17,0
)
declText (MLText
uid 44,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,53000,-42000,53800"
st "tri_pulse_A : std_logic"
)
)
*18 (Net
uid 45,0
decl (Decl
n "RData2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
suid 18,0
)
declText (MLText
uid 46,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,48200,-31500,49000"
st "RData2      : std_logic_vector(15 DOWNTO 0)"
)
)
*19 (Net
uid 47,0
decl (Decl
n "RData3"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 16
suid 19,0
)
declText (MLText
uid 48,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,49000,-31500,49800"
st "RData3      : std_logic_vector(15 DOWNTO 0)"
)
)
*20 (Net
uid 49,0
decl (Decl
n "IlckFail"
t "std_logic"
o 10
suid 20,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,42600,-42000,43400"
st "IlckFail    : std_logic"
)
)
*21 (Net
uid 51,0
decl (Decl
n "Ilock_rtn"
t "std_logic"
o 5
suid 21,0
)
declText (MLText
uid 52,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,36200,-42000,37000"
st "Ilock_rtn   : std_logic"
)
)
*22 (Net
uid 53,0
decl (Decl
n "RData1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 14
suid 22,0
)
declText (MLText
uid 54,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,47400,-31500,48200"
st "RData1      : std_logic_vector(15 DOWNTO 0)"
)
)
*23 (Net
uid 55,0
decl (Decl
n "RData0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 23,0
)
declText (MLText
uid 56,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,46600,-31500,47400"
st "RData0      : std_logic_vector(15 DOWNTO 0)"
)
)
*24 (Net
uid 57,0
decl (Decl
n "tri_pulse_B"
t "std_logic"
o 23
suid 24,0
)
declText (MLText
uid 58,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,53800,-42000,54600"
st "tri_pulse_B : std_logic"
)
)
*25 (Net
uid 59,0
decl (Decl
n "RData4"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 17
suid 25,0
)
declText (MLText
uid 60,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,49800,-31500,50600"
st "RData4      : std_logic_vector(15 DOWNTO 0)"
)
)
*26 (Net
uid 61,0
decl (Decl
n "RData5"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 18
suid 26,0
)
declText (MLText
uid 62,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,50600,-31500,51400"
st "RData5      : std_logic_vector(15 DOWNTO 0)"
)
)
*27 (Net
uid 63,0
decl (Decl
n "tri_pulse_C"
t "std_logic"
o 24
suid 27,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,54600,-42000,55400"
st "tri_pulse_C : std_logic"
)
)
*28 (Net
uid 65,0
decl (Decl
n "RData6"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 19
suid 28,0
)
declText (MLText
uid 66,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,51400,-31500,52200"
st "RData6      : std_logic_vector(15 DOWNTO 0)"
)
)
*29 (Net
uid 67,0
decl (Decl
n "RData7"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 20
suid 29,0
)
declText (MLText
uid 68,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,52200,-31500,53000"
st "RData7      : std_logic_vector(15 DOWNTO 0)"
)
)
*30 (Net
uid 69,0
decl (Decl
n "ExpAck"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 30,0
)
declText (MLText
uid 70,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,41800,-32000,42600"
st "ExpAck      : std_logic_vector(7 DOWNTO 0)"
)
)
*31 (Net
uid 71,0
decl (Decl
n "ExpRd"
t "std_logic"
o 2
suid 31,0
)
declText (MLText
uid 72,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,33800,-42000,34600"
st "ExpRd       : std_logic"
)
)
*32 (Net
uid 73,0
decl (Decl
n "ExpWr"
t "std_logic"
o 4
suid 32,0
)
declText (MLText
uid 74,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,35400,-42000,36200"
st "ExpWr       : std_logic"
)
)
*33 (Net
uid 75,0
lang 11
decl (Decl
n "RdEn"
t "std_logic"
o 34
suid 33,0
)
declText (MLText
uid 76,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,63600,-38500,64400"
st "SIGNAL RdEn        : std_logic"
)
)
*34 (Grouping
uid 143,0
optionalChildren [
*35 (CommentText
uid 145,0
shape (Rectangle
uid 146,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "6000,79000,23000,80000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 147,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "6200,79000,15000,80000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*36 (CommentText
uid 148,0
shape (Rectangle
uid 149,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,75000,27000,76000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 150,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "23200,75000,26200,76000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*37 (CommentText
uid 151,0
shape (Rectangle
uid 152,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "6000,77000,23000,78000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 153,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "6200,77000,16200,78000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*38 (CommentText
uid 154,0
shape (Rectangle
uid 155,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "2000,77000,6000,78000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 156,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "2200,77000,4300,78000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*39 (CommentText
uid 157,0
shape (Rectangle
uid 158,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,76000,43000,80000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 159,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "23200,76200,32400,77200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*40 (CommentText
uid 160,0
shape (Rectangle
uid 161,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,75000,43000,76000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 162,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,75000,29700,76000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*41 (CommentText
uid 163,0
shape (Rectangle
uid 164,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "2000,75000,23000,77000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 165,0
va (VaSet
fg "32768,0,0"
)
xt "9150,75500,15850,76500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*42 (CommentText
uid 166,0
shape (Rectangle
uid 167,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "2000,78000,6000,79000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 168,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "2200,78000,4300,79000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*43 (CommentText
uid 169,0
shape (Rectangle
uid 170,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "2000,79000,6000,80000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 171,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "2200,79000,4900,80000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*44 (CommentText
uid 172,0
shape (Rectangle
uid 173,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "6000,78000,23000,79000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 174,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "6200,78000,15600,79000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 144,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "2000,75000,43000,80000"
)
oxt "14000,66000,55000,71000"
)
*45 (Blk
uid 173,0
shape (Rectangle
uid 174,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "-35000,22000,-27000,32000"
)
oxt "5000,21000,13000,31000"
ttg (MlTextGroup
uid 175,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 176,0
va (VaSet
font "Arial,8,1"
)
xt "-33250,25500,-28750,26500"
st "tripole_lib"
blo "-33250,26300"
tm "BdLibraryNameMgr"
)
*47 (Text
uid 177,0
va (VaSet
font "Arial,8,1"
)
xt "-33250,26500,-29950,27500"
st "tri_addr"
blo "-33250,27300"
tm "BlkNameMgr"
)
*48 (Text
uid 178,0
va (VaSet
font "Arial,8,1"
)
xt "-33250,27500,-29750,28500"
st "bd_addr"
blo "-33250,28300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 179,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 180,0
text (MLText
uid 181,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-33250,35500,-3250,36300"
st "BASE_ADDR = X\"20\"    ( std_logic_vector (7 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector (7 DOWNTO 0)"
value "X\"20\""
)
]
)
viewicon (ZoomableIcon
uid 182,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-34750,30250,-33250,31750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*49 (SaComponent
uid 494,0
optionalChildren [
*50 (CptPort
uid 434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 435,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,35625,-1000,36375"
)
tg (CPTG
uid 436,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 437,0
va (VaSet
)
xt "0,35500,3600,36500"
st "ExpReset"
blo "0,36300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpReset"
t "std_logic"
o 1
suid 20,0
)
)
)
*51 (CptPort
uid 438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 439,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,33625,-1000,34375"
)
tg (CPTG
uid 440,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 441,0
va (VaSet
)
xt "0,33500,3300,34500"
st "HiPerEn"
blo "0,34300"
)
)
thePort (LogicalPort
decl (Decl
n "HiPerEn"
t "std_logic"
o 2
suid 21,0
)
)
)
*52 (CptPort
uid 442,0
ps "OnEdgeStrategy"
shape (Triangle
uid 443,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,34625,-1000,35375"
)
tg (CPTG
uid 444,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 445,0
va (VaSet
)
xt "0,34500,3400,35500"
st "PhaseEn"
blo "0,35300"
)
)
thePort (LogicalPort
decl (Decl
n "PhaseEn"
t "std_logic"
o 4
suid 22,0
)
)
)
*53 (CptPort
uid 446,0
ps "OnEdgeStrategy"
shape (Triangle
uid 447,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,30625,-1000,31375"
)
tg (CPTG
uid 448,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 449,0
va (VaSet
)
xt "0,30500,1800,31500"
st "Run"
blo "0,31300"
)
)
thePort (LogicalPort
decl (Decl
n "Run"
t "std_logic"
o 5
suid 23,0
)
)
)
*54 (CptPort
uid 450,0
ps "OnEdgeStrategy"
shape (Triangle
uid 451,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,29625,-1000,30375"
)
tg (CPTG
uid 452,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 453,0
va (VaSet
)
xt "0,29500,3000,30500"
st "tri_start"
blo "0,30300"
)
)
thePort (LogicalPort
decl (Decl
n "tri_start"
t "std_logic"
o 9
suid 25,0
)
)
)
*55 (CptPort
uid 454,0
ps "OnEdgeStrategy"
shape (Triangle
uid 455,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,28625,-1000,29375"
)
tg (CPTG
uid 456,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 457,0
va (VaSet
)
xt "0,28500,2700,29500"
st "WData"
blo "0,29300"
)
)
thePort (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 26,0
)
)
)
*56 (CptPort
uid 458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 459,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,32625,-1000,33375"
)
tg (CPTG
uid 460,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 461,0
va (VaSet
)
xt "0,32500,2300,33500"
st "WrEn"
blo "0,33300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_logic"
o 7
suid 27,0
)
)
)
*57 (CptPort
uid 462,0
ps "OnEdgeStrategy"
shape (Triangle
uid 463,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,28625,9750,29375"
)
tg (CPTG
uid 464,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 465,0
va (VaSet
)
xt "5800,28500,8000,29500"
st "pulse"
ju 2
blo "8000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pulse"
t "std_logic"
o 15
suid 28,0
)
)
)
*58 (CptPort
uid 466,0
ps "OnEdgeStrategy"
shape (Triangle
uid 467,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,30625,9750,31375"
)
tg (CPTG
uid 468,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 469,0
va (VaSet
)
xt "4300,30500,8000,31500"
st "PhsCount"
ju 2
blo "8000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PhsCount"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 31,0
)
)
)
*59 (CptPort
uid 470,0
ps "OnEdgeStrategy"
shape (Triangle
uid 471,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,29625,9750,30375"
)
tg (CPTG
uid 472,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 473,0
va (VaSet
)
xt "4400,29500,8000,30500"
st "PerCount"
ju 2
blo "8000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PerCount"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 32,0
)
)
)
*60 (CptPort
uid 474,0
ps "OnEdgeStrategy"
shape (Triangle
uid 475,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,36625,-1000,37375"
)
tg (CPTG
uid 476,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 477,0
va (VaSet
)
xt "0,36500,1300,37500"
st "clk"
blo "0,37300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 8
suid 33,0
)
)
)
*61 (CptPort
uid 478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 479,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,31625,9750,32375"
)
tg (CPTG
uid 480,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 481,0
va (VaSet
)
xt "4300,31500,8000,32500"
st "clk_phase"
ju 2
blo "8000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_phase"
t "std_logic"
o 14
suid 34,0
)
)
)
*62 (CptPort
uid 482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 483,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,32625,9750,33375"
)
tg (CPTG
uid 484,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 485,0
va (VaSet
)
xt "5500,32500,8000,33500"
st "PSEN"
ju 2
blo "8000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PSEN"
t "std_logic"
o 10
suid 35,0
)
)
)
*63 (CptPort
uid 486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 487,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,33625,9750,34375"
)
tg (CPTG
uid 488,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 489,0
va (VaSet
)
xt "3500,33500,8000,34500"
st "PSINCDEC"
ju 2
blo "8000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PSINCDEC"
t "std_logic"
o 11
suid 36,0
)
)
)
*64 (CptPort
uid 490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 491,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,34625,9750,35375"
)
tg (CPTG
uid 492,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 493,0
va (VaSet
)
xt "4300,34500,8000,35500"
st "PSDONE"
ju 2
blo "8000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "PSDONE"
t "std_logic"
o 3
suid 37,0
)
)
)
]
shape (Rectangle
uid 495,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,28000,9000,41000"
)
oxt "15000,6000,25000,19000"
ttg (MlTextGroup
uid 496,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*65 (Text
uid 497,0
va (VaSet
font "Arial,8,1"
)
xt "4750,37500,9250,38500"
st "tripole_lib"
blo "4750,38300"
tm "BdLibraryNameMgr"
)
*66 (Text
uid 498,0
va (VaSet
font "Arial,8,1"
)
xt "4750,38500,8350,39500"
st "tri_pulse"
blo "4750,39300"
tm "CptNameMgr"
)
*67 (Text
uid 499,0
va (VaSet
font "Arial,8,1"
)
xt "4750,39500,7150,40500"
st "PhsB"
blo "4750,40300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 500,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 501,0
text (MLText
uid 502,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-21000,30500,2000,32100"
st "ADJUSTABLE = '1'           ( std_logic )  
DELAY_BITS = DELAY_BITS    ( integer   )  "
)
header ""
)
elements [
(GiElement
name "ADJUSTABLE"
type "std_logic"
value "'1'"
)
(GiElement
name "DELAY_BITS"
type "integer"
value "DELAY_BITS"
)
]
)
viewicon (ZoomableIcon
uid 503,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-750,39250,750,40750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*68 (SaComponent
uid 564,0
optionalChildren [
*69 (CptPort
uid 504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,50625,-1000,51375"
)
tg (CPTG
uid 506,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 507,0
va (VaSet
)
xt "0,50500,3600,51500"
st "ExpReset"
blo "0,51300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpReset"
t "std_logic"
o 1
suid 20,0
)
)
)
*70 (CptPort
uid 508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,48625,-1000,49375"
)
tg (CPTG
uid 510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 511,0
va (VaSet
)
xt "0,48500,3300,49500"
st "HiPerEn"
blo "0,49300"
)
)
thePort (LogicalPort
decl (Decl
n "HiPerEn"
t "std_logic"
o 2
suid 21,0
)
)
)
*71 (CptPort
uid 512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 513,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,49625,-1000,50375"
)
tg (CPTG
uid 514,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 515,0
va (VaSet
)
xt "0,49500,3400,50500"
st "PhaseEn"
blo "0,50300"
)
)
thePort (LogicalPort
decl (Decl
n "PhaseEn"
t "std_logic"
o 4
suid 22,0
)
)
)
*72 (CptPort
uid 516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 517,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,45625,-1000,46375"
)
tg (CPTG
uid 518,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 519,0
va (VaSet
)
xt "0,45500,1800,46500"
st "Run"
blo "0,46300"
)
)
thePort (LogicalPort
decl (Decl
n "Run"
t "std_logic"
o 5
suid 23,0
)
)
)
*73 (CptPort
uid 520,0
ps "OnEdgeStrategy"
shape (Triangle
uid 521,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,44625,-1000,45375"
)
tg (CPTG
uid 522,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 523,0
va (VaSet
)
xt "0,44500,3000,45500"
st "tri_start"
blo "0,45300"
)
)
thePort (LogicalPort
decl (Decl
n "tri_start"
t "std_logic"
o 9
suid 25,0
)
)
)
*74 (CptPort
uid 524,0
ps "OnEdgeStrategy"
shape (Triangle
uid 525,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,43625,-1000,44375"
)
tg (CPTG
uid 526,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 527,0
va (VaSet
)
xt "0,43500,2700,44500"
st "WData"
blo "0,44300"
)
)
thePort (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 26,0
)
)
)
*75 (CptPort
uid 528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 529,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,47625,-1000,48375"
)
tg (CPTG
uid 530,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 531,0
va (VaSet
)
xt "0,47500,2300,48500"
st "WrEn"
blo "0,48300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_logic"
o 7
suid 27,0
)
)
)
*76 (CptPort
uid 532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 533,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,43625,9750,44375"
)
tg (CPTG
uid 534,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 535,0
va (VaSet
)
xt "5800,43500,8000,44500"
st "pulse"
ju 2
blo "8000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pulse"
t "std_logic"
o 15
suid 28,0
)
)
)
*77 (CptPort
uid 536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 537,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,45625,9750,46375"
)
tg (CPTG
uid 538,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 539,0
va (VaSet
)
xt "4300,45500,8000,46500"
st "PhsCount"
ju 2
blo "8000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PhsCount"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 31,0
)
)
)
*78 (CptPort
uid 540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 541,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,44625,9750,45375"
)
tg (CPTG
uid 542,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 543,0
va (VaSet
)
xt "4400,44500,8000,45500"
st "PerCount"
ju 2
blo "8000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PerCount"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 32,0
)
)
)
*79 (CptPort
uid 544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 545,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,51625,-1000,52375"
)
tg (CPTG
uid 546,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 547,0
va (VaSet
)
xt "0,51500,1300,52500"
st "clk"
blo "0,52300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 8
suid 33,0
)
)
)
*80 (CptPort
uid 548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 549,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,46625,9750,47375"
)
tg (CPTG
uid 550,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 551,0
va (VaSet
)
xt "4300,46500,8000,47500"
st "clk_phase"
ju 2
blo "8000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_phase"
t "std_logic"
o 14
suid 34,0
)
)
)
*81 (CptPort
uid 552,0
ps "OnEdgeStrategy"
shape (Triangle
uid 553,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,47625,9750,48375"
)
tg (CPTG
uid 554,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 555,0
va (VaSet
)
xt "5500,47500,8000,48500"
st "PSEN"
ju 2
blo "8000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PSEN"
t "std_logic"
o 10
suid 35,0
)
)
)
*82 (CptPort
uid 556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 557,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,48625,9750,49375"
)
tg (CPTG
uid 558,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 559,0
va (VaSet
)
xt "3500,48500,8000,49500"
st "PSINCDEC"
ju 2
blo "8000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PSINCDEC"
t "std_logic"
o 11
suid 36,0
)
)
)
*83 (CptPort
uid 560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 561,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,49625,9750,50375"
)
tg (CPTG
uid 562,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 563,0
va (VaSet
)
xt "4300,49500,8000,50500"
st "PSDONE"
ju 2
blo "8000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "PSDONE"
t "std_logic"
o 3
suid 37,0
)
)
)
]
shape (Rectangle
uid 565,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,43000,9000,56000"
)
oxt "15000,6000,25000,19000"
ttg (MlTextGroup
uid 566,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
uid 567,0
va (VaSet
font "Arial,8,1"
)
xt "4750,52500,9250,53500"
st "tripole_lib"
blo "4750,53300"
tm "BdLibraryNameMgr"
)
*85 (Text
uid 568,0
va (VaSet
font "Arial,8,1"
)
xt "4750,53500,8350,54500"
st "tri_pulse"
blo "4750,54300"
tm "CptNameMgr"
)
*86 (Text
uid 569,0
va (VaSet
font "Arial,8,1"
)
xt "4750,54500,7150,55500"
st "PhsC"
blo "4750,55300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 570,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 571,0
text (MLText
uid 572,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-21000,45500,2000,47100"
st "ADJUSTABLE = '1'           ( std_logic )  
DELAY_BITS = DELAY_BITS    ( integer   )  "
)
header ""
)
elements [
(GiElement
name "ADJUSTABLE"
type "std_logic"
value "'1'"
)
(GiElement
name "DELAY_BITS"
type "integer"
value "DELAY_BITS"
)
]
)
viewicon (ZoomableIcon
uid 573,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-750,54250,750,55750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*87 (SaComponent
uid 995,0
optionalChildren [
*88 (CptPort
uid 1005,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1006,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,31625,25000,32375"
)
tg (CPTG
uid 1007,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1008,0
va (VaSet
)
xt "26000,31500,29700,32500"
st "clk_phase"
blo "26000,32300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk_phase"
t "std_logic"
o 1
)
)
)
*89 (CptPort
uid 1009,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1010,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,30625,25000,31375"
)
tg (CPTG
uid 1011,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1012,0
va (VaSet
)
xt "26000,30500,28500,31500"
st "phsclk"
blo "26000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "phsclk"
t "std_logic"
o 5
)
)
)
*90 (CptPort
uid 1013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1014,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,28625,25000,29375"
)
tg (CPTG
uid 1015,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1016,0
va (VaSet
)
xt "26000,28500,28200,29500"
st "pulse"
blo "26000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "pulse"
t "std_logic"
o 2
)
)
)
*91 (CptPort
uid 1017,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1018,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,29625,25000,30375"
)
tg (CPTG
uid 1019,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1020,0
va (VaSet
)
xt "26000,29500,28400,30500"
st "srcclk"
blo "26000,30300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "srcclk"
t "std_logic"
o 4
)
)
)
*92 (CptPort
uid 1021,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1022,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,29625,33750,30375"
)
tg (CPTG
uid 1023,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1024,0
va (VaSet
)
xt "28700,29500,32000,30500"
st "tri_pulse"
ju 2
blo "32000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tri_pulse"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 996,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,28000,33000,37000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 997,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
uid 998,0
va (VaSet
font "Arial,8,1"
)
xt "27750,33000,32250,34000"
st "tripole_lib"
blo "27750,33800"
tm "BdLibraryNameMgr"
)
*94 (Text
uid 999,0
va (VaSet
font "Arial,8,1"
)
xt "27750,34000,31350,35000"
st "phaseclk"
blo "27750,34800"
tm "CptNameMgr"
)
*95 (Text
uid 1000,0
va (VaSet
font "Arial,8,1"
)
xt "27750,35000,31150,36000"
st "phsclkB"
blo "27750,35800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1001,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1002,0
text (MLText
uid 1003,0
va (VaSet
font "Courier New,8,0"
)
xt "5000,29000,5000,29000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1004,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "25250,35250,26750,36750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*96 (PortIoIn
uid 1051,0
shape (CompositeShape
uid 1052,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1053,0
sl 0
ro 270
xt "21000,30625,22500,31375"
)
(Line
uid 1054,0
sl 0
ro 270
xt "22500,31000,23000,31000"
pts [
"22500,31000"
"23000,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1055,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1056,0
va (VaSet
)
xt "19200,30500,21000,31500"
st "clkB"
ju 2
blo "21000,31300"
tm "WireNameMgr"
)
)
)
*97 (Net
uid 1057,0
decl (Decl
n "clkB"
t "std_logic"
o 42
suid 62,0
)
declText (MLText
uid 1058,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,40200,-42000,41000"
st "clkB        : std_logic"
)
)
*98 (SaComponent
uid 1059,0
optionalChildren [
*99 (CptPort
uid 1069,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1070,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,46625,25000,47375"
)
tg (CPTG
uid 1071,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1072,0
va (VaSet
)
xt "26000,46500,29700,47500"
st "clk_phase"
blo "26000,47300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk_phase"
t "std_logic"
o 1
)
)
)
*100 (CptPort
uid 1073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1074,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,45625,25000,46375"
)
tg (CPTG
uid 1075,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1076,0
va (VaSet
)
xt "26000,45500,28500,46500"
st "phsclk"
blo "26000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "phsclk"
t "std_logic"
o 5
)
)
)
*101 (CptPort
uid 1077,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1078,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,43625,25000,44375"
)
tg (CPTG
uid 1079,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1080,0
va (VaSet
)
xt "26000,43500,28200,44500"
st "pulse"
blo "26000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "pulse"
t "std_logic"
o 2
)
)
)
*102 (CptPort
uid 1081,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1082,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,44625,25000,45375"
)
tg (CPTG
uid 1083,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1084,0
va (VaSet
)
xt "26000,44500,28400,45500"
st "srcclk"
blo "26000,45300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "srcclk"
t "std_logic"
o 4
)
)
)
*103 (CptPort
uid 1085,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1086,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,44625,33750,45375"
)
tg (CPTG
uid 1087,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1088,0
va (VaSet
)
xt "28700,44500,32000,45500"
st "tri_pulse"
ju 2
blo "32000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tri_pulse"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 1060,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,43000,33000,52000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 1061,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
uid 1062,0
va (VaSet
font "Arial,8,1"
)
xt "27750,48000,32250,49000"
st "tripole_lib"
blo "27750,48800"
tm "BdLibraryNameMgr"
)
*105 (Text
uid 1063,0
va (VaSet
font "Arial,8,1"
)
xt "27750,49000,31350,50000"
st "phaseclk"
blo "27750,49800"
tm "CptNameMgr"
)
*106 (Text
uid 1064,0
va (VaSet
font "Arial,8,1"
)
xt "27750,50000,31550,51000"
st "phsclkB1"
blo "27750,50800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1065,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1066,0
text (MLText
uid 1067,0
va (VaSet
font "Courier New,8,0"
)
xt "5000,44000,5000,44000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1068,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "25250,50250,26750,51750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*107 (PortIoIn
uid 1095,0
shape (CompositeShape
uid 1096,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1097,0
sl 0
ro 270
xt "21000,45625,22500,46375"
)
(Line
uid 1098,0
sl 0
ro 270
xt "22500,46000,23000,46000"
pts [
"22500,46000"
"23000,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1099,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1100,0
va (VaSet
)
xt "19100,45500,21000,46500"
st "clkC"
ju 2
blo "21000,46300"
tm "WireNameMgr"
)
)
)
*108 (Net
uid 1101,0
decl (Decl
n "clkC"
t "std_logic"
o 43
suid 64,0
)
declText (MLText
uid 1102,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,41000,-42000,41800"
st "clkC        : std_logic"
)
)
*109 (Net
uid 1123,0
decl (Decl
n "clk_phase_B"
t "std_logic"
o 41
suid 67,0
)
declText (MLText
uid 1124,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,66800,-38500,67600"
st "SIGNAL clk_phase_B : std_logic"
)
)
*110 (Net
uid 1125,0
decl (Decl
n "clk_phase_C"
t "std_logic"
o 45
suid 68,0
)
declText (MLText
uid 1126,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,67600,-38500,68400"
st "SIGNAL clk_phase_C : std_logic"
)
)
*111 (Net
uid 1127,0
decl (Decl
n "pulseB"
t "std_logic"
o 40
suid 69,0
)
declText (MLText
uid 1128,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,70000,-38500,70800"
st "SIGNAL pulseB      : std_logic"
)
)
*112 (Net
uid 1129,0
decl (Decl
n "pulseC"
t "std_logic"
o 44
suid 70,0
)
declText (MLText
uid 1130,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,70800,-38500,71600"
st "SIGNAL pulseC      : std_logic"
)
)
*113 (MWC
uid 1209,0
optionalChildren [
*114 (CptPort
uid 1198,0
optionalChildren [
*115 (Line
uid 1202,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "13000,20000,13000,20000"
pts [
"13000,20000"
"13000,20000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1199,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "12625,20000,13375,20750"
)
tg (CPTG
uid 1200,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1201,0
sl 0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "12578,21110,13578,22910"
st "dout"
blo "13378,22910"
)
s (Text
uid 1218,0
sl 0
ro 270
va (VaSet
font "arial,8,0"
)
xt "13578,22910,13578,22910"
blo "13578,22910"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "std_logic"
o 40
suid 1,0
)
)
)
*116 (Grouping
uid 1203,0
optionalChildren [
*117 (CommentGraphic
uid 1205,0
shape (PolyLine2D
pts [
"13000,20000"
"13000,18000"
]
uid 1206,0
layer 0
sl 0
ro 90
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "13000,18000,13000,20000"
)
oxt "7000,6000,7000,8000"
)
*118 (CommentGraphic
uid 1207,0
shape (PolyLine2D
pts [
"12000,18000"
"14000,18000"
]
uid 1208,0
layer 0
sl 0
ro 90
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "12000,18000,14000,18000"
)
oxt "6000,6000,8000,6000"
)
]
shape (GroupingShape
uid 1204,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "12000,18000,14000,20000"
)
oxt "6000,6000,8000,8000"
)
]
shape (Rectangle
uid 1210,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "12000,18000,14000,20000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 1211,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
uid 1212,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "13350,17100,18150,18100"
st "moduleware"
blo "13350,17900"
)
*120 (Text
uid 1213,0
va (VaSet
font "arial,8,0"
)
xt "13350,18100,14850,19100"
st "vdd"
blo "13350,18900"
)
*121 (Text
uid 1214,0
va (VaSet
font "arial,8,0"
)
xt "13350,19100,15150,20100"
st "U_0"
blo "13350,19900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1215,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1216,0
text (MLText
uid 1217,0
va (VaSet
font "arial,8,0"
)
xt "4000,-1600,4000,-1600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*122 (Net
uid 1219,0
lang 11
decl (Decl
n "dout"
t "std_logic"
o 40
suid 73,0
)
declText (MLText
uid 1220,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,68400,-38500,69200"
st "SIGNAL dout        : std_logic"
)
)
*123 (SaComponent
uid 1225,0
optionalChildren [
*124 (CptPort
uid 1235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,16625,25000,17375"
)
tg (CPTG
uid 1237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1238,0
va (VaSet
)
xt "26000,16500,29700,17500"
st "clk_phase"
blo "26000,17300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk_phase"
t "std_logic"
o 1
)
)
)
*125 (CptPort
uid 1239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,15625,25000,16375"
)
tg (CPTG
uid 1241,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1242,0
va (VaSet
)
xt "26000,15500,28500,16500"
st "phsclk"
blo "26000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "phsclk"
t "std_logic"
o 5
)
)
)
*126 (CptPort
uid 1243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,13625,25000,14375"
)
tg (CPTG
uid 1245,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1246,0
va (VaSet
)
xt "26000,13500,28200,14500"
st "pulse"
blo "26000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "pulse"
t "std_logic"
o 2
)
)
)
*127 (CptPort
uid 1247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1248,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,14625,25000,15375"
)
tg (CPTG
uid 1249,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1250,0
va (VaSet
)
xt "26000,14500,28400,15500"
st "srcclk"
blo "26000,15300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "srcclk"
t "std_logic"
o 4
)
)
)
*128 (CptPort
uid 1251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1252,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,14625,33750,15375"
)
tg (CPTG
uid 1253,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1254,0
va (VaSet
)
xt "28700,14500,32000,15500"
st "tri_pulse"
ju 2
blo "32000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tri_pulse"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 1226,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,13000,33000,22000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 1227,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
uid 1228,0
va (VaSet
font "Arial,8,1"
)
xt "27750,18000,32250,19000"
st "tripole_lib"
blo "27750,18800"
tm "BdLibraryNameMgr"
)
*130 (Text
uid 1229,0
va (VaSet
font "Arial,8,1"
)
xt "27750,19000,31350,20000"
st "phaseclk"
blo "27750,19800"
tm "CptNameMgr"
)
*131 (Text
uid 1230,0
va (VaSet
font "Arial,8,1"
)
xt "27750,20000,31050,21000"
st "phsclkA"
blo "27750,20800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1231,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1232,0
text (MLText
uid 1233,0
va (VaSet
font "Courier New,8,0"
)
xt "5000,14000,5000,14000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1234,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "25250,20250,26750,21750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*132 (Net
uid 1255,0
decl (Decl
n "pulse"
t "std_logic"
o 41
suid 74,0
)
declText (MLText
uid 1256,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,69200,-38500,70000"
st "SIGNAL pulse       : std_logic"
)
)
*133 (Net
uid 1261,0
decl (Decl
n "clk_phase"
t "std_logic"
o 42
suid 75,0
)
declText (MLText
uid 1262,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,66000,-38500,66800"
st "SIGNAL clk_phase   : std_logic"
)
)
*134 (PortIoOut
uid 1295,0
shape (CompositeShape
uid 1296,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1297,0
sl 0
ro 270
xt "12500,32625,14000,33375"
)
(Line
uid 1298,0
sl 0
ro 270
xt "12000,33000,12500,33000"
pts [
"12000,33000"
"12500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1299,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1300,0
va (VaSet
)
xt "15000,32500,18000,33500"
st "PSENB"
blo "15000,33300"
tm "WireNameMgr"
)
)
)
*135 (PortIoOut
uid 1307,0
shape (CompositeShape
uid 1308,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1309,0
sl 0
ro 270
xt "12500,33625,14000,34375"
)
(Line
uid 1310,0
sl 0
ro 270
xt "12000,34000,12500,34000"
pts [
"12000,34000"
"12500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1311,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1312,0
va (VaSet
)
xt "15000,33500,20000,34500"
st "PSINCDECB"
blo "15000,34300"
tm "WireNameMgr"
)
)
)
*136 (PortIoIn
uid 1319,0
shape (CompositeShape
uid 1320,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1321,0
sl 0
ro 90
xt "12500,34625,14000,35375"
)
(Line
uid 1322,0
sl 0
ro 90
xt "12000,35000,12500,35000"
pts [
"12500,35000"
"12000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1323,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1324,0
va (VaSet
)
xt "15000,34500,19200,35500"
st "PSDONEB"
blo "15000,35300"
tm "WireNameMgr"
)
)
)
*137 (PortIoOut
uid 1331,0
shape (CompositeShape
uid 1332,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1333,0
sl 0
ro 270
xt "12500,47625,14000,48375"
)
(Line
uid 1334,0
sl 0
ro 270
xt "12000,48000,12500,48000"
pts [
"12000,48000"
"12500,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1335,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1336,0
va (VaSet
)
xt "15000,47500,18100,48500"
st "PSENC"
blo "15000,48300"
tm "WireNameMgr"
)
)
)
*138 (PortIoOut
uid 1343,0
shape (CompositeShape
uid 1344,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1345,0
sl 0
ro 270
xt "12500,48625,14000,49375"
)
(Line
uid 1346,0
sl 0
ro 270
xt "12000,49000,12500,49000"
pts [
"12000,49000"
"12500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1347,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1348,0
va (VaSet
)
xt "15000,48500,20100,49500"
st "PSINCDECC"
blo "15000,49300"
tm "WireNameMgr"
)
)
)
*139 (PortIoIn
uid 1355,0
shape (CompositeShape
uid 1356,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1357,0
sl 0
ro 90
xt "12500,49625,14000,50375"
)
(Line
uid 1358,0
sl 0
ro 90
xt "12000,50000,12500,50000"
pts [
"12500,50000"
"12000,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1359,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1360,0
va (VaSet
)
xt "15000,49500,19300,50500"
st "PSDONEC"
blo "15000,50300"
tm "WireNameMgr"
)
)
)
*140 (Net
uid 1361,0
decl (Decl
n "PSENB"
t "std_logic"
o 43
suid 82,0
)
declText (MLText
uid 1362,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,43400,-42000,44200"
st "PSENB       : std_logic"
)
)
*141 (Net
uid 1363,0
decl (Decl
n "PSINCDECB"
t "std_logic"
o 44
suid 83,0
)
declText (MLText
uid 1364,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,45000,-42000,45800"
st "PSINCDECB   : std_logic"
)
)
*142 (Net
uid 1365,0
decl (Decl
n "PSDONEB"
t "std_logic"
o 45
suid 84,0
)
declText (MLText
uid 1366,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,37000,-42000,37800"
st "PSDONEB     : std_logic"
)
)
*143 (Net
uid 1367,0
decl (Decl
n "PSENC"
t "std_logic"
o 46
suid 85,0
)
declText (MLText
uid 1368,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,44200,-42000,45000"
st "PSENC       : std_logic"
)
)
*144 (Net
uid 1369,0
decl (Decl
n "PSINCDECC"
t "std_logic"
o 47
suid 86,0
)
declText (MLText
uid 1370,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,45800,-42000,46600"
st "PSINCDECC   : std_logic"
)
)
*145 (Net
uid 1371,0
decl (Decl
n "PSDONEC"
t "std_logic"
o 48
suid 87,0
)
declText (MLText
uid 1372,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,37800,-42000,38600"
st "PSDONEC     : std_logic"
)
)
*146 (SaComponent
uid 1525,0
optionalChildren [
*147 (CptPort
uid 1485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,20625,-1000,21375"
)
tg (CPTG
uid 1487,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1488,0
va (VaSet
)
xt "0,20500,3600,21500"
st "ExpReset"
blo "0,21300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpReset"
t "std_logic"
o 1
suid 20,0
)
)
)
*148 (CptPort
uid 1489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,18625,-1000,19375"
)
tg (CPTG
uid 1491,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1492,0
va (VaSet
)
xt "0,18500,3300,19500"
st "HiPerEn"
blo "0,19300"
)
)
thePort (LogicalPort
decl (Decl
n "HiPerEn"
t "std_logic"
o 2
suid 21,0
)
)
)
*149 (CptPort
uid 1493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,19625,-1000,20375"
)
tg (CPTG
uid 1495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1496,0
va (VaSet
)
xt "0,19500,3400,20500"
st "PhaseEn"
blo "0,20300"
)
)
thePort (LogicalPort
decl (Decl
n "PhaseEn"
t "std_logic"
o 4
suid 22,0
)
)
)
*150 (CptPort
uid 1497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,15625,-1000,16375"
)
tg (CPTG
uid 1499,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1500,0
va (VaSet
)
xt "0,15500,1800,16500"
st "Run"
blo "0,16300"
)
)
thePort (LogicalPort
decl (Decl
n "Run"
t "std_logic"
o 5
suid 23,0
)
)
)
*151 (CptPort
uid 1501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1502,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,14625,-1000,15375"
)
tg (CPTG
uid 1503,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1504,0
va (VaSet
)
xt "0,14500,3000,15500"
st "tri_start"
blo "0,15300"
)
)
thePort (LogicalPort
decl (Decl
n "tri_start"
t "std_logic"
o 9
suid 25,0
)
)
)
*152 (CptPort
uid 1505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,13625,-1000,14375"
)
tg (CPTG
uid 1507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1508,0
va (VaSet
)
xt "0,13500,2700,14500"
st "WData"
blo "0,14300"
)
)
thePort (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 26,0
)
)
)
*153 (CptPort
uid 1509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,17625,-1000,18375"
)
tg (CPTG
uid 1511,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1512,0
va (VaSet
)
xt "0,17500,2300,18500"
st "WrEn"
blo "0,18300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_logic"
o 7
suid 27,0
)
)
)
*154 (CptPort
uid 1513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,13625,9750,14375"
)
tg (CPTG
uid 1515,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1516,0
va (VaSet
)
xt "5800,13500,8000,14500"
st "pulse"
ju 2
blo "8000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pulse"
t "std_logic"
o 15
suid 28,0
)
)
)
*155 (CptPort
uid 3028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3029,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,14625,9750,15375"
)
tg (CPTG
uid 3030,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3031,0
va (VaSet
)
xt "4400,14500,8000,15500"
st "PerCount"
ju 2
blo "8000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PerCount"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 32,0
)
)
)
*156 (CptPort
uid 3032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3033,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,15625,9750,16375"
)
tg (CPTG
uid 3034,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3035,0
va (VaSet
)
xt "4300,15500,8000,16500"
st "PhsCount"
ju 2
blo "8000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PhsCount"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 31,0
)
)
)
*157 (CptPort
uid 358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 359,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,21625,-1000,22375"
)
tg (CPTG
uid 360,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 361,0
va (VaSet
)
xt "0,21500,1300,22500"
st "clk"
blo "0,22300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 8
suid 33,0
)
)
)
*158 (CptPort
uid 362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 363,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,16625,9750,17375"
)
tg (CPTG
uid 364,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 365,0
va (VaSet
)
xt "4300,16500,8000,17500"
st "clk_phase"
ju 2
blo "8000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_phase"
t "std_logic"
o 14
suid 34,0
)
)
)
*159 (CptPort
uid 366,0
ps "OnEdgeStrategy"
shape (Triangle
uid 367,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,19625,9750,20375"
)
tg (CPTG
uid 368,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 369,0
va (VaSet
)
xt "4300,19500,8000,20500"
st "PSDONE"
ju 2
blo "8000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "PSDONE"
t "std_logic"
o 3
suid 37,0
)
)
)
*160 (CptPort
uid 370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 371,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,17625,9750,18375"
)
tg (CPTG
uid 372,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 373,0
va (VaSet
)
xt "5500,17500,8000,18500"
st "PSEN"
ju 2
blo "8000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PSEN"
t "std_logic"
o 10
suid 35,0
)
)
)
*161 (CptPort
uid 374,0
ps "OnEdgeStrategy"
shape (Triangle
uid 375,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,18625,9750,19375"
)
tg (CPTG
uid 376,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 377,0
va (VaSet
)
xt "3500,18500,8000,19500"
st "PSINCDEC"
ju 2
blo "8000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PSINCDEC"
t "std_logic"
o 11
suid 36,0
)
)
)
]
shape (Rectangle
uid 1526,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,13000,9000,26000"
)
oxt "15000,6000,28000,19000"
ttg (MlTextGroup
uid 1527,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*162 (Text
uid 1528,0
va (VaSet
font "Arial,8,1"
)
xt "4750,22500,9250,23500"
st "tripole_lib"
blo "4750,23300"
tm "BdLibraryNameMgr"
)
*163 (Text
uid 1529,0
va (VaSet
font "Arial,8,1"
)
xt "4750,23500,8350,24500"
st "tri_pulse"
blo "4750,24300"
tm "CptNameMgr"
)
*164 (Text
uid 1530,0
va (VaSet
font "Arial,8,1"
)
xt "4750,24500,7050,25500"
st "PhsA"
blo "4750,25300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1531,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1532,0
text (MLText
uid 1533,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-21000,15500,2000,17100"
st "ADJUSTABLE = '0'           ( std_logic )  
DELAY_BITS = DELAY_BITS    ( integer   )  "
)
header ""
)
elements [
(GiElement
name "ADJUSTABLE"
type "std_logic"
value "'0'"
)
(GiElement
name "DELAY_BITS"
type "integer"
value "DELAY_BITS"
)
]
)
viewicon (ZoomableIcon
uid 1534,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-750,24250,750,25750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*165 (SaComponent
uid 1583,0
optionalChildren [
*166 (CptPort
uid 1543,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1544,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19750,11625,-19000,12375"
)
tg (CPTG
uid 1545,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1546,0
va (VaSet
)
xt "-18000,11500,-16700,12500"
st "clk"
blo "-18000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 6
suid 9,0
)
)
)
*167 (CptPort
uid 1547,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1548,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19750,9625,-19000,10375"
)
tg (CPTG
uid 1549,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1550,0
va (VaSet
)
xt "-18000,9500,-15400,10500"
st "CtrlEn"
blo "-18000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "CtrlEn"
t "std_logic"
o 1
suid 10,0
)
)
)
*168 (CptPort
uid 1551,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1552,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19750,10625,-19000,11375"
)
tg (CPTG
uid 1553,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1554,0
va (VaSet
)
xt "-18000,10500,-15500,11500"
st "PerEn"
blo "-18000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "PerEn"
t "std_logic"
o 3
suid 12,0
)
)
)
*169 (CptPort
uid 1555,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1556,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-9000,14625,-8250,15375"
)
tg (CPTG
uid 1557,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1558,0
va (VaSet
)
xt "-13000,14500,-10000,15500"
st "tri_start"
ju 2
blo "-10000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tri_start"
t "std_logic"
o 12
suid 14,0
)
)
)
*170 (CptPort
uid 1559,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1560,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19750,6625,-19000,7375"
)
tg (CPTG
uid 1561,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1562,0
va (VaSet
)
xt "-18000,6500,-15300,7500"
st "WData"
blo "-18000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 15,0
)
)
)
*171 (CptPort
uid 1563,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1564,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19750,8625,-19000,9375"
)
tg (CPTG
uid 1565,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1566,0
va (VaSet
)
xt "-18000,8500,-15700,9500"
st "WrEn"
blo "-18000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_logic"
o 5
suid 16,0
)
)
)
*172 (CptPort
uid 1567,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1568,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19750,12625,-19000,13375"
)
tg (CPTG
uid 1569,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1570,0
va (VaSet
)
xt "-18000,12500,-16700,13500"
st "rst"
blo "-18000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 7
suid 17,0
)
)
)
*173 (CptPort
uid 1571,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1572,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-9000,15625,-8250,16375"
)
tg (CPTG
uid 1573,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1574,0
va (VaSet
)
xt "-13000,15500,-10000,16500"
st "RunOut"
ju 2
blo "-10000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RunOut"
t "std_logic"
o 10
suid 18,0
)
)
)
*174 (CptPort
uid 2637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-9000,11625,-8250,12375"
)
tg (CPTG
uid 2639,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2640,0
va (VaSet
)
xt "-11700,11500,-10000,12500"
st "Fail"
ju 2
blo "-10000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Fail"
t "std_logic"
o 9
suid 22,0
)
)
)
*175 (CptPort
uid 3000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3001,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-9000,7625,-8250,8375"
)
tg (CPTG
uid 3002,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3003,0
va (VaSet
)
xt "-12400,7500,-10000,8500"
st "Count"
ju 2
blo "-10000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Count"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 24,0
)
)
)
*176 (CptPort
uid 3004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3005,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-9000,6625,-8250,7375"
)
tg (CPTG
uid 3006,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3007,0
va (VaSet
)
xt "-13900,6500,-10000,7500"
st "StatRData"
ju 2
blo "-10000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "StatRData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 23,0
)
)
)
*177 (CptPort
uid 285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-19750,13625,-19000,14375"
)
tg (CPTG
uid 287,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 288,0
va (VaSet
)
xt "-18000,13500,-14800,14500"
st "Ilock_rtn"
blo "-18000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "Ilock_rtn"
t "std_logic"
o 2
suid 25,0
)
)
)
]
shape (Rectangle
uid 1584,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-19000,6000,-9000,18000"
)
oxt "15000,6000,24000,18000"
ttg (MlTextGroup
uid 1585,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*178 (Text
uid 1586,0
va (VaSet
font "Arial,8,1"
)
xt "-14250,9000,-9750,10000"
st "tripole_lib"
blo "-14250,9800"
tm "BdLibraryNameMgr"
)
*179 (Text
uid 1587,0
va (VaSet
font "Arial,8,1"
)
xt "-14250,10000,-9850,11000"
st "tri_period"
blo "-14250,10800"
tm "CptNameMgr"
)
*180 (Text
uid 1588,0
va (VaSet
font "Arial,8,1"
)
xt "-14250,11000,-11450,12000"
st "Period"
blo "-14250,11800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1589,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1590,0
text (MLText
uid 1591,0
va (VaSet
font "Courier New,8,0"
)
xt "-40000,6000,-40000,6000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1592,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-18750,16250,-17250,17750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*181 (SaComponent
uid 2879,0
optionalChildren [
*182 (CptPort
uid 2847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2848,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-33000,10625,-32250,11375"
)
tg (CPTG
uid 2849,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2850,0
va (VaSet
)
xt "-35200,10500,-33000,11500"
st "BdEn"
ju 2
blo "-33000,11300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "BdEn"
t "std_logic_vector"
b "(N_ENABLE-1 DOWNTO 0)"
o 7
suid 1,0
)
)
)
*183 (CptPort
uid 2851,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2852,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42750,10625,-42000,11375"
)
tg (CPTG
uid 2853,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2854,0
va (VaSet
)
xt "-42000,10500,-39200,11500"
st "ExpAck"
blo "-42000,11300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ExpAck"
t "std_logic_vector"
b "(N_ENABLE-1 DOWNTO 0)"
o 3
suid 2,0
)
)
)
*184 (CptPort
uid 2855,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2856,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42750,8625,-42000,9375"
)
tg (CPTG
uid 2857,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2858,0
va (VaSet
)
xt "-42000,8500,-39400,9500"
st "ExpRd"
blo "-42000,9300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ExpRd"
t "std_logic"
o 1
suid 3,0
)
)
)
*185 (CptPort
uid 2859,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2860,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42750,9625,-42000,10375"
)
tg (CPTG
uid 2861,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2862,0
va (VaSet
)
xt "-42000,9500,-39400,10500"
st "ExpWr"
blo "-42000,10300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ExpWr"
t "std_logic"
o 2
suid 4,0
)
)
)
*186 (CptPort
uid 2863,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2864,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42750,11625,-42000,12375"
)
tg (CPTG
uid 2865,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2866,0
va (VaSet
)
xt "-42000,11500,-40000,12500"
st "F8M"
blo "-42000,12300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "F8M"
t "std_logic"
o 4
suid 5,0
)
)
)
*187 (CptPort
uid 2867,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2868,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-33000,8625,-32250,9375"
)
tg (CPTG
uid 2869,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2870,0
va (VaSet
)
xt "-35300,8500,-33000,9500"
st "RdEn"
ju 2
blo "-33000,9300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RdEn"
t "std_logic"
o 5
suid 6,0
)
)
)
*188 (CptPort
uid 2871,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2872,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-33000,9625,-32250,10375"
)
tg (CPTG
uid 2873,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2874,0
va (VaSet
)
xt "-35300,9500,-33000,10500"
st "WrEn"
ju 2
blo "-33000,10300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "WrEn"
t "std_logic"
o 6
suid 7,0
)
)
)
*189 (CptPort
uid 2875,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2876,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-33000,11625,-32250,12375"
)
tg (CPTG
uid 2877,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2878,0
va (VaSet
)
xt "-36200,11500,-33000,12500"
st "BdWrEn"
ju 2
blo "-33000,12300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "BdWrEn"
t "std_logic_vector"
b "(N_ENABLE-1 DOWNTO 0)"
o 8
suid 8,0
)
)
)
]
shape (Rectangle
uid 2880,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-42000,8000,-33000,14000"
)
oxt "15000,19000,24000,25000"
ttg (MlTextGroup
uid 2881,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*190 (Text
uid 2882,0
va (VaSet
font "Arial,8,1"
)
xt "-39650,5000,-35150,6000"
st "tripole_lib"
blo "-39650,5800"
tm "BdLibraryNameMgr"
)
*191 (Text
uid 2883,0
va (VaSet
font "Arial,8,1"
)
xt "-39650,6000,-35350,7000"
st "subbus_io"
blo "-39650,6800"
tm "CptNameMgr"
)
*192 (Text
uid 2884,0
va (VaSet
font "Arial,8,1"
)
xt "-39650,7000,-36450,8000"
st "subbus"
blo "-39650,7800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2885,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2886,0
text (MLText
uid 2887,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-42000,7200,-22000,8800"
st "N_ENABLE     = 8      ( integer   )  
USE_BD_WR_EN = '0'    ( std_logic )  "
)
header ""
)
elements [
(GiElement
name "N_ENABLE"
type "integer"
value "8"
)
(GiElement
name "USE_BD_WR_EN"
type "std_logic"
value "'0'"
)
]
)
viewicon (ZoomableIcon
uid 2888,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-41750,12250,-40250,13750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*193 (PortIoIn
uid 3453,0
shape (CompositeShape
uid 3454,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3455,0
sl 0
ro 270
xt "-25000,6625,-23500,7375"
)
(Line
uid 3456,0
sl 0
ro 270
xt "-23500,7000,-23000,7000"
pts [
"-23500,7000"
"-23000,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3457,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3458,0
va (VaSet
)
xt "-28450,6500,-25750,7500"
st "WData"
ju 2
blo "-25750,7300"
tm "WireNameMgr"
)
)
)
*194 (PortIoOut
uid 3459,0
shape (CompositeShape
uid 3460,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3461,0
sl 0
ro 90
xt "-46000,10625,-44500,11375"
)
(Line
uid 3462,0
sl 0
ro 90
xt "-44500,11000,-44000,11000"
pts [
"-44000,11000"
"-44500,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3463,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3464,0
va (VaSet
)
xt "-49800,10500,-47000,11500"
st "ExpAck"
ju 2
blo "-47000,11300"
tm "WireNameMgr"
)
)
)
*195 (PortIoIn
uid 3465,0
shape (CompositeShape
uid 3466,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3467,0
sl 0
ro 270
xt "-43000,23625,-41500,24375"
)
(Line
uid 3468,0
sl 0
ro 270
xt "-41500,24000,-41000,24000"
pts [
"-41500,24000"
"-41000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3469,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3470,0
va (VaSet
)
xt "-46950,23500,-43750,24500"
st "ExpAddr"
ju 2
blo "-43750,24300"
tm "WireNameMgr"
)
)
)
*196 (PortIoIn
uid 3471,0
shape (CompositeShape
uid 3472,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3473,0
sl 0
ro 270
xt "-46000,9625,-44500,10375"
)
(Line
uid 3474,0
sl 0
ro 270
xt "-44500,10000,-44000,10000"
pts [
"-44500,10000"
"-44000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3475,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3476,0
va (VaSet
)
xt "-49350,9500,-46750,10500"
st "ExpWr"
ju 2
blo "-46750,10300"
tm "WireNameMgr"
)
)
)
*197 (PortIoIn
uid 3477,0
shape (CompositeShape
uid 3478,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3479,0
sl 0
ro 270
xt "-46000,8625,-44500,9375"
)
(Line
uid 3480,0
sl 0
ro 270
xt "-44500,9000,-44000,9000"
pts [
"-44500,9000"
"-44000,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3481,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3482,0
va (VaSet
)
xt "-49350,8500,-46750,9500"
st "ExpRd"
ju 2
blo "-46750,9300"
tm "WireNameMgr"
)
)
)
*198 (PortIoIn
uid 3483,0
shape (CompositeShape
uid 3484,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3485,0
sl 0
ro 270
xt "-43000,17625,-41500,18375"
)
(Line
uid 3486,0
sl 0
ro 270
xt "-41500,18000,-41000,18000"
pts [
"-41500,18000"
"-41000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3487,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3488,0
va (VaSet
)
xt "-47350,17500,-43750,18500"
st "ExpReset"
ju 2
blo "-43750,18300"
tm "WireNameMgr"
)
)
)
*199 (PortIoOut
uid 3489,0
shape (CompositeShape
uid 3490,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3491,0
sl 0
ro 270
xt "35500,14625,37000,15375"
)
(Line
uid 3492,0
sl 0
ro 270
xt "35000,15000,35500,15000"
pts [
"35000,15000"
"35500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3493,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3494,0
va (VaSet
)
xt "38000,14500,42600,15500"
st "tri_pulse_A"
blo "38000,15300"
tm "WireNameMgr"
)
)
)
*200 (PortIoIn
uid 3495,0
shape (CompositeShape
uid 3496,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3497,0
sl 0
ro 270
xt "-46000,11625,-44500,12375"
)
(Line
uid 3498,0
sl 0
ro 270
xt "-44500,12000,-44000,12000"
pts [
"-44500,12000"
"-44000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3499,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3500,0
va (VaSet
)
xt "-48300,11500,-47000,12500"
st "clk"
ju 2
blo "-47000,12300"
tm "WireNameMgr"
)
)
)
*201 (PortIoOut
uid 3507,0
shape (CompositeShape
uid 3508,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3509,0
sl 0
ro 270
xt "35500,29625,37000,30375"
)
(Line
uid 3510,0
sl 0
ro 270
xt "35000,30000,35500,30000"
pts [
"35000,30000"
"35500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3511,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3512,0
va (VaSet
)
xt "38000,29500,42600,30500"
st "tri_pulse_B"
blo "38000,30300"
tm "WireNameMgr"
)
)
)
*202 (PortIoOut
uid 3513,0
shape (CompositeShape
uid 3514,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3515,0
sl 0
ro 270
xt "35500,44625,37000,45375"
)
(Line
uid 3516,0
sl 0
ro 270
xt "35000,45000,35500,45000"
pts [
"35000,45000"
"35500,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3517,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3518,0
va (VaSet
)
xt "38000,44500,42700,45500"
st "tri_pulse_C"
blo "38000,45300"
tm "WireNameMgr"
)
)
)
*203 (PortIoIn
uid 3519,0
shape (CompositeShape
uid 3520,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3521,0
sl 0
ro 270
xt "-27000,13625,-25500,14375"
)
(Line
uid 3522,0
sl 0
ro 270
xt "-25500,14000,-25000,14000"
pts [
"-25500,14000"
"-25000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3523,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3524,0
va (VaSet
)
xt "-31200,13500,-28000,14500"
st "Ilock_rtn"
ju 2
blo "-28000,14300"
tm "WireNameMgr"
)
)
)
*204 (PortIoOut
uid 3525,0
shape (CompositeShape
uid 3526,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3527,0
sl 0
ro 270
xt "12500,11625,14000,12375"
)
(Line
uid 3528,0
sl 0
ro 270
xt "12000,12000,12500,12000"
pts [
"12000,12000"
"12500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3529,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3530,0
va (VaSet
)
xt "15000,11500,17800,12500"
st "IlckFail"
blo "15000,12300"
tm "WireNameMgr"
)
)
)
*205 (PortIoOut
uid 3531,0
shape (CompositeShape
uid 3532,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3533,0
sl 0
ro 270
xt "5500,7625,7000,8375"
)
(Line
uid 3534,0
sl 0
ro 270
xt "5000,8000,5500,8000"
pts [
"5000,8000"
"5500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3535,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3536,0
va (VaSet
)
xt "8000,7500,11000,8500"
st "RData1"
blo "8000,8300"
tm "WireNameMgr"
)
)
)
*206 (PortIoOut
uid 3537,0
shape (CompositeShape
uid 3538,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3539,0
sl 0
ro 270
xt "5500,6625,7000,7375"
)
(Line
uid 3540,0
sl 0
ro 270
xt "5000,7000,5500,7000"
pts [
"5000,7000"
"5500,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3541,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3542,0
va (VaSet
)
xt "8000,6500,11000,7500"
st "RData0"
blo "8000,7300"
tm "WireNameMgr"
)
)
)
*207 (PortIoOut
uid 3543,0
shape (CompositeShape
uid 3544,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3545,0
sl 0
ro 270
xt "12500,14625,14000,15375"
)
(Line
uid 3546,0
sl 0
ro 270
xt "12000,15000,12500,15000"
pts [
"12000,15000"
"12500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3547,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3548,0
va (VaSet
)
xt "15000,14500,18000,15500"
st "RData2"
blo "15000,15300"
tm "WireNameMgr"
)
)
)
*208 (PortIoOut
uid 3549,0
shape (CompositeShape
uid 3550,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3551,0
sl 0
ro 270
xt "12500,15625,14000,16375"
)
(Line
uid 3552,0
sl 0
ro 270
xt "12000,16000,12500,16000"
pts [
"12000,16000"
"12500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3553,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3554,0
va (VaSet
)
xt "15000,15500,18000,16500"
st "RData3"
blo "15000,16300"
tm "WireNameMgr"
)
)
)
*209 (PortIoOut
uid 3555,0
shape (CompositeShape
uid 3556,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3557,0
sl 0
ro 270
xt "12500,29625,14000,30375"
)
(Line
uid 3558,0
sl 0
ro 270
xt "12000,30000,12500,30000"
pts [
"12000,30000"
"12500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3559,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3560,0
va (VaSet
)
xt "15000,29500,18000,30500"
st "RData4"
blo "15000,30300"
tm "WireNameMgr"
)
)
)
*210 (PortIoOut
uid 3561,0
shape (CompositeShape
uid 3562,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3563,0
sl 0
ro 270
xt "12500,30625,14000,31375"
)
(Line
uid 3564,0
sl 0
ro 270
xt "12000,31000,12500,31000"
pts [
"12000,31000"
"12500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3565,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3566,0
va (VaSet
)
xt "15000,30500,18000,31500"
st "RData5"
blo "15000,31300"
tm "WireNameMgr"
)
)
)
*211 (PortIoOut
uid 3567,0
shape (CompositeShape
uid 3568,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3569,0
sl 0
ro 270
xt "12500,44625,14000,45375"
)
(Line
uid 3570,0
sl 0
ro 270
xt "12000,45000,12500,45000"
pts [
"12000,45000"
"12500,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3571,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3572,0
va (VaSet
)
xt "15000,44500,18000,45500"
st "RData6"
blo "15000,45300"
tm "WireNameMgr"
)
)
)
*212 (PortIoOut
uid 3573,0
shape (CompositeShape
uid 3574,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3575,0
sl 0
ro 270
xt "12500,45625,14000,46375"
)
(Line
uid 3576,0
sl 0
ro 270
xt "12000,46000,12500,46000"
pts [
"12000,46000"
"12500,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3577,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3578,0
va (VaSet
)
xt "15000,45500,18000,46500"
st "RData7"
blo "15000,46300"
tm "WireNameMgr"
)
)
)
*213 (Wire
uid 131,0
optionalChildren [
*214 (BdJunction
uid 1807,0
ps "OnConnectorStrategy"
shape (Circle
uid 1808,0
va (VaSet
vasetType 1
)
xt "-8400,14600,-7600,15400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 132,0
va (VaSet
vasetType 3
)
xt "-8250,15000,-1750,15000"
pts [
"-8250,15000"
"-5000,15000"
"-1750,15000"
]
)
start &169
end &151
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 138,0
va (VaSet
)
xt "-6000,14000,-3000,15000"
st "tri_start"
blo "-6000,14800"
tm "WireNameMgr"
)
)
on &13
)
*215 (Wire
uid 155,0
optionalChildren [
*216 (BdJunction
uid 1813,0
ps "OnConnectorStrategy"
shape (Circle
uid 1814,0
va (VaSet
vasetType 1
)
xt "-7650,15600,-6850,16400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
)
xt "-8250,16000,-1750,16000"
pts [
"-8250,16000"
"-5000,16000"
"-1750,16000"
]
)
start &173
end &150
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
)
xt "-5250,15000,-3450,16000"
st "Run"
blo "-5250,15800"
tm "WireNameMgr"
)
)
on &12
)
*217 (Wire
uid 256,0
shape (OrthoPolyLine
uid 257,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-23000,7000,-19750,7000"
pts [
"-23000,7000"
"-19750,7000"
]
)
start &193
end &170
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 261,0
va (VaSet
)
xt "-23000,6000,-20300,7000"
st "WData"
blo "-23000,6800"
tm "WireNameMgr"
)
)
on &15
)
*218 (Wire
uid 266,0
shape (OrthoPolyLine
uid 267,0
va (VaSet
vasetType 3
)
xt "-27000,10000,-19750,24000"
pts [
"-27000,24000"
"-23000,24000"
"-23000,10000"
"-19750,10000"
]
)
start &45
end &167
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 273,0
va (VaSet
)
xt "-26000,23000,-23400,24000"
st "CtrlEn"
blo "-26000,23800"
tm "WireNameMgr"
)
)
on &1
)
*219 (Wire
uid 276,0
shape (OrthoPolyLine
uid 277,0
va (VaSet
vasetType 3
)
xt "-27000,11000,-19750,25000"
pts [
"-27000,25000"
"-22000,25000"
"-22000,11000"
"-19750,11000"
]
)
start &45
end &168
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 282,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 283,0
va (VaSet
)
xt "-26000,24000,-23500,25000"
st "PerEn"
blo "-26000,24800"
tm "WireNameMgr"
)
)
on &2
)
*220 (Wire
uid 348,0
shape (OrthoPolyLine
uid 349,0
va (VaSet
vasetType 3
)
xt "-32250,9000,-19750,10000"
pts [
"-32250,10000"
"-25000,10000"
"-25000,9000"
"-19750,9000"
]
)
start &188
end &171
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 355,0
va (VaSet
)
xt "-32000,9000,-29700,10000"
st "WrEn"
blo "-32000,9800"
tm "WireNameMgr"
)
)
on &14
)
*221 (Wire
uid 382,0
shape (OrthoPolyLine
uid 383,0
va (VaSet
vasetType 3
)
xt "-21000,18000,-1750,21000"
pts [
"-21000,18000"
"-21000,21000"
"-1750,21000"
]
)
start *222 (BdJunction
uid 3447,0
ps "OnConnectorStrategy"
shape (Circle
uid 3448,0
va (VaSet
vasetType 1
)
xt "-21400,17600,-20600,18400"
radius 400
)
)
end &147
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 387,0
va (VaSet
)
xt "-6000,20000,-2400,21000"
st "ExpReset"
blo "-6000,20800"
tm "WireNameMgr"
)
)
on &11
)
*223 (Wire
uid 416,0
shape (OrthoPolyLine
uid 417,0
va (VaSet
vasetType 3
)
xt "-27000,19000,-1750,26000"
pts [
"-27000,26000"
"-19000,26000"
"-19000,19000"
"-1750,19000"
]
)
start &45
end &148
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 423,0
va (VaSet
)
xt "-26000,25000,-22200,26000"
st "AHiPerEn"
blo "-26000,25800"
tm "WireNameMgr"
)
)
on &3
)
*224 (Wire
uid 426,0
shape (OrthoPolyLine
uid 427,0
va (VaSet
vasetType 3
)
xt "-27000,20000,-1750,27000"
pts [
"-27000,27000"
"-18000,27000"
"-18000,20000"
"-1750,20000"
]
)
start &45
end &149
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 433,0
va (VaSet
)
xt "-26000,26000,-22100,27000"
st "APhaseEn"
blo "-26000,26800"
tm "WireNameMgr"
)
)
on &4
)
*225 (Wire
uid 484,0
shape (OrthoPolyLine
uid 485,0
va (VaSet
vasetType 3
)
xt "-6000,18000,-1750,18000"
pts [
"-6000,18000"
"-1750,18000"
]
)
end &153
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 491,0
va (VaSet
)
xt "-5000,17000,-2700,18000"
st "WrEn"
blo "-5000,17800"
tm "WireNameMgr"
)
)
on &14
)
*226 (Wire
uid 738,0
optionalChildren [
*227 (BdJunction
uid 2893,0
ps "OnConnectorStrategy"
shape (Circle
uid 2894,0
va (VaSet
vasetType 1
)
xt "-25399,11600,-24599,12400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 739,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-32250,11000,-25000,23000"
pts [
"-27000,23000"
"-25000,23000"
"-25000,11000"
"-32250,11000"
]
)
start &45
end &182
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 743,0
va (VaSet
)
xt "-25000,22000,-22800,23000"
st "BdEn"
blo "-25000,22800"
tm "WireNameMgr"
)
)
on &5
)
*228 (Wire
uid 1027,0
shape (OrthoPolyLine
uid 1028,0
va (VaSet
vasetType 3
)
xt "9750,29000,24250,29000"
pts [
"9750,29000"
"24250,29000"
]
)
start &57
end &90
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1030,0
va (VaSet
)
xt "11750,28000,14450,29000"
st "pulseB"
blo "11750,28800"
tm "WireNameMgr"
)
)
on &111
)
*229 (Wire
uid 1033,0
shape (OrthoPolyLine
uid 1034,0
va (VaSet
vasetType 3
)
xt "9750,32000,24250,32000"
pts [
"9750,32000"
"24250,32000"
]
)
start &61
end &88
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1036,0
va (VaSet
)
xt "11750,31000,16750,32000"
st "clk_phase_B"
blo "11750,31800"
tm "WireNameMgr"
)
)
on &109
)
*230 (Wire
uid 1037,0
shape (OrthoPolyLine
uid 1038,0
va (VaSet
vasetType 3
)
xt "21000,30000,24250,30000"
pts [
"21000,30000"
"24250,30000"
]
)
end &91
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1043,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1044,0
va (VaSet
)
xt "22000,29000,23300,30000"
st "clk"
blo "22000,29800"
tm "WireNameMgr"
)
)
on &10
)
*231 (Wire
uid 1047,0
shape (OrthoPolyLine
uid 1048,0
va (VaSet
vasetType 3
)
xt "23000,31000,24250,31000"
pts [
"23000,31000"
"24250,31000"
]
)
start &96
end &89
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1050,0
va (VaSet
isHidden 1
)
xt "24000,30000,25800,31000"
st "clkB"
blo "24000,30800"
tm "WireNameMgr"
)
)
on &97
)
*232 (Wire
uid 1091,0
shape (OrthoPolyLine
uid 1092,0
va (VaSet
vasetType 3
)
xt "23000,46000,24250,46000"
pts [
"23000,46000"
"24250,46000"
]
)
start &107
end &100
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1093,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1094,0
va (VaSet
isHidden 1
)
xt "24000,45000,25900,46000"
st "clkC"
blo "24000,45800"
tm "WireNameMgr"
)
)
on &108
)
*233 (Wire
uid 1103,0
shape (OrthoPolyLine
uid 1104,0
va (VaSet
vasetType 3
)
xt "21000,45000,24250,45000"
pts [
"21000,45000"
"24250,45000"
]
)
end &102
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1109,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1110,0
va (VaSet
)
xt "22000,44000,23300,45000"
st "clk"
blo "22000,44800"
tm "WireNameMgr"
)
)
on &10
)
*234 (Wire
uid 1113,0
shape (OrthoPolyLine
uid 1114,0
va (VaSet
vasetType 3
)
xt "9750,44000,24250,44000"
pts [
"9750,44000"
"24250,44000"
]
)
start &76
end &101
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1116,0
va (VaSet
)
xt "10000,43000,12800,44000"
st "pulseC"
blo "10000,43800"
tm "WireNameMgr"
)
)
on &112
)
*235 (Wire
uid 1119,0
shape (OrthoPolyLine
uid 1120,0
va (VaSet
vasetType 3
)
xt "9750,47000,24250,47000"
pts [
"9750,47000"
"24250,47000"
]
)
start &80
end &99
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1122,0
va (VaSet
)
xt "10000,46000,15100,47000"
st "clk_phase_C"
blo "10000,46800"
tm "WireNameMgr"
)
)
on &110
)
*236 (Wire
uid 1207,0
shape (OrthoPolyLine
uid 1208,0
va (VaSet
vasetType 3
)
xt "-10000,22000,-1750,22000"
pts [
"-10000,22000"
"-1750,22000"
]
)
end &157
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1212,0
va (VaSet
)
xt "-6000,21000,-4700,22000"
st "clk"
blo "-6000,21800"
tm "WireNameMgr"
)
)
on &10
)
*237 (Wire
uid 1221,0
shape (OrthoPolyLine
uid 1222,0
va (VaSet
vasetType 3
)
xt "9750,20000,13000,20000"
pts [
"13000,20000"
"9750,20000"
]
)
start &114
end &159
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1223,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1224,0
va (VaSet
isHidden 1
)
xt "12000,19000,13800,20000"
st "dout"
blo "12000,19800"
tm "WireNameMgr"
)
)
on &122
)
*238 (Wire
uid 1257,0
shape (OrthoPolyLine
uid 1258,0
va (VaSet
vasetType 3
)
xt "9750,14000,24250,14000"
pts [
"9750,14000"
"24250,14000"
]
)
start &154
end &126
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1260,0
va (VaSet
)
xt "11750,13000,13950,14000"
st "pulse"
blo "11750,13800"
tm "WireNameMgr"
)
)
on &132
)
*239 (Wire
uid 1263,0
shape (OrthoPolyLine
uid 1264,0
va (VaSet
vasetType 3
)
xt "9750,17000,24250,17000"
pts [
"9750,17000"
"24250,17000"
]
)
start &158
end &124
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1266,0
va (VaSet
)
xt "11750,16000,15450,17000"
st "clk_phase"
blo "11750,16800"
tm "WireNameMgr"
)
)
on &133
)
*240 (Wire
uid 1267,0
optionalChildren [
*241 (BdJunction
uid 1287,0
ps "OnConnectorStrategy"
shape (Circle
uid 1288,0
va (VaSet
vasetType 1
)
xt "22600,14600,23400,15400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1268,0
va (VaSet
vasetType 3
)
xt "20000,15000,24250,15000"
pts [
"20000,15000"
"24250,15000"
]
)
end &127
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1274,0
va (VaSet
)
xt "21000,14000,22300,15000"
st "clk"
blo "21000,14800"
tm "WireNameMgr"
)
)
on &10
)
*242 (Wire
uid 1283,0
shape (OrthoPolyLine
uid 1284,0
va (VaSet
vasetType 3
)
xt "23000,15000,24250,16000"
pts [
"23000,15000"
"23000,16000"
"24250,16000"
]
)
start &241
end &125
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1286,0
va (VaSet
isHidden 1
)
xt "23250,15000,24550,16000"
st "clk"
blo "23250,15800"
tm "WireNameMgr"
)
)
on &10
)
*243 (Wire
uid 1291,0
shape (OrthoPolyLine
uid 1292,0
va (VaSet
vasetType 3
)
xt "9750,33000,12000,33000"
pts [
"9750,33000"
"12000,33000"
]
)
start &62
end &134
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1294,0
va (VaSet
isHidden 1
)
xt "11750,32000,14750,33000"
st "PSENB"
blo "11750,32800"
tm "WireNameMgr"
)
)
on &140
)
*244 (Wire
uid 1303,0
shape (OrthoPolyLine
uid 1304,0
va (VaSet
vasetType 3
)
xt "9750,34000,12000,34000"
pts [
"9750,34000"
"12000,34000"
]
)
start &63
end &135
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1306,0
va (VaSet
isHidden 1
)
xt "11750,33000,16750,34000"
st "PSINCDECB"
blo "11750,33800"
tm "WireNameMgr"
)
)
on &141
)
*245 (Wire
uid 1315,0
shape (OrthoPolyLine
uid 1316,0
va (VaSet
vasetType 3
)
xt "9750,35000,12000,35000"
pts [
"9750,35000"
"12000,35000"
]
)
start &64
end &136
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1318,0
va (VaSet
isHidden 1
)
xt "11750,34000,15950,35000"
st "PSDONEB"
blo "11750,34800"
tm "WireNameMgr"
)
)
on &142
)
*246 (Wire
uid 1327,0
shape (OrthoPolyLine
uid 1328,0
va (VaSet
vasetType 3
)
xt "9750,48000,12000,48000"
pts [
"9750,48000"
"12000,48000"
]
)
start &81
end &137
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1330,0
va (VaSet
isHidden 1
)
xt "11750,47000,14850,48000"
st "PSENC"
blo "11750,47800"
tm "WireNameMgr"
)
)
on &143
)
*247 (Wire
uid 1339,0
shape (OrthoPolyLine
uid 1340,0
va (VaSet
vasetType 3
)
xt "9750,49000,12000,49000"
pts [
"9750,49000"
"12000,49000"
]
)
start &82
end &138
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1342,0
va (VaSet
isHidden 1
)
xt "11750,48000,16850,49000"
st "PSINCDECC"
blo "11750,48800"
tm "WireNameMgr"
)
)
on &144
)
*248 (Wire
uid 1351,0
shape (OrthoPolyLine
uid 1352,0
va (VaSet
vasetType 3
)
xt "9750,50000,12000,50000"
pts [
"9750,50000"
"12000,50000"
]
)
start &83
end &139
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1354,0
va (VaSet
isHidden 1
)
xt "11750,49000,16050,50000"
st "PSDONEC"
blo "11750,49800"
tm "WireNameMgr"
)
)
on &145
)
*249 (Wire
uid 1763,0
shape (OrthoPolyLine
uid 1764,0
va (VaSet
vasetType 3
)
xt "-10000,33000,-1750,33000"
pts [
"-10000,33000"
"-1750,33000"
]
)
end &56
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1770,0
va (VaSet
)
xt "-5000,32000,-2700,33000"
st "WrEn"
blo "-5000,32800"
tm "WireNameMgr"
)
)
on &14
)
*250 (Wire
uid 1779,0
shape (OrthoPolyLine
uid 1780,0
va (VaSet
vasetType 3
)
xt "-6000,48000,-1750,48000"
pts [
"-6000,48000"
"-1750,48000"
]
)
end &75
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1786,0
va (VaSet
)
xt "-5000,47000,-2700,48000"
st "WrEn"
blo "-5000,47800"
tm "WireNameMgr"
)
)
on &14
)
*251 (Wire
uid 1803,0
optionalChildren [
*252 (BdJunction
uid 1825,0
ps "OnConnectorStrategy"
shape (Circle
uid 1826,0
va (VaSet
vasetType 1
)
xt "-8400,29600,-7600,30400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1804,0
va (VaSet
vasetType 3
)
xt "-8000,15000,-1750,45000"
pts [
"-8000,15000"
"-8000,45000"
"-1750,45000"
]
)
start &214
end &73
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1806,0
va (VaSet
)
xt "-5750,44000,-2750,45000"
st "tri_start"
blo "-5750,44800"
tm "WireNameMgr"
)
)
on &13
)
*253 (Wire
uid 1809,0
optionalChildren [
*254 (BdJunction
uid 1819,0
ps "OnConnectorStrategy"
shape (Circle
uid 1820,0
va (VaSet
vasetType 1
)
xt "-7650,30600,-6850,31400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1810,0
va (VaSet
vasetType 3
)
xt "-7250,16000,-1750,46000"
pts [
"-1750,46000"
"-7250,46000"
"-7250,16000"
]
)
start &72
end &216
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1812,0
va (VaSet
)
xt "-4750,45000,-2950,46000"
st "Run"
blo "-4750,45800"
tm "WireNameMgr"
)
)
on &12
)
*255 (Wire
uid 1815,0
shape (OrthoPolyLine
uid 1816,0
va (VaSet
vasetType 3
)
xt "-7250,31000,-1750,31000"
pts [
"-1750,31000"
"-7250,31000"
]
)
start &53
end &254
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1818,0
va (VaSet
)
xt "-5000,30000,-3200,31000"
st "Run"
blo "-5000,30800"
tm "WireNameMgr"
)
)
on &12
)
*256 (Wire
uid 1821,0
shape (OrthoPolyLine
uid 1822,0
va (VaSet
vasetType 3
)
xt "-8000,30000,-1750,30000"
pts [
"-1750,30000"
"-8000,30000"
]
)
start &54
end &252
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1824,0
va (VaSet
)
xt "-6000,29000,-3000,30000"
st "tri_start"
blo "-6000,29800"
tm "WireNameMgr"
)
)
on &13
)
*257 (Wire
uid 1865,0
shape (OrthoPolyLine
uid 1866,0
va (VaSet
vasetType 3
)
xt "-27000,28000,-1750,34000"
pts [
"-27000,28000"
"-18000,28000"
"-18000,34000"
"-1750,34000"
]
)
start &45
end &51
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1869,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1870,0
va (VaSet
)
xt "-26000,27000,-22200,28000"
st "BHiPerEn"
blo "-26000,27800"
tm "WireNameMgr"
)
)
on &6
)
*258 (Wire
uid 1873,0
shape (OrthoPolyLine
uid 1874,0
va (VaSet
vasetType 3
)
xt "-27000,29000,-1750,35000"
pts [
"-27000,29000"
"-19000,29000"
"-19000,35000"
"-1750,35000"
]
)
start &45
end &52
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1878,0
va (VaSet
)
xt "-26000,28000,-22100,29000"
st "BPhaseEn"
blo "-26000,28800"
tm "WireNameMgr"
)
)
on &7
)
*259 (Wire
uid 1885,0
shape (OrthoPolyLine
uid 1886,0
va (VaSet
vasetType 3
)
xt "-27000,30000,-1750,49000"
pts [
"-27000,30000"
"-20000,30000"
"-20000,49000"
"-1750,49000"
]
)
start &45
end &70
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1890,0
va (VaSet
)
xt "-26000,29000,-22100,30000"
st "CHiPerEn"
blo "-26000,29800"
tm "WireNameMgr"
)
)
on &8
)
*260 (Wire
uid 1899,0
shape (OrthoPolyLine
uid 1900,0
va (VaSet
vasetType 3
)
xt "-27000,31000,-1750,50000"
pts [
"-27000,31000"
"-21000,31000"
"-21000,50000"
"-1750,50000"
]
)
start &45
end &71
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1904,0
va (VaSet
)
xt "-26000,30000,-22000,31000"
st "CPhaseEn"
blo "-26000,30800"
tm "WireNameMgr"
)
)
on &9
)
*261 (Wire
uid 2889,0
shape (OrthoPolyLine
uid 2890,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-32250,12000,-24999,12000"
pts [
"-32250,12000"
"-24999,12000"
]
)
start &189
end &227
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2892,0
va (VaSet
)
xt "-32000,10000,-29800,11000"
st "BdEn"
blo "-32000,10800"
tm "WireNameMgr"
)
)
on &5
)
*262 (Wire
uid 3231,0
shape (OrthoPolyLine
uid 3232,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-41000,24000,-35000,24000"
pts [
"-41000,24000"
"-35000,24000"
]
)
start &195
end &45
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3238,0
va (VaSet
isHidden 1
)
xt "-39250,23000,-36050,24000"
st "ExpAddr"
blo "-39250,23800"
tm "WireNameMgr"
)
)
on &16
)
*263 (Wire
uid 3239,0
shape (OrthoPolyLine
uid 3240,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,14000,-1750,14000"
pts [
"-6000,14000"
"-1750,14000"
]
)
end &152
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3246,0
va (VaSet
isHidden 1
)
xt "-4250,13000,-1550,14000"
st "WData"
blo "-4250,13800"
tm "WireNameMgr"
)
)
on &15
)
*264 (Wire
uid 3247,0
shape (OrthoPolyLine
uid 3248,0
va (VaSet
vasetType 3
)
xt "33750,15000,35000,15000"
pts [
"33750,15000"
"35000,15000"
]
)
start &128
end &199
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3254,0
va (VaSet
isHidden 1
)
xt "32000,14000,36600,15000"
st "tri_pulse_A"
blo "32000,14800"
tm "WireNameMgr"
)
)
on &17
)
*265 (Wire
uid 3255,0
shape (OrthoPolyLine
uid 3256,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,15000,12000,15000"
pts [
"9750,15000"
"12000,15000"
]
)
start &155
end &207
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3261,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3262,0
va (VaSet
isHidden 1
)
xt "10000,14000,13000,15000"
st "RData2"
blo "10000,14800"
tm "WireNameMgr"
)
)
on &18
)
*266 (Wire
uid 3263,0
shape (OrthoPolyLine
uid 3264,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,16000,12000,16000"
pts [
"9750,16000"
"12000,16000"
]
)
start &156
end &208
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3269,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3270,0
va (VaSet
isHidden 1
)
xt "10000,15000,13000,16000"
st "RData3"
blo "10000,15800"
tm "WireNameMgr"
)
)
on &19
)
*267 (Wire
uid 3271,0
optionalChildren [
&222
]
shape (OrthoPolyLine
uid 3272,0
va (VaSet
vasetType 3
)
xt "-41000,13000,-19750,18000"
pts [
"-41000,18000"
"-21000,18000"
"-21000,13000"
"-19750,13000"
]
)
start &198
end &172
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3277,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3278,0
va (VaSet
isHidden 1
)
xt "-39250,17000,-35650,18000"
st "ExpReset"
blo "-39250,17800"
tm "WireNameMgr"
)
)
on &11
)
*268 (Wire
uid 3279,0
shape (OrthoPolyLine
uid 3280,0
va (VaSet
vasetType 3
)
xt "-8250,12000,12000,12000"
pts [
"-8250,12000"
"2000,12000"
"12000,12000"
]
)
start &174
end &204
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3286,0
va (VaSet
isHidden 1
)
xt "-8000,11000,-5200,12000"
st "IlckFail"
blo "-8000,11800"
tm "WireNameMgr"
)
)
on &20
)
*269 (Wire
uid 3287,0
shape (OrthoPolyLine
uid 3288,0
va (VaSet
vasetType 3
)
xt "-25000,14000,-19750,14000"
pts [
"-25000,14000"
"-19750,14000"
]
)
start &203
end &177
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3294,0
va (VaSet
isHidden 1
)
xt "-21000,13000,-17800,14000"
st "Ilock_rtn"
blo "-21000,13800"
tm "WireNameMgr"
)
)
on &21
)
*270 (Wire
uid 3295,0
shape (OrthoPolyLine
uid 3296,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-8250,8000,5000,8000"
pts [
"-8250,8000"
"5000,8000"
]
)
start &175
end &205
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3302,0
va (VaSet
isHidden 1
)
xt "-6250,7000,-3250,8000"
st "RData1"
blo "-6250,7800"
tm "WireNameMgr"
)
)
on &22
)
*271 (Wire
uid 3303,0
shape (OrthoPolyLine
uid 3304,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-8250,7000,5000,7000"
pts [
"-8250,7000"
"5000,7000"
]
)
start &176
end &206
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3310,0
va (VaSet
isHidden 1
)
xt "-6250,6000,-3250,7000"
st "RData0"
blo "-6250,6800"
tm "WireNameMgr"
)
)
on &23
)
*272 (Wire
uid 3311,0
shape (OrthoPolyLine
uid 3312,0
va (VaSet
vasetType 3
)
xt "-6000,37000,-1750,37000"
pts [
"-1750,37000"
"-6000,37000"
]
)
start &60
ss 0
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3318,0
va (VaSet
)
xt "-6000,36000,-4700,37000"
st "clk"
blo "-6000,36800"
tm "WireNameMgr"
)
)
on &10
)
*273 (Wire
uid 3319,0
shape (OrthoPolyLine
uid 3320,0
va (VaSet
vasetType 3
)
xt "-6000,36000,-1750,36000"
pts [
"-1750,36000"
"-6000,36000"
]
)
start &50
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3326,0
va (VaSet
)
xt "-6000,35000,-2400,36000"
st "ExpReset"
blo "-6000,35800"
tm "WireNameMgr"
)
)
on &11
)
*274 (Wire
uid 3327,0
shape (OrthoPolyLine
uid 3328,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,29000,-1750,29000"
pts [
"-1750,29000"
"-6000,29000"
]
)
start &55
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3333,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3334,0
va (VaSet
isHidden 1
)
xt "-5750,28000,-3050,29000"
st "WData"
blo "-5750,28800"
tm "WireNameMgr"
)
)
on &15
)
*275 (Wire
uid 3335,0
shape (OrthoPolyLine
uid 3336,0
va (VaSet
vasetType 3
)
xt "33750,30000,35000,30000"
pts [
"33750,30000"
"35000,30000"
]
)
start &92
end &201
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3342,0
va (VaSet
isHidden 1
)
xt "31750,29000,36350,30000"
st "tri_pulse_B"
blo "31750,29800"
tm "WireNameMgr"
)
)
on &24
)
*276 (Wire
uid 3343,0
shape (OrthoPolyLine
uid 3344,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,30000,12000,30000"
pts [
"9750,30000"
"12000,30000"
]
)
start &59
end &209
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3349,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3350,0
va (VaSet
isHidden 1
)
xt "10000,29000,13000,30000"
st "RData4"
blo "10000,29800"
tm "WireNameMgr"
)
)
on &25
)
*277 (Wire
uid 3351,0
shape (OrthoPolyLine
uid 3352,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,31000,12000,31000"
pts [
"9750,31000"
"12000,31000"
]
)
start &58
end &210
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3358,0
va (VaSet
isHidden 1
)
xt "10000,30000,13000,31000"
st "RData5"
blo "10000,30800"
tm "WireNameMgr"
)
)
on &26
)
*278 (Wire
uid 3359,0
shape (OrthoPolyLine
uid 3360,0
va (VaSet
vasetType 3
)
xt "-6000,52000,-1750,52000"
pts [
"-1750,52000"
"-6000,52000"
]
)
start &79
ss 0
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3366,0
va (VaSet
)
xt "-5000,51000,-3700,52000"
st "clk"
blo "-5000,51800"
tm "WireNameMgr"
)
)
on &10
)
*279 (Wire
uid 3367,0
shape (OrthoPolyLine
uid 3368,0
va (VaSet
vasetType 3
)
xt "-6000,51000,-1750,51000"
pts [
"-1750,51000"
"-6000,51000"
]
)
start &69
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3373,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3374,0
va (VaSet
)
xt "-5000,50000,-1400,51000"
st "ExpReset"
blo "-5000,50800"
tm "WireNameMgr"
)
)
on &11
)
*280 (Wire
uid 3375,0
shape (OrthoPolyLine
uid 3376,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,44000,-1750,44000"
pts [
"-1750,44000"
"-6000,44000"
]
)
start &74
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3381,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3382,0
va (VaSet
isHidden 1
)
xt "-5000,43000,-2300,44000"
st "WData"
blo "-5000,43800"
tm "WireNameMgr"
)
)
on &15
)
*281 (Wire
uid 3383,0
shape (OrthoPolyLine
uid 3384,0
va (VaSet
vasetType 3
)
xt "33750,45000,35000,45000"
pts [
"33750,45000"
"35000,45000"
]
)
start &103
end &202
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3390,0
va (VaSet
isHidden 1
)
xt "31750,44000,36450,45000"
st "tri_pulse_C"
blo "31750,44800"
tm "WireNameMgr"
)
)
on &27
)
*282 (Wire
uid 3391,0
shape (OrthoPolyLine
uid 3392,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,45000,12000,45000"
pts [
"9750,45000"
"12000,45000"
]
)
start &78
end &211
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3398,0
va (VaSet
isHidden 1
)
xt "10000,44000,13000,45000"
st "RData6"
blo "10000,44800"
tm "WireNameMgr"
)
)
on &28
)
*283 (Wire
uid 3399,0
shape (OrthoPolyLine
uid 3400,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,46000,12000,46000"
pts [
"9750,46000"
"12000,46000"
]
)
start &77
end &212
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3405,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3406,0
va (VaSet
isHidden 1
)
xt "10000,45000,13000,46000"
st "RData7"
blo "10000,45800"
tm "WireNameMgr"
)
)
on &29
)
*284 (Wire
uid 3407,0
shape (OrthoPolyLine
uid 3408,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-44000,11000,-42750,11000"
pts [
"-42750,11000"
"-44000,11000"
]
)
start &183
end &194
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3414,0
va (VaSet
isHidden 1
)
xt "-43000,9000,-40200,10000"
st "ExpAck"
blo "-43000,9800"
tm "WireNameMgr"
)
)
on &30
)
*285 (Wire
uid 3415,0
shape (OrthoPolyLine
uid 3416,0
va (VaSet
vasetType 3
)
xt "-44000,9000,-42750,9000"
pts [
"-44000,9000"
"-42750,9000"
]
)
start &197
end &184
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3422,0
va (VaSet
isHidden 1
)
xt "-44250,8000,-41650,9000"
st "ExpRd"
blo "-44250,8800"
tm "WireNameMgr"
)
)
on &31
)
*286 (Wire
uid 3423,0
shape (OrthoPolyLine
uid 3424,0
va (VaSet
vasetType 3
)
xt "-44000,10000,-42750,10000"
pts [
"-44000,10000"
"-42750,10000"
]
)
start &196
end &185
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3430,0
va (VaSet
isHidden 1
)
xt "-44250,9000,-41650,10000"
st "ExpWr"
blo "-44250,9800"
tm "WireNameMgr"
)
)
on &32
)
*287 (Wire
uid 3431,0
shape (OrthoPolyLine
uid 3432,0
va (VaSet
vasetType 3
)
xt "-44000,12000,-42750,12000"
pts [
"-42750,12000"
"-44000,12000"
]
)
start &186
end &200
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3438,0
va (VaSet
isHidden 1
)
xt "-43000,10000,-41700,11000"
st "clk"
blo "-43000,10800"
tm "WireNameMgr"
)
)
on &10
)
*288 (Wire
uid 3439,0
shape (OrthoPolyLine
uid 3440,0
va (VaSet
vasetType 3
)
xt "-32250,9000,-29000,9000"
pts [
"-32250,9000"
"-29000,9000"
]
)
start &187
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 3445,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3446,0
va (VaSet
)
xt "-32000,8000,-29700,9000"
st "RdEn"
blo "-32000,8800"
tm "WireNameMgr"
)
)
on &33
)
*289 (Wire
uid 3579,0
shape (OrthoPolyLine
uid 3580,0
va (VaSet
vasetType 3
)
xt "-24000,12000,-19750,12000"
pts [
"-24000,12000"
"-19750,12000"
]
)
end &166
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3586,0
va (VaSet
isHidden 1
)
xt "-26000,11000,-24700,12000"
st "clk"
blo "-26000,11800"
tm "WireNameMgr"
)
)
on &10
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *290 (PackageList
uid 175,0
stg "VerticalLayoutStrategy"
textVec [
*291 (Text
uid 176,0
va (VaSet
font "arial,8,1"
)
xt "-58000,2000,-52600,3000"
st "Package List"
blo "-58000,2800"
)
*292 (MLText
uid 177,0
va (VaSet
)
xt "-58000,3000,-45600,7000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 178,0
stg "VerticalLayoutStrategy"
textVec [
*293 (Text
uid 179,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*294 (Text
uid 180,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*295 (MLText
uid 181,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*296 (Text
uid 182,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*297 (MLText
uid 183,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*298 (Text
uid 184,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*299 (MLText
uid 185,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1281,1010"
viewArea "-59600,400,54857,93552"
cachedDiagramExtent "-58000,0,43000,80000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 65
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-62000,1000"
lastUid 1467,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*300 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*301 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*302 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*303 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*304 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*305 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*306 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*307 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*308 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*309 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*310 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*311 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*312 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*313 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*314 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*315 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*316 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*317 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*318 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*319 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*320 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-57000,31000,-51600,32000"
st "Declarations"
blo "-57000,31800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-57000,32000,-54300,33000"
st "Ports:"
blo "-57000,32800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-57000,31000,-53200,32000"
st "Pre User:"
blo "-57000,31800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-57000,31000,-57000,31000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-57000,55400,-49900,56400"
st "Diagram Signals:"
blo "-57000,56200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-57000,31000,-52300,32000"
st "Post User:"
blo "-57000,31800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-57000,31000,-57000,31000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 87,0
usingSuid 1
emptyRow *321 (LEmptyRow
)
uid 188,0
optionalChildren [
*322 (RefLabelRowHdr
)
*323 (TitleRowHdr
)
*324 (FilterRowHdr
)
*325 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*326 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*327 (GroupColHdr
tm "GroupColHdrMgr"
)
*328 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*329 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*330 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*331 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*332 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*333 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*334 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CtrlEn"
t "std_logic"
o 32
suid 1,0
)
)
uid 77,0
)
*335 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PerEn"
t "std_logic"
o 33
suid 2,0
)
)
uid 79,0
)
*336 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AHiPerEn"
t "std_logic"
o 25
suid 3,0
)
)
uid 81,0
)
*337 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "APhaseEn"
t "std_logic"
o 26
suid 4,0
)
)
uid 83,0
)
*338 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "BdEn"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 29
suid 5,0
)
)
uid 85,0
)
*339 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BHiPerEn"
t "std_logic"
o 27
suid 6,0
)
)
uid 87,0
)
*340 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BPhaseEn"
t "std_logic"
o 28
suid 7,0
)
)
uid 89,0
)
*341 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CHiPerEn"
t "std_logic"
o 30
suid 8,0
)
)
uid 91,0
)
*342 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CPhaseEn"
t "std_logic"
o 31
suid 9,0
)
)
uid 93,0
)
*343 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 8
suid 10,0
)
)
uid 95,0
)
*344 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpReset"
t "std_logic"
o 3
suid 11,0
)
)
uid 97,0
)
*345 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Run"
t "std_logic"
o 35
suid 12,0
)
)
uid 99,0
)
*346 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tri_start"
t "std_logic"
o 40
suid 13,0
)
)
uid 101,0
)
*347 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn"
t "std_logic"
o 36
suid 14,0
)
)
uid 103,0
)
*348 (LeafLogPort
port (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 15,0
)
)
uid 105,0
)
*349 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
suid 16,0
)
)
uid 107,0
)
*350 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tri_pulse_A"
t "std_logic"
o 22
suid 17,0
)
)
uid 109,0
)
*351 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
suid 18,0
)
)
uid 111,0
)
*352 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData3"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 16
suid 19,0
)
)
uid 113,0
)
*353 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "IlckFail"
t "std_logic"
o 10
suid 20,0
)
)
uid 115,0
)
*354 (LeafLogPort
port (LogicalPort
decl (Decl
n "Ilock_rtn"
t "std_logic"
o 5
suid 21,0
)
)
uid 117,0
)
*355 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 14
suid 22,0
)
)
uid 119,0
)
*356 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 23,0
)
)
uid 121,0
)
*357 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tri_pulse_B"
t "std_logic"
o 23
suid 24,0
)
)
uid 123,0
)
*358 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData4"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 17
suid 25,0
)
)
uid 125,0
)
*359 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData5"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 18
suid 26,0
)
)
uid 127,0
)
*360 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tri_pulse_C"
t "std_logic"
o 24
suid 27,0
)
)
uid 129,0
)
*361 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData6"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 19
suid 28,0
)
)
uid 131,0
)
*362 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData7"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 20
suid 29,0
)
)
uid 133,0
)
*363 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 30,0
)
)
uid 135,0
)
*364 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpRd"
t "std_logic"
o 2
suid 31,0
)
)
uid 137,0
)
*365 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpWr"
t "std_logic"
o 4
suid 32,0
)
)
uid 139,0
)
*366 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "RdEn"
t "std_logic"
o 34
suid 33,0
)
)
uid 141,0
)
*367 (LeafLogPort
port (LogicalPort
decl (Decl
n "clkB"
t "std_logic"
o 42
suid 62,0
)
)
uid 1131,0
)
*368 (LeafLogPort
port (LogicalPort
decl (Decl
n "clkC"
t "std_logic"
o 43
suid 64,0
)
)
uid 1133,0
)
*369 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_phase_B"
t "std_logic"
o 41
suid 67,0
)
)
uid 1135,0
)
*370 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_phase_C"
t "std_logic"
o 45
suid 68,0
)
)
uid 1137,0
)
*371 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pulseB"
t "std_logic"
o 40
suid 69,0
)
)
uid 1139,0
)
*372 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pulseC"
t "std_logic"
o 44
suid 70,0
)
)
uid 1141,0
)
*373 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dout"
t "std_logic"
o 40
suid 73,0
)
)
uid 1373,0
)
*374 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pulse"
t "std_logic"
o 41
suid 74,0
)
)
uid 1375,0
)
*375 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_phase"
t "std_logic"
o 42
suid 75,0
)
)
uid 1377,0
)
*376 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "PSENB"
t "std_logic"
o 43
suid 82,0
)
)
uid 1379,0
)
*377 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "PSINCDECB"
t "std_logic"
o 44
suid 83,0
)
)
uid 1381,0
)
*378 (LeafLogPort
port (LogicalPort
decl (Decl
n "PSDONEB"
t "std_logic"
o 45
suid 84,0
)
)
uid 1383,0
)
*379 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "PSENC"
t "std_logic"
o 46
suid 85,0
)
)
uid 1385,0
)
*380 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "PSINCDECC"
t "std_logic"
o 47
suid 86,0
)
)
uid 1387,0
)
*381 (LeafLogPort
port (LogicalPort
decl (Decl
n "PSDONEC"
t "std_logic"
o 48
suid 87,0
)
)
uid 1389,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 201,0
optionalChildren [
*382 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *383 (MRCItem
litem &321
pos 48
dimension 20
)
uid 203,0
optionalChildren [
*384 (MRCItem
litem &322
pos 0
dimension 20
uid 204,0
)
*385 (MRCItem
litem &323
pos 1
dimension 23
uid 205,0
)
*386 (MRCItem
litem &324
pos 2
hidden 1
dimension 20
uid 206,0
)
*387 (MRCItem
litem &334
pos 20
dimension 20
uid 78,0
)
*388 (MRCItem
litem &335
pos 21
dimension 20
uid 80,0
)
*389 (MRCItem
litem &336
pos 22
dimension 20
uid 82,0
)
*390 (MRCItem
litem &337
pos 23
dimension 20
uid 84,0
)
*391 (MRCItem
litem &338
pos 24
dimension 20
uid 86,0
)
*392 (MRCItem
litem &339
pos 25
dimension 20
uid 88,0
)
*393 (MRCItem
litem &340
pos 26
dimension 20
uid 90,0
)
*394 (MRCItem
litem &341
pos 27
dimension 20
uid 92,0
)
*395 (MRCItem
litem &342
pos 28
dimension 20
uid 94,0
)
*396 (MRCItem
litem &343
pos 0
dimension 20
uid 96,0
)
*397 (MRCItem
litem &344
pos 1
dimension 20
uid 98,0
)
*398 (MRCItem
litem &345
pos 29
dimension 20
uid 100,0
)
*399 (MRCItem
litem &346
pos 30
dimension 20
uid 102,0
)
*400 (MRCItem
litem &347
pos 31
dimension 20
uid 104,0
)
*401 (MRCItem
litem &348
pos 2
dimension 20
uid 106,0
)
*402 (MRCItem
litem &349
pos 3
dimension 20
uid 108,0
)
*403 (MRCItem
litem &350
pos 4
dimension 20
uid 110,0
)
*404 (MRCItem
litem &351
pos 5
dimension 20
uid 112,0
)
*405 (MRCItem
litem &352
pos 6
dimension 20
uid 114,0
)
*406 (MRCItem
litem &353
pos 7
dimension 20
uid 116,0
)
*407 (MRCItem
litem &354
pos 8
dimension 20
uid 118,0
)
*408 (MRCItem
litem &355
pos 9
dimension 20
uid 120,0
)
*409 (MRCItem
litem &356
pos 10
dimension 20
uid 122,0
)
*410 (MRCItem
litem &357
pos 11
dimension 20
uid 124,0
)
*411 (MRCItem
litem &358
pos 12
dimension 20
uid 126,0
)
*412 (MRCItem
litem &359
pos 13
dimension 20
uid 128,0
)
*413 (MRCItem
litem &360
pos 14
dimension 20
uid 130,0
)
*414 (MRCItem
litem &361
pos 15
dimension 20
uid 132,0
)
*415 (MRCItem
litem &362
pos 16
dimension 20
uid 134,0
)
*416 (MRCItem
litem &363
pos 17
dimension 20
uid 136,0
)
*417 (MRCItem
litem &364
pos 18
dimension 20
uid 138,0
)
*418 (MRCItem
litem &365
pos 19
dimension 20
uid 140,0
)
*419 (MRCItem
litem &366
pos 32
dimension 20
uid 142,0
)
*420 (MRCItem
litem &367
pos 33
dimension 20
uid 1132,0
)
*421 (MRCItem
litem &368
pos 34
dimension 20
uid 1134,0
)
*422 (MRCItem
litem &369
pos 35
dimension 20
uid 1136,0
)
*423 (MRCItem
litem &370
pos 36
dimension 20
uid 1138,0
)
*424 (MRCItem
litem &371
pos 37
dimension 20
uid 1140,0
)
*425 (MRCItem
litem &372
pos 38
dimension 20
uid 1142,0
)
*426 (MRCItem
litem &373
pos 39
dimension 20
uid 1374,0
)
*427 (MRCItem
litem &374
pos 40
dimension 20
uid 1376,0
)
*428 (MRCItem
litem &375
pos 41
dimension 20
uid 1378,0
)
*429 (MRCItem
litem &376
pos 42
dimension 20
uid 1380,0
)
*430 (MRCItem
litem &377
pos 43
dimension 20
uid 1382,0
)
*431 (MRCItem
litem &378
pos 44
dimension 20
uid 1384,0
)
*432 (MRCItem
litem &379
pos 45
dimension 20
uid 1386,0
)
*433 (MRCItem
litem &380
pos 46
dimension 20
uid 1388,0
)
*434 (MRCItem
litem &381
pos 47
dimension 20
uid 1390,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 207,0
optionalChildren [
*435 (MRCItem
litem &325
pos 0
dimension 20
uid 208,0
)
*436 (MRCItem
litem &327
pos 1
dimension 50
uid 209,0
)
*437 (MRCItem
litem &328
pos 2
dimension 100
uid 210,0
)
*438 (MRCItem
litem &329
pos 3
dimension 50
uid 211,0
)
*439 (MRCItem
litem &330
pos 4
dimension 100
uid 212,0
)
*440 (MRCItem
litem &331
pos 5
dimension 100
uid 213,0
)
*441 (MRCItem
litem &332
pos 6
dimension 50
uid 214,0
)
*442 (MRCItem
litem &333
pos 7
dimension 80
uid 215,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 202,0
vaOverrides [
]
)
]
)
uid 187,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *443 (LEmptyRow
)
uid 217,0
optionalChildren [
*444 (RefLabelRowHdr
)
*445 (TitleRowHdr
)
*446 (FilterRowHdr
)
*447 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*448 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*449 (GroupColHdr
tm "GroupColHdrMgr"
)
*450 (NameColHdr
tm "GenericNameColHdrMgr"
)
*451 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*452 (InitColHdr
tm "GenericValueColHdrMgr"
)
*453 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*454 (EolColHdr
tm "GenericEolColHdrMgr"
)
*455 (LogGeneric
generic (GiElement
name "DELAY_BITS"
type "integer"
value "7"
)
uid 1391,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 229,0
optionalChildren [
*456 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *457 (MRCItem
litem &443
pos 1
dimension 20
)
uid 231,0
optionalChildren [
*458 (MRCItem
litem &444
pos 0
dimension 20
uid 232,0
)
*459 (MRCItem
litem &445
pos 1
dimension 23
uid 233,0
)
*460 (MRCItem
litem &446
pos 2
hidden 1
dimension 20
uid 234,0
)
*461 (MRCItem
litem &455
pos 0
dimension 20
uid 1392,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 235,0
optionalChildren [
*462 (MRCItem
litem &447
pos 0
dimension 20
uid 236,0
)
*463 (MRCItem
litem &449
pos 1
dimension 50
uid 237,0
)
*464 (MRCItem
litem &450
pos 2
dimension 100
uid 238,0
)
*465 (MRCItem
litem &451
pos 3
dimension 100
uid 239,0
)
*466 (MRCItem
litem &452
pos 4
dimension 50
uid 240,0
)
*467 (MRCItem
litem &453
pos 5
dimension 50
uid 241,0
)
*468 (MRCItem
litem &454
pos 6
dimension 80
uid 242,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 230,0
vaOverrides [
]
)
]
)
uid 216,0
type 1
)
activeModelName "BlockDiag"
)
