Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed May 29 21:43:07 2024
| Host         : sebastian-MAX-L5 running 64-bit Linux Mint 20.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    85          
TIMING-16  Warning           Large setup violation          3           
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (85)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (142)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (85)
-------------------------
 There are 67 register/latch pins with no clock driven by root clock pin: baud_gen/tick_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: receptor/recibido_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (142)
--------------------------------------------------
 There are 142 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.206      -60.163                    163                 2713        0.139        0.000                      0                 2713        4.500        0.000                       0                  1586  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.206      -60.163                    163                 2713        0.139        0.000                      0                 2713        4.500        0.000                       0                  1586  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          163  Failing Endpoints,  Worst Slack       -1.206ns,  Total Violation      -60.163ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.206ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 1.324ns (21.482%)  route 4.839ns (78.518%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns = ( 10.321 - 5.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.625     5.910    ex/i_clk
    SLICE_X61Y94         FDRE                                         r  ex/op_tmp_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     6.366 r  ex/op_tmp_reg[2]_replica/Q
                         net (fo=11, routed)          0.748     7.115    ex/alu/op_tmp[2]_repN_alias
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.124     7.239 r  ex/alu/o_res_inferred_i_523/O
                         net (fo=1, routed)           0.580     7.819    ex/alu/o_res_inferred_i_523_n_0
    SLICE_X61Y95         LUT4 (Prop_lut4_I0_O)        0.124     7.943 r  ex/alu/o_res_inferred_i_359/O
                         net (fo=1, routed)           0.433     8.376    ex/alu/o_res_inferred_i_359_n_0
    SLICE_X61Y95         LUT4 (Prop_lut4_I1_O)        0.124     8.500 r  ex/alu/o_res_inferred_i_165/O
                         net (fo=146, routed)         1.513    10.012    ex/alu/o_res_inferred_i_165_n_0
    SLICE_X60Y89         LUT5 (Prop_lut5_I0_O)        0.124    10.136 r  ex/alu/o_res_inferred_i_330/O
                         net (fo=1, routed)           0.490    10.626    ex/alu/o_res_inferred_i_330_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.750 r  ex/alu/o_res_inferred_i_147/O
                         net (fo=1, routed)           0.791    11.541    ex/alu/o_res_inferred_i_147_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.665 r  ex/alu/o_res_inferred_i_29/O
                         net (fo=3, routed)           0.285    11.950    ex/o_res_orig[3]
    SLICE_X63Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.074 r  ex/o_res_inferred__1_i_29_comp/O
                         net (fo=1, routed)           0.000    12.074    exmem/res_tmp_reg[31]_0[3]
    SLICE_X63Y88         FDRE                                         r  exmem/res_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.506    10.321    exmem/i_clk
    SLICE_X63Y88         FDRE                                         r  exmem/res_tmp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.869    
                         clock uncertainty           -0.035    10.834    
    SLICE_X63Y88         FDRE (Setup_fdre_C_D)        0.034    10.868    exmem/res_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                 -1.206    

Slack (VIOLATED) :        -1.023ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 1.324ns (22.084%)  route 4.671ns (77.916%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns = ( 10.322 - 5.000 ) 
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.626     5.911    ex/i_clk
    SLICE_X63Y95         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     6.367 r  ex/op_tmp_reg[1]/Q
                         net (fo=17, routed)          0.553     6.920    ex/alu/alu_tmp_reg[2][1]
    SLICE_X62Y94         LUT3 (Prop_lut3_I1_O)        0.124     7.044 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=20, routed)          0.762     7.806    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X63Y94         LUT2 (Prop_lut2_I1_O)        0.124     7.930 f  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=8, routed)           0.452     8.383    ex/alu/sel0[1]
    SLICE_X63Y92         LUT3 (Prop_lut3_I1_O)        0.124     8.507 r  ex/alu/o_res_inferred_i_176/O
                         net (fo=2, routed)           0.809     9.316    ex/alu/o_res_inferred_i_176_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.440 r  ex/alu/o_res_inferred_i_171/O
                         net (fo=1, routed)           0.414     9.853    ex/alu/o_res_inferred_i_171_n_0
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.977 r  ex/alu/o_res_inferred_i_35/O
                         net (fo=34, routed)          1.371    11.348    ex/alu/o_res_inferred_i_35_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124    11.472 r  ex/alu/o_res_inferred_i_32/O
                         net (fo=3, routed)           0.311    11.783    ex/o_res_orig[0]
    SLICE_X65Y90         LUT4 (Prop_lut4_I0_O)        0.124    11.907 r  ex/o_res_inferred__1_i_32/O
                         net (fo=1, routed)           0.000    11.907    exmem/res_tmp_reg[31]_0[0]
    SLICE_X65Y90         FDRE                                         r  exmem/res_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.507    10.322    exmem/i_clk
    SLICE_X65Y90         FDRE                                         r  exmem/res_tmp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.563    10.884    
                         clock uncertainty           -0.035    10.849    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.035    10.884    exmem/res_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.884    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                 -1.023    

Slack (VIOLATED) :        -1.016ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.324ns (21.985%)  route 4.698ns (78.015%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns = ( 10.321 - 5.000 ) 
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.626     5.911    ex/i_clk
    SLICE_X63Y95         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     6.367 r  ex/op_tmp_reg[1]/Q
                         net (fo=17, routed)          0.553     6.920    ex/alu/alu_tmp_reg[2][1]
    SLICE_X62Y94         LUT3 (Prop_lut3_I1_O)        0.124     7.044 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=20, routed)          0.762     7.806    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X63Y94         LUT2 (Prop_lut2_I1_O)        0.124     7.930 f  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=8, routed)           0.452     8.383    ex/alu/sel0[1]
    SLICE_X63Y92         LUT3 (Prop_lut3_I1_O)        0.124     8.507 r  ex/alu/o_res_inferred_i_176/O
                         net (fo=2, routed)           0.809     9.316    ex/alu/o_res_inferred_i_176_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.440 r  ex/alu/o_res_inferred_i_171/O
                         net (fo=1, routed)           0.414     9.853    ex/alu/o_res_inferred_i_171_n_0
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.977 r  ex/alu/o_res_inferred_i_35/O
                         net (fo=34, routed)          1.414    11.392    ex/alu/o_res_inferred_i_35_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I2_O)        0.124    11.516 r  ex/alu/o_res_inferred_i_22/O
                         net (fo=2, routed)           0.294    11.810    ex/o_res_orig[10]
    SLICE_X60Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.934 r  ex/o_res_inferred__1_i_22/O
                         net (fo=1, routed)           0.000    11.934    exmem/res_tmp_reg[31]_0[10]
    SLICE_X60Y90         FDRE                                         r  exmem/res_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.506    10.321    exmem/i_clk
    SLICE_X60Y90         FDRE                                         r  exmem/res_tmp_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.869    
                         clock uncertainty           -0.035    10.834    
    SLICE_X60Y90         FDRE (Setup_fdre_C_D)        0.084    10.918    exmem/res_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                 -1.016    

Slack (VIOLATED) :        -0.962ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 1.324ns (22.417%)  route 4.582ns (77.583%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 10.258 - 5.000 ) 
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.626     5.911    ex/i_clk
    SLICE_X63Y95         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     6.367 r  ex/op_tmp_reg[1]/Q
                         net (fo=17, routed)          0.553     6.920    ex/alu/alu_tmp_reg[2][1]
    SLICE_X62Y94         LUT3 (Prop_lut3_I1_O)        0.124     7.044 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=20, routed)          0.762     7.806    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X63Y94         LUT2 (Prop_lut2_I1_O)        0.124     7.930 f  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=8, routed)           0.452     8.383    ex/alu/sel0[1]
    SLICE_X63Y92         LUT3 (Prop_lut3_I1_O)        0.124     8.507 r  ex/alu/o_res_inferred_i_176/O
                         net (fo=2, routed)           0.809     9.316    ex/alu/o_res_inferred_i_176_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.440 r  ex/alu/o_res_inferred_i_171/O
                         net (fo=1, routed)           0.414     9.853    ex/alu/o_res_inferred_i_171_n_0
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.977 r  ex/alu/o_res_inferred_i_35/O
                         net (fo=34, routed)          1.289    11.267    ex/alu/o_res_inferred_i_35_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.391 r  ex/alu/o_res_inferred_i_6/O
                         net (fo=1, routed)           0.303    11.694    ex/o_res_orig[26]
    SLICE_X56Y95         LUT3 (Prop_lut3_I2_O)        0.124    11.818 r  ex/o_res_inferred__1_i_6/O
                         net (fo=1, routed)           0.000    11.818    exmem/res_tmp_reg[31]_0[26]
    SLICE_X56Y95         FDRE                                         r  exmem/res_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.443    10.258    exmem/i_clk
    SLICE_X56Y95         FDRE                                         r  exmem/res_tmp_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.806    
                         clock uncertainty           -0.035    10.771    
    SLICE_X56Y95         FDRE (Setup_fdre_C_D)        0.084    10.855    exmem/res_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         10.855    
                         arrival time                         -11.818    
  -------------------------------------------------------------------
                         slack                                 -0.962    

Slack (VIOLATED) :        -0.933ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 1.324ns (22.240%)  route 4.629ns (77.760%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.323ns = ( 10.323 - 5.000 ) 
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.626     5.911    ex/i_clk
    SLICE_X63Y95         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     6.367 r  ex/op_tmp_reg[1]/Q
                         net (fo=17, routed)          0.553     6.920    ex/alu/alu_tmp_reg[2][1]
    SLICE_X62Y94         LUT3 (Prop_lut3_I1_O)        0.124     7.044 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=20, routed)          0.762     7.806    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X63Y94         LUT2 (Prop_lut2_I1_O)        0.124     7.930 f  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=8, routed)           0.452     8.383    ex/alu/sel0[1]
    SLICE_X63Y92         LUT3 (Prop_lut3_I1_O)        0.124     8.507 r  ex/alu/o_res_inferred_i_176/O
                         net (fo=2, routed)           0.809     9.316    ex/alu/o_res_inferred_i_176_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.440 r  ex/alu/o_res_inferred_i_171/O
                         net (fo=1, routed)           0.414     9.853    ex/alu/o_res_inferred_i_171_n_0
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.977 r  ex/alu/o_res_inferred_i_35/O
                         net (fo=34, routed)          1.306    11.284    ex/alu/o_res_inferred_i_35_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I2_O)        0.124    11.408 r  ex/alu/o_res_inferred_i_25/O
                         net (fo=3, routed)           0.333    11.741    ex/o_res_orig[7]
    SLICE_X64Y91         LUT6 (Prop_lut6_I5_O)        0.124    11.865 r  ex/o_res_inferred__1_i_25/O
                         net (fo=1, routed)           0.000    11.865    exmem/res_tmp_reg[31]_0[7]
    SLICE_X64Y91         FDRE                                         r  exmem/res_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.508    10.323    exmem/i_clk
    SLICE_X64Y91         FDRE                                         r  exmem/res_tmp_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.563    10.885    
                         clock uncertainty           -0.035    10.850    
    SLICE_X64Y91         FDRE (Setup_fdre_C_D)        0.082    10.932    exmem/res_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.932    
                         arrival time                         -11.865    
  -------------------------------------------------------------------
                         slack                                 -0.933    

Slack (VIOLATED) :        -0.897ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 1.324ns (22.564%)  route 4.544ns (77.436%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.323ns = ( 10.323 - 5.000 ) 
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.626     5.911    ex/i_clk
    SLICE_X63Y95         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     6.367 r  ex/op_tmp_reg[1]/Q
                         net (fo=17, routed)          0.553     6.920    ex/alu/alu_tmp_reg[2][1]
    SLICE_X62Y94         LUT3 (Prop_lut3_I1_O)        0.124     7.044 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=20, routed)          0.762     7.806    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X63Y94         LUT2 (Prop_lut2_I1_O)        0.124     7.930 f  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=8, routed)           0.452     8.383    ex/alu/sel0[1]
    SLICE_X63Y92         LUT3 (Prop_lut3_I1_O)        0.124     8.507 r  ex/alu/o_res_inferred_i_176/O
                         net (fo=2, routed)           0.809     9.316    ex/alu/o_res_inferred_i_176_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.440 r  ex/alu/o_res_inferred_i_171/O
                         net (fo=1, routed)           0.414     9.853    ex/alu/o_res_inferred_i_171_n_0
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.977 r  ex/alu/o_res_inferred_i_35/O
                         net (fo=34, routed)          1.375    11.352    ex/alu/o_res_inferred_i_35_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I2_O)        0.124    11.476 r  ex/alu/o_res_inferred_i_26/O
                         net (fo=3, routed)           0.179    11.655    ex/o_res_orig[6]
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.124    11.779 r  ex/o_res_inferred__1_i_26/O
                         net (fo=1, routed)           0.000    11.779    exmem/res_tmp_reg[31]_0[6]
    SLICE_X65Y91         FDRE                                         r  exmem/res_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.508    10.323    exmem/i_clk
    SLICE_X65Y91         FDRE                                         r  exmem/res_tmp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.563    10.885    
                         clock uncertainty           -0.035    10.850    
    SLICE_X65Y91         FDRE (Setup_fdre_C_D)        0.032    10.882    exmem/res_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.882    
                         arrival time                         -11.779    
  -------------------------------------------------------------------
                         slack                                 -0.897    

Slack (VIOLATED) :        -0.874ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 1.324ns (22.767%)  route 4.491ns (77.233%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns = ( 10.256 - 5.000 ) 
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.626     5.911    ex/i_clk
    SLICE_X63Y95         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     6.367 r  ex/op_tmp_reg[1]/Q
                         net (fo=17, routed)          0.553     6.920    ex/alu/alu_tmp_reg[2][1]
    SLICE_X62Y94         LUT3 (Prop_lut3_I1_O)        0.124     7.044 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=20, routed)          0.762     7.806    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X63Y94         LUT2 (Prop_lut2_I1_O)        0.124     7.930 f  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=8, routed)           0.452     8.383    ex/alu/sel0[1]
    SLICE_X63Y92         LUT3 (Prop_lut3_I1_O)        0.124     8.507 r  ex/alu/o_res_inferred_i_176/O
                         net (fo=2, routed)           0.809     9.316    ex/alu/o_res_inferred_i_176_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.440 r  ex/alu/o_res_inferred_i_171/O
                         net (fo=1, routed)           0.414     9.853    ex/alu/o_res_inferred_i_171_n_0
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.977 r  ex/alu/o_res_inferred_i_35/O
                         net (fo=34, routed)          1.049    11.026    ex/alu/o_res_inferred_i_35_n_0
    SLICE_X54Y92         LUT4 (Prop_lut4_I2_O)        0.124    11.150 r  ex/alu/o_res_inferred_i_11_comp/O
                         net (fo=1, routed)           0.453    11.603    ex/o_res_orig[21]
    SLICE_X54Y91         LUT6 (Prop_lut6_I4_O)        0.124    11.727 r  ex/o_res_inferred__1_i_11_comp/O
                         net (fo=1, routed)           0.000    11.727    exmem/res_tmp_reg[31]_0[21]
    SLICE_X54Y91         FDRE                                         r  exmem/res_tmp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.441    10.256    exmem/i_clk
    SLICE_X54Y91         FDRE                                         r  exmem/res_tmp_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.804    
                         clock uncertainty           -0.035    10.769    
    SLICE_X54Y91         FDRE (Setup_fdre_C_D)        0.084    10.853    exmem/res_tmp_reg[21]
  -------------------------------------------------------------------
                         required time                         10.853    
                         arrival time                         -11.727    
  -------------------------------------------------------------------
                         slack                                 -0.874    

Slack (VIOLATED) :        -0.873ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 1.324ns (22.955%)  route 4.444ns (77.045%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 10.258 - 5.000 ) 
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.626     5.911    ex/i_clk
    SLICE_X63Y95         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     6.367 r  ex/op_tmp_reg[1]/Q
                         net (fo=17, routed)          0.553     6.920    ex/alu/alu_tmp_reg[2][1]
    SLICE_X62Y94         LUT3 (Prop_lut3_I1_O)        0.124     7.044 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=20, routed)          0.762     7.806    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X63Y94         LUT2 (Prop_lut2_I1_O)        0.124     7.930 f  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=8, routed)           0.452     8.383    ex/alu/sel0[1]
    SLICE_X63Y92         LUT3 (Prop_lut3_I1_O)        0.124     8.507 r  ex/alu/o_res_inferred_i_176/O
                         net (fo=2, routed)           0.809     9.316    ex/alu/o_res_inferred_i_176_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.440 r  ex/alu/o_res_inferred_i_171/O
                         net (fo=1, routed)           0.414     9.853    ex/alu/o_res_inferred_i_171_n_0
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.977 r  ex/alu/o_res_inferred_i_35/O
                         net (fo=34, routed)          1.300    11.277    ex/alu/o_res_inferred_i_35_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I2_O)        0.124    11.401 r  ex/alu/o_res_inferred_i_3/O
                         net (fo=1, routed)           0.154    11.555    ex/o_res_orig[29]
    SLICE_X55Y97         LUT3 (Prop_lut3_I2_O)        0.124    11.679 r  ex/o_res_inferred__1_i_3/O
                         net (fo=1, routed)           0.000    11.679    exmem/res_tmp_reg[31]_0[29]
    SLICE_X55Y97         FDRE                                         r  exmem/res_tmp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.443    10.258    exmem/i_clk
    SLICE_X55Y97         FDRE                                         r  exmem/res_tmp_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.806    
                         clock uncertainty           -0.035    10.771    
    SLICE_X55Y97         FDRE (Setup_fdre_C_D)        0.035    10.806    exmem/res_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         10.806    
                         arrival time                         -11.679    
  -------------------------------------------------------------------
                         slack                                 -0.873    

Slack (VIOLATED) :        -0.864ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 1.324ns (22.814%)  route 4.479ns (77.186%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns = ( 10.256 - 5.000 ) 
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.626     5.911    ex/i_clk
    SLICE_X63Y95         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     6.367 r  ex/op_tmp_reg[1]/Q
                         net (fo=17, routed)          0.553     6.920    ex/alu/alu_tmp_reg[2][1]
    SLICE_X62Y94         LUT3 (Prop_lut3_I1_O)        0.124     7.044 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=20, routed)          0.762     7.806    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X63Y94         LUT2 (Prop_lut2_I1_O)        0.124     7.930 f  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=8, routed)           0.452     8.383    ex/alu/sel0[1]
    SLICE_X63Y92         LUT3 (Prop_lut3_I1_O)        0.124     8.507 r  ex/alu/o_res_inferred_i_176/O
                         net (fo=2, routed)           0.809     9.316    ex/alu/o_res_inferred_i_176_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.440 r  ex/alu/o_res_inferred_i_171/O
                         net (fo=1, routed)           0.414     9.853    ex/alu/o_res_inferred_i_171_n_0
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.977 r  ex/alu/o_res_inferred_i_35/O
                         net (fo=34, routed)          1.325    11.302    ex/alu/o_res_inferred_i_35_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124    11.426 r  ex/alu/o_res_inferred_i_19/O
                         net (fo=1, routed)           0.165    11.591    ex/o_res_orig[13]
    SLICE_X54Y91         LUT3 (Prop_lut3_I2_O)        0.124    11.715 r  ex/o_res_inferred__1_i_19/O
                         net (fo=1, routed)           0.000    11.715    exmem/res_tmp_reg[31]_0[13]
    SLICE_X54Y91         FDRE                                         r  exmem/res_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.441    10.256    exmem/i_clk
    SLICE_X54Y91         FDRE                                         r  exmem/res_tmp_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.804    
                         clock uncertainty           -0.035    10.769    
    SLICE_X54Y91         FDRE (Setup_fdre_C_D)        0.082    10.851    exmem/res_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         10.851    
                         arrival time                         -11.715    
  -------------------------------------------------------------------
                         slack                                 -0.864    

Slack (VIOLATED) :        -0.840ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 1.324ns (22.890%)  route 4.460ns (77.110%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns = ( 10.256 - 5.000 ) 
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.626     5.911    ex/i_clk
    SLICE_X63Y95         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     6.367 r  ex/op_tmp_reg[1]/Q
                         net (fo=17, routed)          0.553     6.920    ex/alu/alu_tmp_reg[2][1]
    SLICE_X62Y94         LUT3 (Prop_lut3_I1_O)        0.124     7.044 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=20, routed)          0.762     7.806    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X63Y94         LUT2 (Prop_lut2_I1_O)        0.124     7.930 f  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=8, routed)           0.452     8.383    ex/alu/sel0[1]
    SLICE_X63Y92         LUT3 (Prop_lut3_I1_O)        0.124     8.507 r  ex/alu/o_res_inferred_i_176/O
                         net (fo=2, routed)           0.809     9.316    ex/alu/o_res_inferred_i_176_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.440 r  ex/alu/o_res_inferred_i_171/O
                         net (fo=1, routed)           0.414     9.853    ex/alu/o_res_inferred_i_171_n_0
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.977 r  ex/alu/o_res_inferred_i_35/O
                         net (fo=34, routed)          1.150    11.127    ex/alu/o_res_inferred_i_35_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.251 r  ex/alu/o_res_inferred_i_1/O
                         net (fo=1, routed)           0.320    11.572    ex/o_res_orig[31]
    SLICE_X54Y91         LUT3 (Prop_lut3_I2_O)        0.124    11.696 r  ex/o_res_inferred__1_i_1/O
                         net (fo=1, routed)           0.000    11.696    exmem/res_tmp_reg[31]_0[31]
    SLICE_X54Y91         FDRE                                         r  exmem/res_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.441    10.256    exmem/i_clk
    SLICE_X54Y91         FDRE                                         r  exmem/res_tmp_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.804    
                         clock uncertainty           -0.035    10.769    
    SLICE_X54Y91         FDRE (Setup_fdre_C_D)        0.086    10.855    exmem/res_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         10.855    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                 -0.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.558     1.441    transmisor/CLK
    SLICE_X45Y84         FDRE                                         r  transmisor/reg_instruccion_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  transmisor/reg_instruccion_reg[15]/Q
                         net (fo=1, routed)           0.058     1.641    transmisor/reg_instruccion_reg_n_0_[15]
    SLICE_X44Y84         LUT6 (Prop_lut6_I3_O)        0.045     1.686 r  transmisor/dato_transmicion[7]_i_1/O
                         net (fo=1, routed)           0.000     1.686    transmisor/dato_transmicion[7]_i_1_n_0
    SLICE_X44Y84         FDRE                                         r  transmisor/dato_transmicion_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.826     1.953    transmisor/CLK
    SLICE_X44Y84         FDRE                                         r  transmisor/dato_transmicion_reg[7]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X44Y84         FDRE (Hold_fdre_C_D)         0.092     1.546    transmisor/dato_transmicion_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.557     1.440    transmisor/CLK
    SLICE_X43Y85         FDRE                                         r  transmisor/reg_instruccion_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  transmisor/reg_instruccion_reg[0]/Q
                         net (fo=1, routed)           0.053     1.622    transmisor/reg_instruccion_reg_n_0_[0]
    SLICE_X43Y85         LUT6 (Prop_lut6_I0_O)        0.099     1.721 r  transmisor/dato_transmicion[0]_i_1/O
                         net (fo=1, routed)           0.000     1.721    transmisor/dato_transmicion[0]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  transmisor/dato_transmicion_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.826     1.953    transmisor/CLK
    SLICE_X43Y85         FDRE                                         r  transmisor/dato_transmicion_reg[0]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.092     1.532    transmisor/dato_transmicion_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.226ns (80.368%)  route 0.055ns (19.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.557     1.440    transmisor/CLK
    SLICE_X43Y84         FDRE                                         r  transmisor/reg_instruccion_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  transmisor/reg_instruccion_reg[9]/Q
                         net (fo=1, routed)           0.055     1.623    transmisor/reg_instruccion_reg_n_0_[9]
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.098     1.721 r  transmisor/dato_transmicion[1]_i_1/O
                         net (fo=1, routed)           0.000     1.721    transmisor/dato_transmicion[1]_i_1_n_0
    SLICE_X43Y84         FDRE                                         r  transmisor/dato_transmicion_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.825     1.952    transmisor/CLK
    SLICE_X43Y84         FDRE                                         r  transmisor/dato_transmicion_reg[1]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X43Y84         FDRE (Hold_fdre_C_D)         0.092     1.532    transmisor/dato_transmicion_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.558     1.441    transmisor/CLK
    SLICE_X44Y84         FDRE                                         r  transmisor/reg_instruccion_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  transmisor/reg_instruccion_reg[12]/Q
                         net (fo=1, routed)           0.062     1.631    transmisor/reg_instruccion_reg_n_0_[12]
    SLICE_X44Y84         LUT6 (Prop_lut6_I3_O)        0.099     1.730 r  transmisor/dato_transmicion[4]_i_1/O
                         net (fo=1, routed)           0.000     1.730    transmisor/dato_transmicion[4]_i_1_n_0
    SLICE_X44Y84         FDRE                                         r  transmisor/dato_transmicion_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.826     1.953    transmisor/CLK
    SLICE_X44Y84         FDRE                                         r  transmisor/dato_transmicion_reg[4]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X44Y84         FDRE (Hold_fdre_C_D)         0.091     1.532    transmisor/dato_transmicion_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.558     1.441    transmisor/CLK
    SLICE_X44Y85         FDRE                                         r  transmisor/reg_instruccion_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  transmisor/reg_instruccion_reg[10]/Q
                         net (fo=1, routed)           0.062     1.631    transmisor/reg_instruccion_reg_n_0_[10]
    SLICE_X44Y85         LUT6 (Prop_lut6_I3_O)        0.099     1.730 r  transmisor/dato_transmicion[2]_i_1/O
                         net (fo=1, routed)           0.000     1.730    transmisor/dato_transmicion[2]_i_1_n_0
    SLICE_X44Y85         FDRE                                         r  transmisor/dato_transmicion_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.826     1.954    transmisor/CLK
    SLICE_X44Y85         FDRE                                         r  transmisor/dato_transmicion_reg[2]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X44Y85         FDRE (Hold_fdre_C_D)         0.091     1.532    transmisor/dato_transmicion_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.226ns (65.522%)  route 0.119ns (34.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.558     1.441    transmisor/CLK
    SLICE_X44Y85         FDRE                                         r  transmisor/reg_instruccion_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  transmisor/reg_instruccion_reg[3]/Q
                         net (fo=1, routed)           0.119     1.688    transmisor/reg_instruccion_reg_n_0_[3]
    SLICE_X43Y85         LUT6 (Prop_lut6_I0_O)        0.098     1.786 r  transmisor/dato_transmicion[3]_i_1/O
                         net (fo=1, routed)           0.000     1.786    transmisor/dato_transmicion[3]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  transmisor/dato_transmicion_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.826     1.953    transmisor/CLK
    SLICE_X43Y85         FDRE                                         r  transmisor/dato_transmicion_reg[3]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.091     1.566    transmisor/dato_transmicion_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.226ns (72.621%)  route 0.085ns (27.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.558     1.441    transmisor/CLK
    SLICE_X45Y84         FDRE                                         r  transmisor/reg_instruccion_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  transmisor/reg_instruccion_reg[6]/Q
                         net (fo=1, routed)           0.085     1.654    transmisor/reg_instruccion_reg_n_0_[6]
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.098     1.752 r  transmisor/dato_transmicion[6]_i_1/O
                         net (fo=1, routed)           0.000     1.752    transmisor/dato_transmicion[6]_i_1_n_0
    SLICE_X45Y84         FDRE                                         r  transmisor/dato_transmicion_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.826     1.953    transmisor/CLK
    SLICE_X45Y84         FDRE                                         r  transmisor/dato_transmicion_reg[6]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X45Y84         FDRE (Hold_fdre_C_D)         0.091     1.532    transmisor/dato_transmicion_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.120%)  route 0.101ns (30.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.558     1.441    transmisor/CLK
    SLICE_X44Y84         FDRE                                         r  transmisor/reg_instruccion_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  transmisor/reg_instruccion_reg[29]/Q
                         net (fo=1, routed)           0.101     1.670    transmisor/reg_instruccion_reg_n_0_[29]
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.098     1.768 r  transmisor/dato_transmicion[5]_i_1/O
                         net (fo=1, routed)           0.000     1.768    transmisor/dato_transmicion[5]_i_1_n_0
    SLICE_X44Y84         FDRE                                         r  transmisor/dato_transmicion_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.826     1.953    transmisor/CLK
    SLICE_X44Y84         FDRE                                         r  transmisor/dato_transmicion_reg[5]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X44Y84         FDRE (Hold_fdre_C_D)         0.092     1.533    transmisor/dato_transmicion_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 etapa_if/mem_inst/BRAM_reg[16][29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_if/mem_inst/ram_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.310%)  route 0.184ns (49.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.588     1.471    etapa_if/mem_inst/CLK
    SLICE_X63Y83         FDRE                                         r  etapa_if/mem_inst/BRAM_reg[16][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  etapa_if/mem_inst/BRAM_reg[16][29]/Q
                         net (fo=17, routed)          0.184     1.796    etapa_if/mem_inst/BRAM_reg[16]_0[29]
    SLICE_X61Y83         LUT3 (Prop_lut3_I1_O)        0.045     1.841 r  etapa_if/mem_inst/ram_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.841    etapa_if/mem_inst/BRAM[11]
    SLICE_X61Y83         FDRE                                         r  etapa_if/mem_inst/ram_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.855     1.982    etapa_if/mem_inst/CLK
    SLICE_X61Y83         FDRE                                         r  etapa_if/mem_inst/ram_data_reg[11]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X61Y83         FDRE (Hold_fdre_C_D)         0.092     1.596    etapa_if/mem_inst/ram_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 etapa_if/mem_inst/BRAM_reg[16][29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_if/mem_inst/ram_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.184ns (42.844%)  route 0.245ns (57.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.588     1.471    etapa_if/mem_inst/CLK
    SLICE_X63Y83         FDRE                                         r  etapa_if/mem_inst/BRAM_reg[16][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  etapa_if/mem_inst/BRAM_reg[16][29]/Q
                         net (fo=17, routed)          0.245     1.858    etapa_if/mem_inst/BRAM_reg[16]_0[29]
    SLICE_X60Y82         LUT5 (Prop_lut5_I3_O)        0.043     1.901 r  etapa_if/mem_inst/ram_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.901    etapa_if/mem_inst/BRAM[3]
    SLICE_X60Y82         FDRE                                         r  etapa_if/mem_inst/ram_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.854     1.981    etapa_if/mem_inst/CLK
    SLICE_X60Y82         FDRE                                         r  etapa_if/mem_inst/ram_data_reg[3]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X60Y82         FDRE (Hold_fdre_C_D)         0.131     1.634    etapa_if/mem_inst/ram_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  p_2_out_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y96   FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y96   FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y96   FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y96   FSM_onehot_present_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y96   FSM_onehot_present_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   baud_gen/contador_flancos_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   baud_gen/contador_flancos_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   baud_gen/contador_flancos_reg[11]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   FSM_onehot_present_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   FSM_onehot_present_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reception_end_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.679ns  (logic 3.960ns (40.915%)  route 5.719ns (59.085%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE                         0.000     0.000 r  reception_end_reg/C
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reception_end_reg/Q
                         net (fo=17, routed)          5.719     6.175    salida_operadores_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504     9.679 r  salida_operadores_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.679    salida_operadores[0]
    V13                                                               r  salida_operadores[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/salida_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.780ns  (logic 3.974ns (51.075%)  route 3.807ns (48.925%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE                         0.000     0.000 r  transmisor/salida_reg/C
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmisor/salida_reg/Q
                         net (fo=1, routed)           3.807     4.263    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.780 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.780    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.498ns  (logic 3.960ns (52.823%)  route 3.537ns (47.177%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]/C
    SLICE_X65Y70         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]/Q
                         net (fo=1, routed)           3.537     3.993    display1_OBUF[4]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.498 r  display1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.498    display1[5]
    V5                                                                r  display1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.454ns  (logic 3.992ns (53.552%)  route 3.462ns (46.448%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]/C
    SLICE_X65Y70         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]/Q
                         net (fo=1, routed)           3.462     3.918    display1_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.454 r  display1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.454    display1[3]
    V8                                                                r  display1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/an_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.401ns  (logic 4.101ns (55.413%)  route 3.300ns (44.587%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/an_reg_reg[3]/C
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  basys3_7SegmentMultiplexing/an_reg_reg[3]/Q
                         net (fo=1, routed)           3.300     3.719    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.682     7.401 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.401    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/an_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.394ns  (logic 4.093ns (55.356%)  route 3.301ns (44.644%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/an_reg_reg[1]/C
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  basys3_7SegmentMultiplexing/an_reg_reg[1]/Q
                         net (fo=1, routed)           3.301     3.720    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.674     7.394 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.394    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.391ns  (logic 3.976ns (53.791%)  route 3.415ns (46.209%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/C
    SLICE_X65Y70         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.415     3.871    lopt_4
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.391 r  display1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.391    display1[4]
    U5                                                                r  display1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.388ns  (logic 4.053ns (54.861%)  route 3.335ns (45.139%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[2]/C
    SLICE_X64Y70         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[2]/Q
                         net (fo=1, routed)           3.335     3.853    display1_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.388 r  display1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.388    display1[2]
    U8                                                                r  display1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.306ns  (logic 3.967ns (54.293%)  route 3.339ns (45.707%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/C
    SLICE_X65Y70         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.339     3.795    lopt
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.306 r  display1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.306    display1[0]
    W7                                                                r  display1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/an_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.282ns  (logic 3.979ns (54.639%)  route 3.303ns (45.361%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/an_reg_reg[2]/C
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  basys3_7SegmentMultiplexing/an_reg_reg[2]/Q
                         net (fo=1, routed)           3.303     3.759    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.282 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.282    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/rs_dir_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.827%)  route 0.142ns (50.173%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[2]/C
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[2]/Q
                         net (fo=5, routed)           0.142     0.283    transmisor/rs_dir_reg[2]
    SLICE_X49Y83         FDRE                                         r  transmisor/next_instruction_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.651%)  route 0.143ns (50.349%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[0]/C
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[0]/Q
                         net (fo=7, routed)           0.143     0.284    transmisor/rs_dir_reg[0]
    SLICE_X48Y82         FDRE                                         r  transmisor/next_instruction_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basys3_7SegmentMultiplexing/an_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/display_select_reg[0]/C
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  basys3_7SegmentMultiplexing/display_select_reg[0]/Q
                         net (fo=9, routed)           0.127     0.291    basys3_7SegmentMultiplexing/display_select[0]
    SLICE_X65Y73         LUT4 (Prop_lut4_I0_O)        0.045     0.336 r  basys3_7SegmentMultiplexing/an_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.336    basys3_7SegmentMultiplexing/an_reg[0]
    SLICE_X65Y73         FDRE                                         r  basys3_7SegmentMultiplexing/an_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basys3_7SegmentMultiplexing/an_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/display_select_reg[0]/C
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  basys3_7SegmentMultiplexing/display_select_reg[0]/Q
                         net (fo=9, routed)           0.128     0.292    basys3_7SegmentMultiplexing/display_select[0]
    SLICE_X65Y73         LUT4 (Prop_lut4_I2_O)        0.045     0.337 r  basys3_7SegmentMultiplexing/an_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.337    basys3_7SegmentMultiplexing/an_reg[2]
    SLICE_X65Y73         FDRE                                         r  basys3_7SegmentMultiplexing/an_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.128ns (37.844%)  route 0.210ns (62.156%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[4]/C
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/rs_dir_reg[4]/Q
                         net (fo=3, routed)           0.210     0.338    transmisor/rs_dir_reg[4]
    SLICE_X48Y82         FDRE                                         r  transmisor/next_instruction_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basys3_7SegmentMultiplexing/an_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/display_select_reg[0]/C
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  basys3_7SegmentMultiplexing/display_select_reg[0]/Q
                         net (fo=9, routed)           0.127     0.291    basys3_7SegmentMultiplexing/display_select[0]
    SLICE_X65Y73         LUT4 (Prop_lut4_I2_O)        0.048     0.339 r  basys3_7SegmentMultiplexing/an_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.339    basys3_7SegmentMultiplexing/an_reg[1]
    SLICE_X65Y73         FDRE                                         r  basys3_7SegmentMultiplexing/an_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basys3_7SegmentMultiplexing/an_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/display_select_reg[0]/C
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  basys3_7SegmentMultiplexing/display_select_reg[0]/Q
                         net (fo=9, routed)           0.128     0.292    basys3_7SegmentMultiplexing/display_select[0]
    SLICE_X65Y73         LUT4 (Prop_lut4_I2_O)        0.049     0.341 r  basys3_7SegmentMultiplexing/an_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.341    basys3_7SegmentMultiplexing/an_reg[3]
    SLICE_X65Y73         FDRE                                         r  basys3_7SegmentMultiplexing/an_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.128ns (37.437%)  route 0.214ns (62.563%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[1]/C
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/rs_dir_reg[1]/Q
                         net (fo=6, routed)           0.214     0.342    transmisor/rs_dir_reg[1]
    SLICE_X49Y83         FDRE                                         r  transmisor/next_instruction_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/contador_ticks_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/contador_ticks_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE                         0.000     0.000 r  receptor/contador_ticks_reg[2]/C
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/contador_ticks_reg[2]/Q
                         net (fo=4, routed)           0.167     0.308    receptor/contador_ticks_reg_n_0_[2]
    SLICE_X63Y98         LUT5 (Prop_lut5_I4_O)        0.042     0.350 r  receptor/contador_ticks[3]_i_1/O
                         net (fo=1, routed)           0.000     0.350    receptor/contador_ticks[3]
    SLICE_X63Y98         FDRE                                         r  receptor/contador_ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/contador_ticks_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/contador_ticks_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE                         0.000     0.000 r  receptor/contador_ticks_reg[2]/C
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/contador_ticks_reg[2]/Q
                         net (fo=4, routed)           0.167     0.308    receptor/contador_ticks_reg_n_0_[2]
    SLICE_X63Y98         LUT4 (Prop_lut4_I1_O)        0.045     0.353 r  receptor/contador_ticks[2]_i_1/O
                         net (fo=1, routed)           0.000     0.353    receptor/contador_ticks[2]
    SLICE_X63Y98         FDRE                                         r  receptor/contador_ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_operadores[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.510ns  (logic 3.974ns (61.043%)  route 2.536ns (38.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.617     5.138    etapa_if/CLK
    SLICE_X59Y83         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=67, routed)          2.536     8.130    o_end_pipeline
    P3                   OBUF (Prop_obuf_I_O)         3.518    11.648 r  salida_operadores_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.648    salida_operadores[4]
    P3                                                                r  salida_operadores[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/contador_ticks_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.295ns  (logic 1.055ns (19.923%)  route 4.240ns (80.077%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.547     5.068    transmisor/CLK
    SLICE_X42Y84         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.478     5.546 f  transmisor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.992     6.538    transmisor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X44Y83         LUT6 (Prop_lut6_I0_O)        0.301     6.839 f  transmisor/salida_i_3/O
                         net (fo=1, routed)           0.960     7.799    transmisor/salida_i_3_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.923 f  transmisor/salida_i_1/O
                         net (fo=3, routed)           1.423     9.347    transmisor/salida_i_1_n_0
    SLICE_X48Y82         LUT4 (Prop_lut4_I3_O)        0.152     9.499 r  transmisor/contador_ticks[3]_i_1__0/O
                         net (fo=4, routed)           0.864    10.363    transmisor/contador_ticks[3]_i_1__0_n_0
    SLICE_X42Y83         FDRE                                         r  transmisor/contador_ticks_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/contador_ticks_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.295ns  (logic 1.055ns (19.923%)  route 4.240ns (80.077%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.547     5.068    transmisor/CLK
    SLICE_X42Y84         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.478     5.546 f  transmisor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.992     6.538    transmisor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X44Y83         LUT6 (Prop_lut6_I0_O)        0.301     6.839 f  transmisor/salida_i_3/O
                         net (fo=1, routed)           0.960     7.799    transmisor/salida_i_3_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.923 f  transmisor/salida_i_1/O
                         net (fo=3, routed)           1.423     9.347    transmisor/salida_i_1_n_0
    SLICE_X48Y82         LUT4 (Prop_lut4_I3_O)        0.152     9.499 r  transmisor/contador_ticks[3]_i_1__0/O
                         net (fo=4, routed)           0.864    10.363    transmisor/contador_ticks[3]_i_1__0_n_0
    SLICE_X42Y83         FDRE                                         r  transmisor/contador_ticks_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/contador_ticks_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.295ns  (logic 1.055ns (19.923%)  route 4.240ns (80.077%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.547     5.068    transmisor/CLK
    SLICE_X42Y84         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.478     5.546 f  transmisor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.992     6.538    transmisor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X44Y83         LUT6 (Prop_lut6_I0_O)        0.301     6.839 f  transmisor/salida_i_3/O
                         net (fo=1, routed)           0.960     7.799    transmisor/salida_i_3_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.923 f  transmisor/salida_i_1/O
                         net (fo=3, routed)           1.423     9.347    transmisor/salida_i_1_n_0
    SLICE_X48Y82         LUT4 (Prop_lut4_I3_O)        0.152     9.499 r  transmisor/contador_ticks[3]_i_1__0/O
                         net (fo=4, routed)           0.864    10.363    transmisor/contador_ticks[3]_i_1__0_n_0
    SLICE_X42Y83         FDRE                                         r  transmisor/contador_ticks_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/contador_ticks_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.295ns  (logic 1.055ns (19.923%)  route 4.240ns (80.077%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.547     5.068    transmisor/CLK
    SLICE_X42Y84         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.478     5.546 f  transmisor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.992     6.538    transmisor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X44Y83         LUT6 (Prop_lut6_I0_O)        0.301     6.839 f  transmisor/salida_i_3/O
                         net (fo=1, routed)           0.960     7.799    transmisor/salida_i_3_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.923 f  transmisor/salida_i_1/O
                         net (fo=3, routed)           1.423     9.347    transmisor/salida_i_1_n_0
    SLICE_X48Y82         LUT4 (Prop_lut4_I3_O)        0.152     9.499 r  transmisor/contador_ticks[3]_i_1__0/O
                         net (fo=4, routed)           0.864    10.363    transmisor/contador_ticks[3]_i_1__0_n_0
    SLICE_X42Y83         FDRE                                         r  transmisor/contador_ticks_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.841ns  (logic 0.704ns (14.542%)  route 4.137ns (85.458%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.617     5.138    etapa_if/CLK
    SLICE_X59Y83         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=67, routed)          2.440     8.034    transmisor/out
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.158 r  transmisor/next_instruction[25]_i_1/O
                         net (fo=11, routed)          0.970     9.127    transmisor/next_instruction
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124     9.251 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.727     9.979    transmisor/next_state
    SLICE_X42Y85         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.841ns  (logic 0.704ns (14.542%)  route 4.137ns (85.458%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.617     5.138    etapa_if/CLK
    SLICE_X59Y83         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=67, routed)          2.440     8.034    transmisor/out
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.158 r  transmisor/next_instruction[25]_i_1/O
                         net (fo=11, routed)          0.970     9.127    transmisor/next_instruction
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124     9.251 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.727     9.979    transmisor/next_state
    SLICE_X42Y85         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.841ns  (logic 0.704ns (14.542%)  route 4.137ns (85.458%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.617     5.138    etapa_if/CLK
    SLICE_X59Y83         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=67, routed)          2.440     8.034    transmisor/out
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.158 r  transmisor/next_instruction[25]_i_1/O
                         net (fo=11, routed)          0.970     9.127    transmisor/next_instruction
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124     9.251 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.727     9.979    transmisor/next_state
    SLICE_X42Y85         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.841ns  (logic 0.704ns (14.542%)  route 4.137ns (85.458%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.617     5.138    etapa_if/CLK
    SLICE_X59Y83         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=67, routed)          2.440     8.034    transmisor/out
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.158 r  transmisor/next_instruction[25]_i_1/O
                         net (fo=11, routed)          0.970     9.127    transmisor/next_instruction
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124     9.251 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.727     9.979    transmisor/next_state
    SLICE_X42Y85         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.841ns  (logic 0.704ns (14.542%)  route 4.137ns (85.458%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.617     5.138    etapa_if/CLK
    SLICE_X59Y83         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=67, routed)          2.440     8.034    transmisor/out
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.158 r  transmisor/next_instruction[25]_i_1/O
                         net (fo=11, routed)          0.970     9.127    transmisor/next_instruction
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124     9.251 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.727     9.979    transmisor/next_state
    SLICE_X42Y85         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.128ns (58.015%)  route 0.093ns (41.984%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.594     1.477    receptor/CLK
    SLICE_X63Y99         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  receptor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           0.093     1.698    receptor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X62Y99         FDRE                                         r  receptor/FSM_onehot_next_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.148ns (53.408%)  route 0.129ns (46.592%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.557     1.440    transmisor/CLK
    SLICE_X42Y84         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  transmisor/FSM_onehot_present_state_reg[8]/Q
                         net (fo=3, routed)           0.129     1.717    transmisor/FSM_onehot_present_state_reg_n_0_[8]
    SLICE_X42Y85         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.148ns (53.178%)  route 0.130ns (46.822%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.557     1.440    transmisor/CLK
    SLICE_X42Y84         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  transmisor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.130     1.719    transmisor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X42Y85         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.593     1.476    i_clk_IBUF_BUFG
    SLICE_X65Y96         FDRE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  FSM_onehot_present_state_reg[1]/Q
                         net (fo=3, routed)           0.125     1.743    wea0
    SLICE_X64Y98         FDRE                                         r  FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.593     1.476    i_clk_IBUF_BUFG
    SLICE_X65Y96         FDRE                                         r  FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  FSM_onehot_present_state_reg[3]/Q
                         net (fo=2, routed)           0.125     1.743    FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X64Y98         FDRE                                         r  FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.850%)  route 0.126ns (47.150%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.594     1.477    receptor/CLK
    SLICE_X63Y97         FDRE                                         r  receptor/FSM_onehot_present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  receptor/FSM_onehot_present_state_reg[5]/Q
                         net (fo=3, routed)           0.126     1.744    receptor/FSM_onehot_present_state_reg_n_0_[5]
    SLICE_X62Y98         FDRE                                         r  receptor/FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.189ns (60.928%)  route 0.121ns (39.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.557     1.440    transmisor/CLK
    SLICE_X45Y83         FDSE                                         r  transmisor/FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDSE (Prop_fdse_C_Q)         0.141     1.581 r  transmisor/FSM_onehot_present_state_reg[0]/Q
                         net (fo=5, routed)           0.121     1.702    transmisor/FSM_onehot_present_state_reg_n_0_[0]
    SLICE_X44Y83         LUT4 (Prop_lut4_I3_O)        0.048     1.750 r  transmisor/FSM_onehot_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.750    transmisor/FSM_onehot_next_state[1]_i_1_n_0
    SLICE_X44Y83         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.557     1.440    transmisor/CLK
    SLICE_X45Y83         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  transmisor/FSM_onehot_present_state_reg[1]/Q
                         net (fo=2, routed)           0.188     1.769    transmisor/FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X44Y83         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.164ns (45.345%)  route 0.198ns (54.655%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.557     1.440    transmisor/CLK
    SLICE_X42Y84         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  transmisor/FSM_onehot_present_state_reg[6]/Q
                         net (fo=3, routed)           0.198     1.802    transmisor/FSM_onehot_present_state_reg_n_0_[6]
    SLICE_X42Y85         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.858%)  route 0.188ns (57.142%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.593     1.476    i_clk_IBUF_BUFG
    SLICE_X65Y96         FDRE                                         r  FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  FSM_onehot_present_state_reg[2]/Q
                         net (fo=2, routed)           0.188     1.805    FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X64Y98         FDRE                                         r  FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1176 Endpoints
Min Delay          1176 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[16][20]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.923ns  (logic 1.441ns (11.153%)  route 11.482ns (88.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 10.259 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)       11.482    12.923    etapa_id/gp/SS[0]
    SLICE_X57Y98         FDRE                                         r  etapa_id/gp/registros_reg[16][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.444    10.259    etapa_id/gp/i_clk
    SLICE_X57Y98         FDRE                                         r  etapa_id/gp/registros_reg[16][20]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[5][19]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.923ns  (logic 1.441ns (11.153%)  route 11.482ns (88.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 10.259 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)       11.482    12.923    etapa_id/gp/SS[0]
    SLICE_X56Y98         FDRE                                         r  etapa_id/gp/registros_reg[5][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.444    10.259    etapa_id/gp/i_clk
    SLICE_X56Y98         FDRE                                         r  etapa_id/gp/registros_reg[5][19]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[5][20]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.923ns  (logic 1.441ns (11.153%)  route 11.482ns (88.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 10.259 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)       11.482    12.923    etapa_id/gp/SS[0]
    SLICE_X56Y98         FDRE                                         r  etapa_id/gp/registros_reg[5][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.444    10.259    etapa_id/gp/i_clk
    SLICE_X56Y98         FDRE                                         r  etapa_id/gp/registros_reg[5][20]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[5][24]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.923ns  (logic 1.441ns (11.153%)  route 11.482ns (88.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 10.259 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)       11.482    12.923    etapa_id/gp/SS[0]
    SLICE_X56Y98         FDRE                                         r  etapa_id/gp/registros_reg[5][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.444    10.259    etapa_id/gp/i_clk
    SLICE_X56Y98         FDRE                                         r  etapa_id/gp/registros_reg[5][24]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[6][20]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.761ns  (logic 1.441ns (11.295%)  route 11.320ns (88.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 10.258 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)       11.320    12.761    etapa_id/gp/SS[0]
    SLICE_X54Y99         FDRE                                         r  etapa_id/gp/registros_reg[6][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.443    10.258    etapa_id/gp/i_clk
    SLICE_X54Y99         FDRE                                         r  etapa_id/gp/registros_reg[6][20]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[7][19]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.761ns  (logic 1.441ns (11.295%)  route 11.320ns (88.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 10.258 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)       11.320    12.761    etapa_id/gp/SS[0]
    SLICE_X55Y99         FDRE                                         r  etapa_id/gp/registros_reg[7][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.443    10.258    etapa_id/gp/i_clk
    SLICE_X55Y99         FDRE                                         r  etapa_id/gp/registros_reg[7][19]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[7][20]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.761ns  (logic 1.441ns (11.295%)  route 11.320ns (88.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 10.258 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)       11.320    12.761    etapa_id/gp/SS[0]
    SLICE_X55Y99         FDRE                                         r  etapa_id/gp/registros_reg[7][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.443    10.258    etapa_id/gp/i_clk
    SLICE_X55Y99         FDRE                                         r  etapa_id/gp/registros_reg[7][20]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[2][19]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.615ns  (logic 1.441ns (11.425%)  route 11.174ns (88.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 10.258 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)       11.174    12.615    etapa_id/gp/SS[0]
    SLICE_X54Y98         FDRE                                         r  etapa_id/gp/registros_reg[2][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.443    10.258    etapa_id/gp/i_clk
    SLICE_X54Y98         FDRE                                         r  etapa_id/gp/registros_reg[2][19]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[2][20]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.615ns  (logic 1.441ns (11.425%)  route 11.174ns (88.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 10.258 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)       11.174    12.615    etapa_id/gp/SS[0]
    SLICE_X54Y98         FDRE                                         r  etapa_id/gp/registros_reg[2][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.443    10.258    etapa_id/gp/i_clk
    SLICE_X54Y98         FDRE                                         r  etapa_id/gp/registros_reg[2][20]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[2][23]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.615ns  (logic 1.441ns (11.425%)  route 11.174ns (88.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 10.258 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)       11.174    12.615    etapa_id/gp/SS[0]
    SLICE_X54Y98         FDRE                                         r  etapa_id/gp/registros_reg[2][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1471, routed)        1.443    10.258    etapa_id/gp/i_clk
    SLICE_X54Y98         FDRE                                         r  etapa_id/gp/registros_reg[2][23]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[1]/C
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.051     0.192    receptor/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X63Y99         FDRE                                         r  receptor/FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.864     1.992    receptor/CLK
    SLICE_X63Y99         FDRE                                         r  receptor/FSM_onehot_present_state_reg[1]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.381%)  route 0.112ns (46.619%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[2]/C
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receptor/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.112     0.240    receptor/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X63Y99         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.864     1.992    receptor/CLK
    SLICE_X63Y99         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[0]/C
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.109     0.250    transmisor/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X45Y83         FDSE                                         r  transmisor/FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.825     1.952    transmisor/CLK
    SLICE_X45Y83         FDSE                                         r  transmisor/FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[8]/C
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[8]/Q
                         net (fo=1, routed)           0.119     0.260    receptor/FSM_onehot_next_state_reg_n_0_[8]
    SLICE_X63Y99         FDRE                                         r  receptor/FSM_onehot_present_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.864     1.992    receptor/CLK
    SLICE_X63Y99         FDRE                                         r  receptor/FSM_onehot_present_state_reg[8]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[7]/C
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.119     0.260    receptor/FSM_onehot_next_state_reg_n_0_[7]
    SLICE_X63Y99         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.864     1.992    receptor/CLK
    SLICE_X63Y99         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.492%)  route 0.119ns (44.508%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE                         0.000     0.000 r  FSM_onehot_next_state_reg[2]/C
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.119     0.267    FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X65Y96         FDRE                                         r  FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.863     1.991    i_clk_IBUF_BUFG
    SLICE_X65Y96         FDRE                                         r  FSM_onehot_present_state_reg[2]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[6]/C
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_onehot_next_state_reg[6]/Q
                         net (fo=1, routed)           0.110     0.274    transmisor/FSM_onehot_next_state_reg_n_0_[6]
    SLICE_X42Y84         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.825     1.952    transmisor/CLK
    SLICE_X42Y84         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[6]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[7]/C
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.110     0.274    transmisor/FSM_onehot_next_state_reg_n_0_[7]
    SLICE_X42Y84         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.825     1.952    transmisor/CLK
    SLICE_X42Y84         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.383%)  route 0.112ns (40.617%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[10]/C
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_onehot_next_state_reg[10]/Q
                         net (fo=1, routed)           0.112     0.276    transmisor/FSM_onehot_next_state_reg_n_0_[10]
    SLICE_X42Y84         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.825     1.952    transmisor/CLK
    SLICE_X42Y84         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[10]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.844%)  route 0.142ns (50.156%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[0]/C
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.142     0.283    receptor/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X63Y99         FDSE                                         r  receptor/FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.864     1.992    receptor/CLK
    SLICE_X63Y99         FDSE                                         r  receptor/FSM_onehot_present_state_reg[0]/C





