Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar 31 22:29:55 2025
| Host         : DESKTOP-FVVMFAH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_test_timing_summary_routed.rpt -pb led_test_timing_summary_routed.pb -rpx led_test_timing_summary_routed.rpx -warn_on_violation
| Design       : led_test
| Device       : 7s50-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.432        0.000                      0                   40        0.257        0.000                      0                   40        9.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            15.432        0.000                      0                   40        0.257        0.000                      0                   40        9.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.432ns  (required time - arrival time)
  Source:                 timer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.704ns (15.495%)  route 3.839ns (84.505%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 24.852 - 20.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.143    sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  timer_reg[6]/Q
                         net (fo=5, routed)           1.906     7.505    timer_reg_n_0_[6]
    SLICE_X5Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.629 r  timer[31]_i_6/O
                         net (fo=32, routed)          1.933     9.562    timer[31]_i_6_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124     9.686 r  timer[2]_i_1/O
                         net (fo=1, routed)           0.000     9.686    timer[2]
    SLICE_X5Y71          FDCE                                         r  timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P15                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    24.852    sys_clk_IBUF_BUFG
    SLICE_X5Y71          FDCE                                         r  timer_reg[2]/C
                         clock pessimism              0.270    25.123    
                         clock uncertainty           -0.035    25.087    
    SLICE_X5Y71          FDCE (Setup_fdce_C_D)        0.031    25.118    timer_reg[2]
  -------------------------------------------------------------------
                         required time                         25.118    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                 15.432    

Slack (MET) :             15.432ns  (required time - arrival time)
  Source:                 timer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 0.704ns (15.502%)  route 3.837ns (84.498%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 24.852 - 20.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.143    sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  timer_reg[6]/Q
                         net (fo=5, routed)           1.906     7.505    timer_reg_n_0_[6]
    SLICE_X5Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.629 r  timer[31]_i_6/O
                         net (fo=32, routed)          1.931     9.560    timer[31]_i_6_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124     9.684 r  timer[1]_i_1/O
                         net (fo=1, routed)           0.000     9.684    timer[1]
    SLICE_X5Y71          FDCE                                         r  timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P15                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    24.852    sys_clk_IBUF_BUFG
    SLICE_X5Y71          FDCE                                         r  timer_reg[1]/C
                         clock pessimism              0.270    25.123    
                         clock uncertainty           -0.035    25.087    
    SLICE_X5Y71          FDCE (Setup_fdce_C_D)        0.029    25.116    timer_reg[1]
  -------------------------------------------------------------------
                         required time                         25.116    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 15.432    

Slack (MET) :             15.599ns  (required time - arrival time)
  Source:                 timer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.704ns (16.086%)  route 3.672ns (83.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 24.852 - 20.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.143    sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  timer_reg[6]/Q
                         net (fo=5, routed)           1.906     7.505    timer_reg_n_0_[6]
    SLICE_X5Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.629 r  timer[31]_i_6/O
                         net (fo=32, routed)          1.766     9.395    timer[31]_i_6_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124     9.519 r  timer[3]_i_1/O
                         net (fo=1, routed)           0.000     9.519    timer[3]
    SLICE_X5Y71          FDCE                                         r  timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P15                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    24.852    sys_clk_IBUF_BUFG
    SLICE_X5Y71          FDCE                                         r  timer_reg[3]/C
                         clock pessimism              0.270    25.123    
                         clock uncertainty           -0.035    25.087    
    SLICE_X5Y71          FDCE (Setup_fdce_C_D)        0.031    25.118    timer_reg[3]
  -------------------------------------------------------------------
                         required time                         25.118    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 15.599    

Slack (MET) :             15.605ns  (required time - arrival time)
  Source:                 timer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 0.704ns (16.105%)  route 3.667ns (83.895%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 24.852 - 20.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.143    sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  timer_reg[6]/Q
                         net (fo=5, routed)           1.906     7.505    timer_reg_n_0_[6]
    SLICE_X5Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.629 r  timer[31]_i_6/O
                         net (fo=32, routed)          1.761     9.390    timer[31]_i_6_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124     9.514 r  timer[4]_i_1/O
                         net (fo=1, routed)           0.000     9.514    timer[4]
    SLICE_X5Y71          FDCE                                         r  timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P15                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    24.852    sys_clk_IBUF_BUFG
    SLICE_X5Y71          FDCE                                         r  timer_reg[4]/C
                         clock pessimism              0.270    25.123    
                         clock uncertainty           -0.035    25.087    
    SLICE_X5Y71          FDCE (Setup_fdce_C_D)        0.032    25.119    timer_reg[4]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                 15.605    

Slack (MET) :             15.619ns  (required time - arrival time)
  Source:                 timer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.704ns (16.087%)  route 3.672ns (83.913%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 24.850 - 20.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.143    sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  timer_reg[6]/Q
                         net (fo=5, routed)           1.906     7.505    timer_reg_n_0_[6]
    SLICE_X5Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.629 r  timer[31]_i_6/O
                         net (fo=32, routed)          1.766     9.395    timer[31]_i_6_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.519 r  timer[6]_i_1/O
                         net (fo=1, routed)           0.000     9.519    timer[6]
    SLICE_X5Y72          FDCE                                         r  timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P15                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.493    24.850    sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  timer_reg[6]/C
                         clock pessimism              0.292    25.143    
                         clock uncertainty           -0.035    25.107    
    SLICE_X5Y72          FDCE (Setup_fdce_C_D)        0.031    25.138    timer_reg[6]
  -------------------------------------------------------------------
                         required time                         25.138    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 15.619    

Slack (MET) :             15.619ns  (required time - arrival time)
  Source:                 timer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.704ns (16.094%)  route 3.670ns (83.906%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 24.850 - 20.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.143    sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  timer_reg[6]/Q
                         net (fo=5, routed)           1.906     7.505    timer_reg_n_0_[6]
    SLICE_X5Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.629 r  timer[31]_i_6/O
                         net (fo=32, routed)          1.764     9.393    timer[31]_i_6_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.517 r  timer[5]_i_1/O
                         net (fo=1, routed)           0.000     9.517    timer[5]
    SLICE_X5Y72          FDCE                                         r  timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P15                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.493    24.850    sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  timer_reg[5]/C
                         clock pessimism              0.292    25.143    
                         clock uncertainty           -0.035    25.107    
    SLICE_X5Y72          FDCE (Setup_fdce_C_D)        0.029    25.136    timer_reg[5]
  -------------------------------------------------------------------
                         required time                         25.136    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                 15.619    

Slack (MET) :             15.786ns  (required time - arrival time)
  Source:                 timer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.704ns (16.725%)  route 3.505ns (83.275%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 24.850 - 20.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.143    sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  timer_reg[6]/Q
                         net (fo=5, routed)           1.906     7.505    timer_reg_n_0_[6]
    SLICE_X5Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.629 r  timer[31]_i_6/O
                         net (fo=32, routed)          1.599     9.228    timer[31]_i_6_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.352 r  timer[7]_i_1/O
                         net (fo=1, routed)           0.000     9.352    timer[7]
    SLICE_X5Y72          FDCE                                         r  timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P15                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.493    24.850    sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  timer_reg[7]/C
                         clock pessimism              0.292    25.143    
                         clock uncertainty           -0.035    25.107    
    SLICE_X5Y72          FDCE (Setup_fdce_C_D)        0.031    25.138    timer_reg[7]
  -------------------------------------------------------------------
                         required time                         25.138    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                 15.786    

Slack (MET) :             15.792ns  (required time - arrival time)
  Source:                 timer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.704ns (16.745%)  route 3.500ns (83.255%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 24.850 - 20.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.143    sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  timer_reg[6]/Q
                         net (fo=5, routed)           1.906     7.505    timer_reg_n_0_[6]
    SLICE_X5Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.629 r  timer[31]_i_6/O
                         net (fo=32, routed)          1.594     9.223    timer[31]_i_6_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.347 r  timer[8]_i_1/O
                         net (fo=1, routed)           0.000     9.347    timer[8]
    SLICE_X5Y72          FDCE                                         r  timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P15                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.493    24.850    sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  timer_reg[8]/C
                         clock pessimism              0.292    25.143    
                         clock uncertainty           -0.035    25.107    
    SLICE_X5Y72          FDCE (Setup_fdce_C_D)        0.032    25.139    timer_reg[8]
  -------------------------------------------------------------------
                         required time                         25.139    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                 15.792    

Slack (MET) :             15.887ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.828ns (21.385%)  route 3.044ns (78.615%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 24.851 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.146    sys_clk_IBUF_BUFG
    SLICE_X5Y71          FDCE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  timer_reg[2]/Q
                         net (fo=3, routed)           1.247     6.849    timer_reg_n_0_[2]
    SLICE_X3Y75          LUT3 (Prop_lut3_I0_O)        0.124     6.973 f  timer[31]_i_10/O
                         net (fo=3, routed)           0.825     7.798    timer[31]_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.124     7.922 f  led[3]_i_5/O
                         net (fo=1, routed)           0.403     8.325    led[3]_i_5_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.124     8.449 r  led[3]_i_1/O
                         net (fo=4, routed)           0.569     9.018    led[3]_i_1_n_0
    SLICE_X2Y76          FDCE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P15                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.494    24.851    sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  led_reg[0]/C
                         clock pessimism              0.257    25.109    
                         clock uncertainty           -0.035    25.073    
    SLICE_X2Y76          FDCE (Setup_fdce_C_CE)      -0.169    24.904    led_reg[0]
  -------------------------------------------------------------------
                         required time                         24.904    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 15.887    

Slack (MET) :             15.887ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.828ns (21.385%)  route 3.044ns (78.615%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 24.851 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.146    sys_clk_IBUF_BUFG
    SLICE_X5Y71          FDCE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  timer_reg[2]/Q
                         net (fo=3, routed)           1.247     6.849    timer_reg_n_0_[2]
    SLICE_X3Y75          LUT3 (Prop_lut3_I0_O)        0.124     6.973 f  timer[31]_i_10/O
                         net (fo=3, routed)           0.825     7.798    timer[31]_i_10_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.124     7.922 f  led[3]_i_5/O
                         net (fo=1, routed)           0.403     8.325    led[3]_i_5_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.124     8.449 r  led[3]_i_1/O
                         net (fo=4, routed)           0.569     9.018    led[3]_i_1_n_0
    SLICE_X2Y76          FDCE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P15                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.494    24.851    sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  led_reg[1]/C
                         clock pessimism              0.257    25.109    
                         clock uncertainty           -0.035    25.073    
    SLICE_X2Y76          FDCE (Setup_fdce_C_CE)      -0.169    24.904    led_reg[1]
  -------------------------------------------------------------------
                         required time                         24.904    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 15.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.856%)  route 0.203ns (52.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.579     1.476    sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  timer_reg[12]/Q
                         net (fo=36, routed)          0.203     1.820    timer_reg_n_0_[12]
    SLICE_X6Y74          LUT6 (Prop_lut6_I2_O)        0.045     1.865 r  timer[13]_i_1/O
                         net (fo=1, routed)           0.000     1.865    timer[13]
    SLICE_X6Y74          FDCE                                         r  timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.845     1.988    sys_clk_IBUF_BUFG
    SLICE_X6Y74          FDCE                                         r  timer_reg[13]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X6Y74          FDCE (Hold_fdce_C_D)         0.120     1.608    timer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.580     1.477    sys_clk_IBUF_BUFG
    SLICE_X3Y74          FDCE                                         r  timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  timer_reg[0]/Q
                         net (fo=4, routed)           0.181     1.798    timer_reg_n_0_[0]
    SLICE_X3Y74          LUT6 (Prop_lut6_I5_O)        0.045     1.843 r  timer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    timer[0]
    SLICE_X3Y74          FDCE                                         r  timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.847     1.990    sys_clk_IBUF_BUFG
    SLICE_X3Y74          FDCE                                         r  timer_reg[0]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X3Y74          FDCE (Hold_fdce_C_D)         0.091     1.568    timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.145%)  route 0.254ns (54.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.578     1.475    sys_clk_IBUF_BUFG
    SLICE_X6Y74          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.254     1.893    timer_reg_n_0_[13]
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.045     1.938 r  timer[20]_i_1/O
                         net (fo=1, routed)           0.000     1.938    timer[20]
    SLICE_X6Y75          FDCE                                         r  timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.845     1.988    sys_clk_IBUF_BUFG
    SLICE_X6Y75          FDCE                                         r  timer_reg[20]/C
                         clock pessimism             -0.479     1.509    
    SLICE_X6Y75          FDCE (Hold_fdce_C_D)         0.121     1.630    timer_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.429%)  route 0.274ns (59.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.579     1.476    sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  timer_reg[12]/Q
                         net (fo=36, routed)          0.274     1.891    timer_reg_n_0_[12]
    SLICE_X5Y71          LUT6 (Prop_lut6_I2_O)        0.045     1.936 r  timer[3]_i_1/O
                         net (fo=1, routed)           0.000     1.936    timer[3]
    SLICE_X5Y71          FDCE                                         r  timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.850     1.992    sys_clk_IBUF_BUFG
    SLICE_X5Y71          FDCE                                         r  timer_reg[3]/C
                         clock pessimism             -0.500     1.492    
    SLICE_X5Y71          FDCE (Hold_fdce_C_D)         0.092     1.584    timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.863%)  route 0.302ns (59.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.578     1.475    sys_clk_IBUF_BUFG
    SLICE_X6Y74          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.302     1.941    timer_reg_n_0_[13]
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.045     1.986 r  timer[19]_i_1/O
                         net (fo=1, routed)           0.000     1.986    timer[19]
    SLICE_X6Y75          FDCE                                         r  timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.845     1.988    sys_clk_IBUF_BUFG
    SLICE_X6Y75          FDCE                                         r  timer_reg[19]/C
                         clock pessimism             -0.479     1.509    
    SLICE_X6Y75          FDCE (Hold_fdce_C_D)         0.120     1.629    timer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.108%)  route 0.278ns (59.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.579     1.476    sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  timer_reg[12]/Q
                         net (fo=36, routed)          0.278     1.895    timer_reg_n_0_[12]
    SLICE_X5Y74          LUT6 (Prop_lut6_I2_O)        0.045     1.940 r  timer[16]_i_1/O
                         net (fo=1, routed)           0.000     1.940    timer[16]
    SLICE_X5Y74          FDCE                                         r  timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.845     1.988    sys_clk_IBUF_BUFG
    SLICE_X5Y74          FDCE                                         r  timer_reg[16]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X5Y74          FDCE (Hold_fdce_C_D)         0.092     1.580    timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.298%)  route 0.287ns (60.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.579     1.476    sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  timer_reg[12]/Q
                         net (fo=36, routed)          0.287     1.904    timer_reg_n_0_[12]
    SLICE_X5Y72          LUT6 (Prop_lut6_I2_O)        0.045     1.949 r  timer[6]_i_1/O
                         net (fo=1, routed)           0.000     1.949    timer[6]
    SLICE_X5Y72          FDCE                                         r  timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.849     1.991    sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  timer_reg[6]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X5Y72          FDCE (Hold_fdce_C_D)         0.092     1.583    timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.215%)  route 0.288ns (60.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.579     1.476    sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  timer_reg[12]/Q
                         net (fo=36, routed)          0.288     1.905    timer_reg_n_0_[12]
    SLICE_X5Y72          LUT6 (Prop_lut6_I2_O)        0.045     1.950 r  timer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.950    timer[5]
    SLICE_X5Y72          FDCE                                         r  timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.849     1.991    sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  timer_reg[5]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X5Y72          FDCE (Hold_fdce_C_D)         0.091     1.582    timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.383%)  route 0.299ns (61.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.579     1.476    sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  timer_reg[12]/Q
                         net (fo=36, routed)          0.299     1.916    timer_reg_n_0_[12]
    SLICE_X5Y74          LUT6 (Prop_lut6_I2_O)        0.045     1.961 r  timer[14]_i_1/O
                         net (fo=1, routed)           0.000     1.961    timer[14]
    SLICE_X5Y74          FDCE                                         r  timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.845     1.988    sys_clk_IBUF_BUFG
    SLICE_X5Y74          FDCE                                         r  timer_reg[14]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X5Y74          FDCE (Hold_fdce_C_D)         0.091     1.579    timer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.024%)  route 0.291ns (60.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.579     1.476    sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  timer_reg[12]/Q
                         net (fo=36, routed)          0.291     1.908    timer_reg_n_0_[12]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.045     1.953 r  timer[12]_i_1/O
                         net (fo=1, routed)           0.000     1.953    timer[12]
    SLICE_X5Y73          FDCE                                         r  timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.846     1.989    sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDCE                                         r  timer_reg[12]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X5Y73          FDCE (Hold_fdce_C_D)         0.092     1.568    timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.385    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y76    led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y76    led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y76    led_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y76    led_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y74    timer_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X5Y73    timer_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X5Y73    timer_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X5Y73    timer_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X6Y74    timer_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y76    led_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y76    led_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y76    led_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y76    led_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y76    led_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y76    led_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y76    led_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y76    led_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y74    timer_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y74    timer_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y76    led_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y76    led_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y76    led_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y76    led_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y76    led_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y76    led_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y76    led_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y76    led_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y74    timer_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y74    timer_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.309ns  (logic 4.188ns (66.386%)  route 2.121ns (33.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.608     5.145    sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.478     5.623 r  led_reg[1]/Q
                         net (fo=1, routed)           2.121     7.743    led_OBUF[1]
    G16                  OBUF (Prop_obuf_I_O)         3.710    11.454 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.454    led[1]
    G16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.214ns  (logic 4.162ns (66.968%)  route 2.053ns (33.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.608     5.145    sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.478     5.623 r  led_reg[3]/Q
                         net (fo=1, routed)           2.053     7.675    led_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.684    11.359 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.359    led[3]
    J15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.153ns  (logic 4.056ns (65.927%)  route 2.097ns (34.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.608     5.145    sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  led_reg[0]/Q
                         net (fo=1, routed)           2.097     7.759    led_OBUF[0]
    H16                  OBUF (Prop_obuf_I_O)         3.538    11.298 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.298    led[0]
    H16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.089ns  (logic 4.023ns (66.070%)  route 2.066ns (33.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.608     5.145    sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  led_reg[2]/Q
                         net (fo=1, routed)           2.066     7.729    led_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         3.505    11.234 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.234    led[2]
    K15                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.370ns (72.835%)  route 0.511ns (27.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.581     1.478    sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.164     1.642 r  led_reg[2]/Q
                         net (fo=1, routed)           0.511     2.153    led_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         1.206     3.359 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.359    led[2]
    K15                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.410ns (74.257%)  route 0.489ns (25.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.581     1.478    sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.148     1.626 r  led_reg[3]/Q
                         net (fo=1, routed)           0.489     2.115    led_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.262     3.376 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.376    led[3]
    J15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.403ns (73.247%)  route 0.513ns (26.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.581     1.478    sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.164     1.642 r  led_reg[0]/Q
                         net (fo=1, routed)           0.513     2.154    led_OBUF[0]
    H16                  OBUF (Prop_obuf_I_O)         1.239     3.394 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.394    led[0]
    H16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.441ns (72.939%)  route 0.535ns (27.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.581     1.478    sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.148     1.626 r  led_reg[1]/Q
                         net (fo=1, routed)           0.535     2.161    led_OBUF[1]
    G16                  OBUF (Prop_obuf_I_O)         1.293     3.454 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.454    led[1]
    G16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.220ns  (logic 1.639ns (19.946%)  route 6.580ns (80.054%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB2                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.925     5.441    rst_n_IBUF
    SLICE_X6Y69          LUT1 (Prop_lut1_I0_O)        0.124     5.565 f  timer[31]_i_2/O
                         net (fo=36, routed)          2.655     8.220    timer[31]_i_2_n_0
    SLICE_X3Y75          FDCE                                         f  timer_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.492     4.849    sys_clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  timer_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            led_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.883ns  (logic 1.639ns (20.797%)  route 6.244ns (79.203%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB2                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.925     5.441    rst_n_IBUF
    SLICE_X6Y69          LUT1 (Prop_lut1_I0_O)        0.124     5.565 f  timer[31]_i_2/O
                         net (fo=36, routed)          2.318     7.883    timer[31]_i_2_n_0
    SLICE_X2Y76          FDCE                                         f  led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.494     4.851    sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  led_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            led_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.883ns  (logic 1.639ns (20.797%)  route 6.244ns (79.203%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB2                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.925     5.441    rst_n_IBUF
    SLICE_X6Y69          LUT1 (Prop_lut1_I0_O)        0.124     5.565 f  timer[31]_i_2/O
                         net (fo=36, routed)          2.318     7.883    timer[31]_i_2_n_0
    SLICE_X2Y76          FDCE                                         f  led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.494     4.851    sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  led_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            led_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.883ns  (logic 1.639ns (20.797%)  route 6.244ns (79.203%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB2                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.925     5.441    rst_n_IBUF
    SLICE_X6Y69          LUT1 (Prop_lut1_I0_O)        0.124     5.565 f  timer[31]_i_2/O
                         net (fo=36, routed)          2.318     7.883    timer[31]_i_2_n_0
    SLICE_X2Y76          FDCE                                         f  led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.494     4.851    sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  led_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            led_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.883ns  (logic 1.639ns (20.797%)  route 6.244ns (79.203%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB2                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.925     5.441    rst_n_IBUF
    SLICE_X6Y69          LUT1 (Prop_lut1_I0_O)        0.124     5.565 f  timer[31]_i_2/O
                         net (fo=36, routed)          2.318     7.883    timer[31]_i_2_n_0
    SLICE_X2Y76          FDCE                                         f  led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.494     4.851    sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  led_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.577ns  (logic 1.639ns (21.636%)  route 5.938ns (78.364%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB2                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.925     5.441    rst_n_IBUF
    SLICE_X6Y69          LUT1 (Prop_lut1_I0_O)        0.124     5.565 f  timer[31]_i_2/O
                         net (fo=36, routed)          2.013     7.577    timer[31]_i_2_n_0
    SLICE_X5Y77          FDCE                                         f  timer_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.493     4.850    sys_clk_IBUF_BUFG
    SLICE_X5Y77          FDCE                                         r  timer_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.577ns  (logic 1.639ns (21.636%)  route 5.938ns (78.364%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB2                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.925     5.441    rst_n_IBUF
    SLICE_X6Y69          LUT1 (Prop_lut1_I0_O)        0.124     5.565 f  timer[31]_i_2/O
                         net (fo=36, routed)          2.013     7.577    timer[31]_i_2_n_0
    SLICE_X5Y77          FDCE                                         f  timer_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.493     4.850    sys_clk_IBUF_BUFG
    SLICE_X5Y77          FDCE                                         r  timer_reg[25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.577ns  (logic 1.639ns (21.636%)  route 5.938ns (78.364%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB2                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.925     5.441    rst_n_IBUF
    SLICE_X6Y69          LUT1 (Prop_lut1_I0_O)        0.124     5.565 f  timer[31]_i_2/O
                         net (fo=36, routed)          2.013     7.577    timer[31]_i_2_n_0
    SLICE_X5Y77          FDCE                                         f  timer_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.493     4.850    sys_clk_IBUF_BUFG
    SLICE_X5Y77          FDCE                                         r  timer_reg[26]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.577ns  (logic 1.639ns (21.636%)  route 5.938ns (78.364%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB2                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.925     5.441    rst_n_IBUF
    SLICE_X6Y69          LUT1 (Prop_lut1_I0_O)        0.124     5.565 f  timer[31]_i_2/O
                         net (fo=36, routed)          2.013     7.577    timer[31]_i_2_n_0
    SLICE_X5Y77          FDCE                                         f  timer_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.493     4.850    sys_clk_IBUF_BUFG
    SLICE_X5Y77          FDCE                                         r  timer_reg[27]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.540ns  (logic 1.639ns (21.743%)  route 5.901ns (78.257%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB2                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.925     5.441    rst_n_IBUF
    SLICE_X6Y69          LUT1 (Prop_lut1_I0_O)        0.124     5.565 f  timer[31]_i_2/O
                         net (fo=36, routed)          1.976     7.540    timer[31]_i_2_n_0
    SLICE_X5Y78          FDCE                                         f  timer_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495     4.852    sys_clk_IBUF_BUFG
    SLICE_X5Y78          FDCE                                         r  timer_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.429ns  (logic 0.328ns (13.505%)  route 2.101ns (86.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB2                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.107    rst_n_IBUF
    SLICE_X6Y69          LUT1 (Prop_lut1_I0_O)        0.045     2.152 f  timer[31]_i_2/O
                         net (fo=36, routed)          0.276     2.429    timer[31]_i_2_n_0
    SLICE_X5Y71          FDCE                                         f  timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.850     1.992    sys_clk_IBUF_BUFG
    SLICE_X5Y71          FDCE                                         r  timer_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.429ns  (logic 0.328ns (13.505%)  route 2.101ns (86.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB2                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.107    rst_n_IBUF
    SLICE_X6Y69          LUT1 (Prop_lut1_I0_O)        0.045     2.152 f  timer[31]_i_2/O
                         net (fo=36, routed)          0.276     2.429    timer[31]_i_2_n_0
    SLICE_X5Y71          FDCE                                         f  timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.850     1.992    sys_clk_IBUF_BUFG
    SLICE_X5Y71          FDCE                                         r  timer_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.429ns  (logic 0.328ns (13.505%)  route 2.101ns (86.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB2                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.107    rst_n_IBUF
    SLICE_X6Y69          LUT1 (Prop_lut1_I0_O)        0.045     2.152 f  timer[31]_i_2/O
                         net (fo=36, routed)          0.276     2.429    timer[31]_i_2_n_0
    SLICE_X5Y71          FDCE                                         f  timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.850     1.992    sys_clk_IBUF_BUFG
    SLICE_X5Y71          FDCE                                         r  timer_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.429ns  (logic 0.328ns (13.505%)  route 2.101ns (86.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB2                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.107    rst_n_IBUF
    SLICE_X6Y69          LUT1 (Prop_lut1_I0_O)        0.045     2.152 f  timer[31]_i_2/O
                         net (fo=36, routed)          0.276     2.429    timer[31]_i_2_n_0
    SLICE_X5Y71          FDCE                                         f  timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.850     1.992    sys_clk_IBUF_BUFG
    SLICE_X5Y71          FDCE                                         r  timer_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.504ns  (logic 0.328ns (13.096%)  route 2.176ns (86.904%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB2                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.107    rst_n_IBUF
    SLICE_X6Y69          LUT1 (Prop_lut1_I0_O)        0.045     2.152 f  timer[31]_i_2/O
                         net (fo=36, routed)          0.352     2.504    timer[31]_i_2_n_0
    SLICE_X5Y72          FDCE                                         f  timer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.849     1.991    sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  timer_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.504ns  (logic 0.328ns (13.096%)  route 2.176ns (86.904%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB2                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.107    rst_n_IBUF
    SLICE_X6Y69          LUT1 (Prop_lut1_I0_O)        0.045     2.152 f  timer[31]_i_2/O
                         net (fo=36, routed)          0.352     2.504    timer[31]_i_2_n_0
    SLICE_X5Y72          FDCE                                         f  timer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.849     1.991    sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  timer_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.504ns  (logic 0.328ns (13.096%)  route 2.176ns (86.904%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB2                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.107    rst_n_IBUF
    SLICE_X6Y69          LUT1 (Prop_lut1_I0_O)        0.045     2.152 f  timer[31]_i_2/O
                         net (fo=36, routed)          0.352     2.504    timer[31]_i_2_n_0
    SLICE_X5Y72          FDCE                                         f  timer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.849     1.991    sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  timer_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.504ns  (logic 0.328ns (13.096%)  route 2.176ns (86.904%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB2                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.107    rst_n_IBUF
    SLICE_X6Y69          LUT1 (Prop_lut1_I0_O)        0.045     2.152 f  timer[31]_i_2/O
                         net (fo=36, routed)          0.352     2.504    timer[31]_i_2_n_0
    SLICE_X5Y72          FDCE                                         f  timer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.849     1.991    sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  timer_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.577ns  (logic 0.328ns (12.725%)  route 2.249ns (87.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB2                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.107    rst_n_IBUF
    SLICE_X6Y69          LUT1 (Prop_lut1_I0_O)        0.045     2.152 f  timer[31]_i_2/O
                         net (fo=36, routed)          0.425     2.577    timer[31]_i_2_n_0
    SLICE_X5Y73          FDCE                                         f  timer_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.846     1.989    sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDCE                                         r  timer_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.577ns  (logic 0.328ns (12.725%)  route 2.249ns (87.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB2                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.107    rst_n_IBUF
    SLICE_X6Y69          LUT1 (Prop_lut1_I0_O)        0.045     2.152 f  timer[31]_i_2/O
                         net (fo=36, routed)          0.425     2.577    timer[31]_i_2_n_0
    SLICE_X5Y73          FDCE                                         f  timer_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.846     1.989    sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDCE                                         r  timer_reg[11]/C





