// Seed: 162792550
module module_0 #(
    parameter id_13 = 32'd70,
    parameter id_14 = 32'd7,
    parameter id_17 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    _id_14,
    id_15
);
  input wire id_15;
  inout wire _id_14;
  inout wire _id_13;
  output wire id_12;
  inout tri1 id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  localparam id_16 = -1, id_17 = id_4;
  tri0 id_18 = 1'b0 - 1;
  wire [1 : (  1  ==  1  ?  1 : -1  )  !=  id_14] id_19;
  assign id_11 = -1;
  wire id_20;
  logic [id_17 : id_13  == ""] id_21;
  wire id_22;
endmodule
module module_1 #(
    parameter id_1  = 32'd87,
    parameter id_10 = 32'd4,
    parameter id_8  = 32'd62
) (
    output supply1 id_0,
    input wand _id_1,
    output wand id_2,
    output wor id_3
);
  supply0 [1 : id_1] id_5 = -1'b0;
  static logic [7:0] id_6;
  ;
  logic id_7, _id_8;
  assign id_6[id_8] = id_8;
  assign id_2 = -1;
  tri0 id_9 = 1 ? id_8 - id_5 : 1;
  wire _id_10 = id_1;
  supply1 [id_1  &  id_10 : id_1] id_11 = -1 * -1 > 1'b0;
  assign id_6[-1] = id_7;
  initial begin : LABEL_0
    $clog2(86);
    ;
  end
  tri1 id_12 = -1;
  assign id_8 = id_6;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_5,
      id_9,
      id_5,
      id_9,
      id_7,
      id_11,
      id_12,
      id_11,
      id_11,
      id_5,
      id_8,
      id_8,
      id_9
  );
  uwire [-1 : id_8] id_13 = -1;
  wire id_14;
endmodule
