|top
clk => clk.IN3
rst_n => rst_n.IN2
key1 => key1.IN1
wm8731_bclk => wm8731_bclk.IN1
wm8731_daclrc => wm8731_daclrc.IN1
wm8731_dacdat <= sd_card_audio:sd_card_audio_m0.dacdat
wm8731_adclrc => wm8731_adclrc.IN1
wm8731_adcdat => wm8731_adcdat.IN1
wm8731_scl <> i2c_config:i2c_config_m0.i2c_scl
wm8731_sda <> i2c_config:i2c_config_m0.i2c_sda
sd_ncs <= sd_card_audio:sd_card_audio_m0.sd_ncs
sd_dclk <= sd_card_audio:sd_card_audio_m0.sd_dclk
sd_mosi <= sd_card_audio:sd_card_audio_m0.sd_mosi
sd_miso => sd_miso.IN1
seg_sel[0] <= seg_scan:seg_scan_m0.seg_sel
seg_sel[1] <= seg_scan:seg_scan_m0.seg_sel
seg_sel[2] <= seg_scan:seg_scan_m0.seg_sel
seg_sel[3] <= seg_scan:seg_scan_m0.seg_sel
seg_sel[4] <= seg_scan:seg_scan_m0.seg_sel
seg_sel[5] <= seg_scan:seg_scan_m0.seg_sel
seg_data[0] <= seg_scan:seg_scan_m0.seg_data
seg_data[1] <= seg_scan:seg_scan_m0.seg_data
seg_data[2] <= seg_scan:seg_scan_m0.seg_data
seg_data[3] <= seg_scan:seg_scan_m0.seg_data
seg_data[4] <= seg_scan:seg_scan_m0.seg_data
seg_data[5] <= seg_scan:seg_scan_m0.seg_data
seg_data[6] <= seg_scan:seg_scan_m0.seg_data
seg_data[7] <= seg_scan:seg_scan_m0.seg_data


|top|i2c_config:i2c_config_m0
rst => rst.IN1
clk => clk.IN1
clk_div_cnt[0] => clk_div_cnt[0].IN1
clk_div_cnt[1] => clk_div_cnt[1].IN1
clk_div_cnt[2] => clk_div_cnt[2].IN1
clk_div_cnt[3] => clk_div_cnt[3].IN1
clk_div_cnt[4] => clk_div_cnt[4].IN1
clk_div_cnt[5] => clk_div_cnt[5].IN1
clk_div_cnt[6] => clk_div_cnt[6].IN1
clk_div_cnt[7] => clk_div_cnt[7].IN1
clk_div_cnt[8] => clk_div_cnt[8].IN1
clk_div_cnt[9] => clk_div_cnt[9].IN1
clk_div_cnt[10] => clk_div_cnt[10].IN1
clk_div_cnt[11] => clk_div_cnt[11].IN1
clk_div_cnt[12] => clk_div_cnt[12].IN1
clk_div_cnt[13] => clk_div_cnt[13].IN1
clk_div_cnt[14] => clk_div_cnt[14].IN1
clk_div_cnt[15] => clk_div_cnt[15].IN1
i2c_addr_2byte => i2c_addr_2byte.IN1
lut_index[0] <= lut_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[1] <= lut_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[2] <= lut_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[3] <= lut_index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[4] <= lut_index[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[5] <= lut_index[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[6] <= lut_index[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[7] <= lut_index[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[8] <= lut_index[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[9] <= lut_index[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_dev_addr[0] => i2c_slave_dev_addr[0].IN1
lut_dev_addr[1] => i2c_slave_dev_addr[1].IN1
lut_dev_addr[2] => i2c_slave_dev_addr[2].IN1
lut_dev_addr[3] => i2c_slave_dev_addr[3].IN1
lut_dev_addr[4] => i2c_slave_dev_addr[4].IN1
lut_dev_addr[5] => i2c_slave_dev_addr[5].IN1
lut_dev_addr[6] => i2c_slave_dev_addr[6].IN1
lut_dev_addr[7] => i2c_slave_dev_addr[7].IN1
lut_reg_addr[0] => i2c_slave_reg_addr[0].IN1
lut_reg_addr[1] => i2c_slave_reg_addr[1].IN1
lut_reg_addr[2] => i2c_slave_reg_addr[2].IN1
lut_reg_addr[3] => i2c_slave_reg_addr[3].IN1
lut_reg_addr[4] => i2c_slave_reg_addr[4].IN1
lut_reg_addr[5] => i2c_slave_reg_addr[5].IN1
lut_reg_addr[6] => i2c_slave_reg_addr[6].IN1
lut_reg_addr[7] => i2c_slave_reg_addr[7].IN1
lut_reg_addr[8] => i2c_slave_reg_addr[8].IN1
lut_reg_addr[9] => i2c_slave_reg_addr[9].IN1
lut_reg_addr[10] => i2c_slave_reg_addr[10].IN1
lut_reg_addr[11] => i2c_slave_reg_addr[11].IN1
lut_reg_addr[12] => i2c_slave_reg_addr[12].IN1
lut_reg_addr[13] => i2c_slave_reg_addr[13].IN1
lut_reg_addr[14] => i2c_slave_reg_addr[14].IN1
lut_reg_addr[15] => i2c_slave_reg_addr[15].IN1
lut_reg_data[0] => i2c_write_data[0].IN1
lut_reg_data[1] => i2c_write_data[1].IN1
lut_reg_data[2] => i2c_write_data[2].IN1
lut_reg_data[3] => i2c_write_data[3].IN1
lut_reg_data[4] => i2c_write_data[4].IN1
lut_reg_data[5] => i2c_write_data[5].IN1
lut_reg_data[6] => i2c_write_data[6].IN1
lut_reg_data[7] => i2c_write_data[7].IN1
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
i2c_scl <> i2c_scl
i2c_sda <> i2c_sda


|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0
rst => rst.IN1
clk => clk.IN1
clk_div_cnt[0] => clk_div_cnt[0].IN1
clk_div_cnt[1] => clk_div_cnt[1].IN1
clk_div_cnt[2] => clk_div_cnt[2].IN1
clk_div_cnt[3] => clk_div_cnt[3].IN1
clk_div_cnt[4] => clk_div_cnt[4].IN1
clk_div_cnt[5] => clk_div_cnt[5].IN1
clk_div_cnt[6] => clk_div_cnt[6].IN1
clk_div_cnt[7] => clk_div_cnt[7].IN1
clk_div_cnt[8] => clk_div_cnt[8].IN1
clk_div_cnt[9] => clk_div_cnt[9].IN1
clk_div_cnt[10] => clk_div_cnt[10].IN1
clk_div_cnt[11] => clk_div_cnt[11].IN1
clk_div_cnt[12] => clk_div_cnt[12].IN1
clk_div_cnt[13] => clk_div_cnt[13].IN1
clk_div_cnt[14] => clk_div_cnt[14].IN1
clk_div_cnt[15] => clk_div_cnt[15].IN1
scl_pad_i => scl_pad_i.IN1
scl_pad_o <= i2c_master_byte_ctrl:byte_controller.scl_o
scl_padoen_o <= i2c_master_byte_ctrl:byte_controller.scl_oen
sda_pad_i => sda_pad_i.IN1
sda_pad_o <= i2c_master_byte_ctrl:byte_controller.sda_o
sda_padoen_o <= i2c_master_byte_ctrl:byte_controller.sda_oen
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => next_state.DATAB
i2c_addr_2byte => next_state.DATAB
i2c_read_req => next_state.DATAA
i2c_read_req => next_state.DATAA
i2c_read_req_ack <= i2c_read_req_ack.DB_MAX_OUTPUT_PORT_TYPE
i2c_write_req => next_state.OUTPUTSELECT
i2c_write_req => next_state.OUTPUTSELECT
i2c_write_req => Selector1.IN3
i2c_write_req_ack <= i2c_write_req_ack.DB_MAX_OUTPUT_PORT_TYPE
i2c_slave_dev_addr[0] => ~NO_FANOUT~
i2c_slave_dev_addr[1] => Selector19.IN6
i2c_slave_dev_addr[2] => Selector18.IN6
i2c_slave_dev_addr[3] => Selector17.IN6
i2c_slave_dev_addr[4] => Selector16.IN6
i2c_slave_dev_addr[5] => Selector15.IN6
i2c_slave_dev_addr[6] => Selector14.IN6
i2c_slave_dev_addr[7] => Selector13.IN6
i2c_slave_reg_addr[0] => txr.DATAA
i2c_slave_reg_addr[0] => Selector20.IN7
i2c_slave_reg_addr[1] => txr.DATAA
i2c_slave_reg_addr[1] => Selector19.IN7
i2c_slave_reg_addr[2] => txr.DATAA
i2c_slave_reg_addr[2] => Selector18.IN7
i2c_slave_reg_addr[3] => txr.DATAA
i2c_slave_reg_addr[3] => Selector17.IN7
i2c_slave_reg_addr[4] => txr.DATAA
i2c_slave_reg_addr[4] => Selector16.IN7
i2c_slave_reg_addr[5] => txr.DATAA
i2c_slave_reg_addr[5] => Selector15.IN7
i2c_slave_reg_addr[6] => txr.DATAA
i2c_slave_reg_addr[6] => Selector14.IN7
i2c_slave_reg_addr[7] => txr.DATAA
i2c_slave_reg_addr[7] => Selector13.IN7
i2c_slave_reg_addr[8] => txr.DATAB
i2c_slave_reg_addr[9] => txr.DATAB
i2c_slave_reg_addr[10] => txr.DATAB
i2c_slave_reg_addr[11] => txr.DATAB
i2c_slave_reg_addr[12] => txr.DATAB
i2c_slave_reg_addr[13] => txr.DATAB
i2c_slave_reg_addr[14] => txr.DATAB
i2c_slave_reg_addr[15] => txr.DATAB
i2c_write_data[0] => Selector20.IN8
i2c_write_data[1] => Selector19.IN8
i2c_write_data[2] => Selector18.IN8
i2c_write_data[3] => Selector17.IN8
i2c_write_data[4] => Selector16.IN8
i2c_write_data[5] => Selector15.IN8
i2c_write_data[6] => Selector14.IN8
i2c_write_data[7] => Selector13.IN8
i2c_read_data[0] <= i2c_read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[1] <= i2c_read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[2] <= i2c_read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[3] <= i2c_read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[4] <= i2c_read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[5] <= i2c_read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[6] <= i2c_read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[7] <= i2c_read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller
clk => clk.IN1
rst => rst.IN1
nReset => nReset.IN1
ena => ena.IN1
clk_cnt[0] => clk_cnt[0].IN1
clk_cnt[1] => clk_cnt[1].IN1
clk_cnt[2] => clk_cnt[2].IN1
clk_cnt[3] => clk_cnt[3].IN1
clk_cnt[4] => clk_cnt[4].IN1
clk_cnt[5] => clk_cnt[5].IN1
clk_cnt[6] => clk_cnt[6].IN1
clk_cnt[7] => clk_cnt[7].IN1
clk_cnt[8] => clk_cnt[8].IN1
clk_cnt[9] => clk_cnt[9].IN1
clk_cnt[10] => clk_cnt[10].IN1
clk_cnt[11] => clk_cnt[11].IN1
clk_cnt[12] => clk_cnt[12].IN1
clk_cnt[13] => clk_cnt[13].IN1
clk_cnt[14] => clk_cnt[14].IN1
clk_cnt[15] => clk_cnt[15].IN1
start => core_cmd.OUTPUTSELECT
start => core_cmd.OUTPUTSELECT
start => core_cmd.OUTPUTSELECT
start => c_state.DATAB
start => core_cmd.DATAB
stop => go.IN1
stop => c_state.DATAB
stop => core_cmd.DATAB
stop => cmd_ack.DATAB
stop => c_state.DATAB
read => go.IN0
read => core_cmd.OUTPUTSELECT
read => core_cmd.OUTPUTSELECT
read => core_cmd.DATAA
read => c_state.DATAB
read => core_cmd.DATAB
read => core_cmd.DATAB
read => c_state.DATAB
write => go.IN1
write => core_cmd.DATAA
write => core_cmd.DATAA
ack_in => core_txd.DATAB
ack_in => core_txd.DATAA
din[0] => sr.DATAB
din[1] => sr.DATAB
din[2] => sr.DATAB
din[3] => sr.DATAB
din[4] => sr.DATAB
din[5] => sr.DATAB
din[6] => sr.DATAB
din[7] => sr.DATAB
cmd_ack <= cmd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_out <= ack_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= sr[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= sr[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= sr[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= sr[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= sr[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= sr[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= sr[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= sr[7].DB_MAX_OUTPUT_PORT_TYPE
i2c_busy <= i2c_master_bit_ctrl:bit_controller.busy
i2c_al <= i2c_master_bit_ctrl:bit_controller.al
scl_i => scl_i.IN1
scl_o <= i2c_master_bit_ctrl:bit_controller.scl_o
scl_oen <= i2c_master_bit_ctrl:bit_controller.scl_oen
sda_i => sda_i.IN1
sda_o <= i2c_master_bit_ctrl:bit_controller.sda_o
sda_oen <= i2c_master_bit_ctrl:bit_controller.sda_oen


|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
clk => sda_chk.CLK
clk => sda_oen~reg0.CLK
clk => scl_oen~reg0.CLK
clk => cmd_ack~reg0.CLK
clk => c_state[0].CLK
clk => c_state[1].CLK
clk => c_state[2].CLK
clk => c_state[3].CLK
clk => c_state[4].CLK
clk => c_state[5].CLK
clk => c_state[6].CLK
clk => c_state[7].CLK
clk => c_state[8].CLK
clk => c_state[9].CLK
clk => c_state[10].CLK
clk => c_state[11].CLK
clk => c_state[12].CLK
clk => c_state[13].CLK
clk => c_state[14].CLK
clk => c_state[15].CLK
clk => c_state[16].CLK
clk => c_state[17].CLK
clk => dout~reg0.CLK
clk => al~reg0.CLK
clk => cmd_stop.CLK
clk => busy~reg0.CLK
clk => sto_condition.CLK
clk => sta_condition.CLK
clk => dSDA.CLK
clk => dSCL.CLK
clk => sSDA.CLK
clk => sSCL.CLK
clk => fSDA[0].CLK
clk => fSDA[1].CLK
clk => fSDA[2].CLK
clk => fSCL[0].CLK
clk => fSCL[1].CLK
clk => fSCL[2].CLK
clk => filter_cnt[0].CLK
clk => filter_cnt[1].CLK
clk => filter_cnt[2].CLK
clk => filter_cnt[3].CLK
clk => filter_cnt[4].CLK
clk => filter_cnt[5].CLK
clk => filter_cnt[6].CLK
clk => filter_cnt[7].CLK
clk => filter_cnt[8].CLK
clk => filter_cnt[9].CLK
clk => filter_cnt[10].CLK
clk => filter_cnt[11].CLK
clk => filter_cnt[12].CLK
clk => filter_cnt[13].CLK
clk => cSDA[0].CLK
clk => cSDA[1].CLK
clk => cSCL[0].CLK
clk => cSCL[1].CLK
clk => clk_en.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => slave_wait.CLK
clk => dscl_oen.CLK
rst => always2.IN1
rst => cSCL.OUTPUTSELECT
rst => cSCL.OUTPUTSELECT
rst => cSDA.OUTPUTSELECT
rst => cSDA.OUTPUTSELECT
rst => always4.IN0
rst => fSCL.OUTPUTSELECT
rst => fSCL.OUTPUTSELECT
rst => fSCL.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => sSCL.OUTPUTSELECT
rst => sSDA.OUTPUTSELECT
rst => dSCL.OUTPUTSELECT
rst => dSDA.OUTPUTSELECT
rst => sta_condition.OUTPUTSELECT
rst => sto_condition.OUTPUTSELECT
rst => busy.OUTPUTSELECT
rst => cmd_stop.OUTPUTSELECT
rst => al.OUTPUTSELECT
rst => always12.IN1
nReset => sda_chk.ACLR
nReset => sda_oen~reg0.PRESET
nReset => scl_oen~reg0.PRESET
nReset => cmd_ack~reg0.ACLR
nReset => c_state[0].ACLR
nReset => c_state[1].ACLR
nReset => c_state[2].ACLR
nReset => c_state[3].ACLR
nReset => c_state[4].ACLR
nReset => c_state[5].ACLR
nReset => c_state[6].ACLR
nReset => c_state[7].ACLR
nReset => c_state[8].ACLR
nReset => c_state[9].ACLR
nReset => c_state[10].ACLR
nReset => c_state[11].ACLR
nReset => c_state[12].ACLR
nReset => c_state[13].ACLR
nReset => c_state[14].ACLR
nReset => c_state[15].ACLR
nReset => c_state[16].ACLR
nReset => c_state[17].ACLR
nReset => busy~reg0.ACLR
nReset => al~reg0.ACLR
nReset => slave_wait.ACLR
nReset => clk_en.PRESET
nReset => cnt[0].ACLR
nReset => cnt[1].ACLR
nReset => cnt[2].ACLR
nReset => cnt[3].ACLR
nReset => cnt[4].ACLR
nReset => cnt[5].ACLR
nReset => cnt[6].ACLR
nReset => cnt[7].ACLR
nReset => cnt[8].ACLR
nReset => cnt[9].ACLR
nReset => cnt[10].ACLR
nReset => cnt[11].ACLR
nReset => cnt[12].ACLR
nReset => cnt[13].ACLR
nReset => cnt[14].ACLR
nReset => cnt[15].ACLR
nReset => cSDA[0].ACLR
nReset => cSDA[1].ACLR
nReset => cSCL[0].ACLR
nReset => cSCL[1].ACLR
nReset => filter_cnt[0].ACLR
nReset => filter_cnt[1].ACLR
nReset => filter_cnt[2].ACLR
nReset => filter_cnt[3].ACLR
nReset => filter_cnt[4].ACLR
nReset => filter_cnt[5].ACLR
nReset => filter_cnt[6].ACLR
nReset => filter_cnt[7].ACLR
nReset => filter_cnt[8].ACLR
nReset => filter_cnt[9].ACLR
nReset => filter_cnt[10].ACLR
nReset => filter_cnt[11].ACLR
nReset => filter_cnt[12].ACLR
nReset => filter_cnt[13].ACLR
nReset => fSDA[0].PRESET
nReset => fSDA[1].PRESET
nReset => fSDA[2].PRESET
nReset => fSCL[0].PRESET
nReset => fSCL[1].PRESET
nReset => fSCL[2].PRESET
nReset => dSDA.PRESET
nReset => dSCL.PRESET
nReset => sSDA.PRESET
nReset => sSCL.PRESET
nReset => sto_condition.ACLR
nReset => sta_condition.ACLR
nReset => cmd_stop.ACLR
ena => always2.IN1
ena => always4.IN1
clk_cnt[0] => cnt.DATAB
clk_cnt[1] => cnt.DATAB
clk_cnt[2] => cnt.DATAB
clk_cnt[2] => filter_cnt.DATAB
clk_cnt[3] => cnt.DATAB
clk_cnt[3] => filter_cnt.DATAB
clk_cnt[4] => cnt.DATAB
clk_cnt[4] => filter_cnt.DATAB
clk_cnt[5] => cnt.DATAB
clk_cnt[5] => filter_cnt.DATAB
clk_cnt[6] => cnt.DATAB
clk_cnt[6] => filter_cnt.DATAB
clk_cnt[7] => cnt.DATAB
clk_cnt[7] => filter_cnt.DATAB
clk_cnt[8] => cnt.DATAB
clk_cnt[8] => filter_cnt.DATAB
clk_cnt[9] => cnt.DATAB
clk_cnt[9] => filter_cnt.DATAB
clk_cnt[10] => cnt.DATAB
clk_cnt[10] => filter_cnt.DATAB
clk_cnt[11] => cnt.DATAB
clk_cnt[11] => filter_cnt.DATAB
clk_cnt[12] => cnt.DATAB
clk_cnt[12] => filter_cnt.DATAB
clk_cnt[13] => cnt.DATAB
clk_cnt[13] => filter_cnt.DATAB
clk_cnt[14] => cnt.DATAB
clk_cnt[14] => filter_cnt.DATAB
clk_cnt[15] => cnt.DATAB
clk_cnt[15] => filter_cnt.DATAB
cmd[0] => Decoder0.IN3
cmd[0] => Equal0.IN3
cmd[1] => Decoder0.IN2
cmd[1] => Equal0.IN0
cmd[2] => Decoder0.IN1
cmd[2] => Equal0.IN2
cmd[3] => Decoder0.IN0
cmd[3] => Equal0.IN1
cmd_ack <= cmd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
al <= al~reg0.DB_MAX_OUTPUT_PORT_TYPE
din => Selector1.IN6
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl_i => cSCL.DATAA
scl_o <= <GND>
scl_oen <= scl_oen~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda_i => cSDA.DATAA
sda_o <= <GND>
sda_oen <= sda_oen~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|lut_wm8731:lut_wm8731_m0
lut_index[0] => Equal0.IN19
lut_index[0] => Equal1.IN19
lut_index[0] => Equal2.IN19
lut_index[0] => Equal3.IN19
lut_index[0] => Equal4.IN19
lut_index[0] => Equal5.IN19
lut_index[0] => Equal6.IN19
lut_index[0] => Equal7.IN19
lut_index[0] => Equal8.IN19
lut_index[0] => Equal9.IN19
lut_index[1] => Equal0.IN18
lut_index[1] => Equal1.IN18
lut_index[1] => Equal2.IN18
lut_index[1] => Equal3.IN18
lut_index[1] => Equal4.IN18
lut_index[1] => Equal5.IN18
lut_index[1] => Equal6.IN18
lut_index[1] => Equal7.IN18
lut_index[1] => Equal8.IN18
lut_index[1] => Equal9.IN18
lut_index[2] => Equal0.IN17
lut_index[2] => Equal1.IN17
lut_index[2] => Equal2.IN17
lut_index[2] => Equal3.IN17
lut_index[2] => Equal4.IN17
lut_index[2] => Equal5.IN17
lut_index[2] => Equal6.IN17
lut_index[2] => Equal7.IN17
lut_index[2] => Equal8.IN17
lut_index[2] => Equal9.IN17
lut_index[3] => Equal0.IN16
lut_index[3] => Equal1.IN16
lut_index[3] => Equal2.IN16
lut_index[3] => Equal3.IN16
lut_index[3] => Equal4.IN16
lut_index[3] => Equal5.IN16
lut_index[3] => Equal6.IN16
lut_index[3] => Equal7.IN16
lut_index[3] => Equal8.IN16
lut_index[3] => Equal9.IN16
lut_index[4] => Equal0.IN15
lut_index[4] => Equal1.IN15
lut_index[4] => Equal2.IN15
lut_index[4] => Equal3.IN15
lut_index[4] => Equal4.IN15
lut_index[4] => Equal5.IN15
lut_index[4] => Equal6.IN15
lut_index[4] => Equal7.IN15
lut_index[4] => Equal8.IN15
lut_index[4] => Equal9.IN15
lut_index[5] => Equal0.IN14
lut_index[5] => Equal1.IN14
lut_index[5] => Equal2.IN14
lut_index[5] => Equal3.IN14
lut_index[5] => Equal4.IN14
lut_index[5] => Equal5.IN14
lut_index[5] => Equal6.IN14
lut_index[5] => Equal7.IN14
lut_index[5] => Equal8.IN14
lut_index[5] => Equal9.IN14
lut_index[6] => Equal0.IN13
lut_index[6] => Equal1.IN13
lut_index[6] => Equal2.IN13
lut_index[6] => Equal3.IN13
lut_index[6] => Equal4.IN13
lut_index[6] => Equal5.IN13
lut_index[6] => Equal6.IN13
lut_index[6] => Equal7.IN13
lut_index[6] => Equal8.IN13
lut_index[6] => Equal9.IN13
lut_index[7] => Equal0.IN12
lut_index[7] => Equal1.IN12
lut_index[7] => Equal2.IN12
lut_index[7] => Equal3.IN12
lut_index[7] => Equal4.IN12
lut_index[7] => Equal5.IN12
lut_index[7] => Equal6.IN12
lut_index[7] => Equal7.IN12
lut_index[7] => Equal8.IN12
lut_index[7] => Equal9.IN12
lut_index[8] => Equal0.IN11
lut_index[8] => Equal1.IN11
lut_index[8] => Equal2.IN11
lut_index[8] => Equal3.IN11
lut_index[8] => Equal4.IN11
lut_index[8] => Equal5.IN11
lut_index[8] => Equal6.IN11
lut_index[8] => Equal7.IN11
lut_index[8] => Equal8.IN11
lut_index[8] => Equal9.IN11
lut_index[9] => Equal0.IN10
lut_index[9] => Equal1.IN10
lut_index[9] => Equal2.IN10
lut_index[9] => Equal3.IN10
lut_index[9] => Equal4.IN10
lut_index[9] => Equal5.IN10
lut_index[9] => Equal6.IN10
lut_index[9] => Equal7.IN10
lut_index[9] => Equal8.IN10
lut_index[9] => Equal9.IN10
lut_data[0] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
lut_data[1] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
lut_data[2] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
lut_data[3] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
lut_data[4] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
lut_data[5] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
lut_data[6] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
lut_data[7] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
lut_data[8] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[9] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
lut_data[10] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
lut_data[11] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
lut_data[12] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[13] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[14] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[15] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[16] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[17] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[18] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[19] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[20] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[21] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[22] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[23] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[24] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[25] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[26] <= <VCC>
lut_data[27] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[28] <= <VCC>
lut_data[29] <= <VCC>
lut_data[30] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[31] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE


|top|sd_card_audio:sd_card_audio_m0
clk => clk.IN6
rst_n => _.IN1
rst_n => _.IN1
rst_n => _.IN1
rst_n => _.IN1
key1 => key1.IN1
state_code[0] <= wav_read:wav_read_m0.state_code
state_code[1] <= wav_read:wav_read_m0.state_code
state_code[2] <= wav_read:wav_read_m0.state_code
state_code[3] <= wav_read:wav_read_m0.state_code
bclk => bclk.IN1
daclrc => ~NO_FANOUT~
dacdat <= audio_tx:audio_tx_m0.sdata
adclrc => adclrc.IN1
adcdat => ~NO_FANOUT~
sd_ncs <= sd_card_top:sd_card_top_m0.SD_nCS
sd_dclk <= sd_card_top:sd_card_top_m0.SD_DCLK
sd_mosi <= sd_card_top:sd_card_top_m0.SD_MOSI
sd_miso => sd_miso.IN1


|top|sd_card_audio:sd_card_audio_m0|ax_debounce:ax_debounce_m0
clk => button_negedge~reg0.CLK
clk => button_posedge~reg0.CLK
clk => button_out_d0.CLK
clk => button_out~reg0.CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => DFF2.CLK
clk => DFF1.CLK
rst => button_negedge~reg0.ACLR
rst => button_posedge~reg0.ACLR
rst => button_out_d0.PRESET
rst => button_out~reg0.PRESET
rst => q_reg[0].ACLR
rst => q_reg[1].ACLR
rst => q_reg[2].ACLR
rst => q_reg[3].ACLR
rst => q_reg[4].ACLR
rst => q_reg[5].ACLR
rst => q_reg[6].ACLR
rst => q_reg[7].ACLR
rst => q_reg[8].ACLR
rst => q_reg[9].ACLR
rst => q_reg[10].ACLR
rst => q_reg[11].ACLR
rst => q_reg[12].ACLR
rst => q_reg[13].ACLR
rst => q_reg[14].ACLR
rst => q_reg[15].ACLR
rst => q_reg[16].ACLR
rst => q_reg[17].ACLR
rst => q_reg[18].ACLR
rst => q_reg[19].ACLR
rst => q_reg[20].ACLR
rst => q_reg[21].ACLR
rst => q_reg[22].ACLR
rst => q_reg[23].ACLR
rst => q_reg[24].ACLR
rst => q_reg[25].ACLR
rst => q_reg[26].ACLR
rst => q_reg[27].ACLR
rst => q_reg[28].ACLR
rst => q_reg[29].ACLR
rst => q_reg[30].ACLR
rst => q_reg[31].ACLR
rst => DFF2.ACLR
rst => DFF1.ACLR
button_in => DFF1.DATAIN
button_posedge <= button_posedge~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_negedge <= button_negedge~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_out <= button_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sd_card_audio:sd_card_audio_m0|audio_tx:audio_tx_m0
rst => read_data_en~reg0.ACLR
rst => sdata~reg0.ACLR
rst => right_data_shift[0].ACLR
rst => right_data_shift[1].ACLR
rst => right_data_shift[2].ACLR
rst => right_data_shift[3].ACLR
rst => right_data_shift[4].ACLR
rst => right_data_shift[5].ACLR
rst => right_data_shift[6].ACLR
rst => right_data_shift[7].ACLR
rst => right_data_shift[8].ACLR
rst => right_data_shift[9].ACLR
rst => right_data_shift[10].ACLR
rst => right_data_shift[11].ACLR
rst => right_data_shift[12].ACLR
rst => right_data_shift[13].ACLR
rst => right_data_shift[14].ACLR
rst => right_data_shift[15].ACLR
rst => right_data_shift[16].ACLR
rst => right_data_shift[17].ACLR
rst => right_data_shift[18].ACLR
rst => right_data_shift[19].ACLR
rst => right_data_shift[20].ACLR
rst => right_data_shift[21].ACLR
rst => right_data_shift[22].ACLR
rst => right_data_shift[23].ACLR
rst => right_data_shift[24].ACLR
rst => right_data_shift[25].ACLR
rst => right_data_shift[26].ACLR
rst => right_data_shift[27].ACLR
rst => right_data_shift[28].ACLR
rst => right_data_shift[29].ACLR
rst => right_data_shift[30].ACLR
rst => right_data_shift[31].ACLR
rst => left_data_shift[0].ACLR
rst => left_data_shift[1].ACLR
rst => left_data_shift[2].ACLR
rst => left_data_shift[3].ACLR
rst => left_data_shift[4].ACLR
rst => left_data_shift[5].ACLR
rst => left_data_shift[6].ACLR
rst => left_data_shift[7].ACLR
rst => left_data_shift[8].ACLR
rst => left_data_shift[9].ACLR
rst => left_data_shift[10].ACLR
rst => left_data_shift[11].ACLR
rst => left_data_shift[12].ACLR
rst => left_data_shift[13].ACLR
rst => left_data_shift[14].ACLR
rst => left_data_shift[15].ACLR
rst => left_data_shift[16].ACLR
rst => left_data_shift[17].ACLR
rst => left_data_shift[18].ACLR
rst => left_data_shift[19].ACLR
rst => left_data_shift[20].ACLR
rst => left_data_shift[21].ACLR
rst => left_data_shift[22].ACLR
rst => left_data_shift[23].ACLR
rst => left_data_shift[24].ACLR
rst => left_data_shift[25].ACLR
rst => left_data_shift[26].ACLR
rst => left_data_shift[27].ACLR
rst => left_data_shift[28].ACLR
rst => left_data_shift[29].ACLR
rst => left_data_shift[30].ACLR
rst => left_data_shift[31].ACLR
rst => ws_lrc_d1.ACLR
rst => ws_lrc_d0.ACLR
rst => sck_bclk_d1.ACLR
rst => sck_bclk_d0.ACLR
clk => read_data_en~reg0.CLK
clk => sdata~reg0.CLK
clk => right_data_shift[0].CLK
clk => right_data_shift[1].CLK
clk => right_data_shift[2].CLK
clk => right_data_shift[3].CLK
clk => right_data_shift[4].CLK
clk => right_data_shift[5].CLK
clk => right_data_shift[6].CLK
clk => right_data_shift[7].CLK
clk => right_data_shift[8].CLK
clk => right_data_shift[9].CLK
clk => right_data_shift[10].CLK
clk => right_data_shift[11].CLK
clk => right_data_shift[12].CLK
clk => right_data_shift[13].CLK
clk => right_data_shift[14].CLK
clk => right_data_shift[15].CLK
clk => right_data_shift[16].CLK
clk => right_data_shift[17].CLK
clk => right_data_shift[18].CLK
clk => right_data_shift[19].CLK
clk => right_data_shift[20].CLK
clk => right_data_shift[21].CLK
clk => right_data_shift[22].CLK
clk => right_data_shift[23].CLK
clk => right_data_shift[24].CLK
clk => right_data_shift[25].CLK
clk => right_data_shift[26].CLK
clk => right_data_shift[27].CLK
clk => right_data_shift[28].CLK
clk => right_data_shift[29].CLK
clk => right_data_shift[30].CLK
clk => right_data_shift[31].CLK
clk => left_data_shift[0].CLK
clk => left_data_shift[1].CLK
clk => left_data_shift[2].CLK
clk => left_data_shift[3].CLK
clk => left_data_shift[4].CLK
clk => left_data_shift[5].CLK
clk => left_data_shift[6].CLK
clk => left_data_shift[7].CLK
clk => left_data_shift[8].CLK
clk => left_data_shift[9].CLK
clk => left_data_shift[10].CLK
clk => left_data_shift[11].CLK
clk => left_data_shift[12].CLK
clk => left_data_shift[13].CLK
clk => left_data_shift[14].CLK
clk => left_data_shift[15].CLK
clk => left_data_shift[16].CLK
clk => left_data_shift[17].CLK
clk => left_data_shift[18].CLK
clk => left_data_shift[19].CLK
clk => left_data_shift[20].CLK
clk => left_data_shift[21].CLK
clk => left_data_shift[22].CLK
clk => left_data_shift[23].CLK
clk => left_data_shift[24].CLK
clk => left_data_shift[25].CLK
clk => left_data_shift[26].CLK
clk => left_data_shift[27].CLK
clk => left_data_shift[28].CLK
clk => left_data_shift[29].CLK
clk => left_data_shift[30].CLK
clk => left_data_shift[31].CLK
clk => ws_lrc_d1.CLK
clk => ws_lrc_d0.CLK
clk => sck_bclk_d1.CLK
clk => sck_bclk_d0.CLK
sck_bclk => sck_bclk_d0.DATAIN
ws_lrc => ws_lrc_d0.DATAIN
sdata <= sdata~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[0] => left_data_shift.DATAB
left_data[1] => left_data_shift.DATAB
left_data[2] => left_data_shift.DATAB
left_data[3] => left_data_shift.DATAB
left_data[4] => left_data_shift.DATAB
left_data[5] => left_data_shift.DATAB
left_data[6] => left_data_shift.DATAB
left_data[7] => left_data_shift.DATAB
left_data[8] => left_data_shift.DATAB
left_data[9] => left_data_shift.DATAB
left_data[10] => left_data_shift.DATAB
left_data[11] => left_data_shift.DATAB
left_data[12] => left_data_shift.DATAB
left_data[13] => left_data_shift.DATAB
left_data[14] => left_data_shift.DATAB
left_data[15] => left_data_shift.DATAB
left_data[16] => left_data_shift.DATAB
left_data[17] => left_data_shift.DATAB
left_data[18] => left_data_shift.DATAB
left_data[19] => left_data_shift.DATAB
left_data[20] => left_data_shift.DATAB
left_data[21] => left_data_shift.DATAB
left_data[22] => left_data_shift.DATAB
left_data[23] => left_data_shift.DATAB
left_data[24] => left_data_shift.DATAB
left_data[25] => left_data_shift.DATAB
left_data[26] => left_data_shift.DATAB
left_data[27] => left_data_shift.DATAB
left_data[28] => left_data_shift.DATAB
left_data[29] => left_data_shift.DATAB
left_data[30] => left_data_shift.DATAB
left_data[31] => left_data_shift.DATAB
right_data[0] => right_data_shift.DATAB
right_data[1] => right_data_shift.DATAB
right_data[2] => right_data_shift.DATAB
right_data[3] => right_data_shift.DATAB
right_data[4] => right_data_shift.DATAB
right_data[5] => right_data_shift.DATAB
right_data[6] => right_data_shift.DATAB
right_data[7] => right_data_shift.DATAB
right_data[8] => right_data_shift.DATAB
right_data[9] => right_data_shift.DATAB
right_data[10] => right_data_shift.DATAB
right_data[11] => right_data_shift.DATAB
right_data[12] => right_data_shift.DATAB
right_data[13] => right_data_shift.DATAB
right_data[14] => right_data_shift.DATAB
right_data[15] => right_data_shift.DATAB
right_data[16] => right_data_shift.DATAB
right_data[17] => right_data_shift.DATAB
right_data[18] => right_data_shift.DATAB
right_data[19] => right_data_shift.DATAB
right_data[20] => right_data_shift.DATAB
right_data[21] => right_data_shift.DATAB
right_data[22] => right_data_shift.DATAB
right_data[23] => right_data_shift.DATAB
right_data[24] => right_data_shift.DATAB
right_data[25] => right_data_shift.DATAB
right_data[26] => right_data_shift.DATAB
right_data[27] => right_data_shift.DATAB
right_data[28] => right_data_shift.DATAB
right_data[29] => right_data_shift.DATAB
right_data[30] => right_data_shift.DATAB
right_data[31] => right_data_shift.DATAB
read_data_en <= read_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[16] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[17] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[18] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[19] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[20] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[21] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[22] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[23] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[24] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[25] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[26] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[27] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[28] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[29] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[30] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[31] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_crl1:auto_generated.aclr
data[0] => dcfifo_crl1:auto_generated.data[0]
data[1] => dcfifo_crl1:auto_generated.data[1]
data[2] => dcfifo_crl1:auto_generated.data[2]
data[3] => dcfifo_crl1:auto_generated.data[3]
data[4] => dcfifo_crl1:auto_generated.data[4]
data[5] => dcfifo_crl1:auto_generated.data[5]
data[6] => dcfifo_crl1:auto_generated.data[6]
data[7] => dcfifo_crl1:auto_generated.data[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_crl1:auto_generated.q[0]
q[1] <= dcfifo_crl1:auto_generated.q[1]
q[2] <= dcfifo_crl1:auto_generated.q[2]
q[3] <= dcfifo_crl1:auto_generated.q[3]
q[4] <= dcfifo_crl1:auto_generated.q[4]
q[5] <= dcfifo_crl1:auto_generated.q[5]
q[6] <= dcfifo_crl1:auto_generated.q[6]
q[7] <= dcfifo_crl1:auto_generated.q[7]
q[8] <= dcfifo_crl1:auto_generated.q[8]
q[9] <= dcfifo_crl1:auto_generated.q[9]
q[10] <= dcfifo_crl1:auto_generated.q[10]
q[11] <= dcfifo_crl1:auto_generated.q[11]
q[12] <= dcfifo_crl1:auto_generated.q[12]
q[13] <= dcfifo_crl1:auto_generated.q[13]
q[14] <= dcfifo_crl1:auto_generated.q[14]
q[15] <= dcfifo_crl1:auto_generated.q[15]
q[16] <= dcfifo_crl1:auto_generated.q[16]
q[17] <= dcfifo_crl1:auto_generated.q[17]
q[18] <= dcfifo_crl1:auto_generated.q[18]
q[19] <= dcfifo_crl1:auto_generated.q[19]
q[20] <= dcfifo_crl1:auto_generated.q[20]
q[21] <= dcfifo_crl1:auto_generated.q[21]
q[22] <= dcfifo_crl1:auto_generated.q[22]
q[23] <= dcfifo_crl1:auto_generated.q[23]
q[24] <= dcfifo_crl1:auto_generated.q[24]
q[25] <= dcfifo_crl1:auto_generated.q[25]
q[26] <= dcfifo_crl1:auto_generated.q[26]
q[27] <= dcfifo_crl1:auto_generated.q[27]
q[28] <= dcfifo_crl1:auto_generated.q[28]
q[29] <= dcfifo_crl1:auto_generated.q[29]
q[30] <= dcfifo_crl1:auto_generated.q[30]
q[31] <= dcfifo_crl1:auto_generated.q[31]
rdclk => dcfifo_crl1:auto_generated.rdclk
rdempty <= dcfifo_crl1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_crl1:auto_generated.rdreq
rdusedw[0] <= dcfifo_crl1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_crl1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_crl1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_crl1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_crl1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_crl1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_crl1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_crl1:auto_generated.rdusedw[7]
wrclk => dcfifo_crl1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_crl1:auto_generated.wrfull
wrreq => dcfifo_crl1:auto_generated.wrreq
wrusedw[0] <= dcfifo_crl1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_crl1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_crl1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_crl1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_crl1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_crl1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_crl1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_crl1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_crl1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_crl1:auto_generated.wrusedw[9]


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_crl1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_g1p.aclr
aclr => altsyncram_kj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_64e:cntr_b.aset
data[0] => altsyncram_kj31:fifo_ram.data_a[0]
data[1] => altsyncram_kj31:fifo_ram.data_a[1]
data[2] => altsyncram_kj31:fifo_ram.data_a[2]
data[3] => altsyncram_kj31:fifo_ram.data_a[3]
data[4] => altsyncram_kj31:fifo_ram.data_a[4]
data[5] => altsyncram_kj31:fifo_ram.data_a[5]
data[6] => altsyncram_kj31:fifo_ram.data_a[6]
data[7] => altsyncram_kj31:fifo_ram.data_a[7]
q[0] <= altsyncram_kj31:fifo_ram.q_b[0]
q[1] <= altsyncram_kj31:fifo_ram.q_b[1]
q[2] <= altsyncram_kj31:fifo_ram.q_b[2]
q[3] <= altsyncram_kj31:fifo_ram.q_b[3]
q[4] <= altsyncram_kj31:fifo_ram.q_b[4]
q[5] <= altsyncram_kj31:fifo_ram.q_b[5]
q[6] <= altsyncram_kj31:fifo_ram.q_b[6]
q[7] <= altsyncram_kj31:fifo_ram.q_b[7]
q[8] <= altsyncram_kj31:fifo_ram.q_b[8]
q[9] <= altsyncram_kj31:fifo_ram.q_b[9]
q[10] <= altsyncram_kj31:fifo_ram.q_b[10]
q[11] <= altsyncram_kj31:fifo_ram.q_b[11]
q[12] <= altsyncram_kj31:fifo_ram.q_b[12]
q[13] <= altsyncram_kj31:fifo_ram.q_b[13]
q[14] <= altsyncram_kj31:fifo_ram.q_b[14]
q[15] <= altsyncram_kj31:fifo_ram.q_b[15]
q[16] <= altsyncram_kj31:fifo_ram.q_b[16]
q[17] <= altsyncram_kj31:fifo_ram.q_b[17]
q[18] <= altsyncram_kj31:fifo_ram.q_b[18]
q[19] <= altsyncram_kj31:fifo_ram.q_b[19]
q[20] <= altsyncram_kj31:fifo_ram.q_b[20]
q[21] <= altsyncram_kj31:fifo_ram.q_b[21]
q[22] <= altsyncram_kj31:fifo_ram.q_b[22]
q[23] <= altsyncram_kj31:fifo_ram.q_b[23]
q[24] <= altsyncram_kj31:fifo_ram.q_b[24]
q[25] <= altsyncram_kj31:fifo_ram.q_b[25]
q[26] <= altsyncram_kj31:fifo_ram.q_b[26]
q[27] <= altsyncram_kj31:fifo_ram.q_b[27]
q[28] <= altsyncram_kj31:fifo_ram.q_b[28]
q[29] <= altsyncram_kj31:fifo_ram.q_b[29]
q[30] <= altsyncram_kj31:fifo_ram.q_b[30]
q[31] <= altsyncram_kj31:fifo_ram.q_b[31]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_kj31:fifo_ram.clock1
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_0ol:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ojc:wrptr_g1p.clock
wrclk => altsyncram_kj31:fifo_ram.clock0
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_1ol:ws_dgrp.clock
wrclk => cntr_64e:cntr_b.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_crl1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_crl1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_crl1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_crl1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_crl1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_crl1:auto_generated|a_graycounter_ojc:wrptr_g1p
aclr => counter10a[8].IN0
aclr => counter10a[7].IN0
aclr => counter10a[6].IN0
aclr => counter10a[5].IN0
aclr => counter10a[4].IN0
aclr => counter10a[3].IN0
aclr => counter10a[2].IN0
aclr => counter10a[1].IN0
aclr => counter10a[0].IN0
aclr => parity8.IN0
aclr => sub_parity9a1.IN0
aclr => sub_parity9a0.IN0
clock => counter10a[8].CLK
clock => counter10a[7].CLK
clock => counter10a[6].CLK
clock => counter10a[5].CLK
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity8.CLK
clock => sub_parity9a0.CLK
clock => sub_parity9a1.CLK
clock => sub_parity9a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter10a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_crl1:auto_generated|altsyncram_kj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a0.PORTBDATAOUT1
q_b[9] <= ram_block11a1.PORTBDATAOUT1
q_b[10] <= ram_block11a2.PORTBDATAOUT1
q_b[11] <= ram_block11a3.PORTBDATAOUT1
q_b[12] <= ram_block11a4.PORTBDATAOUT1
q_b[13] <= ram_block11a5.PORTBDATAOUT1
q_b[14] <= ram_block11a6.PORTBDATAOUT1
q_b[15] <= ram_block11a7.PORTBDATAOUT1
q_b[16] <= ram_block11a0.PORTBDATAOUT2
q_b[17] <= ram_block11a1.PORTBDATAOUT2
q_b[18] <= ram_block11a2.PORTBDATAOUT2
q_b[19] <= ram_block11a3.PORTBDATAOUT2
q_b[20] <= ram_block11a4.PORTBDATAOUT2
q_b[21] <= ram_block11a5.PORTBDATAOUT2
q_b[22] <= ram_block11a6.PORTBDATAOUT2
q_b[23] <= ram_block11a7.PORTBDATAOUT2
q_b[24] <= ram_block11a0.PORTBDATAOUT3
q_b[25] <= ram_block11a1.PORTBDATAOUT3
q_b[26] <= ram_block11a2.PORTBDATAOUT3
q_b[27] <= ram_block11a3.PORTBDATAOUT3
q_b[28] <= ram_block11a4.PORTBDATAOUT3
q_b[29] <= ram_block11a5.PORTBDATAOUT3
q_b[30] <= ram_block11a6.PORTBDATAOUT3
q_b[31] <= ram_block11a7.PORTBDATAOUT3
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_crl1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_crl1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_crl1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
clock => dffpipe_hd9:dffpipe13.clock
clrn => dffpipe_hd9:dffpipe13.clrn
d[0] => dffpipe_hd9:dffpipe13.d[0]
d[1] => dffpipe_hd9:dffpipe13.d[1]
d[2] => dffpipe_hd9:dffpipe13.d[2]
d[3] => dffpipe_hd9:dffpipe13.d[3]
d[4] => dffpipe_hd9:dffpipe13.d[4]
d[5] => dffpipe_hd9:dffpipe13.d[5]
d[6] => dffpipe_hd9:dffpipe13.d[6]
d[7] => dffpipe_hd9:dffpipe13.d[7]
d[8] => dffpipe_hd9:dffpipe13.d[8]
q[0] <= dffpipe_hd9:dffpipe13.q[0]
q[1] <= dffpipe_hd9:dffpipe13.q[1]
q[2] <= dffpipe_hd9:dffpipe13.q[2]
q[3] <= dffpipe_hd9:dffpipe13.q[3]
q[4] <= dffpipe_hd9:dffpipe13.q[4]
q[5] <= dffpipe_hd9:dffpipe13.q[5]
q[6] <= dffpipe_hd9:dffpipe13.q[6]
q[7] <= dffpipe_hd9:dffpipe13.q[7]
q[8] <= dffpipe_hd9:dffpipe13.q[8]


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_crl1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_crl1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_crl1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_crl1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
clock => dffpipe_id9:dffpipe17.clock
clrn => dffpipe_id9:dffpipe17.clrn
d[0] => dffpipe_id9:dffpipe17.d[0]
d[1] => dffpipe_id9:dffpipe17.d[1]
d[2] => dffpipe_id9:dffpipe17.d[2]
d[3] => dffpipe_id9:dffpipe17.d[3]
d[4] => dffpipe_id9:dffpipe17.d[4]
d[5] => dffpipe_id9:dffpipe17.d[5]
d[6] => dffpipe_id9:dffpipe17.d[6]
d[7] => dffpipe_id9:dffpipe17.d[7]
d[8] => dffpipe_id9:dffpipe17.d[8]
q[0] <= dffpipe_id9:dffpipe17.q[0]
q[1] <= dffpipe_id9:dffpipe17.q[1]
q[2] <= dffpipe_id9:dffpipe17.q[2]
q[3] <= dffpipe_id9:dffpipe17.q[3]
q[4] <= dffpipe_id9:dffpipe17.q[4]
q[5] <= dffpipe_id9:dffpipe17.q[5]
q[6] <= dffpipe_id9:dffpipe17.q[6]
q[7] <= dffpipe_id9:dffpipe17.q[7]
q[8] <= dffpipe_id9:dffpipe17.q[8]


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_crl1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe19a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_crl1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_crl1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|top|sd_card_audio:sd_card_audio_m0|afifo_8i_32o_1024:audio_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_crl1:auto_generated|cntr_64e:cntr_b
aset => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE


|top|sd_card_audio:sd_card_audio_m0|wav_read:wav_read_m0
clk => state_code[0]~reg0.CLK
clk => state_code[1]~reg0.CLK
clk => state_code[2]~reg0.CLK
clk => state_code[3]~reg0.CLK
clk => sd_sec_read_addr[0]~reg0.CLK
clk => sd_sec_read_addr[1]~reg0.CLK
clk => sd_sec_read_addr[2]~reg0.CLK
clk => sd_sec_read_addr[3]~reg0.CLK
clk => sd_sec_read_addr[4]~reg0.CLK
clk => sd_sec_read_addr[5]~reg0.CLK
clk => sd_sec_read_addr[6]~reg0.CLK
clk => sd_sec_read_addr[7]~reg0.CLK
clk => sd_sec_read_addr[8]~reg0.CLK
clk => sd_sec_read_addr[9]~reg0.CLK
clk => sd_sec_read_addr[10]~reg0.CLK
clk => sd_sec_read_addr[11]~reg0.CLK
clk => sd_sec_read_addr[12]~reg0.CLK
clk => sd_sec_read_addr[13]~reg0.CLK
clk => sd_sec_read_addr[14]~reg0.CLK
clk => sd_sec_read_addr[15]~reg0.CLK
clk => sd_sec_read_addr[16]~reg0.CLK
clk => sd_sec_read_addr[17]~reg0.CLK
clk => sd_sec_read_addr[18]~reg0.CLK
clk => sd_sec_read_addr[19]~reg0.CLK
clk => sd_sec_read_addr[20]~reg0.CLK
clk => sd_sec_read_addr[21]~reg0.CLK
clk => sd_sec_read_addr[22]~reg0.CLK
clk => sd_sec_read_addr[23]~reg0.CLK
clk => sd_sec_read_addr[24]~reg0.CLK
clk => sd_sec_read_addr[25]~reg0.CLK
clk => sd_sec_read_addr[26]~reg0.CLK
clk => sd_sec_read_addr[27]~reg0.CLK
clk => sd_sec_read_addr[28]~reg0.CLK
clk => sd_sec_read_addr[29]~reg0.CLK
clk => sd_sec_read_addr[30]~reg0.CLK
clk => sd_sec_read_addr[31]~reg0.CLK
clk => sd_sec_read~reg0.CLK
clk => wav_data[0]~reg0.CLK
clk => wav_data[1]~reg0.CLK
clk => wav_data[2]~reg0.CLK
clk => wav_data[3]~reg0.CLK
clk => wav_data[4]~reg0.CLK
clk => wav_data[5]~reg0.CLK
clk => wav_data[6]~reg0.CLK
clk => wav_data[7]~reg0.CLK
clk => wav_data_wr_en~reg0.CLK
clk => play_cnt[0].CLK
clk => play_cnt[1].CLK
clk => play_cnt[2].CLK
clk => play_cnt[3].CLK
clk => play_cnt[4].CLK
clk => play_cnt[5].CLK
clk => play_cnt[6].CLK
clk => play_cnt[7].CLK
clk => play_cnt[8].CLK
clk => play_cnt[9].CLK
clk => play_cnt[10].CLK
clk => play_cnt[11].CLK
clk => play_cnt[12].CLK
clk => play_cnt[13].CLK
clk => play_cnt[14].CLK
clk => play_cnt[15].CLK
clk => play_cnt[16].CLK
clk => play_cnt[17].CLK
clk => play_cnt[18].CLK
clk => play_cnt[19].CLK
clk => play_cnt[20].CLK
clk => play_cnt[21].CLK
clk => play_cnt[22].CLK
clk => play_cnt[23].CLK
clk => play_cnt[24].CLK
clk => play_cnt[25].CLK
clk => play_cnt[26].CLK
clk => play_cnt[27].CLK
clk => play_cnt[28].CLK
clk => play_cnt[29].CLK
clk => play_cnt[30].CLK
clk => play_cnt[31].CLK
clk => header_7[0].CLK
clk => header_7[1].CLK
clk => header_7[2].CLK
clk => header_7[3].CLK
clk => header_7[4].CLK
clk => header_7[5].CLK
clk => header_7[6].CLK
clk => header_7[7].CLK
clk => header_6[0].CLK
clk => header_6[1].CLK
clk => header_6[2].CLK
clk => header_6[3].CLK
clk => header_6[4].CLK
clk => header_6[5].CLK
clk => header_6[6].CLK
clk => header_6[7].CLK
clk => header_5[0].CLK
clk => header_5[1].CLK
clk => header_5[2].CLK
clk => header_5[3].CLK
clk => header_5[4].CLK
clk => header_5[5].CLK
clk => header_5[6].CLK
clk => header_5[7].CLK
clk => header_4[0].CLK
clk => header_4[1].CLK
clk => header_4[2].CLK
clk => header_4[3].CLK
clk => header_4[4].CLK
clk => header_4[5].CLK
clk => header_4[6].CLK
clk => header_4[7].CLK
clk => found.CLK
clk => file_len[0].CLK
clk => file_len[1].CLK
clk => file_len[2].CLK
clk => file_len[3].CLK
clk => file_len[4].CLK
clk => file_len[5].CLK
clk => file_len[6].CLK
clk => file_len[7].CLK
clk => file_len[8].CLK
clk => file_len[9].CLK
clk => file_len[10].CLK
clk => file_len[11].CLK
clk => file_len[12].CLK
clk => file_len[13].CLK
clk => file_len[14].CLK
clk => file_len[15].CLK
clk => file_len[16].CLK
clk => file_len[17].CLK
clk => file_len[18].CLK
clk => file_len[19].CLK
clk => file_len[20].CLK
clk => file_len[21].CLK
clk => file_len[22].CLK
clk => file_len[23].CLK
clk => file_len[24].CLK
clk => file_len[25].CLK
clk => file_len[26].CLK
clk => file_len[27].CLK
clk => file_len[28].CLK
clk => file_len[29].CLK
clk => file_len[30].CLK
clk => file_len[31].CLK
clk => header_3[0].CLK
clk => header_3[1].CLK
clk => header_3[2].CLK
clk => header_3[3].CLK
clk => header_3[4].CLK
clk => header_3[5].CLK
clk => header_3[6].CLK
clk => header_3[7].CLK
clk => header_2[0].CLK
clk => header_2[1].CLK
clk => header_2[2].CLK
clk => header_2[3].CLK
clk => header_2[4].CLK
clk => header_2[5].CLK
clk => header_2[6].CLK
clk => header_2[7].CLK
clk => header_1[0].CLK
clk => header_1[1].CLK
clk => header_1[2].CLK
clk => header_1[3].CLK
clk => header_1[4].CLK
clk => header_1[5].CLK
clk => header_1[6].CLK
clk => header_1[7].CLK
clk => header_0[0].CLK
clk => header_0[1].CLK
clk => header_0[2].CLK
clk => header_0[3].CLK
clk => header_0[4].CLK
clk => header_0[5].CLK
clk => header_0[6].CLK
clk => header_0[7].CLK
clk => rd_cnt[0].CLK
clk => rd_cnt[1].CLK
clk => rd_cnt[2].CLK
clk => rd_cnt[3].CLK
clk => rd_cnt[4].CLK
clk => rd_cnt[5].CLK
clk => rd_cnt[6].CLK
clk => rd_cnt[7].CLK
clk => rd_cnt[8].CLK
clk => rd_cnt[9].CLK
clk => state~2.DATAIN
rst => state_code[0]~reg0.ACLR
rst => state_code[1]~reg0.ACLR
rst => state_code[2]~reg0.ACLR
rst => state_code[3]~reg0.ACLR
rst => sd_sec_read_addr[0]~reg0.ACLR
rst => sd_sec_read_addr[1]~reg0.ACLR
rst => sd_sec_read_addr[2]~reg0.PRESET
rst => sd_sec_read_addr[3]~reg0.ACLR
rst => sd_sec_read_addr[4]~reg0.ACLR
rst => sd_sec_read_addr[5]~reg0.ACLR
rst => sd_sec_read_addr[6]~reg0.ACLR
rst => sd_sec_read_addr[7]~reg0.ACLR
rst => sd_sec_read_addr[8]~reg0.ACLR
rst => sd_sec_read_addr[9]~reg0.ACLR
rst => sd_sec_read_addr[10]~reg0.ACLR
rst => sd_sec_read_addr[11]~reg0.ACLR
rst => sd_sec_read_addr[12]~reg0.ACLR
rst => sd_sec_read_addr[13]~reg0.PRESET
rst => sd_sec_read_addr[14]~reg0.ACLR
rst => sd_sec_read_addr[15]~reg0.ACLR
rst => sd_sec_read_addr[16]~reg0.ACLR
rst => sd_sec_read_addr[17]~reg0.ACLR
rst => sd_sec_read_addr[18]~reg0.ACLR
rst => sd_sec_read_addr[19]~reg0.ACLR
rst => sd_sec_read_addr[20]~reg0.ACLR
rst => sd_sec_read_addr[21]~reg0.ACLR
rst => sd_sec_read_addr[22]~reg0.ACLR
rst => sd_sec_read_addr[23]~reg0.ACLR
rst => sd_sec_read_addr[24]~reg0.ACLR
rst => sd_sec_read_addr[25]~reg0.ACLR
rst => sd_sec_read_addr[26]~reg0.ACLR
rst => sd_sec_read_addr[27]~reg0.ACLR
rst => sd_sec_read_addr[28]~reg0.ACLR
rst => sd_sec_read_addr[29]~reg0.ACLR
rst => sd_sec_read_addr[30]~reg0.ACLR
rst => sd_sec_read_addr[31]~reg0.ACLR
rst => sd_sec_read~reg0.ACLR
rst => wav_data[0]~reg0.ACLR
rst => wav_data[1]~reg0.ACLR
rst => wav_data[2]~reg0.ACLR
rst => wav_data[3]~reg0.ACLR
rst => wav_data[4]~reg0.ACLR
rst => wav_data[5]~reg0.ACLR
rst => wav_data[6]~reg0.ACLR
rst => wav_data[7]~reg0.ACLR
rst => wav_data_wr_en~reg0.ACLR
rst => play_cnt[0].ACLR
rst => play_cnt[1].ACLR
rst => play_cnt[2].ACLR
rst => play_cnt[3].ACLR
rst => play_cnt[4].ACLR
rst => play_cnt[5].ACLR
rst => play_cnt[6].ACLR
rst => play_cnt[7].ACLR
rst => play_cnt[8].ACLR
rst => play_cnt[9].ACLR
rst => play_cnt[10].ACLR
rst => play_cnt[11].ACLR
rst => play_cnt[12].ACLR
rst => play_cnt[13].ACLR
rst => play_cnt[14].ACLR
rst => play_cnt[15].ACLR
rst => play_cnt[16].ACLR
rst => play_cnt[17].ACLR
rst => play_cnt[18].ACLR
rst => play_cnt[19].ACLR
rst => play_cnt[20].ACLR
rst => play_cnt[21].ACLR
rst => play_cnt[22].ACLR
rst => play_cnt[23].ACLR
rst => play_cnt[24].ACLR
rst => play_cnt[25].ACLR
rst => play_cnt[26].ACLR
rst => play_cnt[27].ACLR
rst => play_cnt[28].ACLR
rst => play_cnt[29].ACLR
rst => play_cnt[30].ACLR
rst => play_cnt[31].ACLR
rst => found.ACLR
rst => file_len[0].ACLR
rst => file_len[1].ACLR
rst => file_len[2].ACLR
rst => file_len[3].ACLR
rst => file_len[4].ACLR
rst => file_len[5].ACLR
rst => file_len[6].ACLR
rst => file_len[7].ACLR
rst => file_len[8].ACLR
rst => file_len[9].ACLR
rst => file_len[10].ACLR
rst => file_len[11].ACLR
rst => file_len[12].ACLR
rst => file_len[13].ACLR
rst => file_len[14].ACLR
rst => file_len[15].ACLR
rst => file_len[16].ACLR
rst => file_len[17].ACLR
rst => file_len[18].ACLR
rst => file_len[19].ACLR
rst => file_len[20].ACLR
rst => file_len[21].ACLR
rst => file_len[22].ACLR
rst => file_len[23].ACLR
rst => file_len[24].ACLR
rst => file_len[25].ACLR
rst => file_len[26].ACLR
rst => file_len[27].ACLR
rst => file_len[28].ACLR
rst => file_len[29].ACLR
rst => file_len[30].ACLR
rst => file_len[31].ACLR
rst => header_3[0].ACLR
rst => header_3[1].ACLR
rst => header_3[2].ACLR
rst => header_3[3].ACLR
rst => header_3[4].ACLR
rst => header_3[5].ACLR
rst => header_3[6].ACLR
rst => header_3[7].ACLR
rst => header_2[0].ACLR
rst => header_2[1].ACLR
rst => header_2[2].ACLR
rst => header_2[3].ACLR
rst => header_2[4].ACLR
rst => header_2[5].ACLR
rst => header_2[6].ACLR
rst => header_2[7].ACLR
rst => header_1[0].ACLR
rst => header_1[1].ACLR
rst => header_1[2].ACLR
rst => header_1[3].ACLR
rst => header_1[4].ACLR
rst => header_1[5].ACLR
rst => header_1[6].ACLR
rst => header_1[7].ACLR
rst => header_0[0].ACLR
rst => header_0[1].ACLR
rst => header_0[2].ACLR
rst => header_0[3].ACLR
rst => header_0[4].ACLR
rst => header_0[5].ACLR
rst => header_0[6].ACLR
rst => header_0[7].ACLR
rst => rd_cnt[0].ACLR
rst => rd_cnt[1].ACLR
rst => rd_cnt[2].ACLR
rst => rd_cnt[3].ACLR
rst => rd_cnt[4].ACLR
rst => rd_cnt[5].ACLR
rst => rd_cnt[6].ACLR
rst => rd_cnt[7].ACLR
rst => rd_cnt[8].ACLR
rst => rd_cnt[9].ACLR
rst => state~4.DATAIN
rst => header_4[7].ENA
rst => header_4[6].ENA
rst => header_4[5].ENA
rst => header_4[4].ENA
rst => header_4[3].ENA
rst => header_4[2].ENA
rst => header_4[1].ENA
rst => header_4[0].ENA
rst => header_5[7].ENA
rst => header_5[6].ENA
rst => header_5[5].ENA
rst => header_5[4].ENA
rst => header_5[3].ENA
rst => header_5[2].ENA
rst => header_5[1].ENA
rst => header_5[0].ENA
rst => header_6[7].ENA
rst => header_6[6].ENA
rst => header_6[5].ENA
rst => header_6[4].ENA
rst => header_6[3].ENA
rst => header_6[2].ENA
rst => header_6[1].ENA
rst => header_6[0].ENA
rst => header_7[7].ENA
rst => header_7[6].ENA
rst => header_7[5].ENA
rst => header_7[4].ENA
rst => header_7[3].ENA
rst => header_7[2].ENA
rst => header_7[1].ENA
rst => header_7[0].ENA
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
find => state.OUTPUTSELECT
find => state.OUTPUTSELECT
find => state.OUTPUTSELECT
find => state.OUTPUTSELECT
find => state.OUTPUTSELECT
sd_init_done => state.OUTPUTSELECT
sd_init_done => state.OUTPUTSELECT
sd_init_done => state.OUTPUTSELECT
sd_init_done => state.OUTPUTSELECT
sd_init_done => state.OUTPUTSELECT
sd_init_done => state_code[0]~reg0.ENA
sd_init_done => sd_sec_read~reg0.ENA
sd_init_done => sd_sec_read_addr[31]~reg0.ENA
sd_init_done => sd_sec_read_addr[30]~reg0.ENA
sd_init_done => sd_sec_read_addr[29]~reg0.ENA
sd_init_done => sd_sec_read_addr[28]~reg0.ENA
sd_init_done => sd_sec_read_addr[27]~reg0.ENA
sd_init_done => sd_sec_read_addr[26]~reg0.ENA
sd_init_done => sd_sec_read_addr[25]~reg0.ENA
sd_init_done => sd_sec_read_addr[24]~reg0.ENA
sd_init_done => sd_sec_read_addr[23]~reg0.ENA
sd_init_done => sd_sec_read_addr[22]~reg0.ENA
sd_init_done => sd_sec_read_addr[21]~reg0.ENA
sd_init_done => sd_sec_read_addr[20]~reg0.ENA
sd_init_done => sd_sec_read_addr[19]~reg0.ENA
sd_init_done => sd_sec_read_addr[18]~reg0.ENA
sd_init_done => sd_sec_read_addr[17]~reg0.ENA
sd_init_done => sd_sec_read_addr[16]~reg0.ENA
sd_init_done => sd_sec_read_addr[15]~reg0.ENA
sd_init_done => sd_sec_read_addr[14]~reg0.ENA
sd_init_done => sd_sec_read_addr[13]~reg0.ENA
sd_init_done => sd_sec_read_addr[12]~reg0.ENA
sd_init_done => sd_sec_read_addr[11]~reg0.ENA
sd_init_done => sd_sec_read_addr[10]~reg0.ENA
sd_init_done => sd_sec_read_addr[9]~reg0.ENA
sd_init_done => sd_sec_read_addr[8]~reg0.ENA
sd_init_done => sd_sec_read_addr[7]~reg0.ENA
sd_init_done => sd_sec_read_addr[6]~reg0.ENA
sd_init_done => sd_sec_read_addr[5]~reg0.ENA
sd_init_done => sd_sec_read_addr[4]~reg0.ENA
sd_init_done => sd_sec_read_addr[3]~reg0.ENA
sd_init_done => sd_sec_read_addr[2]~reg0.ENA
sd_init_done => sd_sec_read_addr[1]~reg0.ENA
sd_init_done => sd_sec_read_addr[0]~reg0.ENA
sd_init_done => state_code[3]~reg0.ENA
sd_init_done => state_code[2]~reg0.ENA
sd_init_done => state_code[1]~reg0.ENA
state_code[0] <= state_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_code[1] <= state_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_code[2] <= state_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_code[3] <= state_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read <= sd_sec_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[0] <= sd_sec_read_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[1] <= sd_sec_read_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[2] <= sd_sec_read_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[3] <= sd_sec_read_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[4] <= sd_sec_read_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[5] <= sd_sec_read_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[6] <= sd_sec_read_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[7] <= sd_sec_read_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[8] <= sd_sec_read_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[9] <= sd_sec_read_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[10] <= sd_sec_read_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[11] <= sd_sec_read_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[12] <= sd_sec_read_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[13] <= sd_sec_read_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[14] <= sd_sec_read_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[15] <= sd_sec_read_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[16] <= sd_sec_read_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[17] <= sd_sec_read_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[18] <= sd_sec_read_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[19] <= sd_sec_read_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[20] <= sd_sec_read_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[21] <= sd_sec_read_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[22] <= sd_sec_read_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[23] <= sd_sec_read_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[24] <= sd_sec_read_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[25] <= sd_sec_read_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[26] <= sd_sec_read_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[27] <= sd_sec_read_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[28] <= sd_sec_read_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[29] <= sd_sec_read_addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[30] <= sd_sec_read_addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_addr[31] <= sd_sec_read_addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_data[0] => header_0.DATAB
sd_sec_read_data[0] => header_1.DATAB
sd_sec_read_data[0] => header_2.DATAB
sd_sec_read_data[0] => header_3.DATAB
sd_sec_read_data[0] => header_4.DATAB
sd_sec_read_data[0] => header_5.DATAB
sd_sec_read_data[0] => header_6.DATAB
sd_sec_read_data[0] => header_7.DATAB
sd_sec_read_data[0] => file_len.DATAB
sd_sec_read_data[0] => file_len.DATAB
sd_sec_read_data[0] => file_len.DATAB
sd_sec_read_data[0] => file_len.DATAB
sd_sec_read_data[0] => wav_data[0]~reg0.DATAIN
sd_sec_read_data[1] => header_0.DATAB
sd_sec_read_data[1] => header_1.DATAB
sd_sec_read_data[1] => header_2.DATAB
sd_sec_read_data[1] => header_3.DATAB
sd_sec_read_data[1] => header_4.DATAB
sd_sec_read_data[1] => header_5.DATAB
sd_sec_read_data[1] => header_6.DATAB
sd_sec_read_data[1] => header_7.DATAB
sd_sec_read_data[1] => file_len.DATAB
sd_sec_read_data[1] => file_len.DATAB
sd_sec_read_data[1] => file_len.DATAB
sd_sec_read_data[1] => file_len.DATAB
sd_sec_read_data[1] => wav_data[1]~reg0.DATAIN
sd_sec_read_data[2] => header_0.DATAB
sd_sec_read_data[2] => header_1.DATAB
sd_sec_read_data[2] => header_2.DATAB
sd_sec_read_data[2] => header_3.DATAB
sd_sec_read_data[2] => header_4.DATAB
sd_sec_read_data[2] => header_5.DATAB
sd_sec_read_data[2] => header_6.DATAB
sd_sec_read_data[2] => header_7.DATAB
sd_sec_read_data[2] => file_len.DATAB
sd_sec_read_data[2] => file_len.DATAB
sd_sec_read_data[2] => file_len.DATAB
sd_sec_read_data[2] => file_len.DATAB
sd_sec_read_data[2] => wav_data[2]~reg0.DATAIN
sd_sec_read_data[3] => header_0.DATAB
sd_sec_read_data[3] => header_1.DATAB
sd_sec_read_data[3] => header_2.DATAB
sd_sec_read_data[3] => header_3.DATAB
sd_sec_read_data[3] => header_4.DATAB
sd_sec_read_data[3] => header_5.DATAB
sd_sec_read_data[3] => header_6.DATAB
sd_sec_read_data[3] => header_7.DATAB
sd_sec_read_data[3] => file_len.DATAB
sd_sec_read_data[3] => file_len.DATAB
sd_sec_read_data[3] => file_len.DATAB
sd_sec_read_data[3] => file_len.DATAB
sd_sec_read_data[3] => wav_data[3]~reg0.DATAIN
sd_sec_read_data[4] => header_0.DATAB
sd_sec_read_data[4] => header_1.DATAB
sd_sec_read_data[4] => header_2.DATAB
sd_sec_read_data[4] => header_3.DATAB
sd_sec_read_data[4] => header_4.DATAB
sd_sec_read_data[4] => header_5.DATAB
sd_sec_read_data[4] => header_6.DATAB
sd_sec_read_data[4] => header_7.DATAB
sd_sec_read_data[4] => file_len.DATAB
sd_sec_read_data[4] => file_len.DATAB
sd_sec_read_data[4] => file_len.DATAB
sd_sec_read_data[4] => file_len.DATAB
sd_sec_read_data[4] => wav_data[4]~reg0.DATAIN
sd_sec_read_data[5] => header_0.DATAB
sd_sec_read_data[5] => header_1.DATAB
sd_sec_read_data[5] => header_2.DATAB
sd_sec_read_data[5] => header_3.DATAB
sd_sec_read_data[5] => header_4.DATAB
sd_sec_read_data[5] => header_5.DATAB
sd_sec_read_data[5] => header_6.DATAB
sd_sec_read_data[5] => header_7.DATAB
sd_sec_read_data[5] => file_len.DATAB
sd_sec_read_data[5] => file_len.DATAB
sd_sec_read_data[5] => file_len.DATAB
sd_sec_read_data[5] => file_len.DATAB
sd_sec_read_data[5] => wav_data[5]~reg0.DATAIN
sd_sec_read_data[6] => header_0.DATAB
sd_sec_read_data[6] => header_1.DATAB
sd_sec_read_data[6] => header_2.DATAB
sd_sec_read_data[6] => header_3.DATAB
sd_sec_read_data[6] => header_4.DATAB
sd_sec_read_data[6] => header_5.DATAB
sd_sec_read_data[6] => header_6.DATAB
sd_sec_read_data[6] => header_7.DATAB
sd_sec_read_data[6] => file_len.DATAB
sd_sec_read_data[6] => file_len.DATAB
sd_sec_read_data[6] => file_len.DATAB
sd_sec_read_data[6] => file_len.DATAB
sd_sec_read_data[6] => wav_data[6]~reg0.DATAIN
sd_sec_read_data[7] => header_0.DATAB
sd_sec_read_data[7] => header_1.DATAB
sd_sec_read_data[7] => header_2.DATAB
sd_sec_read_data[7] => header_3.DATAB
sd_sec_read_data[7] => header_4.DATAB
sd_sec_read_data[7] => header_5.DATAB
sd_sec_read_data[7] => header_6.DATAB
sd_sec_read_data[7] => header_7.DATAB
sd_sec_read_data[7] => file_len.DATAB
sd_sec_read_data[7] => file_len.DATAB
sd_sec_read_data[7] => file_len.DATAB
sd_sec_read_data[7] => file_len.DATAB
sd_sec_read_data[7] => wav_data[7]~reg0.DATAIN
sd_sec_read_data_valid => rd_cnt.OUTPUTSELECT
sd_sec_read_data_valid => rd_cnt.OUTPUTSELECT
sd_sec_read_data_valid => rd_cnt.OUTPUTSELECT
sd_sec_read_data_valid => rd_cnt.OUTPUTSELECT
sd_sec_read_data_valid => rd_cnt.OUTPUTSELECT
sd_sec_read_data_valid => rd_cnt.OUTPUTSELECT
sd_sec_read_data_valid => rd_cnt.OUTPUTSELECT
sd_sec_read_data_valid => rd_cnt.OUTPUTSELECT
sd_sec_read_data_valid => rd_cnt.OUTPUTSELECT
sd_sec_read_data_valid => rd_cnt.OUTPUTSELECT
sd_sec_read_data_valid => always1.IN0
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => play_cnt.OUTPUTSELECT
sd_sec_read_data_valid => always3.IN1
sd_sec_read_end => rd_cnt.OUTPUTSELECT
sd_sec_read_end => rd_cnt.OUTPUTSELECT
sd_sec_read_end => rd_cnt.OUTPUTSELECT
sd_sec_read_end => rd_cnt.OUTPUTSELECT
sd_sec_read_end => rd_cnt.OUTPUTSELECT
sd_sec_read_end => rd_cnt.OUTPUTSELECT
sd_sec_read_end => rd_cnt.OUTPUTSELECT
sd_sec_read_end => rd_cnt.OUTPUTSELECT
sd_sec_read_end => rd_cnt.OUTPUTSELECT
sd_sec_read_end => rd_cnt.OUTPUTSELECT
sd_sec_read_end => state.OUTPUTSELECT
sd_sec_read_end => state.OUTPUTSELECT
sd_sec_read_end => state.OUTPUTSELECT
sd_sec_read_end => state.OUTPUTSELECT
sd_sec_read_end => state.OUTPUTSELECT
sd_sec_read_end => sd_sec_read.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => sd_sec_read_addr.OUTPUTSELECT
sd_sec_read_end => state.OUTPUTSELECT
sd_sec_read_end => state.OUTPUTSELECT
sd_sec_read_end => state.OUTPUTSELECT
sd_sec_read_end => state.OUTPUTSELECT
sd_sec_read_end => state.OUTPUTSELECT
sd_sec_read_end => Selector39.IN1
fifo_wr_cnt[0] => LessThan2.IN32
fifo_wr_cnt[1] => LessThan2.IN31
fifo_wr_cnt[2] => LessThan2.IN30
fifo_wr_cnt[3] => LessThan2.IN29
fifo_wr_cnt[4] => LessThan2.IN28
fifo_wr_cnt[5] => LessThan2.IN27
fifo_wr_cnt[6] => LessThan2.IN26
fifo_wr_cnt[7] => LessThan2.IN25
fifo_wr_cnt[8] => LessThan2.IN24
fifo_wr_cnt[9] => LessThan2.IN23
fifo_wr_cnt[10] => LessThan2.IN22
fifo_wr_cnt[11] => LessThan2.IN21
fifo_wr_cnt[12] => LessThan2.IN20
fifo_wr_cnt[13] => LessThan2.IN19
fifo_wr_cnt[14] => LessThan2.IN18
fifo_wr_cnt[15] => LessThan2.IN17
wav_data_wr_en <= wav_data_wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
wav_data[0] <= wav_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wav_data[1] <= wav_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wav_data[2] <= wav_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wav_data[3] <= wav_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wav_data[4] <= wav_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wav_data[5] <= wav_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wav_data[6] <= wav_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wav_data[7] <= wav_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sd_card_audio:sd_card_audio_m0|sd_card_top:sd_card_top_m0
clk => clk.IN3
rst => rst.IN3
SD_nCS <= spi_master:spi_master_m0.nCS
SD_DCLK <= spi_master:spi_master_m0.DCLK
SD_MOSI <= spi_master:spi_master_m0.MOSI
SD_MISO => SD_MISO.IN1
sd_init_done <= sd_card_sec_read_write:sd_card_sec_read_write_m0.sd_init_done
sd_sec_read => sd_sec_read.IN1
sd_sec_read_addr[0] => sd_sec_read_addr[0].IN1
sd_sec_read_addr[1] => sd_sec_read_addr[1].IN1
sd_sec_read_addr[2] => sd_sec_read_addr[2].IN1
sd_sec_read_addr[3] => sd_sec_read_addr[3].IN1
sd_sec_read_addr[4] => sd_sec_read_addr[4].IN1
sd_sec_read_addr[5] => sd_sec_read_addr[5].IN1
sd_sec_read_addr[6] => sd_sec_read_addr[6].IN1
sd_sec_read_addr[7] => sd_sec_read_addr[7].IN1
sd_sec_read_addr[8] => sd_sec_read_addr[8].IN1
sd_sec_read_addr[9] => sd_sec_read_addr[9].IN1
sd_sec_read_addr[10] => sd_sec_read_addr[10].IN1
sd_sec_read_addr[11] => sd_sec_read_addr[11].IN1
sd_sec_read_addr[12] => sd_sec_read_addr[12].IN1
sd_sec_read_addr[13] => sd_sec_read_addr[13].IN1
sd_sec_read_addr[14] => sd_sec_read_addr[14].IN1
sd_sec_read_addr[15] => sd_sec_read_addr[15].IN1
sd_sec_read_addr[16] => sd_sec_read_addr[16].IN1
sd_sec_read_addr[17] => sd_sec_read_addr[17].IN1
sd_sec_read_addr[18] => sd_sec_read_addr[18].IN1
sd_sec_read_addr[19] => sd_sec_read_addr[19].IN1
sd_sec_read_addr[20] => sd_sec_read_addr[20].IN1
sd_sec_read_addr[21] => sd_sec_read_addr[21].IN1
sd_sec_read_addr[22] => sd_sec_read_addr[22].IN1
sd_sec_read_addr[23] => sd_sec_read_addr[23].IN1
sd_sec_read_addr[24] => sd_sec_read_addr[24].IN1
sd_sec_read_addr[25] => sd_sec_read_addr[25].IN1
sd_sec_read_addr[26] => sd_sec_read_addr[26].IN1
sd_sec_read_addr[27] => sd_sec_read_addr[27].IN1
sd_sec_read_addr[28] => sd_sec_read_addr[28].IN1
sd_sec_read_addr[29] => sd_sec_read_addr[29].IN1
sd_sec_read_addr[30] => sd_sec_read_addr[30].IN1
sd_sec_read_addr[31] => sd_sec_read_addr[31].IN1
sd_sec_read_data[0] <= sd_card_sec_read_write:sd_card_sec_read_write_m0.sd_sec_read_data
sd_sec_read_data[1] <= sd_card_sec_read_write:sd_card_sec_read_write_m0.sd_sec_read_data
sd_sec_read_data[2] <= sd_card_sec_read_write:sd_card_sec_read_write_m0.sd_sec_read_data
sd_sec_read_data[3] <= sd_card_sec_read_write:sd_card_sec_read_write_m0.sd_sec_read_data
sd_sec_read_data[4] <= sd_card_sec_read_write:sd_card_sec_read_write_m0.sd_sec_read_data
sd_sec_read_data[5] <= sd_card_sec_read_write:sd_card_sec_read_write_m0.sd_sec_read_data
sd_sec_read_data[6] <= sd_card_sec_read_write:sd_card_sec_read_write_m0.sd_sec_read_data
sd_sec_read_data[7] <= sd_card_sec_read_write:sd_card_sec_read_write_m0.sd_sec_read_data
sd_sec_read_data_valid <= sd_card_sec_read_write:sd_card_sec_read_write_m0.sd_sec_read_data_valid
sd_sec_read_end <= sd_card_sec_read_write:sd_card_sec_read_write_m0.sd_sec_read_end
sd_sec_write => sd_sec_write.IN1
sd_sec_write_addr[0] => sd_sec_write_addr[0].IN1
sd_sec_write_addr[1] => sd_sec_write_addr[1].IN1
sd_sec_write_addr[2] => sd_sec_write_addr[2].IN1
sd_sec_write_addr[3] => sd_sec_write_addr[3].IN1
sd_sec_write_addr[4] => sd_sec_write_addr[4].IN1
sd_sec_write_addr[5] => sd_sec_write_addr[5].IN1
sd_sec_write_addr[6] => sd_sec_write_addr[6].IN1
sd_sec_write_addr[7] => sd_sec_write_addr[7].IN1
sd_sec_write_addr[8] => sd_sec_write_addr[8].IN1
sd_sec_write_addr[9] => sd_sec_write_addr[9].IN1
sd_sec_write_addr[10] => sd_sec_write_addr[10].IN1
sd_sec_write_addr[11] => sd_sec_write_addr[11].IN1
sd_sec_write_addr[12] => sd_sec_write_addr[12].IN1
sd_sec_write_addr[13] => sd_sec_write_addr[13].IN1
sd_sec_write_addr[14] => sd_sec_write_addr[14].IN1
sd_sec_write_addr[15] => sd_sec_write_addr[15].IN1
sd_sec_write_addr[16] => sd_sec_write_addr[16].IN1
sd_sec_write_addr[17] => sd_sec_write_addr[17].IN1
sd_sec_write_addr[18] => sd_sec_write_addr[18].IN1
sd_sec_write_addr[19] => sd_sec_write_addr[19].IN1
sd_sec_write_addr[20] => sd_sec_write_addr[20].IN1
sd_sec_write_addr[21] => sd_sec_write_addr[21].IN1
sd_sec_write_addr[22] => sd_sec_write_addr[22].IN1
sd_sec_write_addr[23] => sd_sec_write_addr[23].IN1
sd_sec_write_addr[24] => sd_sec_write_addr[24].IN1
sd_sec_write_addr[25] => sd_sec_write_addr[25].IN1
sd_sec_write_addr[26] => sd_sec_write_addr[26].IN1
sd_sec_write_addr[27] => sd_sec_write_addr[27].IN1
sd_sec_write_addr[28] => sd_sec_write_addr[28].IN1
sd_sec_write_addr[29] => sd_sec_write_addr[29].IN1
sd_sec_write_addr[30] => sd_sec_write_addr[30].IN1
sd_sec_write_addr[31] => sd_sec_write_addr[31].IN1
sd_sec_write_data[0] => sd_sec_write_data[0].IN1
sd_sec_write_data[1] => sd_sec_write_data[1].IN1
sd_sec_write_data[2] => sd_sec_write_data[2].IN1
sd_sec_write_data[3] => sd_sec_write_data[3].IN1
sd_sec_write_data[4] => sd_sec_write_data[4].IN1
sd_sec_write_data[5] => sd_sec_write_data[5].IN1
sd_sec_write_data[6] => sd_sec_write_data[6].IN1
sd_sec_write_data[7] => sd_sec_write_data[7].IN1
sd_sec_write_data_req <= sd_card_sec_read_write:sd_card_sec_read_write_m0.sd_sec_write_data_req
sd_sec_write_end <= sd_card_sec_read_write:sd_card_sec_read_write_m0.sd_sec_write_end


|top|sd_card_audio:sd_card_audio_m0|sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0
clk => sd_init_done~reg0.CLK
clk => sec_addr[0].CLK
clk => sec_addr[1].CLK
clk => sec_addr[2].CLK
clk => sec_addr[3].CLK
clk => sec_addr[4].CLK
clk => sec_addr[5].CLK
clk => sec_addr[6].CLK
clk => sec_addr[7].CLK
clk => sec_addr[8].CLK
clk => sec_addr[9].CLK
clk => sec_addr[10].CLK
clk => sec_addr[11].CLK
clk => sec_addr[12].CLK
clk => sec_addr[13].CLK
clk => sec_addr[14].CLK
clk => sec_addr[15].CLK
clk => sec_addr[16].CLK
clk => sec_addr[17].CLK
clk => sec_addr[18].CLK
clk => sec_addr[19].CLK
clk => sec_addr[20].CLK
clk => sec_addr[21].CLK
clk => sec_addr[22].CLK
clk => sec_addr[23].CLK
clk => sec_addr[24].CLK
clk => sec_addr[25].CLK
clk => sec_addr[26].CLK
clk => sec_addr[27].CLK
clk => sec_addr[28].CLK
clk => sec_addr[29].CLK
clk => sec_addr[30].CLK
clk => sec_addr[31].CLK
clk => block_read_req~reg0.CLK
clk => block_write_req~reg0.CLK
clk => spi_clk_div[0]~reg0.CLK
clk => spi_clk_div[1]~reg0.CLK
clk => spi_clk_div[2]~reg0.CLK
clk => spi_clk_div[3]~reg0.CLK
clk => spi_clk_div[4]~reg0.CLK
clk => spi_clk_div[5]~reg0.CLK
clk => spi_clk_div[6]~reg0.CLK
clk => spi_clk_div[7]~reg0.CLK
clk => spi_clk_div[8]~reg0.CLK
clk => spi_clk_div[9]~reg0.CLK
clk => spi_clk_div[10]~reg0.CLK
clk => spi_clk_div[11]~reg0.CLK
clk => spi_clk_div[12]~reg0.CLK
clk => spi_clk_div[13]~reg0.CLK
clk => spi_clk_div[14]~reg0.CLK
clk => spi_clk_div[15]~reg0.CLK
clk => cmd[0]~reg0.CLK
clk => cmd[1]~reg0.CLK
clk => cmd[2]~reg0.CLK
clk => cmd[3]~reg0.CLK
clk => cmd[4]~reg0.CLK
clk => cmd[5]~reg0.CLK
clk => cmd[6]~reg0.CLK
clk => cmd[7]~reg0.CLK
clk => cmd[8]~reg0.CLK
clk => cmd[9]~reg0.CLK
clk => cmd[10]~reg0.CLK
clk => cmd[11]~reg0.CLK
clk => cmd[12]~reg0.CLK
clk => cmd[13]~reg0.CLK
clk => cmd[14]~reg0.CLK
clk => cmd[15]~reg0.CLK
clk => cmd[16]~reg0.CLK
clk => cmd[17]~reg0.CLK
clk => cmd[18]~reg0.CLK
clk => cmd[19]~reg0.CLK
clk => cmd[20]~reg0.CLK
clk => cmd[21]~reg0.CLK
clk => cmd[22]~reg0.CLK
clk => cmd[23]~reg0.CLK
clk => cmd[24]~reg0.CLK
clk => cmd[25]~reg0.CLK
clk => cmd[26]~reg0.CLK
clk => cmd[27]~reg0.CLK
clk => cmd[28]~reg0.CLK
clk => cmd[29]~reg0.CLK
clk => cmd[30]~reg0.CLK
clk => cmd[31]~reg0.CLK
clk => cmd[32]~reg0.CLK
clk => cmd[33]~reg0.CLK
clk => cmd[34]~reg0.CLK
clk => cmd[35]~reg0.CLK
clk => cmd[36]~reg0.CLK
clk => cmd[37]~reg0.CLK
clk => cmd[38]~reg0.CLK
clk => cmd[39]~reg0.CLK
clk => cmd[40]~reg0.CLK
clk => cmd[41]~reg0.CLK
clk => cmd[42]~reg0.CLK
clk => cmd[43]~reg0.CLK
clk => cmd[44]~reg0.CLK
clk => cmd[45]~reg0.CLK
clk => cmd[46]~reg0.CLK
clk => cmd[47]~reg0.CLK
clk => cmd_r1[0]~reg0.CLK
clk => cmd_r1[1]~reg0.CLK
clk => cmd_r1[2]~reg0.CLK
clk => cmd_r1[3]~reg0.CLK
clk => cmd_r1[4]~reg0.CLK
clk => cmd_r1[5]~reg0.CLK
clk => cmd_r1[6]~reg0.CLK
clk => cmd_r1[7]~reg0.CLK
clk => cmd_data_len[0]~reg0.CLK
clk => cmd_data_len[1]~reg0.CLK
clk => cmd_data_len[2]~reg0.CLK
clk => cmd_data_len[3]~reg0.CLK
clk => cmd_data_len[4]~reg0.CLK
clk => cmd_data_len[5]~reg0.CLK
clk => cmd_data_len[6]~reg0.CLK
clk => cmd_data_len[7]~reg0.CLK
clk => cmd_data_len[8]~reg0.CLK
clk => cmd_data_len[9]~reg0.CLK
clk => cmd_data_len[10]~reg0.CLK
clk => cmd_data_len[11]~reg0.CLK
clk => cmd_data_len[12]~reg0.CLK
clk => cmd_data_len[13]~reg0.CLK
clk => cmd_data_len[14]~reg0.CLK
clk => cmd_data_len[15]~reg0.CLK
clk => cmd_req~reg0.CLK
clk => state~10.DATAIN
rst => sd_init_done~reg0.ACLR
rst => sec_addr[0].ACLR
rst => sec_addr[1].ACLR
rst => sec_addr[2].ACLR
rst => sec_addr[3].ACLR
rst => sec_addr[4].ACLR
rst => sec_addr[5].ACLR
rst => sec_addr[6].ACLR
rst => sec_addr[7].ACLR
rst => sec_addr[8].ACLR
rst => sec_addr[9].ACLR
rst => sec_addr[10].ACLR
rst => sec_addr[11].ACLR
rst => sec_addr[12].ACLR
rst => sec_addr[13].ACLR
rst => sec_addr[14].ACLR
rst => sec_addr[15].ACLR
rst => sec_addr[16].ACLR
rst => sec_addr[17].ACLR
rst => sec_addr[18].ACLR
rst => sec_addr[19].ACLR
rst => sec_addr[20].ACLR
rst => sec_addr[21].ACLR
rst => sec_addr[22].ACLR
rst => sec_addr[23].ACLR
rst => sec_addr[24].ACLR
rst => sec_addr[25].ACLR
rst => sec_addr[26].ACLR
rst => sec_addr[27].ACLR
rst => sec_addr[28].ACLR
rst => sec_addr[29].ACLR
rst => sec_addr[30].ACLR
rst => sec_addr[31].ACLR
rst => block_read_req~reg0.ACLR
rst => block_write_req~reg0.ACLR
rst => spi_clk_div[0]~reg0.ACLR
rst => spi_clk_div[1]~reg0.ACLR
rst => spi_clk_div[2]~reg0.ACLR
rst => spi_clk_div[3]~reg0.PRESET
rst => spi_clk_div[4]~reg0.PRESET
rst => spi_clk_div[5]~reg0.PRESET
rst => spi_clk_div[6]~reg0.PRESET
rst => spi_clk_div[7]~reg0.PRESET
rst => spi_clk_div[8]~reg0.ACLR
rst => spi_clk_div[9]~reg0.ACLR
rst => spi_clk_div[10]~reg0.ACLR
rst => spi_clk_div[11]~reg0.ACLR
rst => spi_clk_div[12]~reg0.ACLR
rst => spi_clk_div[13]~reg0.ACLR
rst => spi_clk_div[14]~reg0.ACLR
rst => spi_clk_div[15]~reg0.ACLR
rst => cmd[0]~reg0.ACLR
rst => cmd[1]~reg0.ACLR
rst => cmd[2]~reg0.ACLR
rst => cmd[3]~reg0.ACLR
rst => cmd[4]~reg0.ACLR
rst => cmd[5]~reg0.ACLR
rst => cmd[6]~reg0.ACLR
rst => cmd[7]~reg0.ACLR
rst => cmd[8]~reg0.ACLR
rst => cmd[9]~reg0.ACLR
rst => cmd[10]~reg0.ACLR
rst => cmd[11]~reg0.ACLR
rst => cmd[12]~reg0.ACLR
rst => cmd[13]~reg0.ACLR
rst => cmd[14]~reg0.ACLR
rst => cmd[15]~reg0.ACLR
rst => cmd[16]~reg0.ACLR
rst => cmd[17]~reg0.ACLR
rst => cmd[18]~reg0.ACLR
rst => cmd[19]~reg0.ACLR
rst => cmd[20]~reg0.ACLR
rst => cmd[21]~reg0.ACLR
rst => cmd[22]~reg0.ACLR
rst => cmd[23]~reg0.ACLR
rst => cmd[24]~reg0.ACLR
rst => cmd[25]~reg0.ACLR
rst => cmd[26]~reg0.ACLR
rst => cmd[27]~reg0.ACLR
rst => cmd[28]~reg0.ACLR
rst => cmd[29]~reg0.ACLR
rst => cmd[30]~reg0.ACLR
rst => cmd[31]~reg0.ACLR
rst => cmd[32]~reg0.ACLR
rst => cmd[33]~reg0.ACLR
rst => cmd[34]~reg0.ACLR
rst => cmd[35]~reg0.ACLR
rst => cmd[36]~reg0.ACLR
rst => cmd[37]~reg0.ACLR
rst => cmd[38]~reg0.ACLR
rst => cmd[39]~reg0.ACLR
rst => cmd[40]~reg0.ACLR
rst => cmd[41]~reg0.ACLR
rst => cmd[42]~reg0.ACLR
rst => cmd[43]~reg0.ACLR
rst => cmd[44]~reg0.ACLR
rst => cmd[45]~reg0.ACLR
rst => cmd[46]~reg0.ACLR
rst => cmd[47]~reg0.ACLR
rst => cmd_r1[0]~reg0.ACLR
rst => cmd_r1[1]~reg0.ACLR
rst => cmd_r1[2]~reg0.ACLR
rst => cmd_r1[3]~reg0.ACLR
rst => cmd_r1[4]~reg0.ACLR
rst => cmd_r1[5]~reg0.ACLR
rst => cmd_r1[6]~reg0.ACLR
rst => cmd_r1[7]~reg0.ACLR
rst => cmd_data_len[0]~reg0.ACLR
rst => cmd_data_len[1]~reg0.ACLR
rst => cmd_data_len[2]~reg0.ACLR
rst => cmd_data_len[3]~reg0.ACLR
rst => cmd_data_len[4]~reg0.ACLR
rst => cmd_data_len[5]~reg0.ACLR
rst => cmd_data_len[6]~reg0.ACLR
rst => cmd_data_len[7]~reg0.ACLR
rst => cmd_data_len[8]~reg0.ACLR
rst => cmd_data_len[9]~reg0.ACLR
rst => cmd_data_len[10]~reg0.ACLR
rst => cmd_data_len[11]~reg0.ACLR
rst => cmd_data_len[12]~reg0.ACLR
rst => cmd_data_len[13]~reg0.ACLR
rst => cmd_data_len[14]~reg0.ACLR
rst => cmd_data_len[15]~reg0.ACLR
rst => cmd_req~reg0.ACLR
rst => state~12.DATAIN
sd_init_done <= sd_init_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read => state.OUTPUTSELECT
sd_sec_read => state.OUTPUTSELECT
sd_sec_read => state.OUTPUTSELECT
sd_sec_read => state.OUTPUTSELECT
sd_sec_read => state.OUTPUTSELECT
sd_sec_read => state.OUTPUTSELECT
sd_sec_read => state.OUTPUTSELECT
sd_sec_read => state.OUTPUTSELECT
sd_sec_read => state.OUTPUTSELECT
sd_sec_read => state.OUTPUTSELECT
sd_sec_read => state.OUTPUTSELECT
sd_sec_read => state.OUTPUTSELECT
sd_sec_read => state.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read => sec_addr.OUTPUTSELECT
sd_sec_read_addr[0] => sec_addr.DATAB
sd_sec_read_addr[1] => sec_addr.DATAB
sd_sec_read_addr[2] => sec_addr.DATAB
sd_sec_read_addr[3] => sec_addr.DATAB
sd_sec_read_addr[4] => sec_addr.DATAB
sd_sec_read_addr[5] => sec_addr.DATAB
sd_sec_read_addr[6] => sec_addr.DATAB
sd_sec_read_addr[7] => sec_addr.DATAB
sd_sec_read_addr[8] => sec_addr.DATAB
sd_sec_read_addr[9] => sec_addr.DATAB
sd_sec_read_addr[10] => sec_addr.DATAB
sd_sec_read_addr[11] => sec_addr.DATAB
sd_sec_read_addr[12] => sec_addr.DATAB
sd_sec_read_addr[13] => sec_addr.DATAB
sd_sec_read_addr[14] => sec_addr.DATAB
sd_sec_read_addr[15] => sec_addr.DATAB
sd_sec_read_addr[16] => sec_addr.DATAB
sd_sec_read_addr[17] => sec_addr.DATAB
sd_sec_read_addr[18] => sec_addr.DATAB
sd_sec_read_addr[19] => sec_addr.DATAB
sd_sec_read_addr[20] => sec_addr.DATAB
sd_sec_read_addr[21] => sec_addr.DATAB
sd_sec_read_addr[22] => sec_addr.DATAB
sd_sec_read_addr[23] => sec_addr.DATAB
sd_sec_read_addr[24] => sec_addr.DATAB
sd_sec_read_addr[25] => sec_addr.DATAB
sd_sec_read_addr[26] => sec_addr.DATAB
sd_sec_read_addr[27] => sec_addr.DATAB
sd_sec_read_addr[28] => sec_addr.DATAB
sd_sec_read_addr[29] => sec_addr.DATAB
sd_sec_read_addr[30] => sec_addr.DATAB
sd_sec_read_addr[31] => sec_addr.DATAB
sd_sec_read_data[0] <= block_read_data[0].DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_data[1] <= block_read_data[1].DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_data[2] <= block_read_data[2].DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_data[3] <= block_read_data[3].DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_data[4] <= block_read_data[4].DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_data[5] <= block_read_data[5].DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_data[6] <= block_read_data[6].DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_data[7] <= block_read_data[7].DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_data_valid <= sd_sec_read_data_valid.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_read_end <= sd_sec_read_end.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_write => state.OUTPUTSELECT
sd_sec_write => state.OUTPUTSELECT
sd_sec_write => state.OUTPUTSELECT
sd_sec_write => state.OUTPUTSELECT
sd_sec_write => state.OUTPUTSELECT
sd_sec_write => state.OUTPUTSELECT
sd_sec_write => state.OUTPUTSELECT
sd_sec_write => state.OUTPUTSELECT
sd_sec_write => state.OUTPUTSELECT
sd_sec_write => state.OUTPUTSELECT
sd_sec_write => state.OUTPUTSELECT
sd_sec_write => state.OUTPUTSELECT
sd_sec_write => state.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write => sec_addr.OUTPUTSELECT
sd_sec_write_addr[0] => sec_addr.DATAB
sd_sec_write_addr[1] => sec_addr.DATAB
sd_sec_write_addr[2] => sec_addr.DATAB
sd_sec_write_addr[3] => sec_addr.DATAB
sd_sec_write_addr[4] => sec_addr.DATAB
sd_sec_write_addr[5] => sec_addr.DATAB
sd_sec_write_addr[6] => sec_addr.DATAB
sd_sec_write_addr[7] => sec_addr.DATAB
sd_sec_write_addr[8] => sec_addr.DATAB
sd_sec_write_addr[9] => sec_addr.DATAB
sd_sec_write_addr[10] => sec_addr.DATAB
sd_sec_write_addr[11] => sec_addr.DATAB
sd_sec_write_addr[12] => sec_addr.DATAB
sd_sec_write_addr[13] => sec_addr.DATAB
sd_sec_write_addr[14] => sec_addr.DATAB
sd_sec_write_addr[15] => sec_addr.DATAB
sd_sec_write_addr[16] => sec_addr.DATAB
sd_sec_write_addr[17] => sec_addr.DATAB
sd_sec_write_addr[18] => sec_addr.DATAB
sd_sec_write_addr[19] => sec_addr.DATAB
sd_sec_write_addr[20] => sec_addr.DATAB
sd_sec_write_addr[21] => sec_addr.DATAB
sd_sec_write_addr[22] => sec_addr.DATAB
sd_sec_write_addr[23] => sec_addr.DATAB
sd_sec_write_addr[24] => sec_addr.DATAB
sd_sec_write_addr[25] => sec_addr.DATAB
sd_sec_write_addr[26] => sec_addr.DATAB
sd_sec_write_addr[27] => sec_addr.DATAB
sd_sec_write_addr[28] => sec_addr.DATAB
sd_sec_write_addr[29] => sec_addr.DATAB
sd_sec_write_addr[30] => sec_addr.DATAB
sd_sec_write_addr[31] => sec_addr.DATAB
sd_sec_write_data[0] => block_write_data[0].DATAIN
sd_sec_write_data[1] => block_write_data[1].DATAIN
sd_sec_write_data[2] => block_write_data[2].DATAIN
sd_sec_write_data[3] => block_write_data[3].DATAIN
sd_sec_write_data[4] => block_write_data[4].DATAIN
sd_sec_write_data[5] => block_write_data[5].DATAIN
sd_sec_write_data[6] => block_write_data[6].DATAIN
sd_sec_write_data[7] => block_write_data[7].DATAIN
sd_sec_write_data_req <= sd_sec_write_data_req.DB_MAX_OUTPUT_PORT_TYPE
sd_sec_write_end <= sd_sec_write_end.DB_MAX_OUTPUT_PORT_TYPE
spi_clk_div[0] <= spi_clk_div[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk_div[1] <= spi_clk_div[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk_div[2] <= spi_clk_div[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk_div[3] <= spi_clk_div[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk_div[4] <= spi_clk_div[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk_div[5] <= spi_clk_div[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk_div[6] <= spi_clk_div[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk_div[7] <= spi_clk_div[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk_div[8] <= spi_clk_div[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk_div[9] <= spi_clk_div[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk_div[10] <= spi_clk_div[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk_div[11] <= spi_clk_div[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk_div[12] <= spi_clk_div[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk_div[13] <= spi_clk_div[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk_div[14] <= spi_clk_div[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk_div[15] <= spi_clk_div[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_req <= cmd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_req_ack => always0.IN0
cmd_req_ack => state.OUTPUTSELECT
cmd_req_ack => state.OUTPUTSELECT
cmd_req_ack => state.OUTPUTSELECT
cmd_req_ack => state.OUTPUTSELECT
cmd_req_ack => state.OUTPUTSELECT
cmd_req_ack => state.OUTPUTSELECT
cmd_req_ack => state.OUTPUTSELECT
cmd_req_ack => state.OUTPUTSELECT
cmd_req_ack => state.OUTPUTSELECT
cmd_req_ack => state.OUTPUTSELECT
cmd_req_ack => state.OUTPUTSELECT
cmd_req_ack => state.OUTPUTSELECT
cmd_req_ack => state.OUTPUTSELECT
cmd_req_ack => cmd_req.OUTPUTSELECT
cmd_req_ack => cmd_data_len.OUTPUTSELECT
cmd_req_ack => cmd_data_len.OUTPUTSELECT
cmd_req_ack => cmd_data_len.OUTPUTSELECT
cmd_req_ack => cmd_data_len.OUTPUTSELECT
cmd_req_ack => cmd_data_len.OUTPUTSELECT
cmd_req_ack => cmd_data_len.OUTPUTSELECT
cmd_req_ack => cmd_data_len.OUTPUTSELECT
cmd_req_ack => cmd_data_len.OUTPUTSELECT
cmd_req_ack => cmd_data_len.OUTPUTSELECT
cmd_req_ack => cmd_data_len.OUTPUTSELECT
cmd_req_ack => cmd_data_len.OUTPUTSELECT
cmd_req_ack => cmd_data_len.OUTPUTSELECT
cmd_req_ack => cmd_data_len.OUTPUTSELECT
cmd_req_ack => cmd_data_len.OUTPUTSELECT
cmd_req_ack => cmd_data_len.OUTPUTSELECT
cmd_req_ack => cmd_data_len.OUTPUTSELECT
cmd_req_ack => cmd_r1.OUTPUTSELECT
cmd_req_ack => cmd_r1.OUTPUTSELECT
cmd_req_ack => cmd_r1.OUTPUTSELECT
cmd_req_ack => cmd_r1.OUTPUTSELECT
cmd_req_ack => cmd_r1.OUTPUTSELECT
cmd_req_ack => cmd_r1.OUTPUTSELECT
cmd_req_ack => cmd_r1.OUTPUTSELECT
cmd_req_ack => cmd_r1.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_ack => cmd.OUTPUTSELECT
cmd_req_error => always0.IN1
cmd[0] <= cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[1] <= cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[2] <= cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[3] <= cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[4] <= cmd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[5] <= cmd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[6] <= cmd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[7] <= cmd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[8] <= cmd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[9] <= cmd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[10] <= cmd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[11] <= cmd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[12] <= cmd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[13] <= cmd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[14] <= cmd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[15] <= cmd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[16] <= cmd[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[17] <= cmd[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[18] <= cmd[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[19] <= cmd[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[20] <= cmd[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[21] <= cmd[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[22] <= cmd[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[23] <= cmd[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[24] <= cmd[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[25] <= cmd[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[26] <= cmd[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[27] <= cmd[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[28] <= cmd[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[29] <= cmd[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[30] <= cmd[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[31] <= cmd[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[32] <= cmd[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[33] <= cmd[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[34] <= cmd[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[35] <= cmd[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[36] <= cmd[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[37] <= cmd[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[38] <= cmd[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[39] <= cmd[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[40] <= cmd[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[41] <= cmd[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[42] <= cmd[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[43] <= cmd[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[44] <= cmd[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[45] <= cmd[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[46] <= cmd[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[47] <= cmd[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_r1[0] <= cmd_r1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_r1[1] <= cmd_r1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_r1[2] <= cmd_r1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_r1[3] <= cmd_r1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_r1[4] <= cmd_r1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_r1[5] <= cmd_r1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_r1[6] <= cmd_r1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_r1[7] <= cmd_r1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data_len[0] <= cmd_data_len[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data_len[1] <= cmd_data_len[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data_len[2] <= cmd_data_len[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data_len[3] <= cmd_data_len[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data_len[4] <= cmd_data_len[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data_len[5] <= cmd_data_len[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data_len[6] <= cmd_data_len[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data_len[7] <= cmd_data_len[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data_len[8] <= cmd_data_len[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data_len[9] <= cmd_data_len[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data_len[10] <= cmd_data_len[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data_len[11] <= cmd_data_len[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data_len[12] <= cmd_data_len[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data_len[13] <= cmd_data_len[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data_len[14] <= cmd_data_len[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_data_len[15] <= cmd_data_len[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
block_read_req <= block_read_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
block_read_valid => sd_sec_read_data_valid.IN0
block_read_data[0] => sd_sec_read_data[0].DATAIN
block_read_data[1] => sd_sec_read_data[1].DATAIN
block_read_data[2] => sd_sec_read_data[2].DATAIN
block_read_data[3] => sd_sec_read_data[3].DATAIN
block_read_data[4] => sd_sec_read_data[4].DATAIN
block_read_data[5] => sd_sec_read_data[5].DATAIN
block_read_data[6] => sd_sec_read_data[6].DATAIN
block_read_data[7] => sd_sec_read_data[7].DATAIN
block_read_req_ack => state.OUTPUTSELECT
block_read_req_ack => state.OUTPUTSELECT
block_read_req_ack => state.OUTPUTSELECT
block_read_req_ack => state.OUTPUTSELECT
block_read_req_ack => state.OUTPUTSELECT
block_read_req_ack => state.OUTPUTSELECT
block_read_req_ack => state.OUTPUTSELECT
block_read_req_ack => state.OUTPUTSELECT
block_read_req_ack => state.OUTPUTSELECT
block_read_req_ack => state.OUTPUTSELECT
block_read_req_ack => state.OUTPUTSELECT
block_read_req_ack => state.OUTPUTSELECT
block_read_req_ack => state.OUTPUTSELECT
block_read_req_ack => block_read_req~reg0.DATAIN
block_write_req <= block_write_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
block_write_data[0] <= sd_sec_write_data[0].DB_MAX_OUTPUT_PORT_TYPE
block_write_data[1] <= sd_sec_write_data[1].DB_MAX_OUTPUT_PORT_TYPE
block_write_data[2] <= sd_sec_write_data[2].DB_MAX_OUTPUT_PORT_TYPE
block_write_data[3] <= sd_sec_write_data[3].DB_MAX_OUTPUT_PORT_TYPE
block_write_data[4] <= sd_sec_write_data[4].DB_MAX_OUTPUT_PORT_TYPE
block_write_data[5] <= sd_sec_write_data[5].DB_MAX_OUTPUT_PORT_TYPE
block_write_data[6] <= sd_sec_write_data[6].DB_MAX_OUTPUT_PORT_TYPE
block_write_data[7] <= sd_sec_write_data[7].DB_MAX_OUTPUT_PORT_TYPE
block_write_data_rd => sd_sec_write_data_req.IN0
block_write_req_ack => state.OUTPUTSELECT
block_write_req_ack => state.OUTPUTSELECT
block_write_req_ack => state.OUTPUTSELECT
block_write_req_ack => state.OUTPUTSELECT
block_write_req_ack => state.OUTPUTSELECT
block_write_req_ack => state.OUTPUTSELECT
block_write_req_ack => state.OUTPUTSELECT
block_write_req_ack => state.OUTPUTSELECT
block_write_req_ack => state.OUTPUTSELECT
block_write_req_ack => state.OUTPUTSELECT
block_write_req_ack => state.OUTPUTSELECT
block_write_req_ack => state.OUTPUTSELECT
block_write_req_ack => state.OUTPUTSELECT
block_write_req_ack => block_write_req~reg0.DATAIN


|top|sd_card_audio:sd_card_audio_m0|sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0
sys_clk => block_read_data[0]~reg0.CLK
sys_clk => block_read_data[1]~reg0.CLK
sys_clk => block_read_data[2]~reg0.CLK
sys_clk => block_read_data[3]~reg0.CLK
sys_clk => block_read_data[4]~reg0.CLK
sys_clk => block_read_data[5]~reg0.CLK
sys_clk => block_read_data[6]~reg0.CLK
sys_clk => block_read_data[7]~reg0.CLK
sys_clk => block_read_valid~reg0.CLK
sys_clk => wr_data_cnt[0].CLK
sys_clk => wr_data_cnt[1].CLK
sys_clk => wr_data_cnt[2].CLK
sys_clk => wr_data_cnt[3].CLK
sys_clk => wr_data_cnt[4].CLK
sys_clk => wr_data_cnt[5].CLK
sys_clk => wr_data_cnt[6].CLK
sys_clk => wr_data_cnt[7].CLK
sys_clk => wr_data_cnt[8].CLK
sys_clk => wr_data_cnt[9].CLK
sys_clk => cmd_req_error~reg0.CLK
sys_clk => send_data[0].CLK
sys_clk => send_data[1].CLK
sys_clk => send_data[2].CLK
sys_clk => send_data[3].CLK
sys_clk => send_data[4].CLK
sys_clk => send_data[5].CLK
sys_clk => send_data[6].CLK
sys_clk => send_data[7].CLK
sys_clk => clk_div[0]~reg0.CLK
sys_clk => clk_div[1]~reg0.CLK
sys_clk => clk_div[2]~reg0.CLK
sys_clk => clk_div[3]~reg0.CLK
sys_clk => clk_div[4]~reg0.CLK
sys_clk => clk_div[5]~reg0.CLK
sys_clk => clk_div[6]~reg0.CLK
sys_clk => clk_div[7]~reg0.CLK
sys_clk => clk_div[8]~reg0.CLK
sys_clk => clk_div[9]~reg0.CLK
sys_clk => clk_div[10]~reg0.CLK
sys_clk => clk_div[11]~reg0.CLK
sys_clk => clk_div[12]~reg0.CLK
sys_clk => clk_div[13]~reg0.CLK
sys_clk => clk_div[14]~reg0.CLK
sys_clk => clk_div[15]~reg0.CLK
sys_clk => byte_cnt[0].CLK
sys_clk => byte_cnt[1].CLK
sys_clk => byte_cnt[2].CLK
sys_clk => byte_cnt[3].CLK
sys_clk => byte_cnt[4].CLK
sys_clk => byte_cnt[5].CLK
sys_clk => byte_cnt[6].CLK
sys_clk => byte_cnt[7].CLK
sys_clk => byte_cnt[8].CLK
sys_clk => byte_cnt[9].CLK
sys_clk => byte_cnt[10].CLK
sys_clk => byte_cnt[11].CLK
sys_clk => byte_cnt[12].CLK
sys_clk => byte_cnt[13].CLK
sys_clk => byte_cnt[14].CLK
sys_clk => byte_cnt[15].CLK
sys_clk => spi_wr_req~reg0.CLK
sys_clk => CS_reg.CLK
sys_clk => state~13.DATAIN
rst => block_read_data[0]~reg0.ACLR
rst => block_read_data[1]~reg0.ACLR
rst => block_read_data[2]~reg0.ACLR
rst => block_read_data[3]~reg0.ACLR
rst => block_read_data[4]~reg0.ACLR
rst => block_read_data[5]~reg0.ACLR
rst => block_read_data[6]~reg0.ACLR
rst => block_read_data[7]~reg0.ACLR
rst => block_read_valid~reg0.ACLR
rst => wr_data_cnt[0].ACLR
rst => wr_data_cnt[1].ACLR
rst => wr_data_cnt[2].ACLR
rst => wr_data_cnt[3].ACLR
rst => wr_data_cnt[4].ACLR
rst => wr_data_cnt[5].ACLR
rst => wr_data_cnt[6].ACLR
rst => wr_data_cnt[7].ACLR
rst => wr_data_cnt[8].ACLR
rst => wr_data_cnt[9].ACLR
rst => cmd_req_error~reg0.ACLR
rst => send_data[0].PRESET
rst => send_data[1].PRESET
rst => send_data[2].PRESET
rst => send_data[3].PRESET
rst => send_data[4].PRESET
rst => send_data[5].PRESET
rst => send_data[6].PRESET
rst => send_data[7].PRESET
rst => clk_div[0]~reg0.ACLR
rst => clk_div[1]~reg0.ACLR
rst => clk_div[2]~reg0.ACLR
rst => clk_div[3]~reg0.ACLR
rst => clk_div[4]~reg0.ACLR
rst => clk_div[5]~reg0.ACLR
rst => clk_div[6]~reg0.ACLR
rst => clk_div[7]~reg0.ACLR
rst => clk_div[8]~reg0.ACLR
rst => clk_div[9]~reg0.ACLR
rst => clk_div[10]~reg0.ACLR
rst => clk_div[11]~reg0.ACLR
rst => clk_div[12]~reg0.ACLR
rst => clk_div[13]~reg0.ACLR
rst => clk_div[14]~reg0.ACLR
rst => clk_div[15]~reg0.ACLR
rst => byte_cnt[0].ACLR
rst => byte_cnt[1].ACLR
rst => byte_cnt[2].ACLR
rst => byte_cnt[3].ACLR
rst => byte_cnt[4].ACLR
rst => byte_cnt[5].ACLR
rst => byte_cnt[6].ACLR
rst => byte_cnt[7].ACLR
rst => byte_cnt[8].ACLR
rst => byte_cnt[9].ACLR
rst => byte_cnt[10].ACLR
rst => byte_cnt[11].ACLR
rst => byte_cnt[12].ACLR
rst => byte_cnt[13].ACLR
rst => byte_cnt[14].ACLR
rst => byte_cnt[15].ACLR
rst => spi_wr_req~reg0.ACLR
rst => CS_reg.PRESET
rst => state~15.DATAIN
spi_clk_div[0] => clk_div[0]~reg0.DATAIN
spi_clk_div[1] => clk_div[1]~reg0.DATAIN
spi_clk_div[2] => clk_div[2]~reg0.DATAIN
spi_clk_div[3] => clk_div[3]~reg0.DATAIN
spi_clk_div[4] => clk_div[4]~reg0.DATAIN
spi_clk_div[5] => clk_div[5]~reg0.DATAIN
spi_clk_div[6] => clk_div[6]~reg0.DATAIN
spi_clk_div[7] => clk_div[7]~reg0.DATAIN
spi_clk_div[8] => clk_div[8]~reg0.DATAIN
spi_clk_div[9] => clk_div[9]~reg0.DATAIN
spi_clk_div[10] => clk_div[10]~reg0.DATAIN
spi_clk_div[11] => clk_div[11]~reg0.DATAIN
spi_clk_div[12] => clk_div[12]~reg0.DATAIN
spi_clk_div[13] => clk_div[13]~reg0.DATAIN
spi_clk_div[14] => clk_div[14]~reg0.DATAIN
spi_clk_div[15] => clk_div[15]~reg0.DATAIN
cmd_req => state.OUTPUTSELECT
cmd_req => state.OUTPUTSELECT
cmd_req => state.OUTPUTSELECT
cmd_req => state.OUTPUTSELECT
cmd_req => state.OUTPUTSELECT
cmd_req => state.OUTPUTSELECT
cmd_req => state.OUTPUTSELECT
cmd_req => state.OUTPUTSELECT
cmd_req => state.OUTPUTSELECT
cmd_req => state.OUTPUTSELECT
cmd_req => state.OUTPUTSELECT
cmd_req => state.OUTPUTSELECT
cmd_req => state.OUTPUTSELECT
cmd_req => state.OUTPUTSELECT
cmd_req => state.OUTPUTSELECT
cmd_req => state.OUTPUTSELECT
cmd_req_ack <= cmd_req_ack.DB_MAX_OUTPUT_PORT_TYPE
cmd_req_error <= cmd_req_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[0] => send_data.DATAB
cmd[1] => send_data.DATAB
cmd[2] => send_data.DATAB
cmd[3] => send_data.DATAB
cmd[4] => send_data.DATAB
cmd[5] => send_data.DATAB
cmd[6] => send_data.DATAB
cmd[7] => send_data.DATAB
cmd[8] => send_data.DATAB
cmd[9] => send_data.DATAB
cmd[10] => send_data.DATAB
cmd[11] => send_data.DATAB
cmd[12] => send_data.DATAB
cmd[13] => send_data.DATAB
cmd[14] => send_data.DATAB
cmd[15] => send_data.DATAB
cmd[16] => send_data.DATAB
cmd[17] => send_data.DATAB
cmd[18] => send_data.DATAB
cmd[19] => send_data.DATAB
cmd[20] => send_data.DATAB
cmd[21] => send_data.DATAB
cmd[22] => send_data.DATAB
cmd[23] => send_data.DATAB
cmd[24] => send_data.DATAB
cmd[25] => send_data.DATAB
cmd[26] => send_data.DATAB
cmd[27] => send_data.DATAB
cmd[28] => send_data.DATAB
cmd[29] => send_data.DATAB
cmd[30] => send_data.DATAB
cmd[31] => send_data.DATAB
cmd[32] => send_data.DATAB
cmd[33] => send_data.DATAB
cmd[34] => send_data.DATAB
cmd[35] => send_data.DATAB
cmd[36] => send_data.DATAB
cmd[37] => send_data.DATAB
cmd[38] => send_data.DATAB
cmd[39] => send_data.DATAB
cmd[40] => send_data.DATAB
cmd[41] => send_data.DATAB
cmd[42] => send_data.DATAB
cmd[43] => send_data.DATAB
cmd[44] => send_data.DATAB
cmd[45] => send_data.DATAB
cmd[46] => ~NO_FANOUT~
cmd[47] => send_data.DATAB
cmd_r1[0] => Equal1.IN7
cmd_r1[1] => Equal1.IN6
cmd_r1[2] => Equal1.IN5
cmd_r1[3] => Equal1.IN4
cmd_r1[4] => Equal1.IN3
cmd_r1[5] => Equal1.IN2
cmd_r1[6] => Equal1.IN1
cmd_r1[7] => Equal1.IN0
cmd_data_len[0] => Add1.IN32
cmd_data_len[0] => Equal2.IN15
cmd_data_len[1] => Add1.IN31
cmd_data_len[1] => Equal2.IN14
cmd_data_len[2] => Add1.IN30
cmd_data_len[2] => Equal2.IN13
cmd_data_len[3] => Add1.IN29
cmd_data_len[3] => Equal2.IN12
cmd_data_len[4] => Add1.IN28
cmd_data_len[4] => Equal2.IN11
cmd_data_len[5] => Add1.IN27
cmd_data_len[5] => Equal2.IN10
cmd_data_len[6] => Add1.IN26
cmd_data_len[6] => Equal2.IN9
cmd_data_len[7] => Add1.IN25
cmd_data_len[7] => Equal2.IN8
cmd_data_len[8] => Add1.IN24
cmd_data_len[8] => Equal2.IN7
cmd_data_len[9] => Add1.IN23
cmd_data_len[9] => Equal2.IN6
cmd_data_len[10] => Add1.IN22
cmd_data_len[10] => Equal2.IN5
cmd_data_len[11] => Add1.IN21
cmd_data_len[11] => Equal2.IN4
cmd_data_len[12] => Add1.IN20
cmd_data_len[12] => Equal2.IN3
cmd_data_len[13] => Add1.IN19
cmd_data_len[13] => Equal2.IN2
cmd_data_len[14] => Add1.IN18
cmd_data_len[14] => Equal2.IN1
cmd_data_len[15] => Add1.IN17
cmd_data_len[15] => Equal2.IN0
block_read_req => state.OUTPUTSELECT
block_read_req => state.OUTPUTSELECT
block_read_req => state.OUTPUTSELECT
block_read_req => state.OUTPUTSELECT
block_read_req => state.OUTPUTSELECT
block_read_req => state.OUTPUTSELECT
block_read_req => state.OUTPUTSELECT
block_read_req => state.OUTPUTSELECT
block_read_req => state.OUTPUTSELECT
block_read_req => state.OUTPUTSELECT
block_read_req => state.OUTPUTSELECT
block_read_req => state.OUTPUTSELECT
block_read_req => state.OUTPUTSELECT
block_read_req => state.OUTPUTSELECT
block_read_req => state.OUTPUTSELECT
block_read_req => state.OUTPUTSELECT
block_read_valid <= block_read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
block_read_data[0] <= block_read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
block_read_data[1] <= block_read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
block_read_data[2] <= block_read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
block_read_data[3] <= block_read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
block_read_data[4] <= block_read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
block_read_data[5] <= block_read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
block_read_data[6] <= block_read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
block_read_data[7] <= block_read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
block_read_req_ack <= block_read_req_ack.DB_MAX_OUTPUT_PORT_TYPE
block_write_req => state.OUTPUTSELECT
block_write_req => state.OUTPUTSELECT
block_write_req => state.OUTPUTSELECT
block_write_req => state.OUTPUTSELECT
block_write_req => state.OUTPUTSELECT
block_write_req => state.OUTPUTSELECT
block_write_req => state.OUTPUTSELECT
block_write_req => state.OUTPUTSELECT
block_write_req => state.OUTPUTSELECT
block_write_req => state.OUTPUTSELECT
block_write_req => state.OUTPUTSELECT
block_write_req => state.OUTPUTSELECT
block_write_req => state.OUTPUTSELECT
block_write_req => state.OUTPUTSELECT
block_write_req => state.OUTPUTSELECT
block_write_req => state.OUTPUTSELECT
block_write_data[0] => send_data.DATAA
block_write_data[1] => send_data.DATAA
block_write_data[2] => send_data.DATAA
block_write_data[3] => send_data.DATAA
block_write_data[4] => send_data.DATAA
block_write_data[5] => send_data.DATAA
block_write_data[6] => send_data.DATAA
block_write_data[7] => send_data.DATAA
block_write_data_rd <= block_write_data_rd.DB_MAX_OUTPUT_PORT_TYPE
block_write_req_ack <= block_write_req_ack.DB_MAX_OUTPUT_PORT_TYPE
nCS_ctrl <= CS_reg.DB_MAX_OUTPUT_PORT_TYPE
clk_div[0] <= clk_div[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_div[1] <= clk_div[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_div[2] <= clk_div[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_div[3] <= clk_div[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_div[4] <= clk_div[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_div[5] <= clk_div[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_div[6] <= clk_div[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_div[7] <= clk_div[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_div[8] <= clk_div[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_div[9] <= clk_div[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_div[10] <= clk_div[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_div[11] <= clk_div[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_div[12] <= clk_div[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_div[13] <= clk_div[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_div[14] <= clk_div[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_div[15] <= clk_div[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_wr_req <= spi_wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => spi_wr_req.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => CS_reg.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => spi_wr_req.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => CS_reg.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => spi_wr_req.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => always0.IN1
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => spi_wr_req.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => always0.IN1
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => send_data.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => state.OUTPUTSELECT
spi_wr_ack => spi_wr_req.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => byte_cnt.OUTPUTSELECT
spi_wr_ack => block_read_valid.DATAB
spi_wr_ack => always2.IN0
spi_wr_ack => Selector33.IN1
spi_wr_ack => Selector33.IN2
spi_wr_ack => spi_wr_req.DATAA
spi_data_in[0] <= send_data[0].DB_MAX_OUTPUT_PORT_TYPE
spi_data_in[1] <= send_data[1].DB_MAX_OUTPUT_PORT_TYPE
spi_data_in[2] <= send_data[2].DB_MAX_OUTPUT_PORT_TYPE
spi_data_in[3] <= send_data[3].DB_MAX_OUTPUT_PORT_TYPE
spi_data_in[4] <= send_data[4].DB_MAX_OUTPUT_PORT_TYPE
spi_data_in[5] <= send_data[5].DB_MAX_OUTPUT_PORT_TYPE
spi_data_in[6] <= send_data[6].DB_MAX_OUTPUT_PORT_TYPE
spi_data_in[7] <= send_data[7].DB_MAX_OUTPUT_PORT_TYPE
spi_data_out[0] => Equal1.IN15
spi_data_out[0] => Equal9.IN7
spi_data_out[0] => block_read_data[0]~reg0.DATAIN
spi_data_out[1] => Equal1.IN14
spi_data_out[1] => Equal9.IN6
spi_data_out[1] => block_read_data[1]~reg0.DATAIN
spi_data_out[2] => Equal1.IN13
spi_data_out[2] => Equal9.IN5
spi_data_out[2] => block_read_data[2]~reg0.DATAIN
spi_data_out[3] => Equal1.IN12
spi_data_out[3] => Equal9.IN4
spi_data_out[3] => block_read_data[3]~reg0.DATAIN
spi_data_out[4] => Equal1.IN11
spi_data_out[4] => Equal9.IN3
spi_data_out[4] => block_read_data[4]~reg0.DATAIN
spi_data_out[5] => Equal1.IN10
spi_data_out[5] => Equal9.IN2
spi_data_out[5] => block_read_data[5]~reg0.DATAIN
spi_data_out[6] => Equal1.IN9
spi_data_out[6] => Equal9.IN1
spi_data_out[6] => block_read_data[6]~reg0.DATAIN
spi_data_out[7] => Equal1.IN8
spi_data_out[7] => always0.IN1
spi_data_out[7] => Equal9.IN0
spi_data_out[7] => block_read_data[7]~reg0.DATAIN


|top|sd_card_audio:sd_card_audio_m0|sd_card_top:sd_card_top_m0|spi_master:spi_master_m0
sys_clk => MISO_shift[0].CLK
sys_clk => MISO_shift[1].CLK
sys_clk => MISO_shift[2].CLK
sys_clk => MISO_shift[3].CLK
sys_clk => MISO_shift[4].CLK
sys_clk => MISO_shift[5].CLK
sys_clk => MISO_shift[6].CLK
sys_clk => MISO_shift[7].CLK
sys_clk => MOSI_shift[0].CLK
sys_clk => MOSI_shift[1].CLK
sys_clk => MOSI_shift[2].CLK
sys_clk => MOSI_shift[3].CLK
sys_clk => MOSI_shift[4].CLK
sys_clk => MOSI_shift[5].CLK
sys_clk => MOSI_shift[6].CLK
sys_clk => MOSI_shift[7].CLK
sys_clk => clk_edge_cnt[0].CLK
sys_clk => clk_edge_cnt[1].CLK
sys_clk => clk_edge_cnt[2].CLK
sys_clk => clk_edge_cnt[3].CLK
sys_clk => clk_edge_cnt[4].CLK
sys_clk => clk_cnt[0].CLK
sys_clk => clk_cnt[1].CLK
sys_clk => clk_cnt[2].CLK
sys_clk => clk_cnt[3].CLK
sys_clk => clk_cnt[4].CLK
sys_clk => clk_cnt[5].CLK
sys_clk => clk_cnt[6].CLK
sys_clk => clk_cnt[7].CLK
sys_clk => clk_cnt[8].CLK
sys_clk => clk_cnt[9].CLK
sys_clk => clk_cnt[10].CLK
sys_clk => clk_cnt[11].CLK
sys_clk => clk_cnt[12].CLK
sys_clk => clk_cnt[13].CLK
sys_clk => clk_cnt[14].CLK
sys_clk => clk_cnt[15].CLK
sys_clk => DCLK_reg.CLK
sys_clk => state~1.DATAIN
rst => MISO_shift[0].ACLR
rst => MISO_shift[1].ACLR
rst => MISO_shift[2].ACLR
rst => MISO_shift[3].ACLR
rst => MISO_shift[4].ACLR
rst => MISO_shift[5].ACLR
rst => MISO_shift[6].ACLR
rst => MISO_shift[7].ACLR
rst => MOSI_shift[0].ACLR
rst => MOSI_shift[1].ACLR
rst => MOSI_shift[2].ACLR
rst => MOSI_shift[3].ACLR
rst => MOSI_shift[4].ACLR
rst => MOSI_shift[5].ACLR
rst => MOSI_shift[6].ACLR
rst => MOSI_shift[7].ACLR
rst => clk_edge_cnt[0].ACLR
rst => clk_edge_cnt[1].ACLR
rst => clk_edge_cnt[2].ACLR
rst => clk_edge_cnt[3].ACLR
rst => clk_edge_cnt[4].ACLR
rst => clk_cnt[0].ACLR
rst => clk_cnt[1].ACLR
rst => clk_cnt[2].ACLR
rst => clk_cnt[3].ACLR
rst => clk_cnt[4].ACLR
rst => clk_cnt[5].ACLR
rst => clk_cnt[6].ACLR
rst => clk_cnt[7].ACLR
rst => clk_cnt[8].ACLR
rst => clk_cnt[9].ACLR
rst => clk_cnt[10].ACLR
rst => clk_cnt[11].ACLR
rst => clk_cnt[12].ACLR
rst => clk_cnt[13].ACLR
rst => clk_cnt[14].ACLR
rst => clk_cnt[15].ACLR
rst => DCLK_reg.ACLR
rst => state~3.DATAIN
nCS <= nCS_ctrl.DB_MAX_OUTPUT_PORT_TYPE
DCLK <= DCLK_reg.DB_MAX_OUTPUT_PORT_TYPE
MOSI <= MOSI_shift[7].DB_MAX_OUTPUT_PORT_TYPE
MISO => MISO_shift.DATAB
MISO => MISO_shift.DATAB
CPOL => DCLK_reg.DATAB
CPHA => always5.IN1
CPHA => always6.IN1
CPHA => always5.IN1
CPHA => always6.IN1
nCS_ctrl => nCS.DATAIN
clk_div[0] => Equal0.IN15
clk_div[1] => Equal0.IN14
clk_div[2] => Equal0.IN13
clk_div[3] => Equal0.IN12
clk_div[4] => Equal0.IN11
clk_div[5] => Equal0.IN10
clk_div[6] => Equal0.IN9
clk_div[7] => Equal0.IN8
clk_div[8] => Equal0.IN7
clk_div[9] => Equal0.IN6
clk_div[10] => Equal0.IN5
clk_div[11] => Equal0.IN4
clk_div[12] => Equal0.IN3
clk_div[13] => Equal0.IN2
clk_div[14] => Equal0.IN1
clk_div[15] => Equal0.IN0
wr_req => always5.IN0
wr_req => Selector1.IN4
wr_req => Selector0.IN2
wr_ack <= wr_ack.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => MOSI_shift.DATAB
data_in[1] => MOSI_shift.DATAB
data_in[2] => MOSI_shift.DATAB
data_in[3] => MOSI_shift.DATAB
data_in[4] => MOSI_shift.DATAB
data_in[5] => MOSI_shift.DATAB
data_in[6] => MOSI_shift.DATAB
data_in[7] => MOSI_shift.DATAB
data_out[0] <= MISO_shift[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= MISO_shift[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= MISO_shift[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= MISO_shift[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= MISO_shift[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= MISO_shift[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= MISO_shift[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= MISO_shift[7].DB_MAX_OUTPUT_PORT_TYPE


|top|seg_decoder:seg_decoder_m0
bin_data[0] => Decoder0.IN3
bin_data[1] => Decoder0.IN2
bin_data[2] => Decoder0.IN1
bin_data[3] => Decoder0.IN0
seg_data[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|seg_scan:seg_scan_m0
clk => seg_data[0]~reg0.CLK
clk => seg_data[1]~reg0.CLK
clk => seg_data[2]~reg0.CLK
clk => seg_data[3]~reg0.CLK
clk => seg_data[4]~reg0.CLK
clk => seg_data[5]~reg0.CLK
clk => seg_data[6]~reg0.CLK
clk => seg_data[7]~reg0.CLK
clk => seg_sel[0]~reg0.CLK
clk => seg_sel[1]~reg0.CLK
clk => seg_sel[2]~reg0.CLK
clk => seg_sel[3]~reg0.CLK
clk => seg_sel[4]~reg0.CLK
clk => seg_sel[5]~reg0.CLK
clk => scan_sel[0].CLK
clk => scan_sel[1].CLK
clk => scan_sel[2].CLK
clk => scan_sel[3].CLK
clk => scan_timer[0].CLK
clk => scan_timer[1].CLK
clk => scan_timer[2].CLK
clk => scan_timer[3].CLK
clk => scan_timer[4].CLK
clk => scan_timer[5].CLK
clk => scan_timer[6].CLK
clk => scan_timer[7].CLK
clk => scan_timer[8].CLK
clk => scan_timer[9].CLK
clk => scan_timer[10].CLK
clk => scan_timer[11].CLK
clk => scan_timer[12].CLK
clk => scan_timer[13].CLK
clk => scan_timer[14].CLK
clk => scan_timer[15].CLK
clk => scan_timer[16].CLK
clk => scan_timer[17].CLK
clk => scan_timer[18].CLK
clk => scan_timer[19].CLK
clk => scan_timer[20].CLK
clk => scan_timer[21].CLK
clk => scan_timer[22].CLK
clk => scan_timer[23].CLK
clk => scan_timer[24].CLK
clk => scan_timer[25].CLK
clk => scan_timer[26].CLK
clk => scan_timer[27].CLK
clk => scan_timer[28].CLK
clk => scan_timer[29].CLK
clk => scan_timer[30].CLK
clk => scan_timer[31].CLK
rst_n => scan_sel[0].ACLR
rst_n => scan_sel[1].ACLR
rst_n => scan_sel[2].ACLR
rst_n => scan_sel[3].ACLR
rst_n => scan_timer[0].ACLR
rst_n => scan_timer[1].ACLR
rst_n => scan_timer[2].ACLR
rst_n => scan_timer[3].ACLR
rst_n => scan_timer[4].ACLR
rst_n => scan_timer[5].ACLR
rst_n => scan_timer[6].ACLR
rst_n => scan_timer[7].ACLR
rst_n => scan_timer[8].ACLR
rst_n => scan_timer[9].ACLR
rst_n => scan_timer[10].ACLR
rst_n => scan_timer[11].ACLR
rst_n => scan_timer[12].ACLR
rst_n => scan_timer[13].ACLR
rst_n => scan_timer[14].ACLR
rst_n => scan_timer[15].ACLR
rst_n => scan_timer[16].ACLR
rst_n => scan_timer[17].ACLR
rst_n => scan_timer[18].ACLR
rst_n => scan_timer[19].ACLR
rst_n => scan_timer[20].ACLR
rst_n => scan_timer[21].ACLR
rst_n => scan_timer[22].ACLR
rst_n => scan_timer[23].ACLR
rst_n => scan_timer[24].ACLR
rst_n => scan_timer[25].ACLR
rst_n => scan_timer[26].ACLR
rst_n => scan_timer[27].ACLR
rst_n => scan_timer[28].ACLR
rst_n => scan_timer[29].ACLR
rst_n => scan_timer[30].ACLR
rst_n => scan_timer[31].ACLR
rst_n => seg_data[0]~reg0.PRESET
rst_n => seg_data[1]~reg0.PRESET
rst_n => seg_data[2]~reg0.PRESET
rst_n => seg_data[3]~reg0.PRESET
rst_n => seg_data[4]~reg0.PRESET
rst_n => seg_data[5]~reg0.PRESET
rst_n => seg_data[6]~reg0.PRESET
rst_n => seg_data[7]~reg0.PRESET
rst_n => seg_sel[0]~reg0.PRESET
rst_n => seg_sel[1]~reg0.PRESET
rst_n => seg_sel[2]~reg0.PRESET
rst_n => seg_sel[3]~reg0.PRESET
rst_n => seg_sel[4]~reg0.PRESET
rst_n => seg_sel[5]~reg0.PRESET
seg_sel[0] <= seg_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[1] <= seg_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[2] <= seg_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[3] <= seg_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[4] <= seg_sel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[5] <= seg_sel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[0] <= seg_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= seg_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= seg_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= seg_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= seg_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= seg_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= seg_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[7] <= seg_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data_0[0] => Mux7.IN10
seg_data_0[1] => Mux6.IN10
seg_data_0[2] => Mux5.IN10
seg_data_0[3] => Mux4.IN10
seg_data_0[4] => Mux3.IN10
seg_data_0[5] => Mux2.IN10
seg_data_0[6] => Mux1.IN10
seg_data_0[7] => Mux0.IN10
seg_data_1[0] => Mux7.IN11
seg_data_1[1] => Mux6.IN11
seg_data_1[2] => Mux5.IN11
seg_data_1[3] => Mux4.IN11
seg_data_1[4] => Mux3.IN11
seg_data_1[5] => Mux2.IN11
seg_data_1[6] => Mux1.IN11
seg_data_1[7] => Mux0.IN11
seg_data_2[0] => Mux7.IN12
seg_data_2[1] => Mux6.IN12
seg_data_2[2] => Mux5.IN12
seg_data_2[3] => Mux4.IN12
seg_data_2[4] => Mux3.IN12
seg_data_2[5] => Mux2.IN12
seg_data_2[6] => Mux1.IN12
seg_data_2[7] => Mux0.IN12
seg_data_3[0] => Mux7.IN13
seg_data_3[1] => Mux6.IN13
seg_data_3[2] => Mux5.IN13
seg_data_3[3] => Mux4.IN13
seg_data_3[4] => Mux3.IN13
seg_data_3[5] => Mux2.IN13
seg_data_3[6] => Mux1.IN13
seg_data_3[7] => Mux0.IN13
seg_data_4[0] => Mux7.IN14
seg_data_4[1] => Mux6.IN14
seg_data_4[2] => Mux5.IN14
seg_data_4[3] => Mux4.IN14
seg_data_4[4] => Mux3.IN14
seg_data_4[5] => Mux2.IN14
seg_data_4[6] => Mux1.IN14
seg_data_4[7] => Mux0.IN14
seg_data_5[0] => Mux7.IN15
seg_data_5[1] => Mux6.IN15
seg_data_5[2] => Mux5.IN15
seg_data_5[3] => Mux4.IN15
seg_data_5[4] => Mux3.IN15
seg_data_5[5] => Mux2.IN15
seg_data_5[6] => Mux1.IN15
seg_data_5[7] => Mux0.IN15


