Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May  1 21:50:30 2024
| Host         : C26-5CG2151M88 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_basys3_control_sets_placed.rpt
| Design       : top_basys3
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      8 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             120 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------+--------------------------------+------------------+----------------+
|           Clock Signal           | Enable Signal |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------------------+---------------+--------------------------------+------------------+----------------+
|  clock_divider_fsm_inst/f_clk    |               |                                |                1 |              4 |
|  clock_divider_inst/CLK          |               |                                |                2 |              4 |
|  clk_IBUF_BUFG                   |               |                                |                4 |              8 |
|  controller_fsm_inst/led_OBUF[0] |               |                                |                6 |             16 |
|  controller_fsm_inst/led_OBUF[1] |               |                                |                3 |             16 |
|  clk_IBUF_BUFG                   |               | clock_divider_fsm_inst/f_clk_0 |                8 |             60 |
|  clk_IBUF_BUFG                   |               | clock_divider_inst/f_clk       |                8 |             60 |
+----------------------------------+---------------+--------------------------------+------------------+----------------+


