<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/exit.rs`."><title>exit.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-46132b98.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="axvcpu" data-themes="" data-resource-suffix="" data-rustdoc-version="1.85.0-nightly (409998c4e 2024-12-24)" data-channel="nightly" data-search-js="search-036cda7a.js" data-settings-js="settings-0f613d39.js" ><script src="../../static.files/storage-59e33391.js"></script><script defer src="../../static.files/src-script-56102188.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-5f194d8c.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">axvcpu/</div>exit.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap"><div data-nosnippet><pre class="src-line-numbers">
<a href="#1" id="1">1</a>
<a href="#2" id="2">2</a>
<a href="#3" id="3">3</a>
<a href="#4" id="4">4</a>
<a href="#5" id="5">5</a>
<a href="#6" id="6">6</a>
<a href="#7" id="7">7</a>
<a href="#8" id="8">8</a>
<a href="#9" id="9">9</a>
<a href="#10" id="10">10</a>
<a href="#11" id="11">11</a>
<a href="#12" id="12">12</a>
<a href="#13" id="13">13</a>
<a href="#14" id="14">14</a>
<a href="#15" id="15">15</a>
<a href="#16" id="16">16</a>
<a href="#17" id="17">17</a>
<a href="#18" id="18">18</a>
<a href="#19" id="19">19</a>
<a href="#20" id="20">20</a>
<a href="#21" id="21">21</a>
<a href="#22" id="22">22</a>
<a href="#23" id="23">23</a>
<a href="#24" id="24">24</a>
<a href="#25" id="25">25</a>
<a href="#26" id="26">26</a>
<a href="#27" id="27">27</a>
<a href="#28" id="28">28</a>
<a href="#29" id="29">29</a>
<a href="#30" id="30">30</a>
<a href="#31" id="31">31</a>
<a href="#32" id="32">32</a>
<a href="#33" id="33">33</a>
<a href="#34" id="34">34</a>
<a href="#35" id="35">35</a>
<a href="#36" id="36">36</a>
<a href="#37" id="37">37</a>
<a href="#38" id="38">38</a>
<a href="#39" id="39">39</a>
<a href="#40" id="40">40</a>
<a href="#41" id="41">41</a>
<a href="#42" id="42">42</a>
<a href="#43" id="43">43</a>
<a href="#44" id="44">44</a>
<a href="#45" id="45">45</a>
<a href="#46" id="46">46</a>
<a href="#47" id="47">47</a>
<a href="#48" id="48">48</a>
<a href="#49" id="49">49</a>
<a href="#50" id="50">50</a>
<a href="#51" id="51">51</a>
<a href="#52" id="52">52</a>
<a href="#53" id="53">53</a>
<a href="#54" id="54">54</a>
<a href="#55" id="55">55</a>
<a href="#56" id="56">56</a>
<a href="#57" id="57">57</a>
<a href="#58" id="58">58</a>
<a href="#59" id="59">59</a>
<a href="#60" id="60">60</a>
<a href="#61" id="61">61</a>
<a href="#62" id="62">62</a>
<a href="#63" id="63">63</a>
<a href="#64" id="64">64</a>
<a href="#65" id="65">65</a>
<a href="#66" id="66">66</a>
<a href="#67" id="67">67</a>
<a href="#68" id="68">68</a>
<a href="#69" id="69">69</a>
<a href="#70" id="70">70</a>
<a href="#71" id="71">71</a>
<a href="#72" id="72">72</a>
<a href="#73" id="73">73</a>
<a href="#74" id="74">74</a>
<a href="#75" id="75">75</a>
<a href="#76" id="76">76</a>
<a href="#77" id="77">77</a>
<a href="#78" id="78">78</a>
<a href="#79" id="79">79</a>
<a href="#80" id="80">80</a>
<a href="#81" id="81">81</a>
<a href="#82" id="82">82</a>
<a href="#83" id="83">83</a>
<a href="#84" id="84">84</a>
<a href="#85" id="85">85</a>
<a href="#86" id="86">86</a>
<a href="#87" id="87">87</a>
<a href="#88" id="88">88</a>
<a href="#89" id="89">89</a>
<a href="#90" id="90">90</a>
<a href="#91" id="91">91</a>
<a href="#92" id="92">92</a>
<a href="#93" id="93">93</a>
<a href="#94" id="94">94</a>
<a href="#95" id="95">95</a>
<a href="#96" id="96">96</a>
<a href="#97" id="97">97</a>
<a href="#98" id="98">98</a>
<a href="#99" id="99">99</a>
<a href="#100" id="100">100</a>
<a href="#101" id="101">101</a>
<a href="#102" id="102">102</a>
<a href="#103" id="103">103</a>
<a href="#104" id="104">104</a>
<a href="#105" id="105">105</a>
<a href="#106" id="106">106</a>
<a href="#107" id="107">107</a>
<a href="#108" id="108">108</a>
<a href="#109" id="109">109</a>
<a href="#110" id="110">110</a>
<a href="#111" id="111">111</a>
<a href="#112" id="112">112</a>
<a href="#113" id="113">113</a>
<a href="#114" id="114">114</a>
<a href="#115" id="115">115</a>
<a href="#116" id="116">116</a>
<a href="#117" id="117">117</a>
<a href="#118" id="118">118</a>
<a href="#119" id="119">119</a>
<a href="#120" id="120">120</a>
<a href="#121" id="121">121</a>
<a href="#122" id="122">122</a>
<a href="#123" id="123">123</a>
<a href="#124" id="124">124</a>
<a href="#125" id="125">125</a>
<a href="#126" id="126">126</a>
<a href="#127" id="127">127</a>
<a href="#128" id="128">128</a>
<a href="#129" id="129">129</a>
<a href="#130" id="130">130</a>
<a href="#131" id="131">131</a>
<a href="#132" id="132">132</a>
<a href="#133" id="133">133</a>
<a href="#134" id="134">134</a>
<a href="#135" id="135">135</a>
<a href="#136" id="136">136</a>
<a href="#137" id="137">137</a>
<a href="#138" id="138">138</a>
<a href="#139" id="139">139</a>
<a href="#140" id="140">140</a>
<a href="#141" id="141">141</a>
<a href="#142" id="142">142</a>
<a href="#143" id="143">143</a>
<a href="#144" id="144">144</a>
<a href="#145" id="145">145</a>
<a href="#146" id="146">146</a>
<a href="#147" id="147">147</a>
<a href="#148" id="148">148</a>
<a href="#149" id="149">149</a>
<a href="#150" id="150">150</a>
<a href="#151" id="151">151</a>
<a href="#152" id="152">152</a>
<a href="#153" id="153">153</a>
<a href="#154" id="154">154</a>
<a href="#155" id="155">155</a>
<a href="#156" id="156">156</a>
<a href="#157" id="157">157</a>
<a href="#158" id="158">158</a>
<a href="#159" id="159">159</a>
<a href="#160" id="160">160</a>
<a href="#161" id="161">161</a>
<a href="#162" id="162">162</a>
<a href="#163" id="163">163</a>
<a href="#164" id="164">164</a>
<a href="#165" id="165">165</a>
<a href="#166" id="166">166</a>
<a href="#167" id="167">167</a>
<a href="#168" id="168">168</a>
<a href="#169" id="169">169</a>
<a href="#170" id="170">170</a>
<a href="#171" id="171">171</a>
<a href="#172" id="172">172</a>
<a href="#173" id="173">173</a>
<a href="#174" id="174">174</a>
<a href="#175" id="175">175</a>
<a href="#176" id="176">176</a></pre></div><pre class="rust"><code><span class="kw">use </span>axaddrspace::{
    GuestPhysAddr, MappingFlags,
    device::{AccessWidth, Port, SysRegAddr},
};

<span class="attr">#[allow(unused_imports)] </span><span class="comment">// used in doc
</span><span class="kw">use </span><span class="kw">super</span>::AxArchVCpu;

<span class="doccomment">/// The result of [`AxArchVCpu::run`].
/// Can we reference or directly reuse content from [kvm-ioctls](https://github.com/rust-vmm/kvm-ioctls/blob/main/src/ioctls/vcpu.rs) ?
</span><span class="attr">#[non_exhaustive]
#[derive(Debug)]
</span><span class="kw">pub enum </span>AxVCpuExitReason {
    <span class="doccomment">/// The instruction executed by the vcpu performs a hypercall.
    </span>Hypercall {
        <span class="doccomment">/// The hypercall number.
        </span>nr: u64,
        <span class="doccomment">/// The arguments for the hypercall.
        </span>args: [u64; <span class="number">6</span>],
    },
    <span class="doccomment">/// The instruction executed by the vcpu performs a MMIO read operation.
    </span>MmioRead {
        <span class="doccomment">/// The physical address of the MMIO read.
        </span>addr: GuestPhysAddr,
        <span class="doccomment">/// The width of the MMIO read.
        </span>width: AccessWidth,
        <span class="doccomment">/// The index of reg to be read
        </span>reg: usize,
        <span class="doccomment">/// The width of the reg to be read
        </span>reg_width: AccessWidth,
        <span class="doccomment">/// Sign-extend the read value if true.
        </span>signed_ext: bool,
    },
    <span class="doccomment">/// The instruction executed by the vcpu performs a MMIO write operation.
    </span>MmioWrite {
        <span class="doccomment">/// The physical address of the MMIO write.
        </span>addr: GuestPhysAddr,
        <span class="doccomment">/// The width of the MMIO write.
        </span>width: AccessWidth,
        <span class="doccomment">/// The data to be written.
        </span>data: u64,
    },
    <span class="doccomment">/// The instruction executed by the vcpu performs a system register read operation.
    ///
    /// System register here refers `MSR`s in x86, `CSR`s in RISC-V, and `System registers` in Aarch64.
    </span>SysRegRead {
        <span class="doccomment">/// The address of the system register to be read.
        ///
        /// Under x86_64 and RISC-V, this field is the address.
        ///
        /// Under Aarch64, this field follows the ESR_EL2.ISS format: `&lt;op0&gt;&lt;op2&gt;&lt;op1&gt;&lt;CRn&gt;00000&lt;CRm&gt;0`,
        /// which is consistent with the numbering scheme in the `aarch64_sysreg` crate.
        </span>addr: SysRegAddr,
        <span class="doccomment">/// The index of the GPR (general purpose register) where the value should be stored.
        ///
        /// Note that in x86_64, the destination register is always `[edx:eax]`, so this field is unused.
        </span>reg: usize,
    },
    <span class="doccomment">/// The instruction executed by the vcpu performs a system register write operation.
    ///
    /// System register here refers `MSR`s in x86, `CSR`s in RISC-V, and `System registers` in Aarch64.
    </span>SysRegWrite {
        <span class="doccomment">/// The address of the system register to be written.
        ///
        /// Under x86_64 and RISC-V, this field is the address.
        ///
        /// Under Aarch64, this field follows the ESR_EL2.ISS format: `&lt;op0&gt;&lt;op2&gt;&lt;op1&gt;&lt;CRn&gt;00000&lt;CRm&gt;0`,
        /// which is consistent with the numbering scheme in the `aarch64_sysreg` crate.
        </span>addr: SysRegAddr,
        <span class="doccomment">/// Data to be written.
        </span>value: u64,
    },
    <span class="doccomment">/// The instruction executed by the vcpu performs a I/O read operation.
    ///
    /// It's unnecessary to specify the destination register because it's always `al`, `ax`, or `eax` (as port-I/O exists only in x86).
    </span>IoRead {
        <span class="doccomment">/// The port number of the I/O read.
        </span>port: Port,
        <span class="doccomment">/// The width of the I/O read.
        </span>width: AccessWidth,
    },
    <span class="doccomment">/// The instruction executed by the vcpu performs a I/O write operation.
    ///
    /// It's unnecessary to specify the source register because it's always `al`, `ax`, or `eax` (as port-I/O exists only in x86).
    </span>IoWrite {
        <span class="doccomment">/// The port number of the I/O write.
        </span>port: Port,
        <span class="doccomment">/// The width of the I/O write.
        </span>width: AccessWidth,
        <span class="doccomment">/// The data to be written.
        </span>data: u64,
    },
    <span class="doccomment">/// An external interrupt happened.
    ///
    /// Note that fields may be added in the future, use `..` to handle them.
    </span>ExternalInterrupt {
        <span class="doccomment">/// The interrupt vector.
        </span>vector: u64,
    },
    <span class="doccomment">/// A nested page fault happened. (EPT violation in x86)
    ///
    /// Note that fields may be added in the future, use `..` to handle them.
    </span>NestedPageFault {
        <span class="doccomment">/// The guest physical address of the fault.
        </span>addr: GuestPhysAddr,
        <span class="doccomment">/// The access flags of the fault.
        </span>access_flags: MappingFlags,
    },
    <span class="doccomment">/// The vcpu is halted.
    </span>Halt,
    <span class="doccomment">/// Try to bring up a secondary CPU.
    ///
    /// This is used to notify the hypervisor that the target vcpu
    /// is powered on and ready to run, generally used in the boot process
    /// of a multi-core VM.
    /// This VM exit reason is architecture-specific, may be triggered by
    /// * a PSCI call in ARM
    /// * a SIPI in x86
    /// * a sbi call in RISC-V
    </span>CpuUp {
        <span class="doccomment">/// The target vcpu id that is to be started.
        /// * for aarch64, it contains the affinity fields of the MPIDR register,
        /// * for x86_64, it contains the APIC ID of the secondary CPU,
        /// * for RISC-V, it contains the hartid of the secondary CPU.
        </span>target_cpu: u64,
        <span class="doccomment">/// Runtime-specified physical address of the secondary CPU's entry point, where the vcpu can start executing.
        </span>entry_point: GuestPhysAddr,
        <span class="doccomment">/// This argument passed as the first argument to the secondary CPU's.
        /// * for aarch64, it is the `arg` value that will be set in the `x0` register when the vcpu starts executing at `entry_point`.
        /// * for RISC-V, it will be set in the `a1` register when the hart starts executing at `entry_point`, and the `a0` register will be set to the hartid.
        /// * for x86_64, it is currently unused.
        </span>arg: u64,
    },
    <span class="doccomment">/// The vcpu is powered off.
    ///
    /// This vcpu may be resumed later.
    </span>CpuDown {
        <span class="doccomment">/// Currently unused.
        /// Maybe used for `PSCI_POWER_STATE` in the future.
        </span>_state: u64,
    },
    <span class="doccomment">/// The system should be powered off.
    ///
    /// This is used to notify the hypervisor that the whole system should be powered off.
    </span>SystemDown,
    <span class="doccomment">/// Nothing special happened, the vcpu has handled the exit itself.
    ///
    /// This exists to allow the caller to have a chance to check virtual devices/physical devices/virtual interrupts.
    </span>Nothing,
    <span class="doccomment">/// Something bad happened during VM entry, the vcpu could not be run due to unknown reasons.
    /// Further architecture-specific information is available in hardware_entry_failure_reason.
    /// Corresponds to `KVM_EXIT_FAIL_ENTRY`.
    </span>FailEntry {
        <span class="doccomment">/// Architecture related VM entry failure reasons.
        </span>hardware_entry_failure_reason: u64,
    },
    <span class="doccomment">/// The vcpu is trying to send an Inter-Processor Interrupt (IPI) to another CPU.
    ///
    /// This does not include SIPI, which is handled by [`AxVCpuExitReason::CpuUp`].
    </span>SendIPI {
        <span class="doccomment">/// The target CPU to send the IPI to. Invalid if any of `send_to_all` or `send_to_self` is
        /// true.
        </span>target_cpu: u64,
        <span class="doccomment">/// The auxiliary field for the target CPU list. Used currently only in aarch64.
        ///
        /// In aarch64, `target_cpu` contains Aff3.Aff2.Aff1.0, while this field contains a bitmask
        /// specifying the Aff0 values of the target CPUs.
        </span>target_cpu_aux: u64,
        <span class="doccomment">/// Specifies whether the IPI should be sent to all CPUs except the current one.
        </span>send_to_all: bool,
        <span class="doccomment">/// Specifies whether the IPI should be sent to the current CPU.
        </span>send_to_self: bool,
        <span class="doccomment">/// The IPI vector to be sent.
        </span>vector: u64,
    },
}
</code></pre></div></section></main></body></html>