# Reading pref.tcl
# do task1_tb_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/ELEC241-C1-20212 {D:/ELEC241-C1-20212/task1a.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:42:27 on Apr 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ELEC241-C1-20212" D:/ELEC241-C1-20212/task1a.sv 
# -- Compiling module task1a
# 
# Top level modules:
# 	task1a
# End time: 02:42:27 on Apr 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work D:/ELEC241-C1-20212/task2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:42:53 on Apr 14,2022
# vlog -reportprogress 300 -work work D:/ELEC241-C1-20212/task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 02:42:53 on Apr 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/ELEC241-C1-20212/task2_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:42:53 on Apr 14,2022
# vlog -reportprogress 300 -work work D:/ELEC241-C1-20212/task2_tb.sv 
# -- Compiling module task2_tb
# 
# Top level modules:
# 	task2_tb
# End time: 02:42:54 on Apr 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.task2_tb
# vsim work.task2_tb 
# Start time: 02:42:58 on Apr 14,2022
# Loading sv_std.std
# Loading work.task2_tb
# Loading work.task2
add wave -position insertpoint sim:/task2_tb/*
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 0 ps ###############
#   Wakeup process: /task2_tb/#ALWAYS#14 @ sub-iteration 0
#     Source: D:/ELEC241-C1-20212/task2_tb.sv:14
#   Wakeup process: /task2_tb/#ALWAYS#14 @ sub-iteration 1
#     Source: D:/ELEC241-C1-20212/task2_tb.sv:14
#   Wakeup process: /task2_tb/#ALWAYS#14 @ sub-iteration 2
#     Source: D:/ELEC241-C1-20212/task2_tb.sv:14
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ps.
######## Additional Loop Analysis Started ##########
####################################################
# Simulation time has advanced while attempting to find the loop.
# This may mean that the simulation iteration limit is set too low.
####################################################
##############  Autofindloop Step ##################
#   Active process: /task2_tb/#INITIAL#25
#     Source: D:/ELEC241-C1-20212/task2_tb.sv:25
#   Active process: /task2_tb/#IMPLICIT-WIRE(n_RESET)#11
#     Source: D:/ELEC241-C1-20212/task2_tb.sv:11
#   Active process: /task2_tb/u1/#ALWAYS#26
#     Source: D:/ELEC241-C1-20212/task2_tb.sv:11
#   Active process: /task2_tb/u1/#ASSIGN#10
#     Source: D:/ELEC241-C1-20212/task2_tb.sv:11
#   Active process: /task2_tb/u1/#IMPLICIT-WIRE(Q)#11
#     Source: D:/ELEC241-C1-20212/task2_tb.sv:11
###################################################
run
# End time: 02:44:29 on Apr 14,2022, Elapsed time: 0:01:31
# Errors: 1, Warnings: 0
