Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  8 11:03:39 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/r2_FFT/UniformILPNew/r2_FFT_UniformILPNew_41_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 DUT/ModCount31_instance/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Delay1No523_instance/Y_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.112ns (2.624%)  route 4.157ns (97.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.924ns = ( 6.924 - 4.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.148ns (routing 0.955ns, distribution 1.193ns)
  Clock Net Delay (Destination): 2.185ns (routing 0.868ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=69633, routed)       2.148     3.179    DUT/ModCount31_instance/clk_IBUF_BUFG
    SLICE_X100Y316       FDCE                                         r  DUT/ModCount31_instance/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y316       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.255 r  DUT/ModCount31_instance/count_reg[1]/Q
                         net (fo=15414, routed)       4.108     7.363    DUT/MUX_Add72_1_impl_1_instance/count_reg[1][1]
    SLICE_X130Y444       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     7.399 r  DUT/MUX_Add72_1_impl_1_instance/Y[25]_i_1/O
                         net (fo=1, routed)           0.049     7.448    DUT/Delay1No523_instance/Y_reg[33]_1[25]
    SLICE_X130Y444       FDCE                                         r  DUT/Delay1No523_instance/Y_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=69633, routed)       2.185     6.924    DUT/Delay1No523_instance/clk_IBUF_BUFG
    SLICE_X130Y444       FDCE                                         r  DUT/Delay1No523_instance/Y_reg[25]/C
                         clock pessimism              0.379     7.303    
                         clock uncertainty           -0.035     7.268    
    SLICE_X130Y444       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.293    DUT/Delay1No523_instance/Y_reg[25]
  -------------------------------------------------------------------
                         required time                          7.293    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                 -0.155    




