#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Apr  5 18:34:59 2024
# Process ID: 45764
# Current directory: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20268 C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\SDO_LVDS.xpr
# Log file: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vivado.log
# Journal file: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS\vivado.jou
# Running On: LAPTOP-4NG0TGNQ, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 12540 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/19165/digilent/vivado-library/ip'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/19165/Documents/Xilinx_Projects/ip_repo/LVDS_Tx_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/19165/Documents/Xilinx_Projects/ip_repo/ClockDivider_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/19165/digilent/vivado-library/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1716.613 ; gain = 533.445
open_bd_design {C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- CSS:user:ClockDivider:1.0 - ClockDivider_LVDS
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_0
Adding component instance block -- CSS:user:LVDS_Tx:1.0 - LVDS_Tx_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Misc_LVDS_GPIO
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - QSPI_GPIO
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - EN_CLK25_GPIO
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - LEV_SHIFT_OE_GPIO
Successfully read diagram <design_1> from block design file <C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1844.879 ; gain = 121.230
export_ip_user_files -of_objects  [get_files C:/Users/19165/Documents/Xilinx_Projects/SDO_test/SDO_test/SDO_test.bd] -no_script -reset -force -quiet
remove_files  C:/Users/19165/Documents/Xilinx_Projects/SDO_test/SDO_test/SDO_test.bd
save_bd_design_as SDO_test -dir {C:/Users/19165/Documents/Xilinx_Projects}
INFO: [BD 41-1943] The current project board is set to 'digilentinc.com:zedboard:part0:1.1'. In order to avoid issues with upgrade, please make sure that the 'SDO_test.bd' opened in a project that uses the same board.
Wrote  : <C:\Users\19165\Documents\Xilinx_Projects\SDO_test\SDO_test.bd> 
WARNING: [PS7-6] The applied preset does not match with zedboard board preset. You may not get expected settings for zedboard board. The ZedBoard preset is designed for ZedBoard board.
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/Misc_LVDS_GPIO/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
Slave segment '/QSPI_GPIO/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4121_0000 [ 64K ]>.
Slave segment '/EN_CLK25_GPIO/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4122_0000 [ 64K ]>.
Slave segment '/ClockDivider_LVDS/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
Slave segment '/LVDS_Tx_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M04_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M05_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /LEV_SHIFT_OE_GPIO/S_AXI'
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_0 IP set output pin Res type to "clk" when Input pin Op1 type is "clk" and Input pin Op2 type is "undef".
Wrote  : <C:\Users\19165\Documents\Xilinx_Projects\SDO_test\SDO_test.bd> 
Wrote  : <C:/Users/19165/Documents/Xilinx_Projects/SDO_test/ui/bd_56973273.ui> 
save_bd_design_as: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1992.148 ; gain = 103.645
add_files -norecurse C:/Users/19165/Documents/Xilinx_Projects/SDO_test/SDO_test.bd
export_ip_user_files -of_objects  [get_files  C:/Users/19165/Documents/Xilinx_Projects/SDO_test/SDO_test.bd] -lib_map_path [list {modelsim=C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/compile_simlib/modelsim} {questa=C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/compile_simlib/questa} {riviera=C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/compile_simlib/riviera} {activehdl=C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/compile_simlib/activehdl}] -force -quiet
open_bd_design {C:/Users/19165/Documents/Xilinx_Projects/SDO_test/SDO_test.bd}
Reading block design file <C:/Users/19165/Documents/Xilinx_Projects/SDO_test/SDO_test.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- CSS:user:ClockDivider:1.0 - ClockDivider_LVDS
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_0
Adding component instance block -- CSS:user:LVDS_Tx:1.0 - LVDS_Tx_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Misc_LVDS_GPIO
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - QSPI_GPIO
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - EN_CLK25_GPIO
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - LEV_SHIFT_OE_GPIO
Successfully read diagram <SDO_test> from block design file <C:/Users/19165/Documents/Xilinx_Projects/SDO_test/SDO_test.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  5 18:37:54 2024...
