#Timing report of worst 76 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: z_out[0].z[37] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[37].outpad[0] (.output at (39,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[37] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.884     1.183
| (intra 'io' routing)                                               0.118     1.300
out:z_out[37].outpad[0] (.output at (39,0))                          0.000     1.300
data arrival time                                                              1.300

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.300
------------------------------------------------------------------------------------
slack (MET)                                                                    4.500


#Path 2
Startpoint: z_out[0].z[36] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[36].outpad[0] (.output at (39,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[36] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.884     1.183
| (intra 'io' routing)                                               0.118     1.300
out:z_out[36].outpad[0] (.output at (39,0))                          0.000     1.300
data arrival time                                                              1.300

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.300
------------------------------------------------------------------------------------
slack (MET)                                                                    4.500


#Path 3
Startpoint: z_out[0].z[35] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[35].outpad[0] (.output at (38,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[35] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.764     1.063
| (intra 'io' routing)                                               0.118     1.180
out:z_out[35].outpad[0] (.output at (38,0))                          0.000     1.180
data arrival time                                                              1.180

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.180
------------------------------------------------------------------------------------
slack (MET)                                                                    4.620


#Path 4
Startpoint: z_out[0].z[34] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[34].outpad[0] (.output at (38,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[34] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.764     1.063
| (intra 'io' routing)                                               0.118     1.180
out:z_out[34].outpad[0] (.output at (38,0))                          0.000     1.180
data arrival time                                                              1.180

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.180
------------------------------------------------------------------------------------
slack (MET)                                                                    4.620


#Path 5
Startpoint: z_out[0].z[33] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[33].outpad[0] (.output at (37,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[33] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.764     1.063
| (intra 'io' routing)                                               0.118     1.180
out:z_out[33].outpad[0] (.output at (37,0))                          0.000     1.180
data arrival time                                                              1.180

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.180
------------------------------------------------------------------------------------
slack (MET)                                                                    4.620


#Path 6
Startpoint: z_out[0].z[32] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[32].outpad[0] (.output at (37,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[32] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.764     1.063
| (intra 'io' routing)                                               0.118     1.180
out:z_out[32].outpad[0] (.output at (37,0))                          0.000     1.180
data arrival time                                                              1.180

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.180
------------------------------------------------------------------------------------
slack (MET)                                                                    4.620


#Path 7
Startpoint: z_out[0].z[31] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[31].outpad[0] (.output at (36,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[31] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.764     1.063
| (intra 'io' routing)                                               0.118     1.180
out:z_out[31].outpad[0] (.output at (36,0))                          0.000     1.180
data arrival time                                                              1.180

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.180
------------------------------------------------------------------------------------
slack (MET)                                                                    4.620


#Path 8
Startpoint: z_out[0].z[30] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[30].outpad[0] (.output at (36,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[30] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.764     1.063
| (intra 'io' routing)                                               0.118     1.180
out:z_out[30].outpad[0] (.output at (36,0))                          0.000     1.180
data arrival time                                                              1.180

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.180
------------------------------------------------------------------------------------
slack (MET)                                                                    4.620


#Path 9
Startpoint: z_out[0].z[27] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[27].outpad[0] (.output at (34,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[27] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.764     1.063
| (intra 'io' routing)                                               0.118     1.180
out:z_out[27].outpad[0] (.output at (34,0))                          0.000     1.180
data arrival time                                                              1.180

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.180
------------------------------------------------------------------------------------
slack (MET)                                                                    4.620


#Path 10
Startpoint: z_out[0].z[26] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[26].outpad[0] (.output at (34,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[26] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.764     1.063
| (intra 'io' routing)                                               0.118     1.180
out:z_out[26].outpad[0] (.output at (34,0))                          0.000     1.180
data arrival time                                                              1.180

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.180
------------------------------------------------------------------------------------
slack (MET)                                                                    4.620


#Path 11
Startpoint: z_out[0].z[25] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[25].outpad[0] (.output at (33,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[25] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.740     1.039
| (intra 'io' routing)                                               0.118     1.156
out:z_out[25].outpad[0] (.output at (33,0))                          0.000     1.156
data arrival time                                                              1.156

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.156
------------------------------------------------------------------------------------
slack (MET)                                                                    4.644


#Path 12
Startpoint: z_out[0].z[24] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[24].outpad[0] (.output at (33,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[24] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.740     1.039
| (intra 'io' routing)                                               0.118     1.156
out:z_out[24].outpad[0] (.output at (33,0))                          0.000     1.156
data arrival time                                                              1.156

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.156
------------------------------------------------------------------------------------
slack (MET)                                                                    4.644


#Path 13
Startpoint: a[1].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : z_out[0].a[1] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[1].inpad[0] (.input at (2,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.884     1.983
| (intra 'dsp' routing)                                              0.000     1.983
z_out[0].a[1] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.983
data arrival time                                                              1.983

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.983
------------------------------------------------------------------------------------
slack (MET)                                                                    4.716


#Path 14
Startpoint: a[0].inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : z_out[0].a[0] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[0].inpad[0] (.input at (1,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.884     1.983
| (intra 'dsp' routing)                                              0.000     1.983
z_out[0].a[0] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.983
data arrival time                                                              1.983

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.983
------------------------------------------------------------------------------------
slack (MET)                                                                    4.716


#Path 15
Startpoint: a[2].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : z_out[0].a[2] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[2].inpad[0] (.input at (2,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.884     1.983
| (intra 'dsp' routing)                                              0.000     1.983
z_out[0].a[2] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.983
data arrival time                                                              1.983

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.983
------------------------------------------------------------------------------------
slack (MET)                                                                    4.716


#Path 16
Startpoint: a[3].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : z_out[0].a[3] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[3].inpad[0] (.input at (3,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.884     1.983
| (intra 'dsp' routing)                                              0.000     1.983
z_out[0].a[3] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.983
data arrival time                                                              1.983

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.983
------------------------------------------------------------------------------------
slack (MET)                                                                    4.716


#Path 17
Startpoint: a[4].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : z_out[0].a[4] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[4].inpad[0] (.input at (3,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.884     1.983
| (intra 'dsp' routing)                                              0.000     1.983
z_out[0].a[4] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.983
data arrival time                                                              1.983

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.983
------------------------------------------------------------------------------------
slack (MET)                                                                    4.716


#Path 18
Startpoint: z_out[0].z[18] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[18].outpad[0] (.output at (30,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[18] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.644     0.943
| (intra 'io' routing)                                               0.118     1.060
out:z_out[18].outpad[0] (.output at (30,0))                          0.000     1.060
data arrival time                                                              1.060

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.060
------------------------------------------------------------------------------------
slack (MET)                                                                    4.740


#Path 19
Startpoint: z_out[0].z[19] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[19].outpad[0] (.output at (30,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[19] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.644     0.943
| (intra 'io' routing)                                               0.118     1.060
out:z_out[19].outpad[0] (.output at (30,0))                          0.000     1.060
data arrival time                                                              1.060

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.060
------------------------------------------------------------------------------------
slack (MET)                                                                    4.740


#Path 20
Startpoint: z_out[0].z[20] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[20].outpad[0] (.output at (31,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[20] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.644     0.943
| (intra 'io' routing)                                               0.118     1.060
out:z_out[20].outpad[0] (.output at (31,0))                          0.000     1.060
data arrival time                                                              1.060

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.060
------------------------------------------------------------------------------------
slack (MET)                                                                    4.740


#Path 21
Startpoint: z_out[0].z[21] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[21].outpad[0] (.output at (31,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[21] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.644     0.943
| (intra 'io' routing)                                               0.118     1.060
out:z_out[21].outpad[0] (.output at (31,0))                          0.000     1.060
data arrival time                                                              1.060

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.060
------------------------------------------------------------------------------------
slack (MET)                                                                    4.740


#Path 22
Startpoint: z_out[0].z[22] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[22].outpad[0] (.output at (32,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[22] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.644     0.943
| (intra 'io' routing)                                               0.118     1.060
out:z_out[22].outpad[0] (.output at (32,0))                          0.000     1.060
data arrival time                                                              1.060

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.060
------------------------------------------------------------------------------------
slack (MET)                                                                    4.740


#Path 23
Startpoint: z_out[0].z[23] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[23].outpad[0] (.output at (32,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[23] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.644     0.943
| (intra 'io' routing)                                               0.118     1.060
out:z_out[23].outpad[0] (.output at (32,0))                          0.000     1.060
data arrival time                                                              1.060

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.060
------------------------------------------------------------------------------------
slack (MET)                                                                    4.740


#Path 24
Startpoint: z_out[0].z[28] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[28].outpad[0] (.output at (35,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[28] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.644     0.943
| (intra 'io' routing)                                               0.118     1.060
out:z_out[28].outpad[0] (.output at (35,0))                          0.000     1.060
data arrival time                                                              1.060

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.060
------------------------------------------------------------------------------------
slack (MET)                                                                    4.740


#Path 25
Startpoint: z_out[0].z[29] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[29].outpad[0] (.output at (35,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[29] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.644     0.943
| (intra 'io' routing)                                               0.118     1.060
out:z_out[29].outpad[0] (.output at (35,0))                          0.000     1.060
data arrival time                                                              1.060

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -1.060
------------------------------------------------------------------------------------
slack (MET)                                                                    4.740


#Path 26
Startpoint: a[9].inpad[0] (.input at (6,0) clocked by clk)
Endpoint  : z_out[0].a[9] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[9].inpad[0] (.input at (6,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.764     1.863
| (intra 'dsp' routing)                                              0.000     1.863
z_out[0].a[9] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.863
data arrival time                                                              1.863

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.863
------------------------------------------------------------------------------------
slack (MET)                                                                    4.836


#Path 27
Startpoint: a[10].inpad[0] (.input at (6,0) clocked by clk)
Endpoint  : z_out[0].a[10] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[10].inpad[0] (.input at (6,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.764     1.863
| (intra 'dsp' routing)                                              0.000     1.863
z_out[0].a[10] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.863
data arrival time                                                              1.863

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.863
------------------------------------------------------------------------------------
slack (MET)                                                                    4.836


#Path 28
Startpoint: a[8].inpad[0] (.input at (5,0) clocked by clk)
Endpoint  : z_out[0].a[8] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[8].inpad[0] (.input at (5,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.764     1.863
| (intra 'dsp' routing)                                              0.000     1.863
z_out[0].a[8] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.863
data arrival time                                                              1.863

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.863
------------------------------------------------------------------------------------
slack (MET)                                                                    4.836


#Path 29
Startpoint: a[7].inpad[0] (.input at (5,0) clocked by clk)
Endpoint  : z_out[0].a[7] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[7].inpad[0] (.input at (5,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.764     1.863
| (intra 'dsp' routing)                                              0.000     1.863
z_out[0].a[7] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.863
data arrival time                                                              1.863

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.863
------------------------------------------------------------------------------------
slack (MET)                                                                    4.836


#Path 30
Startpoint: a[6].inpad[0] (.input at (4,0) clocked by clk)
Endpoint  : z_out[0].a[6] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[6].inpad[0] (.input at (4,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.764     1.863
| (intra 'dsp' routing)                                              0.000     1.863
z_out[0].a[6] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.863
data arrival time                                                              1.863

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.863
------------------------------------------------------------------------------------
slack (MET)                                                                    4.836


#Path 31
Startpoint: a[5].inpad[0] (.input at (4,0) clocked by clk)
Endpoint  : z_out[0].a[5] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[5].inpad[0] (.input at (4,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.764     1.863
| (intra 'dsp' routing)                                              0.000     1.863
z_out[0].a[5] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.863
data arrival time                                                              1.863

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.863
------------------------------------------------------------------------------------
slack (MET)                                                                    4.836


#Path 32
Startpoint: a[14].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : z_out[0].a[14] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[14].inpad[0] (.input at (8,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.764     1.863
| (intra 'dsp' routing)                                              0.000     1.863
z_out[0].a[14] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.863
data arrival time                                                              1.863

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.863
------------------------------------------------------------------------------------
slack (MET)                                                                    4.836


#Path 33
Startpoint: a[13].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : z_out[0].a[13] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[13].inpad[0] (.input at (8,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.764     1.863
| (intra 'dsp' routing)                                              0.000     1.863
z_out[0].a[13] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.863
data arrival time                                                              1.863

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.863
------------------------------------------------------------------------------------
slack (MET)                                                                    4.836


#Path 34
Startpoint: z_out[0].z[16] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[16].outpad[0] (.output at (29,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[16] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.524     0.823
| (intra 'io' routing)                                               0.118     0.940
out:z_out[16].outpad[0] (.output at (29,0))                          0.000     0.940
data arrival time                                                              0.940

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.940
------------------------------------------------------------------------------------
slack (MET)                                                                    4.860


#Path 35
Startpoint: z_out[0].z[17] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[17].outpad[0] (.output at (29,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[17] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.524     0.823
| (intra 'io' routing)                                               0.118     0.940
out:z_out[17].outpad[0] (.output at (29,0))                          0.000     0.940
data arrival time                                                              0.940

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.940
------------------------------------------------------------------------------------
slack (MET)                                                                    4.860


#Path 36
Startpoint: z_out[0].z[15] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[15].outpad[0] (.output at (28,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[15] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.524     0.823
| (intra 'io' routing)                                               0.118     0.940
out:z_out[15].outpad[0] (.output at (28,0))                          0.000     0.940
data arrival time                                                              0.940

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.940
------------------------------------------------------------------------------------
slack (MET)                                                                    4.860


#Path 37
Startpoint: z_out[0].z[14] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[14].outpad[0] (.output at (28,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[14] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.524     0.823
| (intra 'io' routing)                                               0.118     0.940
out:z_out[14].outpad[0] (.output at (28,0))                          0.000     0.940
data arrival time                                                              0.940

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.940
------------------------------------------------------------------------------------
slack (MET)                                                                    4.860


#Path 38
Startpoint: z_out[0].z[13] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[13].outpad[0] (.output at (27,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[13] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.524     0.823
| (intra 'io' routing)                                               0.118     0.940
out:z_out[13].outpad[0] (.output at (27,0))                          0.000     0.940
data arrival time                                                              0.940

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.940
------------------------------------------------------------------------------------
slack (MET)                                                                    4.860


#Path 39
Startpoint: z_out[0].z[12] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[12].outpad[0] (.output at (27,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[12] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.524     0.823
| (intra 'io' routing)                                               0.118     0.940
out:z_out[12].outpad[0] (.output at (27,0))                          0.000     0.940
data arrival time                                                              0.940

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.940
------------------------------------------------------------------------------------
slack (MET)                                                                    4.860


#Path 40
Startpoint: a[16].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : z_out[0].a[16] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[16].inpad[0] (.input at (9,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.740     1.839
| (intra 'dsp' routing)                                              0.000     1.839
z_out[0].a[16] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.839
data arrival time                                                              1.839

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.839
------------------------------------------------------------------------------------
slack (MET)                                                                    4.860


#Path 41
Startpoint: a[15].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : z_out[0].a[15] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[15].inpad[0] (.input at (9,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.740     1.839
| (intra 'dsp' routing)                                              0.000     1.839
z_out[0].a[15] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.839
data arrival time                                                              1.839

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.839
------------------------------------------------------------------------------------
slack (MET)                                                                    4.860


#Path 42
Startpoint: z_out[0].z[6] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[6].outpad[0] (.output at (24,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[6] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.500     0.799
| (intra 'io' routing)                                               0.118     0.916
out:z_out[6].outpad[0] (.output at (24,0))                           0.000     0.916
data arrival time                                                              0.916

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.916
------------------------------------------------------------------------------------
slack (MET)                                                                    4.884


#Path 43
Startpoint: z_out[0].z[7] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[7].outpad[0] (.output at (24,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[7] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.500     0.799
| (intra 'io' routing)                                               0.118     0.916
out:z_out[7].outpad[0] (.output at (24,0))                           0.000     0.916
data arrival time                                                              0.916

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.916
------------------------------------------------------------------------------------
slack (MET)                                                                    4.884


#Path 44
Startpoint: a[11].inpad[0] (.input at (7,0) clocked by clk)
Endpoint  : z_out[0].a[11] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[11].inpad[0] (.input at (7,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.644     1.743
| (intra 'dsp' routing)                                              0.000     1.743
z_out[0].a[11] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.743
data arrival time                                                              1.743

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.743
------------------------------------------------------------------------------------
slack (MET)                                                                    4.956


#Path 45
Startpoint: a[12].inpad[0] (.input at (7,0) clocked by clk)
Endpoint  : z_out[0].a[12] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[12].inpad[0] (.input at (7,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.644     1.743
| (intra 'dsp' routing)                                              0.000     1.743
z_out[0].a[12] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.743
data arrival time                                                              1.743

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.743
------------------------------------------------------------------------------------
slack (MET)                                                                    4.956


#Path 46
Startpoint: b[1].inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[0].b[1] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[1].inpad[0] (.input at (12,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.644     1.743
| (intra 'dsp' routing)                                              0.000     1.743
z_out[0].b[1] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.743
data arrival time                                                              1.743

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.743
------------------------------------------------------------------------------------
slack (MET)                                                                    4.956


#Path 47
Startpoint: b[0].inpad[0] (.input at (11,0) clocked by clk)
Endpoint  : z_out[0].b[0] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[0].inpad[0] (.input at (11,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.644     1.743
| (intra 'dsp' routing)                                              0.000     1.743
z_out[0].b[0] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.743
data arrival time                                                              1.743

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.743
------------------------------------------------------------------------------------
slack (MET)                                                                    4.956


#Path 48
Startpoint: a[19].inpad[0] (.input at (11,0) clocked by clk)
Endpoint  : z_out[0].a[19] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[19].inpad[0] (.input at (11,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.644     1.743
| (intra 'dsp' routing)                                              0.000     1.743
z_out[0].a[19] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.743
data arrival time                                                              1.743

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.743
------------------------------------------------------------------------------------
slack (MET)                                                                    4.956


#Path 49
Startpoint: a[18].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : z_out[0].a[18] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[18].inpad[0] (.input at (10,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.644     1.743
| (intra 'dsp' routing)                                              0.000     1.743
z_out[0].a[18] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.743
data arrival time                                                              1.743

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.743
------------------------------------------------------------------------------------
slack (MET)                                                                    4.956


#Path 50
Startpoint: a[17].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : z_out[0].a[17] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[17].inpad[0] (.input at (10,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.644     1.743
| (intra 'dsp' routing)                                              0.000     1.743
z_out[0].a[17] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.743
data arrival time                                                              1.743

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.743
------------------------------------------------------------------------------------
slack (MET)                                                                    4.956


#Path 51
Startpoint: z_out[0].z[2] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[2].outpad[0] (.output at (22,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[2] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.404     0.703
| (intra 'io' routing)                                               0.118     0.820
out:z_out[2].outpad[0] (.output at (22,0))                           0.000     0.820
data arrival time                                                              0.820

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.820
------------------------------------------------------------------------------------
slack (MET)                                                                    4.980


#Path 52
Startpoint: z_out[0].z[11] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[11].outpad[0] (.output at (26,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[11] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.404     0.703
| (intra 'io' routing)                                               0.118     0.820
out:z_out[11].outpad[0] (.output at (26,0))                          0.000     0.820
data arrival time                                                              0.820

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.820
------------------------------------------------------------------------------------
slack (MET)                                                                    4.980


#Path 53
Startpoint: z_out[0].z[10] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[10].outpad[0] (.output at (26,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[10] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.404     0.703
| (intra 'io' routing)                                               0.118     0.820
out:z_out[10].outpad[0] (.output at (26,0))                          0.000     0.820
data arrival time                                                              0.820

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.820
------------------------------------------------------------------------------------
slack (MET)                                                                    4.980


#Path 54
Startpoint: z_out[0].z[9] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[9].outpad[0] (.output at (25,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[9] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.404     0.703
| (intra 'io' routing)                                               0.118     0.820
out:z_out[9].outpad[0] (.output at (25,0))                           0.000     0.820
data arrival time                                                              0.820

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.820
------------------------------------------------------------------------------------
slack (MET)                                                                    4.980


#Path 55
Startpoint: z_out[0].z[8] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[8].outpad[0] (.output at (25,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[8] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.404     0.703
| (intra 'io' routing)                                               0.118     0.820
out:z_out[8].outpad[0] (.output at (25,0))                           0.000     0.820
data arrival time                                                              0.820

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.820
------------------------------------------------------------------------------------
slack (MET)                                                                    4.980


#Path 56
Startpoint: z_out[0].z[3] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[3].outpad[0] (.output at (22,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[3] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.404     0.703
| (intra 'io' routing)                                               0.118     0.820
out:z_out[3].outpad[0] (.output at (22,0))                           0.000     0.820
data arrival time                                                              0.820

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.820
------------------------------------------------------------------------------------
slack (MET)                                                                    4.980


#Path 57
Startpoint: b[2].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : z_out[0].b[2] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[2].inpad[0] (.input at (13,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.524     1.623
| (intra 'dsp' routing)                                              0.000     1.623
z_out[0].b[2] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.623
data arrival time                                                              1.623

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.623
------------------------------------------------------------------------------------
slack (MET)                                                                    5.076


#Path 58
Startpoint: b[7].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : z_out[0].b[7] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[7].inpad[0] (.input at (15,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.524     1.623
| (intra 'dsp' routing)                                              0.000     1.623
z_out[0].b[7] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.623
data arrival time                                                              1.623

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.623
------------------------------------------------------------------------------------
slack (MET)                                                                    5.076


#Path 59
Startpoint: b[6].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : z_out[0].b[6] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[6].inpad[0] (.input at (15,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.524     1.623
| (intra 'dsp' routing)                                              0.000     1.623
z_out[0].b[6] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.623
data arrival time                                                              1.623

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.623
------------------------------------------------------------------------------------
slack (MET)                                                                    5.076


#Path 60
Startpoint: b[5].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : z_out[0].b[5] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[5].inpad[0] (.input at (14,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.524     1.623
| (intra 'dsp' routing)                                              0.000     1.623
z_out[0].b[5] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.623
data arrival time                                                              1.623

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.623
------------------------------------------------------------------------------------
slack (MET)                                                                    5.076


#Path 61
Startpoint: b[4].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : z_out[0].b[4] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[4].inpad[0] (.input at (14,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.524     1.623
| (intra 'dsp' routing)                                              0.000     1.623
z_out[0].b[4] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.623
data arrival time                                                              1.623

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.623
------------------------------------------------------------------------------------
slack (MET)                                                                    5.076


#Path 62
Startpoint: b[3].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : z_out[0].b[3] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[3].inpad[0] (.input at (13,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.524     1.623
| (intra 'dsp' routing)                                              0.000     1.623
z_out[0].b[3] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.623
data arrival time                                                              1.623

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.623
------------------------------------------------------------------------------------
slack (MET)                                                                    5.076


#Path 63
Startpoint: z_out[0].z[1] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[1].outpad[0] (.output at (21,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[1] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.284     0.583
| (intra 'io' routing)                                               0.118     0.700
out:z_out[1].outpad[0] (.output at (21,0))                           0.000     0.700
data arrival time                                                              0.700

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.700
------------------------------------------------------------------------------------
slack (MET)                                                                    5.100


#Path 64
Startpoint: z_out[0].z[0] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[0].outpad[0] (.output at (21,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[0] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.284     0.583
| (intra 'io' routing)                                               0.118     0.700
out:z_out[0].outpad[0] (.output at (21,0))                           0.000     0.700
data arrival time                                                              0.700

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.700
------------------------------------------------------------------------------------
slack (MET)                                                                    5.100


#Path 65
Startpoint: z_out[0].z[5] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[5].outpad[0] (.output at (23,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[5] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.284     0.583
| (intra 'io' routing)                                               0.118     0.700
out:z_out[5].outpad[0] (.output at (23,0))                           0.000     0.700
data arrival time                                                              0.700

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.700
------------------------------------------------------------------------------------
slack (MET)                                                                    5.100


#Path 66
Startpoint: z_out[0].z[4] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[4].outpad[0] (.output at (23,0) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'dsp' routing)                                              0.000     0.099
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.099
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_max)                           0.200     0.299
z_out[0].z[4] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.299
| (intra 'dsp' routing)                                              0.000     0.299
| (inter-block routing)                                              0.284     0.583
| (intra 'io' routing)                                               0.118     0.700
out:z_out[4].outpad[0] (.output at (23,0))                           0.000     0.700
data arrival time                                                              0.700

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -0.700
------------------------------------------------------------------------------------
slack (MET)                                                                    5.100


#Path 67
Startpoint: b[13].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : z_out[0].b[13] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[13].inpad[0] (.input at (18,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.500     1.599
| (intra 'dsp' routing)                                              0.000     1.599
z_out[0].b[13] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.599
data arrival time                                                              1.599

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.599
------------------------------------------------------------------------------------
slack (MET)                                                                    5.100


#Path 68
Startpoint: b[12].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : z_out[0].b[12] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[12].inpad[0] (.input at (18,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.500     1.599
| (intra 'dsp' routing)                                              0.000     1.599
z_out[0].b[12] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.599
data arrival time                                                              1.599

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.599
------------------------------------------------------------------------------------
slack (MET)                                                                    5.100


#Path 69
Startpoint: b[8].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : z_out[0].b[8] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[8].inpad[0] (.input at (16,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.404     1.503
| (intra 'dsp' routing)                                              0.000     1.503
z_out[0].b[8] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.503
data arrival time                                                              1.503

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.503
------------------------------------------------------------------------------------
slack (MET)                                                                    5.196


#Path 70
Startpoint: b[9].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : z_out[0].b[9] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[9].inpad[0] (.input at (16,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.404     1.503
| (intra 'dsp' routing)                                              0.000     1.503
z_out[0].b[9] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.503
data arrival time                                                              1.503

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.503
------------------------------------------------------------------------------------
slack (MET)                                                                    5.196


#Path 71
Startpoint: b[10].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : z_out[0].b[10] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[10].inpad[0] (.input at (17,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.404     1.503
| (intra 'dsp' routing)                                              0.000     1.503
z_out[0].b[10] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.503
data arrival time                                                              1.503

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.503
------------------------------------------------------------------------------------
slack (MET)                                                                    5.196


#Path 72
Startpoint: b[11].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : z_out[0].b[11] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[11].inpad[0] (.input at (17,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.404     1.503
| (intra 'dsp' routing)                                              0.000     1.503
z_out[0].b[11] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.503
data arrival time                                                              1.503

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.503
------------------------------------------------------------------------------------
slack (MET)                                                                    5.196


#Path 73
Startpoint: b[16].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : z_out[0].b[16] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[16].inpad[0] (.input at (20,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.404     1.503
| (intra 'dsp' routing)                                              0.000     1.503
z_out[0].b[16] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.503
data arrival time                                                              1.503

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.503
------------------------------------------------------------------------------------
slack (MET)                                                                    5.196


#Path 74
Startpoint: b[17].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : z_out[0].b[17] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[17].inpad[0] (.input at (20,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.404     1.503
| (intra 'dsp' routing)                                              0.000     1.503
z_out[0].b[17] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.503
data arrival time                                                              1.503

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.503
------------------------------------------------------------------------------------
slack (MET)                                                                    5.196


#Path 75
Startpoint: b[14].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : z_out[0].b[14] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[14].inpad[0] (.input at (19,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.284     1.383
| (intra 'dsp' routing)                                              0.000     1.383
z_out[0].b[14] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.383
data arrival time                                                              1.383

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.383
------------------------------------------------------------------------------------
slack (MET)                                                                    5.316


#Path 76
Startpoint: b[15].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : z_out[0].b[15] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[15].inpad[0] (.input at (19,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.099     1.099
| (inter-block routing)                                              0.284     1.383
| (intra 'dsp' routing)                                              0.000     1.383
z_out[0].b[15] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.383
data arrival time                                                              1.383

clock clk (rise edge)                                                6.800     6.800
clock source latency                                                 0.000     6.800
clk.inpad[0] (.input at (1,0))                                       0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'dsp' routing)                                              0.000     6.899
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                    0.000     6.899
cell setup time                                                     -0.200     6.699
data required time                                                             6.699
------------------------------------------------------------------------------------
data required time                                                             6.699
data arrival time                                                             -1.383
------------------------------------------------------------------------------------
slack (MET)                                                                    5.316


#End of timing report
