// Seed: 2258318572
module module_0 ();
  wire  id_1 = id_1;
  logic id_2 = -1;
  parameter integer id_3 = 1;
  logic id_4;
  logic id_5 = -1;
  if (id_3) assign id_4 = 1;
  else begin : LABEL_0
    begin : LABEL_1
      logic id_6;
    end
    wire id_7;
  end
  logic id_8;
  ;
  always id_4 = 1'h0;
endmodule
module module_1 ();
  logic id_1;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input uwire id_1,
    output wire id_2,
    output tri0 id_3,
    input tri0 id_4
);
  wire id_6, id_7;
  assign id_6 = 1;
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
